


Data Book

Linear IC VOL. 3, 1990



•Telephone •Exchange •Interface •Driver

Copyright 1990 by Samsung

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photo copying, recording, or otherwise, without the prior written permission of Samsung.

The information contained herein is subject to change without notice. Samsung assumes no responsibility for the use of any circuitry other than circuitry embodied in a Samsung product.

No other circuit patent licenses are implied.

SAMSUNG DATA BOOK LIST

I. Semiconductor Product Guide

II. Transistor Data Book

Vol. 1: Small Signal TR Vol. 2: Bipolar Power TR Vol. 3: TR Pellet

III. Linear IC Data Book

Vol. 1: Audio/CDP/Toy

Vol. 2: Video

Vol. 3: Telecom

Vol. 4: Industrial

Vol. 5: Data Converters

IV. CMOS Consumer IC Data Book

V. High Speed CMOS Logic Data Book

VI. MOS Memory Data Book

VII. SFET Data Book

VIII. MPR Data Book

IX. CPL Data Book

X. Dot Matrix Data Book

TABLE OF CONTENTS


١.	QUALITY AND RELIABILITY	9
١١.	PRODUCT GUIDE	
	1. Function Guide 4 2. Cross Reference Guide 4 3. Application Guide 50 4. Ordering Information 50	7 0
111.	TELEPHONE ICs	7
IV.	EXCHANGE ICs	1
V.	INTERFACE ICs	5
VI.	DRIVER & OTHERS	7
VII.	PACKAGE DIMENSIONS	7
VIII.	SALES OFFICES and MANUFACTURER'S REPRESENTATIVES	5


PRODUCT INDEX


TELECOMMUNICATION APPLICATION

Device	Function	Package	Page
KA2410	Tone Ringer	8 DIP	59
KA2411	Tone Ringer	8 DIP	59
KA2412A	Telephone Speech Circuits	14 DIP	65
KA2413	Dual Tone Multi Frequency Generator	16 DIP	73
<a2418 28<="" td=""><td>Tone Ringer with Bridge Diode</td><td>8 DIP</td><td>78</td></a2418>	Tone Ringer with Bridge Diode	8 DIP	78
<a2425a b<="" td=""><td>Telephone Speech Network with Dialer Interface</td><td>18 DIP</td><td>81</td></a2425a>	Telephone Speech Network with Dialer Interface	18 DIP	81
KA8500A/B	Speech Network with Dialer Interface	16 DIP	88
(A8501A/B	Speech Network with Dialer Interface	16 DIP	92
(A8502A/B	Speech Network with Dialer Interface	16 DIP	96
CA8602	Low Voltage Audio Amplifier	8 DIP/8 SOP/9 SIP	100
(S5805A/B	Telephone Pulse Dialer with Redial (17 Digit)	18 DIP	108
(S58C/D05	Telephone Pulse Dialer with Redial (32 Digit)	18 DIP	114
(S58E05	Telephone Pulse Dialer with Redial (32 Digit)	16 DIP	119
<\$5851/52	Telephone Pulse Dialer with Redial (32 Digit)	18 DIP	124
<s5853< td=""><td>Telephone Pulse Dialer with Redial (32 Digit)</td><td>16 DIP</td><td>129</td></s5853<>	Telephone Pulse Dialer with Redial (32 Digit)	16 DIP	129
<s5808< td=""><td>DTMF Dialer</td><td>16 DIP</td><td>134</td></s5808<>	DTMF Dialer	16 DIP	134
<s5809< td=""><td>DTMF Dialer</td><td>16 DIP</td><td>140</td></s5809<>	DTMF Dialer	16 DIP	140
(S5810/11	DTMF Dialer with Redial (16 Digit)	16 DIP	140
(S58A/B/C/D19	Tone/Pulse Dialer with Redial	22 DIP/22 SDIP	144
(S58A/B/C/D20	Tone/Pulse Dialer with Redial	18 DIP	154
(\$5822	10 Memory Tone/Pulse Repertory Dialer	22 DIP/22 SDIP	162
(S58A/B/C/D23		18 DIP	170
	10 Memory Tone/Pulse Repertory Dialer		
(\$58531~42	20 Memory Tone/Pulse Repertory Dialer	28 DIP/28 SOP	178
<\$8800/01 _M567C	Cordlessphone PLL IC Tone Decoder	18 DIP/18 SOP 8 DIP/8 SOP	188 197
_M567L	Micropower Tone Decoder	8 DIP/8 SOP	205
MC3361	Low Power Narrow Band FM IF	16 DIP/16 SOP	209
<t3170< td=""><td>DTMF Receive</td><td>18 DIP</td><td>220</td></t3170<>	DTMF Receive	18 DIP	220
<t3040 a<="" td=""><td>PCM Monolithic Filter</td><td>16 CERDIP</td><td>233</td></t3040>	PCM Monolithic Filter	16 CERDIP	233
CT5116	μ-Law Companding CODEC	16 CERDIP	245
KT8520	μ-Law Companding CODEC	24 CERDIP	258
<t8521< td=""><td>A-Law Companding CODEC</td><td>22 CERDIP</td><td>258</td></t8521<>	A-Law Companding CODEC	22 CERDIP	258
KT8554	μ-Law COMBO CODEC	16 CERDIP/16 DIP	267
KT8555	Time Slot Assignment Circuit	20 CERDIP	278
CT8557	A-Law COMBO CODEC	16 CERDIP/16 DIP	267
KT8564	μ-Law COMBO CODEC	20 CERDIP/20 DIP	286
(T8567	A-Law COMBO CODEC	20 CERDIP/20 DIP	286
(T8592	4×4 Crosspoint Switch with Control Memory	16 DIP	296
KT8593	12×8 Crosspoint Switch with Control Memory	40 DIP	304
(A2654	Line Transceiver	8 DIP	317
KS5788	Quad CMOS Line Driver	14 DIP/14 SOP	321
(S5789A	Quad CMOS Line Receiver	14 DIP/14 SOP	324
MC1488	Quad Lind Driver	14 DIP/14 SOP	327
VIC1489/A	Quad Line Receiver	14 DIP/14 SOP	332
(A2580A	8-Channel Source Drivers	18 DIP	339
<a>2588A	8-Channel Source Drivers	20 DIP	339
<a2651< td=""><td>Fluorescent Display Drivers</td><td>18 DIP</td><td>344</td></a2651<>	Fluorescent Display Drivers	18 DIP	344
<a2655 6="" 7="" 8="" 9<="" td=""><td>High Voltage, High Current Darlingtor Arrays</td><td>16 DIP/16 SOP</td><td>347</td></a2655>	High Voltage, High Current Darlingtor Arrays	16 DIP/16 SOP	347
< \$5812	Quad Universial Asychronous Receiver and Transmitter	40 DIP	352
< \$5824	Universial Asychronous Receiver and Transmitter	24 DIP	362
<t8518< b=""></t8518<>	8-Bit Latch & Driver	16 DIP	373

ē.







一动行为 经通知折旧 了

a second a second second

a da anticipada de la composición de la Esta de la composición de la composición


1. INTRODUCTION

SEC has been providing a wide variety of semiconductor products to the world since 1974. Since this time, extensive in-sights have been gained to create methods which most effectively result in reliable products. The worldwide customers of SEC have encouraged and helped develop the existing manufacturing and quality philosophy that is a way of life for SEC management and it's employees. This philosophy dictates the need for a zero defect environment through out SEC's processes leading ultimately to total customer satisfaction. By developing and using methods of Statistical Process Control and Statistical Quality Control, SEC has made great strides in improving product quality a reliability. The direct result of these improvements has been reduced product DPM (Defects Per Million) to levels below customer requirements. SEC's repeated ability to exceed requirements for customer's "Dock to Stock" programs and our commitment to all our customers needs, has made SEC the company to watch as we move ahead into the 1990's and beyond.

SEC's linear IC products are among the most reliable in the industry. SEC has always made a commitment to achieve the highest possible quality, reliability, and customer satisfaction with its products. Extensive qualification, monitor and outgoing programs are used to scrutinize product quality and reliability. Stringent controls are applied to every wafer fabrication and assembly lot to achieve reproducibility, and therefore maintain product reliability.

In this chapter, the quality and reliability programs established at SEC will be discussed. In addition, a description of reliability theory, reliability tests and various support efforts provides a broad framework from which to comprehend SEC quality and reliability.

To better understand the Quality Department's role in product development and manufacturing, a detailed diagram is listed below. As can be noted, Quality Engineering is involved in all phases, save that of initial product planning.



Quality Assurance During Development




QUALITY and RELIABILITY

2. QUALITY & RELIABILITY PROGRAM

2.1 QUALIFICATION

Procedures to qualify devices are listed below. There are both general and product-specific requirements. Procedures are detailed for new products, die-only qualifications, and package-only qualifications. The latter two are for products and/or packages already qualified, but where there is room for further product optimization.



*Testing time for each test items depends on the grade (group) of devices. (see the device group list 2.1 2)) Design, Equipment, Material(s), etc....



1) PROCESS DEVELOPMENT QUALIFICATION

Purpose: To investigate the change of a process parameter and then apply it to a production process by reliability testing of a process which has been newly developed.

New Process, Wafer Fabrication Qualification

No	Test Item	Test Condition	Package		
NO	iest nem	Test Condition	L-IC	Discrete	
1	High Temperature Operating Life (HOPL)	$T_{a} = T_{opr}(max)$ $V_{CC} = V_{CC}(max)$ STATIC, DYNAMIC 1000HRS	YES	_	
2	High Temperature Reverse Bias (HTRB)	$T_{a} = T_{j}(max)$ $V_{CB} = 0.8 \times V_{CBO}$ 1000HRS	_	YES	
3	High Temperature Storage (HTS)	T _a = T _i (max) 1000HRS	YES	YES	
4	Pressure Cooker Test (PCT)	T _a = 121°C ± 2°C RH = 100% 15 PSIG 168HRS	YES	YES	
5	Wet High Temperature Operating Life (WHOPL)	$T_a = 85^{\circ}C, RH = 85\%$ $V_{CC} = V_{CC}(min)$ 1000HRS	YES		
6	Wet High Temperature Reverse Bias (WHTRB)	$T_a = 85^{\circ}C, RH = 85\%$ $V_{CB} = 0.8 \times V_{CBO}$ 1000HRS	_	YES	
7	Thermal Shock (T/S)	– 65°C≓150°C (Liquid) 5min, <10sec, 5min 200 cycles	YES	YES	
8	Temperature Cycle (T/C)	– 65°C≓150°C (Air) 10min, 10min 200 Cycles	YES	YES	

When the results of a reliability test are good, the process characteristics good and the yield level is satisfied, the process can be applied to production. If there are any problems found in a process after it has been applied to production, the problem will be investigated in detail and the process will be revised. Once the process has been revised and approved it will again be applied to production.



2) PRODUCT DEVELOPMENT QUALIFICATION

Purpose: To develop a stable and uniform product that satisfies the customer's requirements for quality by using the exact reliability test specification called out for the new product.

Products are grouped according to the importance of their application.

Group 1	Group 2	Group 3
1. A/D, D/A Converter 2. IC for LCD 3. IC for PC 4. ASIC Master 5. Codec 6. MPR 7. IC for Exchange 8. New Products	1. Transistor 2. Regulator/OP AMP 3. IC for Telephone 4. Comparator/Timer 5. MICOM 6. Audio/Video IC 7. General Mos IC	 ASIC Opinion Product Toy/Melody IC MICOM family Products Except Group 1, Group 2 Products



New Product Qualification Test Items

No.	Test item	Test Condition		Part	Reference	Note
NO.	iest item	rest condition	L-IC Discrete		Method	NOTE
1	High Temperature Reverse Bias (HTRB)	$Ta = T_i(max)$ $V_{CB} = 0.8 \times V_{CBO}$ 1000HRS		YES		
2	High Temperature Operating Life (HOPL)	$Ta = T_{opr}(max)$ $V_{CC} = V_{CC}(max)$ Static, Dynamic 1000HRS	YES	_	MIL-STD-883 1005	
3	High Temperature Storage (HTS)	Ta = T _{stg} (max) 1000HRS	YES	YES		
4	Operating Life (OPL)	Ta = 25°C P _c = P _c (max) 1000HRS		YES	MIL-STD-750 1026.3	For Small- Signal Device
5	Intermittent OPL (IOPL)	$Ta = 25^{\circ}C$ $P_{c} = P_{c}(max)$ $2min/2min On/Off$ $1000HRS$		YES	MIL-STD-750 1036.3	
6	Power Cycle (P/C)	∆T _j = 125°C 120Sec/120Sec On/Off 10000CYC.	YES	YES		For PWR TR, PWR IC
7	Pressure Cooker Test (PCT)	Ta = 121°C ± 2°C RH = 100% 15PSIG 168HRS	YES	YES		
8	Wet High Temperature Reverse Bias (WHTRB)	Ta = 85°C, RH = 85% V _{CB} = 0.8 × V _{CBO} 1000HRS	<u> </u>	YES		
9	Wet High Temperature Operating Life (WHOPL)	Ta = 85°C, RH = 85% V _{cc} = V _{cc} (min) Pdmin 1000HRS	YES			
10	Thermal Shock (T/S) (Liquid)	- 65°C↔150°C 5min, <10Sec, 5min 200 Cycles	YES	YES	MIL-STD-883	
11	Temperature Cycle (T/C) (Air)	– 65°C↔150°C 10min, 10min 200 Cycles	YES	YES	MIL-STD-883 1011	
12	Solder Heat Resistance (S/H)	Ta = 260°C ± 5°C t = 10 ± 2Sec	YES	YES	MIL-STD-750 2031.1	
13	Solderability	$Ta = 245^{\circ}C \pm 5^{\circ}C$ t = 5 ± 0.5sec Reject is > 10% uncovered surface	YES	YES	MIL-STD-883 2003	
14	Salt Atmosphere	Ta = 35°C, 5% NaCl 24HRS	YES	YES	MIL-STD-883 1009A	



Ľ

No.	Test item	Test Condition		Part	Reference	Note
NO.	lest tiem	Test Condition	L-IC	Discrete	Method	Note
15	Mechanical Shock	1500G, 0.5ms 3 Times Each direction of X, Y and Z Axis	YES	YES	MIL-STD-750 2016	For Hermetic
16	Vibration	20G, 3 Axis f = 20 to 2000 cps for 4 min, 4 cycles	YES	YES	MIL-STD-883 2007	For Hermetic
17	Constant Acceleration	2000G X,Y,Z Axis 1min for each Axis	YES	YES	MIL-STD-883 2001	For Hermetic
18	ESD (Human Body Model)	R = 1.5kΩ C = 100pF 5 Discharge V≥ ± 1000V	YES	YES	MIL-STD-883 3015	
19	Latch-up Test	•	YES	_	_	For CMOS
20	Fine Leak Gross Leak	Helium _ Fluoro Carbon	YES	YES	MIL-STD-883 1014	For Hermetic

New Products Qualification Test Item (Continued)

Note) • SOT-23, TO-92S PKG: PCT-48HR



3) PACKAGE DEVELOPMENT QUALIFICATION

Purpose: Whenever a new package type is developed, it must meet the specifications for devices that have been qualified and have maintained certain specified quality levels before the new package type may be applied to production.

Flow	Contents	Remarks				
0	Beginning of PKG development	Select representative device for product group (proceed at least 2 lots)				
$\left \right $	Ass'y Quai	Push Test Die Thick Dimension Bond Pull X-Ray Lead Torque Solderability				
\$	Reliability Qual	• HTRB (TR) • HOPL (IC) • T/C	• PCT • LTS • S/H	VibrationM/SConst		
6	Approvement of Qual	 New PKG Development will be approved when Rel qual is good for 500HR. 				

Package Sub-Assembly Qualification Test Items

No.	Test Item	Test Condition	Pa	ckage	N - 4	
NO.	lest item	Test Condition	Plastic	Hermetic	Notes	
1	High Temperature Reverse Bias (HTRB)	$Ta = T_i(max)$ $V_{CB} = 0.8 \times V_{CBO}$ $500 HRS$	YES	YES	For Discrete	
2	High Temperature Operating Life (HOPL)	$Ta = T_{opr}(max)$ $V_{CC} = V_{CC}(max)$ Static, Dynamic, 500HRS	YES	YES	For IC	
3	Temperature Cycle (T/C)	- 65°C≓25°C≓150°C 10min, 5min, 10min 200 CYCLES	YES	YES		
4	Pressure Cooker Test (PCT)	Ta = 121°C ± 2°C RH = 100%, 15PSIG 168HRS	YES		-	
5	Thermal Shock (T/S)	– 65°C≓150°C (Liquid) 5min, < 10sec, 5min 200 CYCLES	YES	YES		
6	Solder Heat Resistance (S/H)	260°C±5°C 10±1 sec Once without Flux	YES	YES	-	
7	Vibration (Variable- Frequency)	100~2000~100Hz 20G, 5min, 5Times, X, Y, Z	, <u> </u>	YES	For Discrete, others as applicable	
8	Mechanical Shock (M/S)	1500G, 0.5ms 3 Times, X, Y, Z – YES		same as above		
9	Constant Acceleration	20000G X, Y, Z Axis 1 min for each Axis	—	YES	same as above	



4) CHANGE QUALIFICATIONS:

Purpose: To apply changes to production processes and designs by evaluating the quality levels for those processes and designs of devices in production.

Class	ification			Change	ara na	. A K ANA A	- Maria (s.
De	esign	Change of more than 1EA MASK for the product in production.					
.	Ass'y	• D/A • W/B • Mold	Coating			•	
Process	Diffusion	 Diffusion/P Metalization Passivation 					e ya e

Procedure: Issuance of EIN for the change \rightarrow Review of initial characteristics \rightarrow Reliability test \rightarrow Issuance of ECN (register of specification) \rightarrow Application for production. Evaluation level: LTPD 10% (1/2)

2.2 MONITOR PROGRAM

1) ON GOING PROCESS CONTROL

All parameters of each process are controlled by SPC (Statistical Process Control). All resultant SPC data is gathered by computers and recorded automatically. Trends of each parameter are plotted on control charts by the computer and corrective actions are immediately taken whenever a parameter goes "out-of-control" beyond the control limits.

Whenever a parameter goes "out-of-control" in a process, engineers involved with that particular process have meetings to decide the disposition of those lots that were effected by the out-of-control process and corrective actions are implemented. In the case of critical defects, all lots are scrapped by MRB (Material Review Board).

As the key item of ongoing process control, Cp or Cpk value is controlled by computer for each process. The UCL and LCL for each process is then determined by the computer generated Cp or Cpk value. Cp or Cpk values are continually upgraded to insure the stabilization of process and a QIP (quality improvement plan) is made out to drive defects down to zero.

Process capabilities of each process are totaled and analyzed and those results of analysis are reflected on the QIP. The stabilization and maximization of process capabilities are driven by SPC.

2) PRODUCT RELIABILITY MONITOR

The reliability monitor program begins where the qualification program ends, at the start-up of limited production. Everything that is subject to qualification is considered subject to the monitor program. Generally, the product to be used for reliability monitors is gathered from each fab lot each month, where the product selected is representative of:

- 1) each fab process technology
- 2) each generic product type
- 3) each package technology
- 4) each subassembly plant

The product is shipped directly to the appropriate Q & R group, which puts the product through a series of electrical, mechanical, thermal, and environmental tests that usually are identical to those used initially for qualifying the product. Most tests are of short duration, but some may extend out to thousands of hours. Each month the test results are evaluated and problems, should they exist, identified.

Each monitor failure is analyzed. If a problem is detected where the failure rate is greater than that considered acceptable, or a reliability problem is suspected, a Material Review Board (MRB) is called. This meeting is attended by appropriate Q & R personnel, scheduling personnel, engineering, and any other affected group.

This group reviews the data, decides on disposition of the affected material, decides on appropriate corrective action, and basically controls the problem or issue until it is satisfactorily resolved.



3) FINAL QUALITY ASSURANCE PROGRAM


After the completion of the entire manufacturing process a sample of each lot is pulled and the data sheet verification test is repeated. This final verification objective is to ensure that test system to test system variations are not compromising the quality, and that inadvertent system or handling problems have not occurred.

4) ENVIRONMENT MONITOR

- Instruments
- F.M.S #2 (P.M.S System 1 Set) - Control Particle Monitoring System (2 Set)

On line monitoring system (Central control room)

- Portable Particle Counter, Sensors
- Block Diagram



PRODUCT AREA (CLEAN ROOM CLASS 1~100)




QUALITY and RELIABILITY

• Environment Monitor

Item	Frequency
1. Particle (Air, D-I Water)	5 min
2. Temperature, Relative Humidity	5 min
3. D.I Resistivity	5 min
4. Differential Pressure	5 min
5. HEPA Air Velocity	5 min
6. Gas (H ₂ , O ₂ , N ₂ , Air) Dew Point	5 min
7. Gas Pressure	5 min
8. HEPA Filter Particle	All HEPAs/1 room/Day
9. D-I Bacteria Main Lot	Weekly
10. D-I Bacteria Using Lot	Monthly

Corrective Action Requirement





2.3 QUALITY CONFORMANCE PROGRAM

1) DESCRIPTION

SEC has established a comprehensive reliability program to monitor and ensure the ongoing reliability of the Linear IC family. This program involves not only reliability data collection and analysis on existing parts, but also rigorous in-line quality controls for all products.

Listed below are details of tests performed to ensure that manufactured product continues to meet SEC's stringent quality standards. In line quality controls are reviewed extensively in later sections.

The tests run by the quality department are accelerated tests, serving to model "real world" applications through boosted temperature, voltage, and/or humidities. Accelerated conditions are used to derive device knowledge through means quicker than that of typical application situations. These accelerated conditions are then used to assess differing failure rate mechanisms that correlate directly with ambient conditions. Following are summaries of various stresses (and their conditions) run by SEC on Linear IC products.

2) HIGH TEMPERATURE OPERATING LIFE TEST (HOPL)

 $(T_j = 125^{\circ}C, V_{CC} = V_{CC} max, static)$

High temperature operating life test is performed to measure actual field reliability. Life tests of 1000HR to 2000HR durations are used to accelerate failure mechanisms by operating the device at an elevated ambient temperature (125°C). Data obtained from this test are used to predict product infant mortality, early life, and random failure rates. Data are translated to standard operating temperatures via failure analysis to determine the activation energy of each of the observed failures, using the Arrhenius relationship as previously discussed.

3) WET HIGH TEMPERATURE OPERATING LIFE TEST (WHOPL)

 $(Ta = 85^{\circ}C, R.H. = 85\%, V_{CC} = V_{CC} opt, static)$

Wet high temperature operating life test is performed to evaluate the moisture resistance characteristics of plastic encapsulated components. Long time testing is performed under static bias conditions at 85°C/85 percent relative humidity with nominal voltages. To maximize metal corrosion, the biasing configuration utilizes low power levels.

4) INTERMITTENT OPERATING LIFE (IOPL)

(Pmax, 25°C, 2min on/2 min off)

This test is normally applied to scrutinize die bond thermal fatigue. A stressed device undergoes an "ON" cycle, where there is thermal heating due to power dissipation, and an "OFF" cycle, where there is thermal cooling due to lack of inputted power. Die attach (between die and package) and bond attach (between wire and die) are the critical areas of concern.

5) HIGH TEMPERATURE STORAGE TEST (HTS)

(Ta = 125°C, UNBIASED)

High temperature storage is a test in which devices are subjected to elevated temperatures with no applied bias. The test is used to detect mechanical instabilities such as bond integrity, and process wearout mechanisms.

6) PRESSURE COOKER TEST (PCT)

(121°C, 15PSIG, 100% R.H., UNBIASED)

The pressure cooker test checks for resistance to moisture penetration. A highly pressurized vessel is used to force water (thereby promoting corrosion) into packaged devices located within the vessel.

7) TEMPERATURE CYCLING (T/C)

(-65°C to +150°C, AIR, UNBIASED)

This stess uses a chamber with alternating temperatures of -65° C and $+150^{\circ}$ C (air ambient) to thermally cycle devices within it. No bias is applied. The cycling checks for mechanical integrity of the packaged device, in particular bond wires and die attach, along with metal/polysilicon microcracks.

8) THERMAL SHOCK (T/S)

(-65°C to +150°C, LIQUID, UNBIASED)

This stress uses a chamber with alternating temperatures of -65°C to +150°C (liquid ambient) to thermally cycle devices within it. No bias is applied. The cycling is very rapid, and primarily checks for die/package compatibility.



QUALITY and RELIABILITY

9) RESISTANCE TO SOLDER HEAT

(UNBIASED, 260°C, 10 sec)

Solder Heat Resistance is performed to establish that devices can withstand the thermal effects of solder dip, soldering iron, or solder wave operations.

10) MECHANICAL SHOCK

(UNBIASED, 1500g, Pulse = 0.5msec)

This test determines the suitability of a device to be used in equipment where mechanical "shocks" may occur. Such shocks result from sudden or abrupt changes produced by rough (non-standard) handling, transportation, or field operations.

11) VARIABLE FREQUENCY VIBRATION

(UNBIASED, Range = 100 to 2000Hz)

Variable Frequency Vibration is done to model the effects of differential vibration in the specified range. Die attach and bonding integrity are particularly stressed, testing the mechanical soundness of device packaging.

12) CONSTANT ACCELERATION

(UNBIASED, 10kg to 20kg)

This is an accelerated test designed to indicate types or modes of structural and mechanical weaknesses not necessarily detectable in Mechanical Shock and Variable Frequency Vibration stressing.

13) RELATIVE STRESS COMPARISONS

Many stresses are run at SEC on many different devices. Through both theoretical and actual results, it was clearly determined which stresses were most effective. Also established were the stresses which weren't fully effective.

Comparisons have been made on the basis of defects able to be determined, efficiency in detection, and cost. For the reader's benefit, SEC provides the results of its conclusions on the following pages.



3. CUSTOMER SUPPORT SYSTEM

3.1 INTRODUCTION

Manufacturing companies have developed customer support systems for the purpose of uniting communications. Through these communications pass the information and knowledge required to satisfy the customers needs in areas such as quality and reliability, customer claims, customer training, field service technical issues, pricing or availability and above all, trust. Open lines of communication establishes thorough trust between the customer and vendor and are essential for such programs as dock-to-stock in order to achieve the ultimate in customer/vendor relations. SEC, in its commitment to customer satisfaction, has installed within its organization a support system that is designed to produce the open lines of communication between all facets of relations for both the customer and SEC.

3.2 POLICY

SEC has developed within its organization, a customer support system. SEC's policy requires that this system be manned with the proper personnel that are thoroughly trained in the areas that each represent and are dedicated to opening and maintaining lines of communication with the customer. Technical data used by SEC to support the customer must be up to date and always available for use by the customer (privileged or confidential information maybe excluded). Customer training is provided to the customer by only the most knowledgeable SEC personnel. SEC will provide customer field service in the form of periodic goodwill visits to customer sites or specialized problem solving services as required. Process change notification procedures as well as safety standards are also strictly adhered to.


3.3 CUSTOMER SUPPORT SYSTEM

1) QUALITY ASSURANCE SERVICE

SEC has felt the need to reorganize its current Quality Assurance Sections in order to better service our customers. From this new organizational change, a new QA section was born. This new QA section, known as QA Section 3, was developed specifically for the customer. The customer service team in QA3, was organized to respond prombtly to customers quality requirements. The purpose of this team is to form a more responsive communication channel between plant R & D, the sales department and the customer. Customers will achieve satisfaction with our company's products by use of the newly organized customer service system. This service system is openly available to customers for comments concerning problems oropinions about SEC's devices. An 800 number is published on the inside of the hand-books cover.

2) CUSTOMER SERVICE TEAM

The following organizational chart illustrates the world-wide base that the customer service team of SEC has established. Maintaining continuity between all of SEC's worldwide customer service teams is accomplished through the use of a newly installed computer network which allows constant communication between all teams.






3) CUSTOMER CLAIM SUPPORT SYSTEM

Information from the field concerning quality is an essential factor for the improvement of product quality. Equally important, is the investigation of field failures. Timely feedback of the results from the analysis is required to better service customers properly. This data also serves as a direct guide to the improvement of reliability and quality for both SEC and our customers.

The flowchart below demonstrates the process in which SEC currently follows for customer claims.



4) CUSTOMER TRAINING SYSTEM

SEC has recently established a training team for the purpose of teaching SEC's customers the methods currently used by SEC to insure the product quality and reliability at the customers site. SEC offers this training in the form of group seminars or presentations and when requested or deemed necessary, individualized training is offered. In some cases, the training will take place at the customers site at the customers convenience while in other cases, SEC will extend on invitation to the customer to visit our manufacturing site.


5) CUSTOMER FIELD SERVICE

SEC has developed field service teams that are devoted to making customer contact when there aren't any problems. In other words, SEC is interested in making periodic goodwill visits. The visiting team would be comprised of those managers and engineers that are involved with the product types that the customer currently uses. The main goal of this team is to establish customer trust through communication.



3.4 PROCESS CHANGE NOTIFICATION SYSTEM (PCN)

Changes in a process are sometimes required to produce a higher quality product at a lower price. These changes can include new or different types of material, new or modified designs and new or different processes. SEC has developed a PCN procedure that is followed whenever a major or critical change is to be considered for any process. The idea behind the PCN is to allow change to a process by submitting the planned change for qualification by SEC engineering and then presenting the PCN to the customer for final approval. By following this procedure, the customer is assured that no major or critical change will occur to the process without the customers consent.



3.5 SAFETY STANDARDS

Most customers express the desire to use only products which have been manufactured with materials that meet the safety specifications of the Underwriters Laboratories. SEC has chosen to adhere to the specifications called out in the UL standard 94 by purchasing and using only those plastic materials that conform to this standard. UL 94 tests for a number of different flammability conditions that effect the plastic material used in semiconductor devices including horizontal burning, vertical burning and flame spread.




STRACTURE MENDES

4. FAILURE ANALYSIS

4.1 PROCEDURE

A general failure analysis procedure is shown below. The method demonstrated in the flow chart applies to all rejects. However, each analysis is specific unto itself, so that a completely exhaustive analytical flow is impossible for the limits of this manual. Specific instances and examples of interest are provided later in the chapter. Also included in this section is a typical day-by-day accounting of a failure analysis in progress. A two-week turnaround is the objective, with greater than 90% of analysis lasting equal to or less than this duration. A sample analysis plan and report are attached at the conclusion of this section.

1.1 M & A & S



Failure Analysis Procedure Flow Chart



Applicable Comments for the above flow chart are made below.

1) DETERMINATION OF FAILURE MODE

The basic failure mode shall be determined with data from computer and bench testing. As a defect can represent various electrical failure modes, it is critical to determine the most basic failure mode. (For example, a V_{OL}/V_{OH} parameter failure may be also analyzed as a functional failure. However, it is very important to determine V_{OL}/V_{OH} as the basic failure mode.)

2) IDENTIFICATION AND ANALYSIS OF FAILED CIRCUIT AREA

Correlation shall be derived with general (macroscopic) failure phenomenon through circuit interpretation of the failed area.

3) SENSITIVITY OF TEST

Parametric value of failed sample shall be determined through adjusting DC and AC parameters, temperature range, etc.

4) ION CONTAMINATION

For a sample assumed to have an inversion phenomenon caused by ionic contamination, characteristics shall be identified by conducting a Ta = 150°C, 24 hour cure and repeating test/restress. Contamination of a specific layer shall be determined by stripping each layer.

5) DECAPSULATION

There are 5 decap methods with respective merits and demerits. The appropriate method must be utilized on the basis of the characteristics and potential cause for each failure.

6) ISOLATION AND DYNAMIC PROBING

It is essential to isolate the probable failing part of the circuit for its electrical failure mode. Without isolation, exact detection of a failed part can not be accurately accomplished as an electrical failure mode has an influence on other parts of the circuit.

7) LAYER STRIPPING

Each layer strip should meet specification requirements with respect to time. It should never be the case that chemical attack is mistaken for causing the failure of a part.

8) GENERATION OF ACTIVATION ENERGY

Accelerated life testing requires generation of actual activation energies based upon establishing a definitive failure mode. This generation has a great effect in determining the acceleration factor of Arrehenius' model.

9) CORRECTIVE ACTION

Failure analysis is fully completed only by establishing a future plan and corrective action, which are taken to resolve a problem and prevent its recurrence.



4.2 Failure Modes and Mechanisms

1) Failure mechanisms for devices vary widely. They are caused by both front-end (wafer) and back-end (assembly) processing. To classify problems and their instigations, the table listed below is provided.

item	Type of Failure	Failure Mode	Cause	
	Wire Disconnection	Open	Incomplete	
	Wire Short	Short	Manufacture or	
	Purple Plague	Open, High Resistance	Misuse	
Wire	Bond Detaching	Open, High Resistance		
Bonding	Misplaced Bonding, Loose Contact	Open, High Resistance Short	Incomplete	
	Improper Bond Shape Erroneous Bonding	Open, High Resistance Open, High Resistance	Incomplete Manufacture	
Junction	Destruction by Surge	Low Breakdown Voltage,	Incomplete	
Region	Hot Spot	Short, Open	Manufacture or Misuse	
•	Lead Disconnection	Open, High Resistance	0	
Case	Lead Short	Short, High Leakage	Same as above	
· · · · · · · · · · · · · · · · · · ·	Incomplete Seal			
Seal	Enclosed High Humidity Gas	Breakdown Voltage Deterioration, High Leakage	Same as above	
	Contamination of Surface	Leanaye		
	Dust and Dirt	Short, Low Breakdown Voltage Large Leakage		
	High Current Density	Open, Short	Misuse Incomplete Manufacture	
	Electromigration	Open, High Resistance		
Metallization	Scratch	Open, Short		
	Insufficient Thickness Excessive Etching	Open, High Resistance		
	Contamination, Dust and Dirt	One lifet Decidence	Incomplete	
	Poor Wiring and Element Connection	Open, High Resistance	Manufacture or Misuse	
Ohia	Chip Crack	Open, Short		
Chip Mounting	Chip Detaching	Open, Short, High Thermal Resistance	Same as above	
0	Pinhole, Crack	Low Breakdown Voltage, Short	1	
Oxidized Film	Insufficiently Oxidized Film Thickness	Low Breakdown Voltage	Incomplete Manufacture	
Surface	Channel Formation	Low Breakdown Voltage	Somo as about	
Treatment	Contamination	High Leakage	Same as above	
Mask	Insufficient Photoresist	Low Breakdown Voltage	Same on shour	
mask	Mask Misalignment	Short, Open, High Leakage	Same as above	
Material and Diffusion	Improper Impurity Density	Same as above	Same as above	

Items and Causes of Failure Modes



2) Standard product reliability tests can naturally generate failures. Here, in this section, a table is given which lists tests and their associated rejects. Each test has a specific purpose, and if there exists a particular product weakness, a given test will expose it. In this manner, by knowing a test and it's function, a clear determination can be made as to the relevance of a failure for that particular test.

	Failure Cause	Diffusion	Oxide	Metalization	Wire Bonding	Package Environment	Package Seal	Lead Fatigue	Solderability	Mark	Die bonding
Item	Test Condition	Contamination Crystal Defect Photoresist Reject	•Contamination •Pin Hole •Crack •Thickness Unstable	•Conpos. •Scratch •Void •Open	Interface Corrosion Misbonding Wire Open Chemical Interface	Conductive ions Inadequate Environments	•Sealing Reject	•Conpos.	•Marking	•Themal Reject	Resistance Reject •Crack •Chip Position Reject
T/C	- 65°C→150°C 200 Cycles		0	0	0		0				0
T/S	- 65°C → 125°C 200 Cycles		0	0	0		0				0
Moisture Resistance	90-98%R.H./65°C3HRS 80-98%R.H./25°C8HRS 90-98%R.H./65°C3HRS 10 Cycles		0	0	0	0	0				
Vibration Fatigue	20G-3 Axis Orientation f = 20 to 2000 cpe for 4 min. 4 cycles				0	0					0
Constant Acceleration	Pulse Duration: 0.1-1m sec Shock pulse: 0.5-3Kg				0						0
Mechanical Shock	1500g, 0.5ns Each Direction of X, Y and Z Axis				0						0
Lead Integrity	W = 227g 90°C 3 times						0				
Marking	Isoprophylalcohol									0	
Solderability	Ta = 230° 5 Sec. Once With Flux								0		
Salt Spray	Ta=35°C, 5% NaCl				0				0		
OPL	Individual Spec	0	0	0	0	0					0
IOPL	Individual Spec	0	0	0	0	0					0
HTRB	Individual Spec	0	0	0	0	0					0
HTS	Individual Spec		0		0	0		· · ·	0		
WHTS	80°C, 90% RH 85°C, 85% RH		0	0			0	0	0		
WHTRB	85°C, 85% RH Bias	0	0	0	0	0	0	0	0		0

Reliability Tests and Associated Failure Modes



3) An anomalous manufacturing step can manifest itself in many ways with respect to product reliability. The chart below depicts process steps, the types of rejects they can generate, and the way to defect such failures. Of course, there are numerous QC and Production checks along all stages of the manufacturing process. However, a semiconductor product typically involves so many operations it's nearly impossible to detect all potential reliability hazards. Thus, there are final electrical and visual tests, reliability tests, and statistical analyses which are run prior to product releasal. The chart below speaks to the electrical, visual, and reliability tests.

Failure Mechanisms of Integrated Circuits

Process Step Affecting Reliability	Failure Mechanism	Failure Mode	Failure Detection Method
	Dislocation and Stacking Fault	Degradation of Function Characteristics	Electrical Test Operation Life
	Non-Uniform Resistivity	Unpredictable Characteristic Values	Electrical Test
Wafer Fabrication	Surface Abnormalities	Improper Electrical Characteristics, Short and Open	Electrical Test Operation Test
	Cracks, Chips, Scratches (Usually Caused During Handling)	Open and Short	Electrical Test Visual Inspection (Before Seal) Temperature Cycling
	Contamination	Degradation of Junction Characteristics	Visual Inspection (Before Seal), Temperature Cycling, High Temperature Storage, Reverse Bias
Passivation	Cracks and Pin Holes	Shorts, Low Breakdown Voltage	Temperature Cycling High Temperature Storage High-Voltage Test, Operation Life Visual Inspection (Before Seal)
	Non-Uniformity of Film Thickness	Low Breakdown Voltage Increase of Leakage Current in Oxide Film	Same as Above
	Scratch, Crack, Scar of Photo Mask	Open, Short	Visual Inspection (Before Seal), Electrical Test
Mask	Misalignment	Open, Short	Same as Above
	Abnormality of Photo- Resist Pattern (Line- Width, Space, Pin Hole)	Degradation of Characteristics Due to Parameter Drift Open, Short	Same as Above
Etching	Improper Elimination of Oxide Film	Open, Short, Intermittent Failure	Visual Inspection (Before Seal) Electrical Test Operation Life
	Under-Cut	Short or Open in Metallization	Visual Inspection (Before Seal) Electrical Test



Process Step Affecting Reliability	Failure Meçhanism	Failure Mode	Failure Detection Method
Etching	Spotting (Smear) Inhomogeneous Etching	Latent Short	Visual Inspection (Before Seal) Temperature Cycle, High Temperature Storage
	· · · · · · · · · · · · · · · · · · ·		Operation Life
Result of the second	Contamination (Photo Resist, Residue of Chemical Substance)	Low Breakdown Voltage Increase of Leak Current	Same as Above Reverse Bias
Diffusion	Improper Control of Doping Profile	Performance Degradation Caused by Instability and Fault	High Temperature Storage Temperature Cycling Operation Life Electrical Test
· · · · · · ·	Scratched and Smeared Metallization (Caused During Handling)	Open and Short	Visual Inspection (Before Seal) Temperature Cycling Operation Life
1) 2944 - 11 1968 - 1999 1968 - 1999	Thin Metallization Due to Insufficient Deposition or Oxide Film Step	Open or High Impedance Internal Connection	Electrical Test Operation Life Temperature Cycle
Metallization	Oxid Film Contamination Material Incompatibility	Open Metallization Caused by Poor Adhesion	High Temperature Storage Temperature Cycling Operation Life Test
	Corrosion (Residue of Chemical Substance)	Open Metallization	Visual Inspection (Before Seal), High Temperature Storage Temperature Cycle, Operation Life
attative (constant)	Displacement Contaminated Contact	High Contact Resistance, Open	Visual Inspection (Before Seal), Electrical Test, High Temperature Storage Temperature Cycle, Operation Life
	Improper Temperature and Period for Metallization	Peeled Metallization Poor Adhesion Short	Electrical Test High Temperature Storage Temperature Cycle Operation Life
Die Separation	Cracks and Chips Caused by Improper Dicing	Open	Visual Inspection (Before Seal) Temperature Cycling Thermal Shock Vibration Shock

Failure Mechanisms of Integrated Circuits (Continued)



Process Step Affecting Reliability	Failure Mechanism	Failure Mode	Failure Detection Method
	Void Between Header and Die	Degradation Due to Overheating	Radiography, Operation Life Constant Acceleration Shock, Vibration
Die Bonding	Over-Spreading of Eutectic Solder	Short, Intermittent Short	Visual Inspection (Before Seal), Radiography, Vibration Shock
	Poor Bonding of Die to Header	Die Crack and Lifting	Visual Inspection (Before Sealing), Constant Acceleration, Shock, Vibration
· · ·	Mismatching of Materials	Crack or Peeling of Die	Temperature Cycling High Temperature Storage Constant Acceleration
	Poor Bonding Strength	Open Wire, Open, Lifting Vibration Shock	Constant Acceleration
	Mismatched Material and Contaminated Bonding Pad	Lead Bond Peeling	Temperature Cycling High Temperature Storage Constant Acceleration Shock, Vibration
	Formation of Intermetallic Plague	Open Bonding	High temperature storage, Temperature Cycling. Constant Acceleration Shock, Vibration
	Insufficient Bonding Area or Spacing	Open Bonding Short	Operation Life Test, Constant Acceleration, Shock Vibration, Visual Inspection (Before Seal)
Wire Bonding	Improper Bonding Arrangement	Open, Short	Visual Inspection (Before Seal) Electrical Test
	Die Cracks or Chips	Open, Shock	Visual Inspection (Before Seal) High Temperature Storage Temperature Cycling Constant Acceleration, Shock Vibration
	Excessive Loop or Sag in Wire	Short to the Case, Substrate or other Parts of the Leads	Visual Inspection (Before Seal), Radiography, Constant Acceleration, Vibration
	Crack, Scratch, or Scar on Lead	Wire Disconnection Causing Open, Short	Visual Inspection (Before Seal), Constant Acceleration, Shock Vibration



Process Step Affecting Reliability	Failure Mechanism	Failure Mode	Failure Detection Method
	Insufficent Elimination of Tail Wire	Short, Intermittent Short	Same as Above Radiography
	Incomplete Hermetic Seal	Performance Degradation, Shorts and Opens Caused by Chemical Corrosion and Moisture	Fine Leak, Gross Leak
	Bad Atmosphere in Package	Performance Degradation Due to Inversion Layer Channeling	Operation Life Reverse Bias, High Temp. Storage, Temperature Cycling
	Bending or Breaking of the External Lead	Open	Visual Inspection, Lead Fatique
Sealing	Crack or Void in Seal Glass	Short or Open in Metallization Due to Leak	Seal, Electrical Test High Temperature Storage Temperature Cycling High Voltage Test
	Migration on Seal between Outer Lead and Metal Case	Intermittent Short	Low Voltage Test
	Electro-Conducting Particles Floating in Package	Same as Above	Constant Acceleration, Vibration Radiography
	Mismarking	Inoperable	Electrical Test

Failure Mechanisms of Integrated Circuits (Continued)

4) Equipment

A listing of important equipment used for failure analysis is shown below in tabular from, SEC's committment to comprehensive analysis of all relevant rejects necessarily implies a usefulness for key analytical instruments. Constant efforts are made to both use and modify equipment to meet specialized investigations. However, only standard equipment, not a listing of hybrids (for confidential development purposes), is listed below.

Equipment for failure analysis

Category	ltem	Application	
	1. Stereo Microscope	Use for visual inspection	
Visual	2. SEM (Scanning Electron Microscope)	Use to inspect the surface or cross-section of a device at high magnification. Through voltage contrast techniques, it is possible to analyze voltage levels while the device is operating	
	3. Infrared Microscope	Using the infrared radiation emitted by a functioning device, a thermal map can be produced.	
	4. X-Ray	Use to inspect the bonding wire of encapsulated devices.	
(5. Metallugical Microscope	Inspect interconnects, contacts, bonds	
· .	6. Radiographic Scope	Inspect bond wires, die attach	



Equipment for failure analysis (Continued)

Category	item	Application	
Elemental	1. Auger Electron Spectrometer (AES)	Used to detect and analyze contamination on the surface of a die	
Analysis	2. EDX Spectrometer	Used with SEM to analyze elements present in a device. This is done by measuring the energy distribution of X-rays produced by the interaction of primary electrons and the sample.	
	3. Differential Interference Microscope	Used for elemental analysis	
	4. Electron Probe Micro Analyzer (EPMA)	Used for current analysis	
	5. Ion Micro Mass Analyzer (IMMA)	Spectral analysis of chemical constituents	
	6. Surface Eveness Micrometer	Measures planarity	
	7. Differential Scanning Calorimeter (DSC)	Permits the analysis of glasses and polymers-especially encapsulation resins- through the measurement of reaction heat	
	8. Thermo Gravimetric Analyser	Used to determine the thermal stability of polymers and glasses by measuring variations in mass with temperature.	
	9. Plasma Etcher	Used to open devices encapsulated in epoxy resins, to remove silicon nitride, and to remove thin oxide films	
	10. Transmission Electron Microscope (TEM)	Used for elemental analysis and high resolution surface on spectron	
	11. Surface Tunneling Microscope (STM)	Used for elemental analysis	
	12. Electron Spectrometry for Chemical Analysis (ESCA)	Used for elemental analysis	
	13. Secondary Ion Mass Spectroscope	Used for elemental analysis	
Decapsulation System	1. Grinding Machines 2. Angle Lapping 3. Evaporation 4. Diamond Cutter	Used to decapsulate devices, to cut the cross section of die, to remove a surface layer.	
	(Cross Section Cutter) 5. Molding System 6. Jet-Etching System 7. Etching Solution		
	8. Hot Plates 9. Ventilation Hoods		



Category	Item	Application
Electrical Test	1. Curve Tracer 2. TR, IC, MOS Tester 3. ESD Simulator 4. LCR Meter 5. DC-Analyzer 6. Noise Tester 7. Logic State Analyzer 8. Manipulator Probe Ssytem 9. Electron Beam Tester 10. Hot Electron Analyzer 11. I.R Scope	Used to measure electrical characteristic of devices, to establish the cause of failure.
Stress Test	 Temperature Probe System Constant Temperature Oven Ovenn for Oper Life Test Humidity Oven Vibration System 	Used to stress or cure the failed devices to identify a failure mechanism. This is a very important tool for analyzing degradation phenomena and intermittent failures.

Equipment for failure analysis (Continued)



QUALITY and RELIABILITY

ltem	Contents of Inspection	Equipment for Analysis	
External Visual Check	 Condition of Lead, Plating, Soldering, Welding Area Mark, Date Code Package damage Solderability Sealing 	Stereo-Optical-Scope × 40 Optical Microscope × 100 Helium Leak Detector Gross Leak Detector (Using Fluorocarbon)	
Electrical Test OC Parameter, AC Parameter Test Function Test Margin Test of Voltage and Temp. Diode Characteristics between Each Pin Disconnection, Short Circuit and / or Electrical Characteristic detected by the above Inspection		IC Tester Curve Tracer (HP4145) Oscilloscope DC Power Supply Oscillator (Sine Wave Pulse) Heat-Gun, Cooling Gas Spray Thermo-Spot	
Radiography	Internal Structure of Device is Checked Non-Destructively	Soft X-Ray	
Decapping	Internal Structure is observed after decapping	Metal Cutting Scissors, Nippers Cap opener, plastic etcher, Hot plate, Drill, HNO ₃	
Internal Visual Check	 Detection of Defective Spot on the Chip Surface Detection of Discrepancy of Internal Connection (Metallization, Wire Bond -ing, Etc.) Electrical Characteristics are Checked by Mechanical Prober Detection of Hot Spot Existence of Foreign Material 	Optical Microscope Micro-Prober SEM Laser Cutter Infrared Micro Scanner Thermal Plotter Infrared Microscope	
Internal Structure Analysis	 Cross Sectional Analysis of Chips to Observe Diffusion Layer of Oxide Film Analysis of Metallic Elements Removing of Over-Coating Glass and Aluminum Metallization 	Optical Microscope SEM, MAX, AES, SAM, IMA Spectrometer Micro-Prober	
Simulation Test	Operational Test on Actual Equipment	Actual Electronic Equipment	

Methods and Equipment for Failure Analysis



4.3 FAILURE MODE EFFECT ANALYSIS (FMEA)

Failure Mode Effect Analysis is a method used for checking if measures are taken against every possible failure in the design, the manufacturing process, the operating method, etc. For this analysis, factors such as design, manufacturing process, packaging, and operating method are divided into small units, and its functions are clearly defined. All possible failure modes are listed for each item, its effect on the product and the cause of each failure is examined. Each item is then evaluated to clarify the corrective actionto be taken.

Table shows an example of FMEA in the manufacturing process of plastic encapsulated MOS LSI. The incident column pertaining to the Evaluation Points show the failure rate; Effectiveness column shows the impact of the effect by the failure of the product, device, or system; and Detectability shows the rate of detection of the failure. These are individually graded on the basis of ten points. The result is then evaluated by multiplying the points. The larger value indicates the importance of the item. A counterplan for each item is then specified and action taken.

Process Name (Process Function)	Failure Mode	Failure Effect	Failure Cause	Counterplan
AI metallization	Improper thickness Lack of Al wiring Breakage defect	Electromigration open circuit	Operator's mis- handling, dirt/foreign matter attachment, poor adjustment of equipment	Improvement and adjustment of written working process, dust control of clean room, SEM test in the process
Glassivation	Lack of glassivation film, failure film thickness	Increased leak current, improper operation	Dirt/foreign matter attachment, operator's mishandling	Dust control of clean room, improvement and adjustment of written working process
Visual Inspection	Scratch, die crack, dirt, spot, residual resist	Open circuit, increased junction leak current	Mishandling of wafer, Misclearning of water	Improvement and adjustment of written working process
Assembly Process Die Selection	Die crack	Increased junction leak current, improper operation	Poor adjustment of equipment, operator's mishandling	Corrective action to device control operator, improvement and adjustment of written working process
Die Bonding	Die crack Die floating	Open circuit, increased junction leak current, improper operation	Operator's mishandling temperature too low	Corrective action to device control operator, improvement and adjustment of written working process, visual inspection
Wire Bonding	Open bonding, improper bonding position, shorted bonding wire	Open circuit, short circuit	Poor bonding strength, operator's mishandling, poor adjustment of equipment, looped bonding wire, shape defact	Improvement and adjustment of written working process, corrective action to device control operator, visual inspection

Manufacturing Process FMEA Example (Plastic Encapsulated Products)





QUALITY and RELIABILITY

Process Name (Process Function)	Failure Mode	Failure Effect	Failure Cause	Counterplan
Sealing (Resin)	Open bonding wire, shorted bonding wire, package crack, corrosion	Open circuit, short circuit, defective appearance	Poor adjustment of equipment, insufficient cure	Ditto
Lead Surface Treatment (plating)	Poor metal-plating thickness, dirt	Poor soldering, poor contact	Operator's mishandling poor adjustment of equipment, insufficient cleaning	Adjustment of written working process, corrective action to control operator
Lead Formation	Abnormal shape, broken lead	Failure inserting in the printed substrate poor operation	Operator's mishandling poor adjustment of equipment	Ditto
Marking	Marking error illegible marking	Operating destruction	Operator's mishandling insufficient cure	Improvement and adjustment of written working process

Manufacturing Process FMEA Example (Plastic Encapsulated Products) (Continued)







1. FUNCTION GUIDE

1.1 Telephone Application Function

Application	Туре	Package	Circuit Function
Tone Ringer	KA2410 KA2411	8 DIP	Adjustable warbling and 2 frequency tone External triggering or ringer disable (KA2410) Adjustable supply initiating current (KA2411) Built-in hysteresis
Tone Ringer with Bridge Rectifier	KA2418/28	8 DIP	Protect against over voltage Low current consumption Allow the parallel operation of 4 devices Built-in hysteresis External component's are minimized High output voltage
DTMF Dialer	KS5808	16 DIP	Direct telephone line operation Standard 2 of 8 key board use Tone output: Bipolar output Mute output: N-CH open drain
	KS5809	16 DIP	Low power dissipation Single contact key board use Tone output: Bipolar output Mute output: N-CH open drain
	KS5810	16 DIP	Low power dissipation Single contact key board use 16 digit redial (Column 4 keys) Tone output: Bipolar output Mute output: N-CH open drain
	KS5811	16 DIP	Low power dissipation Standard 2 of 8 key board use 16 digit redial (# key) Tone output: Bipolar output Mute output: N-CH open drain
	KA2413	16 DIP	Wide operating line voltage and current range Short start up time External components are minimized Internal protection of all inputs
Pulse Dialer with Redial	KS5805A/B	18 DIP	KS5805A: Pin 2; V _{ref} KS5805B: Pin 2; Tone output RC oscillator used as frequency reference DP out, 17 digit redial
	KS58C/D05	18 DIP	KS58C05: Pin 2; V _{ref} KS58D05: Pin 2; Tone output RC oscillator used as frequency reference DP output, 32 digit redial



42

1.1 Telephone Application Function (Continued)

Application	Туре	Package	Circuit Function		
Pulse Dialer with Redial	KS58E05	16 DIP	DP output RC oscillator used as frequency reference 32 digit redial		
	†KS5851/2	18 DIP	KS5851: Pin 2; V _{ref} KS5852: Pin 2; Tone output RC oscillator used as frequency reference DP output, 32 digit redial High quality Si-Gate CMOS process		
	†KS5853	16 DIP	DP output RC oscillator used as frequency reference 32 digit redial High quality Si-Gate CMOS process		
DTMF/Pulse Switchable Dialer	KS58A/B/C/D19 KS58A/B/C/D20	22 DIP/22 SDIP 18 DIP/20 SOP	······, ·····		
DTMF/Pulse Switchable with 10 No Memory	KS5822	22 DIP/22 SDIP	10 No x 16 digit memory including a redial memory Including PABX auto pause time 10 pps/20 pps pin selectable Make/Break pin selectable On/Off hook memory		
	KS58A/B/C/D23	18 DIP/20 SOP	10 No × 16 digit memory including a redial memory Including PABX auto pause time Make/Break pin selectable		
DTMF/Pulse Switchable with 20 No. Memory	†KS58531-42	28 DIP/28 SOP	20 No×16digit memory including a 32!digit redial memory Including PABX auto pause time Make/break ratio pin selectable Repertory dialing is accessed by direct key or indirect key		
Speech Network	KA2412A	14 DIP	Transmit/Receiver amplifier Side tone control On chip regulator		
Low Voltage Speech Network with Dialer Interface	KA2425A/B	18 DIP	Low Voltage Operation (1.5V) Tx, Rx & side tone gain set by external resistor Loop length equalization for Tx, Rx & sidetone Provides regulated voltage for dialer DTMF level adjustable with a single resistor A: Mute active low B: Mute active high		
Speech Network with Dialer Interface	†KA8500A/B †KA8501A/B ††KA8502A/B	16 DIP	Adjusts sending and receiving attenuation length Provides regulated voltage for dialer Linear interface for DTMF A: Mute active high B: Mute active low		

†: New Product

*:

24 24



•

1.1 Telephone Application Function (Continued)

Application	Туре	Package	Circuit Function
Low Voltage Audio Amp	†KA8602	8 DIP 8 SOP 9 SIP	Wide supply voltage (2 ~ 16V)Easy gain controlMedium output power $P_0 = 250$ mW at $V_{cc} = 6V$, $R_L = 32\Omega$, THD = 10%Minimum external partsLoad impedance range ($8\Omega ~ 100\Omega$)Low distortionMute function ($I_{cc} = 65\mu$ A: Typ)
DTMF Receiver	кт3170	18 DIP	Full DTMF Receiver Provides DTMF high and low group filtering Dial tone suppression Adjustable acquisition and release times Integrated bandsplit filter and digital decoder functions High quality and performance Single +5 Volt power supply
Cordlessphone Channel Select	††KS8800/1	18 DIP	15 channel/10 channel selector for cordiessphone 15 channel: KS8800 10 channel: KS8801 Include oscillation circuit with external X-tai (10.24MHz) 5KHz/4.4KHz output for guard tone Standby function for saving power
Tone Decoder	LM567C/L	8 DIP †8 SOP	Touch tone decoding Sequential tone decoding Communication paging High stable center frequency LM567L: Micropower (4mW at 5V) dissipation
FM IF Amplifier	MC3361	16 DIP †16 SOP	Small current dissipation (Typ. 3.5mA: $V_{cc} = 4.0V$) Excellent input sensitivity Communication paging Used to cordless telephone parts required Work from 1.8V to 7.0V

†: New Product



1.2 Exchange Application Function

Application	Туре	Package	Circuit Function
Codec	KT5116 †KT8520 ††KT8521	16 CERDIP 24 CERDIP 22 CERDIP	μ-Law: KT5116 μ-Law: KT8520 A-Law: KT8521 \pm 5V operation Low power consumption
·			Synchronous or asynchronous operation
Codec Filter	KT3040/A	16 CERDIP	Exceeds all D3/D4 and CCITT spec. ± 5V operation Low power consumption 20dB gain adjust range Sin X/X correction in receive filter TTL and CMOS compatible logic
Combo Codec	†KT8554 †KT8557 †KT8564 ††KT8567	16 CERDIP 11 16 DIP 20 CERDIP 11 20 DIP	Exceeds all D3/D4 and CCITT spec. Complete CODEC and filtering system including ±5V operation Low power consumption TTL and CMOS compatible logic Receive push-pull power amp (KT8564/7)
TSAC	KT8555	20 CERDIP	Controls up to 8 COMBO CODEC/Filters Low power consumption Single 5V operation Up to 32 time slots per frame
4×4 Crosspoint Switch	††KT8592	16 DIP	4×4 matrix-array with control memory Low on resistance $2V_{PP}$ analog signal capability Less than 1% total distortion at 0dBm
12 × 8 Crosspoint Switch	††KT8593	40 DIP	12×8 matrix-array with control memory Low on resistance $2V_{PP}$ analog signal capability Less than 1% total distortion at 0dBm

† : New Product



1.3 Interface Application Function

Application	Туре	Package	Circuit Function
Line Driver	MC1488 ††KS5788	14 DIP 14 SOP	Conformance EIA standard No. RS-232C & V28 (CCITT) Quad line driver Interface between data terminal equipment (DTE) and data communication equipment (DCE) Current limited output: ± 10mA typ. Power-off source impedance 300 ohms min. Compatible with DTL and TTL, HCTLS families Flexible operating supply range KS5788: Low power CMOS version
Line Receiver	MC1489/A ††KS5789A	14 DIP 14 SOP	Conformance EIA standard No. RS-232C & V28 (CCITT) Quad line receiver Interface between data terminal equipment (DTE) and data communication equipment (DCE) input signal range: ± 30 volts Input threshold hysteresis built in Response control a) Logic threshold shifting b) Input noise filtering KS5789A: Low Power CMOS version
Line Transceiver	KA2654	8 DIP	Conformance EIA Standard No. RS-232C & V28 (CCITT) One Driver & One Receiver on chip Wide supply voltage (±4.5V-±15V) Including reference regulator Response control provides TTL compatible



1.4 Driver and Other Application Function

Application	Туре	Package	Circuit Function			
Peripheral Driver Array	KA2655/6/7/8/9	16 DIP 16 SOP	Including 7 NPN darlington-connected transistors These arrays are well suited for driving lamps, relays, or printer hammers in a variety of industrial and consumer applications. High breakdown voltage and internal suppression diodes insure freedom from problems associated with inductive loads			
Fluorescent Display Driver	KA2651	18 DIP	Consisting of 8 NPN darlington output stages and associated common-emitter input stages Digit or segment drivers Low input current, internal output pull-down resiste High output breakdown voltage Single or split supply operation			
8-Channel Source Driver	KA2580A	18 DIP	TTL, CMOS, PMOS, NMOS compatible High output current ratings Internal transient suppression Efficient input/output pin structure Drive telephone relays, incandescent lamps, and LEDS			
	KA2588A	20 DIP	KA2588A: Separated logic and driver supply line			
Universal Asynchronous Receiver and Transmitter (UART)	KS5824 KS5812	24 DIP 40 DIP	The data formatting and control to interface serial asynchronous data communications between main system and subsystems. Low power, high speed CMOS process Serial/parallel conversion of data 8 and 9 bit transmission Programmable control register Optional +1, +16, and +64 clock modes Peripheral/modem control functions Double buffered Included 4 UART in one chip (KS5812)			
8-Bit Latch & Driver	†KT8518	16 DIP	8-bit addressable latched driver			

† New Product



2. CROSS REFERENCE GUIDE

2.1 Telephone ICs

A. Dialer

Application	SAMSUNG	MOSTEK	AMI	UMC	SHARP	Others
Pulse Dialer	KS5805A KS5805B KS58C05 KS58D51 KS58E05 †KS5851 †KS5852 †KS5853	*MK50992 *MK50993 MK50981 MK50982 MK50991/2 MK50981 MK50982 MK50991/2	S2560A/B	*T40992 *T40993 UM9151 UM9151 UM9151-3 UM9151 UM9151 UM9151-3	*LR40992 *LR40993	
DTMF Dialer	KS5808 KS5809 KS5810 KS5811 KA2413	*MK5089 MK5087 MK5380	*S25089	*UM95089 UM95087 UM9559	*LR4089 LR4087	*SBA5089 SBA5091 SBA5099 *PBD3535
DTMF/Pulse Switchable with Redial	KS58A/B/C/D19 KS58A/B/C/D20	MK5370		*UM91230 *UM91210	LR48081 LR48082	*S7230A/B S7235 LC7360
DTMF/Pulse Switchable with 10 No. Memory	KS5822 KS5823	MK5375/6		*UM91261 *UM91260	LR4803	PCD3315 HM9110B/C
DTMF/Pulse Switchable with 20 No. Memory	†KS58531-42			UM91271 UM91270		S7241

B. Tone Ringer

Application	SAMSUNG	MOTOROLA	SGS	MITEL	CHERRY	Others
Tone Ringer	KA2410 KA2411			*ML8204 *ML8205	*CS8204 *CS8205	*TA31001 *TA31002 •
1 Chip Tone Ringer	KA2418 †KA2428	MC34012 MC34017	*LS1240 LS3240			Included Bridge Diode

C. Speech Network

Application	SAMSUNG	SGS	RIFA	ITT	ERS0	Others
Subset Amplifier	KA2412A	*LS285/A	PBL3726	TEA1045	*CIC9185	
Speech Network with Dialer Interface	KA2425A KA2425B †KA8500A/B †KA8501A/B ††KA8502A/B	*LS156 *LS256 *LS356	PBL3781			U4053/7 U4055/6 TP5700
Audio Amp	†KA8602					MC34119

† : New Product

††: Under Development

* : Direct Replacement



D. Cordlessphone Channel Select

Application	SAMSUNG	MOTOROLA	SANYO	Others
Channel Select	††KS8800/1	MC145166/8	LC7150/1	

E. Tone Decoder

Application	SAMSUNG	MATIONAL	SHARP	SIGNETICS	Others
Tone Decoder	LM567C	*LM567	*IR3N05	*NE567	*XR567 (EXAR)
	LM567L				*XRL567 (EXAR)

F. FM IF Amplifier

Application	SAMSUNG	MOTOROLA	SHARP	SPRAGUE	Others
FM IF Amplifier	MC3361	*MC3361	IR3N06	ULN3859	*LM3361

G. DTMF Receiver

Application	SAMSUNG	MITEL	GTE	Others
DTMF Receiver	KT3170	*MT8870	*G8870	

2.2 Exchange ICs

Application	SAMSUNG	N.S	FAIRCHILD	SGS	INTEL	MOTOROLA	THOMSON
μ-Law CODEC	KT5116	*TP5116	*μA5116	*M5116	2910		
CODEC FILTER	KT3040	*TP3040	*μA5912	*M5912	*2912		*ETC5040
μ-Law COMBO CODEC	†KT8564	*TP3064			2913	MC14400-5	*ETC5064
μ-Law COMBO CODEC	†KT8554	*TP3054	*µA3054		*2916		*ETC5054
A-Law COMBO CODEC	††KT8567	*TP3067					*ETC5067
A-Law COMBO CODEC	†KT8557	*TP3057	*μA3057		*2917		*ETC5057
μ-Law CODEC	†KT8520	*TP3020	μA5151		*2910		
A-Law CODEC	††KT8521	*TP3021			*2911		
TSAC	KT8555	*TP3155					
4×4 Crosspoint Switch	††KT8592					*MC142100	*CD22100
12×8 Crosspoint Switch	††KT8593			*M093			

†: New Product

†† : Under Development

* : Direct Replacement



2.3 Interface ICs

Ар	plication	SAMSUNG	MOTOROLA	TI	N/S	FAIRCHILD	SIGNETICS
	Line Driver	††KS5788			*DS14C88		
	Line Driver	MC1488	*MC1488	*SN75188	*DS1488	*μA1488	*MC1488
		MC1489	*MC1489	*SN75189	*DS1489	*μA1489	*MC1489
	Line Receiver	MC1489A	*MC1489A	*SN75189A	*DS1489A	*μA1489A	*MC1489A
		††KS5789A			*DS14C89A		
	Transceiver	KA2654		*SN751701			

2.4 Driver & Others


Application	SAMSUNG	SPRAGUE	EXAR	MOTOROLA	TI	Others
Rah Causa Driver	KA2580A	*UDN2580A				
8ch Source Driver	KA2588A	*UDN2588A				
Flouscent Display Driver	KA2651	*UDN6118	*XR6118			
	KA2655	*ULN2001		*MC1411	SN75476	
	KA2656	*ULN2002		*MC1412	SN75477	
Peripheral Driver Array	KA2657	*ULN2003		*MC1413	SN75478	
	KA2658	*ULN2004		*MC1416		
	KA2659	*ULN2005				
Single UART	KS5824			*MC6850		*HD6350
Quad UART	KS5812					
8-Bit Latch & Driver	†KT8518					

† New Product
†† Under Development
* Direct Replacement



3. APPLICATION GUIDE

3.1 Telephone




† New Product


†† Under Development








3.2 - 2 Cordless Phone (Handset Unit)






3.3 Exchange



3.4 Interface




Drivers	Receivers	Transceivers		
Quad	Quad	Single		
MC1488 ††KS5788	MC1489 MC1489A ††KS5789A	KA2654		

† New Product


†† Under Development




3.5 Dríver




VACUUM FLUORESCENT DISPLAY DRIVER (SPLIT SUPPLY)




'TELECOMMUNICATION RELAY DRIVER (POSITIVE LOGIC)




TELECOMMUNICATION RELAY DRIVER (NEGATIVE LOGIC)





K2651




Se	elect Inpu	its	Latch	
S2	S1	S0	Addressed	
L	L	L	0	
L	L	н	1	
L	н	L	2	
L	н	н	3	
н	L	L	4	
н	L	н	5	
н	н	L	6	
н	н	н	7	



4

3.6 Answering Machine




†: New Product

††: Under Development



4. ORDERING INFORMATION



DEVICE FAMILY

TRANSISTOR / FET

	DKS	DALINGTON TR
•	IRF	MOS POWER
٠	IRFA	MOS POWER, TO-126
•	IRFP	MOS POWER, TO-3P
•	KSA	PNP TR
	KSB	PNP TR
	KSC	NPN TR
	KSD	NPN TR
٠	MMBT	TR, SOT-23
٠	MMBTA	TR, SOT-23
٠	MMBTH	TR, SOT-23
•	MPS	TR, SOT-23
٠	MPSA	TR, TO-92
٠	MPSH	TR, TO-92
٠	PN	TR, TO-92
	SSH	MOS POWER, TO-3P
	SSM	MOS POWER, TO-3
	SSP	MOS POWER, TO-220
٠	TIP	BIPOLAR TR

• 2N TR

INTEGRATED CIRCUIT


PACKAGE TYPE

KA	LINEAR IC	IC'S C	ONLY
KF	J-FET OP AMP		
KG	GATE ARRAY	D	SOP
KS	CMOS IC	DT	D-PACK
кт	TELECOM	J	CERAMIC
LM	NATIONAL	к	TO-3P
мс	MOTOROLA	Ľ	LCCC
NE	SIGNETICS	N	PLASTIC
SA	LINEAR ARRAY	PL	PLCC
SD	H.D AND LINEAR ARRAY	R	TO-126
KSV	A/D-D/A CONVERTER	т	TO-220
KAD	A/D CONVERTER	Z	TO-92
KDA	D/A CONVERTER	v	TO-92L
		w	ZIP
		S	SIP
		G	BARE CHIP
		F	SSM


• NOTE: Direct-Replacement parts for products initiated by other manufacturers.



NOTES



TELEPHONE ICs



• • •

LINEAR INTEGRATED CIRCUIT

TONE RINGER

The KA2410/KA2411 is a bipolar integrated circuit designed for telephone bell replacement.


FUNCTIONS

- Two oscillators
- Output amplifier
- Power supply control circuit

FEATURES


- · Designed for telephone bell replacement
- · Low current drain.
- Small size 'MINIDIP' package.
- Adjustable 2-frequency tone.
- Adjustable warbling rate.
- Built-in hysteresis prevents false triggering and rotary dial 'CHIRPS'
- Extension tone ringer modules
- · Alarms or other alerting devices.
- External triggering or ringer disable (KA2410).
- Adjustable for reduced initial supply current (KA2411)

APPLICATION CIRCUIT 1 (KA2410)



ORDERING INFORMATION

Device	Operating Temperature			
KA2410N	- 45~ + 65°C			
KA2411N	- 45∼ + 65°C			





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	Vcc	30	v
Power Dissipation	Po	400	mW
Operating Temperature	Topr	– 45 to 65	°C
Storage Temperature	T _{stg}	- 65 to 150	°C

ELECTRICAL CHARACTERISTICS (Ta=25°C)

(All voltage referenced to GND unless otherwise specified)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage	Vcc		1		29.0	v
Initiation Supply Voltage ¹	V _{SI}	See Fig. 2	17	19	21	V
Initiation Supply Current ¹	l _{si}	KA2411-6.8K-Pin 2 to GND	1.4	2.5	4.2	mA
Sustaining Voltage ²	V _{sus}	See Fig. 2	9.7	11.0	12.0	v
Sustaining Current ²	Isus	No Load V _{cc} =V _{sus} , See Fig. 2	0.7	1.4	2.5	mA
Trigger Voltage ³	VTR	KA2410 Only V _{cc} = 15V	9.0	10.5	12.0	V
Trigger Current ³	ITR	KA2410 Only	10.0	20.0	1000 ⁵	μA
Disable Voltage ⁴	VDIS	KA2410 Only	1		0.8	٧
Disable Current ⁴	IDIS	KA2410 Only	40	- 50		μA
Output Voltage High	V _{OH}	$V_{CC} = 21V$, $I_8 = -15mA$ Pin 6=6V, Pin 7=GND	17.0	19.0	21.0	v
Output Voltage Low	V ₀₁	$V_{cc} = 21V$, $I_{\theta} = 15mA$ Pin 6=GND, Pin 7=6V			1.6	v
I _{IN} (Pin 3) I _{IN} (Pin 7)		Pin 3=6V, Pin 4=GND Pin 7=6V, Pin 6=GND	=	=	500 500	nA nA
High Frequency 1	f _{H1}	R ₃ =191K, C ₃ =6800pF	461	512	563	Hz
High Frequency 2 Low Frequency	f _{H2} fL	$R_3 = 191K, C_3 = 6800pF$ $R_2 = 165K, C_2 = 0.47\mu F$	576 9.0	640 10	704 11.0	Hz Hz

NOTE (see electrical characteristics sheet)

1. Initial supply voltage (Vsi) is the supply voltage required to start the tone ringer oscillating.

2. Sustaining voltage (Vsus) is the supply voltage required to maintain oscillation.

- 3. V_{TR} and I_{TR} are the conditions applied to trigger in to start oscillation for $V_{SUS} \leq V_{CC} \leq V_{SI}$
- 4. V_{DIS} and I_{DIS} are the conditions applied to trigger in to inhibit oscillation for $V_{SI} \leq V_{CC}$

5. Trigger current must be limited to this value externally.



CIRCUIT CURRENT-SUPPLY VOLTAGE (No Load)




Fig. 2

APPLICATION NOTE

The application circuit illustrates the use of the KA2410/KA2411 devices in typical telephone or extension tone ringer applications.

The AC ringer signal voltage appears across the TIP and RING inputs of the circuit and is attenuated by capacitor C1 and resistor R1.

C1 also provides isolation from DC voltages (48V) on the exchange line.

After full wave rectification by the bridge diode, the waveform is filtered by capacitor C₄ to provide a DC supply for the tone ringer chip.

When this voltage exceeds the initiation voltage (Vsi), oscillation starts.

With the components shown, the output frequency chops between 512 (fn1) and 640Hz (fn2) at a 10Hz (fL) rate.

The loudspeaker load is coupled through a 1300 Ω to 8 Ω transformer.

The output coupling capacitor C5 is required with transformer coupled loads.

When driving a piezo-ceramic transducer type load, the coupling C_5 and transformer (1300 Ω : 8 Ω) are not required. However, a current limiting resistor is required.

The low frequency oscillator oscillates at a rate (fL) controlled by an external resistor (R2) and capacitor (C2).

The frequency can be determined using the relation $f_L = 1/1.289 R_2$. C_2 . The high frequency oscillates at a f_{H1} , f_{H2} controlled by an external resistor (R₃) and capacitor (C₃). The frequency can be determined using the relation $f_{H1} = 1/1.504 R_3$. C_3 . $f_{H2} = 1/1.203 R_3$, C_3 .

Pin 2 of the KA2411 allows connection of an external resistor R_{SL} , which is used to program the slope of the supply current vs supply voltage characteristics (see Fig 4), and hence the supply current up to the initial voltage (V_{SI}). This initial voltage remains constant independent of R_{SL} .

The supply current drawn prior to triggering varies inversely with R_{SL} , decreasing for an increasing value of resistance. Thus, increasing the value of R_{SL} , will decrease the amount of AC ringing current required to trigger the device. As such longer subscriber loops are possible since less voltage is dropped per unit length of loop wire due to the lower current level. R_{SL} can also be used to compensate for smaller AC coupling capacitors (C_5 on Fig 3) (higher impedance) to the line which is used to alter the ringer equivalence number of a tone ringer circuit.

The graph in Fig. 4 illustrates the variation of supply current with supply voltage of the KA2411. Three curves are drawn to show the variation of initiation current with R_{SL} . Curve B ($R_{SL} = 6.8 K\Omega$) shows the I-V characteristic for the KA2411 tone ringer. Curve A is a piot with $R_{SL} < 6.8 K\Omega$ and shows an increase in the current drawn up to the initiation voltage V_{SI} . The I-V characteristic after initiation remains unchanged. Curve C illustrates the effect of increasing R_{SL} above $6.8 K\Omega$ initiation current decreases but is unchanged again after triggering.



APPLICATION CIRCUIT 2 (KA2411)




Fig. 3

LINEAR INTEGRATED CIRCUIT

KA2411 Supply Current (No Load) Vs. Supply Voltage




Fig. 4

INHIBITING OSCILLATION

EQUIVALENT CIRCUIT (Pin 2 Input)





Fig. 5

PROGRAMMING THE KA2410 INITIATION SUPPLY VOLTAGE




10.00

Fig. 7



63

eres?



TRIGGERING THE KA2410 FROM CMOS OR TTL LOGIC



LINEAR INTEGRATED CIRCUIT


TELEPHONE SPEECH CIRCUITS

The KA2412 A is designed for replacement of the hybrid circuit $(2 \sim 4 \text{ wire interface})$ in conventional telephones.

FEATURES

BLOCK DIAGRAM

- Adjustable sending and receiving gain to compensate for line attenuation by sensing the line current.
- The same type of transducer can be used for both transmitter and receiver, usually a 350 Ω dynamic type.
- Output impedance can be matched to the line, independent of transducer impedance.
- · Minimum number of external parts required



ORDERING INFORMATION

Device	Operating Temperature
KA2412AN	-20 ~ +70°C




Fig. 1



ABSOLUTE MAXIMUM RATINGS ($T_a = 25^{\circ}C$)

Characteristic	Symbol	Value	Unit
Line Voltage (3 msec pulse duration)	VL	22	v
Forword Line Current	ILF	120	mA
Reverse Line Current	ILR	- 150	mA
Power Dissipation	PD	1.0	W
Operating Temperature	Topr	-20~+70	-•C
Storage Temperature	T _{stg}	-55 ~ +150	°C

ELECTRICAL CHARACTERISTICS

(T_a = -15°C ~ +45°C, f=300Hz ~ 3400Hz unless otherwise specified. Refer to the test circuit.)

Characteristic	Symbol	Test Circuit	Test Conditions	Min	Тур	Max	Unit
Line Voltage	VL	Fig 2	$I_L = 80mA$ $I_L = 20mA$ $I_L = 10mA$	10.0 5.0 3.8		11.5 5.8 4.6	v
Sending Gain	Gs	Fig 3	$ \begin{array}{l} T_{a} = 25^{\circ}C, \ f = 1 KHz \\ I_{L} = 15 mA \\ I_{L} = 30 mA \\ I_{L} = 60 mA \\ I_{L} = 80 mA \end{array} $	46.5 45.5 40.5 40.5		50.5 49.5 44.5 44.5	dB
Sending Gain Variation vs temp	ΔG _{ST}	Fig 3	$-15^{\circ}C < T_{a} < +45^{\circ}C$		±0.8		dB
Sending Gain Flatness	ΔG_{SF}	Fig 3	$G_s = 0 dB$ at f=1KHz I _L = 10 ~ 80mA			±0.5	dB
Sending Distortion	THDs	Fig 3	$I_{L} = 20 \text{mA}$ $V_{SO} = 1 V_{P \cdot P}$ $I_{L} = 80 \text{mA}$ $V_{SO} = 400 \text{mVrms}$			2.0 2.0	% %
Sending Noise	V _{NS}		V _{MI} =0, I _L =60mA			130	μV
Maximum Sending Output	V _s (max)	Fig 3	l _L = 10 V _{MI} ≈ 707mVrms			6.0	V _{P-P}
Receiving Gain	G _R	Fig 4	$ \begin{array}{l} T_{a} = 25^{\circ}C, \ f = 1 \ \text{KHz} \\ I_{L} = 15 \ \text{mA} \\ I_{L} = 30 \ \text{mA} \\ I_{L} = 60 \ \text{mA} \\ I_{L} = 80 \ \text{mA} \end{array} $	- 12.6 - 12.6 - 19.9 - 20.1		9.0 9.0 16.3 17.9	dB
Receiving Gain variation vs temp	ΔG _{RT}	Fig 4	– 15°C <t<sub>a<45°C</t<sub>	1	±0.8		dB
Receiving Gain Flatness	ΔG_{RF}	Fig 4	$G_R = 0$ dB at f=1KHz I _L = 10 ~ 80mA			±0.5	dB



ELECTRICAL CHARACTERISTICS (Continued)

 $(T_a = -15^{\circ}C \sim +45^{\circ}C, f = 300$ Hz ~ 3400 Hz, unless otherwise specified refer to the test circuit)

Characteristic	Symbol	Test Circuit	Test Conditions	Min	Тур	Max	Unit
Receiving Distortion	THD _R	Fig 4	$I_L = 20mA \sim 80mA$ $V_{RO} = 200mVrms$			2.0	%
Receiving Noise	V _{NR}	Fig 4	V _{RI} =OV, I _L =60mA Posphometric			75	μV
Max Receiving Output Current	-	l _{om}	I _L = 10mA V _{RI} = 707mVrms			2.0	* mA
Side Tone	ST	Fig 5	f=1KHz, T_a =25°C I _L =20mA I _L =60mA		7.0 0.0		dB
Return Loss	RL	Fig 6	S2 in a S2 in b		14 14		dB

PIN DESCRIPTION

- 1. Pin 1, Pin 14 : Receiver output
- 2. Pin 2 : Line impedance adjust
- 3. Pin 3 : Ground
- 4. Pin 4 : DC regulator
- 5. Pin 5 : Bias
- 6. Pin 6 : AC loop opening
- : No connection : No connection 7: Pin 7
- 8. Pin 8
- 9. Pin 9, Pin 10 : Mic input
- 10. Pin 11 : Input receive Amp (-)
- 11. Pin 12 : Input receive Amp (+)
- 12. Pin 13 : V_{cc}








Fig. 2





















APPLICATION INFOMRATION

The following table is recommended for Fig. 1. Different values can be used and notes are added in order to help designer.

Component	Recommended Value	Purpose	Note			
R ₁	2.05K					
R₂	9.09K		it is possible to change R_1 and R_2 values. In any case: $\frac{Z_B}{Z_L} = \frac{R_5}{R_6}$ where $Z_B = R_1 + R_2 / C_4$			
R ₃	16.2K	Bias resistor	By changing R ₃ value, it is possible to shift the gain characteristics. The value can be chosen from 15K to 20K. The recommended value assures the maximum swing			
R ₅	536	Bridge resistors	The ratio R₅/R₅ fixes the amount of			
R ₆	75	Bridge resistors	the signal delivered to the line.			
R ₇ , R ₇ '	100	Receiver impedance matching	R_7 and $R_7{}'$ must be equal; 100 Ω is a typical value for dynamic capsules			
R ₈ , R ₈ ′	250	Microphone impedance matching	$\begin{array}{l} R_{\mathtt{B}} \text{ and } R_{\mathtt{B}'} \text{ must be equal; } 250\Omega \text{ is a} \\ \text{typical value for dynamic capsules.} \\ \text{Furthermore, they determine the sending} \\ \text{gain variation according to;} \\ G_{\mathtt{S}} = 20 \log \frac{R_{\mathtt{X}}}{850} \\ \text{where } R_{\mathtt{X}} = R_{\mathtt{B}} + R_{\mathtt{B}'} + R_{\mathtt{MIC}} \end{array}$			
C ₁	10uF	AC loop opening	Ensures a high regulator impedance for AC signals (= $20K\Omega$). This capacitor should not be higher than 10uF in order to have a short response time of the system.			
C ₂	1uF	DC decoupling for receiving input				
C ₃	82nF	High frequency roll-off	C_3 determines the high frequency response of the circuit. It also acts as RF by pass.			
C4	22nF	Balance network	See note for R1 and R2			



DESCRIPTION

1. Circuit Description:

The KA2412A is based on a bridge configuration. The KA2412A contains a regulator block, a sending amplifier and a receiving amplifier. The regulator monitors the line current and adjusts the amplifier gain to compensate for the line length.

The transmit/receiver amplifiers are connected to the line via an external bridge to provide side tone attenuation. When the subscriber is talking, A controlled amount of the sending signal is allowed to reach the receiver to give a feedback to the subscriber. The phenomenon is caused by mismatching of the wheastone bridge and is called the side tone signal. The line current compensation ensures that when the subscriber is talking, the signal delivered to the line is increased


in according to the line length. When he is hearing, the signal level on the receiver capsule is constant.

Gain variation over the operating temperature range is less than ± 1 dB. The impedance to the line can be adjusted; without any change in circuit parameters; by changing an external resistor (6.8K Ω at Pin 2).

The KA2412A works with the same type of transducers for both transmitter and receiver (typically 350Ω Dynamic units).

2. Two to four wires conversion

1) In the case of the traditional telephone set:




A traditional speech circuit is equivalently equal to the circuit as described in Fig. 7. The microphone is composed of carbon powder. It converts the sound pressure into the variation of resistance and so a AC signal is generated when the bias current flows through the microphone and a subscriber is talking. The current actuated by the microphone does not affect the receiver because it is compensated by the coil polarity.

But the incoming signal is transferied to the receiver, so and this circuit is called 2-4 wires conversion, which is incoming 2 wires and Mic. Receivers 4 wires.



2) In the case of the KA2412 A

KA2412A performs the two wires (Telephone line) to four wires (Microphone, Receiver) conversion by means of a wheastone bridge configuration so obtaining the proper decoupling between sending and receiving signals (see Fig. 8)





For a perfect balancing of the bridge
$$\frac{Z_B}{Z_L} = \frac{R5}{R6}$$

* In sending mode;

The AC signal from the microphone is sent to one diagonal of the bridge (pin 3 and pin 4). A small percentage of the signal power is lost on Z_B (being $Z_B > > Z_L$); the main part is sent to the line Via R6. The impedance A_M is defined as $\frac{V_{4.3}}{L_{4.3}}$

$$V_{R} = \frac{(R6+Z_{B})/(R5+Z_{L})}{Z_{M} + (R6+Z_{B})/(R5+Z_{L})} \left(\frac{Z_{L}}{R6+Z_{L}} - \frac{Z_{B}}{R5+Z_{B}}\right) Z_{M}I_{T}$$

To reduce the receiving input signal,

$$\frac{Z_{L}}{R6+Z_{L}} = \frac{Z_{B}}{R5+Z_{B}} \rightarrow \frac{R6}{Z_{L}} = \frac{R5}{Z_{B}}$$

also, in order to reduce power loss in R5 & Z_B and to transfer the maximum power to the line via R6.

 $R5+Z_B > > R6+Z_L$ $R6+Z_M = Z_L$



KA2412A

Then the line impedance Z_L grows from 600 ohm to 900 ohm when the line length increases. The voltage driven to the line is

$$V_{L} = \frac{Z_{L}}{R6 + Z_{M} + Z_{L}} \times Z_{MIT}$$

In order to maximize sending Gain $Z_L > > R6$

Therefore, in the case of the KA2412 test circuit: R6=75, Z_M =6.8K/11, Z_L =600

$$V_{L} = \frac{Z_{L}}{Z_{M} + R6 + Z_{L}} \times Z_{M}I_{T} = 286.82I_{T}$$

* In receiving mode:

The AC signal coming from the line is sensed across the second diagonal of the wheastone bridge (pin 11 and pin 13). After amplification it is applied to the receiver.

$$V_{R} = \frac{V_{1}}{Z_{L} + R_{6} + (R_{5} + Z_{B})//Z_{M}} (R_{6} + R_{5} + Z_{B})//Z_{M} (1 - \frac{Z_{B}}{Z_{B} + R_{5}}))$$
$$= \frac{V_{1}}{Z_{L} + R_{6} + (R_{5} + Z_{B})//Z_{M}} (R_{6} + \frac{Z_{M} R_{5}}{Z_{M} + R_{5} + R_{6}})$$

To avoid the reflection $Z_L = R_6 + Z_M$, 10 $Z_M = R_5 + Z_B$

Therefore

$$V_{\rm R} = \frac{V_{\rm I}}{2 \, {\rm R}_{\rm 6} + 1.91 \, {\rm Z}_{\rm M}} ({\rm R}_{\rm 6} + \frac{{\rm Z}_{\rm B}}{11})$$

In the case of the KA2412A test circuit $Z_L\!=\!600\Omega,~R_6\!=\!75\Omega,~Z_M\!=\!6.8K\Omega/11\!=\!6.8\Omega$ $R_5\!=\!536\Omega,~Z_B\!=\!6.076K\Omega~(f_{REF}\!=\!1KHz)$

 $\frac{V_R}{V_l} = 0.093$

3. Automatic Gain Control.

The KA2412A automatically adjusts the gain of the sending and receiving amplifiers to compensate for line attenuation. The maximum gain is reached for a line current range of 10-20 mA and minimum gain can also be reached for a line current range of 60-100 mA.



DUAL TONE MULTI FREQUENCY GENERATOR


The KA2413 is a monolithic integrated DTMF generator designed for use in a telephone set in parallel with an electronic speech circuit. The DC characteristic to the line is set by the speech circuit.

FEATURES

- · Wide operating line voltage and current range
- Operates with a standard crystal at 3.58MHz
- · Operates with a single contact or matrix key-board
- Levels from the high and low frequency group can be adjusted separately.
- · No individual level adjustment is necessary for every circuit
- The signal levels are stabilized against variations in temperature and line voltage.
- · Short start-up time
- · All tones can be generated separately for testing.
- Easy PCB layout; all keyboard connections on one side of the chip
- · Internal protection of all inputs

BLOCK DIAGRAM

Minimum number of external parts required.



ORDERING INFORMATION

Device	Operating Temperature
KA2413N	-20 ~ +70°C




Fig. 1



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristic	Symbol	Value	Unit
Line Voltage (Peak) tp =2 sec	V _L (peak)	20	v
t _P =20m sec	VL (peak)	22	V
Line Voltage (Conditions)	V _L (cont)	15	v
Power Dissipation	PD	400	mW
Operating Temperature	Topr	-20~+70	°C
Storage Temperature	Tstg	- 55 ~ + 150	°C

ELECTRICAL CHARACTERISTICS (Ta=25°C)

(V_L = 4.3 ~ 9V, unless otherwise specified)


Cha	racteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Line	Voltage	V _L (opr)	Tone Generation 1.3 V _P Signal	4.3		9.0	v
Standby Line	Voltage	V _L (std)	Stand-By 2.0 V⊳ Signal	4.3		9.0	v
Operating Line	Current	I∟ (opr)	V _L =4.3V			10.0	mA
Standby Line	Current	l _⊾ (std)	No Key Pressed V _L =4.3V			250	μA
Mute Current		IM	One or More Keys Pressed	125.0			μA
Key Resistance)	Rĸ	Key Circuit Closed			1.0	kΩ
Tone Output F	requency						
	f ₁ = 697 Hz	7		- 1.0	-0.32	+ 1.0	%.
Low	f ₂ =770 Hz	1		- 1.0	+0.02	+ 1.0	%
(Row)	f ₃ =852 Hz	-		- 1.0	+0.03	+ 1.0	%
	f ₄ =941 Hz	Δf	f _{osc} = 3.5795 MHz	- 1.0	-0.11	+ 1.0	%
	f ₅ =1209 Hz	1.		- 1.0	-0.03	+ 1.0	%
High	f ₆ =1336 Hz	1		- 1.0	- 0.03	+ 1.0	%
(Column)	f ₇ =1477 Hz	1		- 1.0	-0.68	+ 1.0	%
f ₈ =1633 H	f ₈ =1633 Hz	-		- 1.0	- 0.36	+ 1.0	%

- - - -



ELECTRICAL CHARACTERISTICS (Continued)

Ch	aracteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
	High	V _H	R _H = 46.4KΩ		- 9.0		
	Low	VL	R _L =69.8KΩ		- 11.0		dBm
Signal	High	V _H	R _H = 33.0KΩ	- 8.0	- 6.0	- 4.0	
level	Low	VL	$R_L = 47.0 K\Omega$	- 10.0	- 8.0	- 6.0	dBm
	High	V _H	R _H =26.1KΩ		- 4.0		dBm
	Low	VL	R _L =39.2KΩ		- 6.0		
Ratio Signal I	Level	V _H /V _L		1.0	2.0	3.0	dB
Impedance to	Line	ZL	Tone Generation Stand-By	6.0 50.0			KΩ
Total Harmor	nic Distortion	THD	Tone Generation			- 31.0	dBm
Output Noise		V _{NO}	Stand-By			- 80.0	dBm
	· · · · · · · · · · · · · · · · · · ·		300 — 3400Hz			- 33.0	dBm
Harmonics			3.4 — 50KHz			- 33.0	dBm
			≥50KHz			- 80.0	dBm
Start-up Time		ts	Output level within 1dB from final level		3	5	mS







• KA2413 can also be controlled by a microprocessor (see Fig 5). The negative branch of the microprocessor voltage supply is connected to pin 7 of the KA2413 and the inputs (8) are connected with resistors.

For tone-generating, one input of the low group (Pins 13—16) is connected to the positive voltage and one input of the high group (Pins 9—12) is connected to the negative voltage, then the KA2413 is activated and activated and the mute output is put in High state.

Microcomputer interface




Fig. 5


1) R9, R10, R11, R12 (60K --- 80K)

The two functions of the resistors are:

- To raise the OFF/ON voltage

- To limit the current when the input levels are high. Too high current will interfere with the functions of the other three inputs (the resistors can be exchanged with diodes directly away from the KA2413)










Low-frequency group resistors for microcomputer

2) R13, R14, R15, R16 (20K - 30K)

The two functions of the resistors are:

--- To raise the OFF/ON voltage

- To limit the current when the input levels are high.








TELEPHONE TONE RINGER WITH BRIDGE DIODE

The KA2418/28 is a monolithic integrated circuit telephone tone ringer with bridge diode, when coupled with an appropriate transducer, it replaces the electromechanical beil. This device is designed for use with either a piezo transducer or an inexpensive transformer coupled speaker to produce a pleasing tone composed of a high frequency (f_R) alternating with a low frequency (fL) resulting in a warble frequency. The supply voltage is obtained from the AC ring signal and the circuit is designed so that noise on the line or variation of the ringing signal can not affect correct operation of the device.

FEATURES

- · On chip high voltage full wave diode bridge rectifier
- · Low current consumption, in order to allow the parallel operation of the 4 devices
- · Low external component count
- Tone and switching frequencies adjustable by external components
- · High noise immunity due to built in voltagecurrent hysteresis
- Activation voltage adjustable
- · Internal zener diodes to protect against over voltages
- Ringer impedance adjustable with external components.

BLOCK DIAGRAM




ORDERING INFORMATION

Device	Operating Temperature				
KA2418N	00 7010				
KA2428N	−20~ +70°C				

APPLICATIONS

- Electronic telephone ringers
- Extension ringers





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Calling Voltage (f=50Hz) Continuous	VTP	120	Vrms
Calling Voltage (f=50Hz) 5 Sec ON/10 Sec OFF	VTP	200	Vrms
Supply Current	lcc	22	mA
Operating Temperature	TOP	- 20~ + 70	°C
Storage and Junction Temperature	T _{stg}	- 65~ + 150	°C

Absolute maximum ratings are those values beyond which peramanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS

(T_a = 25°C unless otherwise specified)


Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Supply Voltage	V _{cc}				26	v
Current Consumption without Load	Icc	V _S =8.8 to 26V		1.5	1.8	mA
Activiation Voltage	Von		12.2		13	V
Activiation Voltage Range	VONR	R _A =1kΩ	8		10	v
Sustaining Voltage	V _{SUS}		8		8.8	V
Differential Resistance in Off Condition	R _D		6.4			kΩ
Output Voltage Swing	Vout			V _{cc} -3		v
Short Circuit Current	lout	V _s = 26V		35		mA

AC OPERATION

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Frequencies (KA2418)		$V_{cc} = 26V, R_1 = 14K\Omega$		1		
f _{H1}	f _{H1}	$V_{cc} = 0V$		2300		Hz
f _{H2}	f _{H2}	$V_{cc} = 6V$		1700		Hz
Output Frequencies (KA2428)		$V_{CC} = 26V, R_1 = 14K\Omega$				1
f _{H1}	f _{H1}	V _{cc} =0V		1900		Hz
f _{H2}	f _{H2}	$V_{\rm CC} = 6V$		1300		Hz
f _{H1} Range		$R_i = 27K\Omega$ to $1.7K\Omega$	0.1		15	KHz
Sweep Frequency	fL	$R_1 = 14K\Omega, C_1 = 100nF$		10		Hz



TEST AND APPLICATION CIRCUIT



DESCRIPTION

The KA2418/28 tone ringer derives its power supply by rectifying the AC ringing signal. It uses this power to activate two tone generators. The two tone frequencies generated are switched by an internal oscillator in a fast sequence and made audible across an output amplifier in the loudspeaker; both tone frequencies and the switching frequency can be externally adjusted.

The device can drive either directly a piezo ceramic converter (buzzer) or small loudspeaker. In case of using a loudspeaker, a transformer is needed.

An internal shunt voltage regulator provides DC voltage to the output stage, low frequency oscillator, and high frequency oscillator. To protect the IC from telephone line transients, a zener Diode is included.



-

LINEAR INTEGRATED CIRCUIT


SPEECH NETWORK WITH DIALER INTERFACE

The KA2425A/B is a telephone speech network integrated circuit which includes transmit amp, receive amp, sidetone amp, DC loop interface function, DTMF input, voltage regulator for speech, a regulated output voltage for a dialer, and equalization circuit.

FEATURES


- Low voltage operation (1.5V: speech)
- Transmit, receive, side tone and DTMF level are controlled by external resistors
- Regulated voltage for dialer
- · Loop length equalization
- MUTE: KA2425A MUTE: KA2425B
- Linear interface for DTMF

BLOCK DIAGRAM



ORDERING INFORMATION

Device	Package	Function	Operating Temperature	
KA2425AN	18 DIP	MUTE	- 20 ~ + 60 °C	
KA2425BN	25BN 18 DIP	MUTE	-20~+00 C	





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Value	Unit
V ₊ Voltage	- 1.0 ~ + 18	V
$V_{DD} (V_{+} = 0)$	- 1.0 ~ + 6	V
$\frac{V_{DD}}{MT}$, W ₊ = 0) MT, MT, MS Inputs	$-1.0 \sim V_{DD} + 1$	v
V _{LB}	- 1.0 ~V ₊ - 3.0	v
Storage Temperature	- 65 ~ + 150	°C

RECOMMENDED OPERATING CONDITIONS

Characteristic	Value	Unit
I _{TX0} (Instantaneous)	0~10	mA
V + Voltage: Speech Mode	+ 1.5 ~ + 15	v
Tone Dialing Mode	+ 3.3 ~ + 15	v
Operating Temperature	- 20 ~ + 60	°C

ELECTRICAL CHARACTERISTICS (Ta = 25°C, Refer to Fig. 1)

Characteristic	Test Conditions	Min	Тур	Max	Unit		
SYSTEM SPECIFICATIONS (Refer to Fig. 1	Fig. 4)						
Tip-Ring Voltage (including polarity guard bridge drop of 1.4V) (Speech Mode)	$I_{L} = 5.0 \text{mA}$ $I_{L} = 10 \text{mA}$ $I_{L} = 20 \text{mA}$ $I_{L} = 40 \text{mA}$ $I_{L} = 60 \text{mA}$		2.4 3.9 4.6 5.6 6.6		V _{dc}		
Transmit Gain from V _s to V + Gain Change Distortion Output Noise	Figure 3 (I∟ = 20mA) I∟ = 60mA	28 - 6.0 	29.5 4.5 2.0 11	31 - 3.6 	dB dB % dBmc		
Receive V _{Rxo} /V _s Receive Gain Change Distortion	f = 1.0KHz, $I_L = 20mA$ (See Figure 4) $I_L = 60mA$	- 16 - 5.0 	- 15 - 3.0 2.0	- 13 - 2.0	dB dB %		
Sidetone Level V _{RXO} /V + (Figure 3)	I _L = 20mA I _L = 60mA	_	- 36 - 21	-	dB		
Sidetone Cancellation $\{\frac{V_{RXO}}{V+}(Figure 4)\}dB - \{\frac{V_{RXO}}{V+}(Figure 3)\}dB$	I _L = 20mA	20	26	_	dB		
DTMF Driver V+V _{IN} (Figure 2)	I _L = 20mA	3.2	4.8	6.2	dB		
AC Impedance Speech mode (incl. C_6 , See Figure 4) $Z_{ac} = (600)V + /(V_S - V +)$ Tone Mode (including C_6)	$I_L = 20mA$ $I_L = 60mA$ $20mA < I_L < 60mA$		750 300 1650		Ω		

Note: Typicals are not tested or guaranteed.



ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
SPEECH AMPLIFIERS		<u>1</u>	J	L	L	L
Transmit Amplifier						
Gain	Ατχο	TXI to TXO	22	24	26	dB
TXO Bias Voltage	VTXOSP	Speech/Pulse Mode	0.45	0.52	0.60	× V _B
TXO Bias Voltage	VTXCOL	Tone Mode	VR 25	VR – 5.0	_	mV
TXO High Voltage	V _{TXCH}	Speech/Pulse Mode	VR - 25	VR – 5.0	_	mν
TXO Low Voltage	VTXCL	Speech/Pulse Mode		125	250	mV
TXI Input Resistance	R _{TXI}		-	10	-	ΚΩ
Receive Amplifier						
RXO Bias Voltage	V _{RXO}	All Mode	0.45	0.52	0.60	×Vя
RXO Source Current	IRXOSP	Speech Mode	1.5	2.0	-	mA
RXO Source Current	IRXOCL	Pulse/Tone Mode	200	400	<u> </u>	μA
RXO High Voltage	VRXCH	All Mode	VR – 100	VR – 50	·	mV
RXO Low Voltage	VRXOL	All Mode	-	50	150	mV
SIDETONE AMPLIFIER						
Gain (TXO to STA)	A _{STA}					dB
Speech Mode		$@V_{LR} = 0.5V$	-	- 15	—	
Speech Mode		$@V_{LR} = 2.5V$	_	- 21	—	
Pulse Mode		$@V_{LR} = 0.2V$		- 15		
Pulse Mode		$@V_{LR} = 1.0V$	-	- 21	<u> </u>	
STA Bias Voltage	V _{STA}	All Modes	0.65	0.8	0.9	$\times V_{R}$
MICROPHONE, RECEIVER C	ONTROLS					
MIC Saturation Voltage	VOLMIC	Speech Mode, I = 500μ A	-	50	125	mV
MIC Leakage Current	IMICLK	Dialing Mode, Pin 1 = 3.0V	_	0	5.0	μA
RMT Resistance	RRMTSP	Speech Mode		8.0	15	Ω
	RRMTDL	Dialing Mode	5.0	10	18	KΩ
RMT Delay	t _{RMT}	Dialing to Speech	2.0	4.0	20	ms
EQUALIZATION AMPLIFIER						
Gain (V + to EQ)	A _{EQ}					dB
Speech Mode		$@V_{LR} = 0.5V$	_	- 12		
Speech Mode		@V _{LR} = 2.5V	-	- 2.5	- 1	
Pulse Mode		$@V_{LR} = 0.2V$		- 12	_	
Pulse Mode		@V _{LR} = 1.0V	-	- 2.5	-	
EQ Bias Voltage	VEQ					V _{dc}
Speech Mode		$@V_{LR} = 0.5V$		0.66	- 1	
Pulse Mode		$@V_{LR} = 0.5V$	_	1.3	-	
Speech, Pulse Mode		$@V_{LR} = 2.5V$		3.3		

٢. .




ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
DIALING INTERFACE		· · · · · · · · · · · · · · · · · · ·				
MT Input Resistance	Н _{мт}		50	100		KΩ
MT Input Resistance			_	50	—	KΩ
MT, MT Input High Voltage	V _{інмі}		V _{DD} - 0.3	_	1	V _{dc}
MT, MT Input Low Voltage	VILMT			_	1.0	V _{dc}
MS Input Resistance	R _{MS}	· · · · · · · · · · · · · · · · · · ·	280	600		KΩ
MS Input High Voltage	VIHMS		2.0	_	- 1	V _{dc}
MS Input Low Voltage TI Input Resistance	V _{ILMS} R _{TI}		=	1.25	0.3	V _{dc} KΩ
DTMF Gain	ADTMF	See Figure 2 (V + /V _{IN})	3.2	4.8	6.2	dB
LINE INTERFACE		L	LL			
V + Current (Pin 12 Grounded) Speech Mode Speech/Pulse Modes Tone Mode	!+	V + = 1.7V V + = 12V V + = 12V	4.5 5.5 6.0	7.1 8.4 8.8	9.0 12.5 14.0	mA
V + Voltage Speech/Pulse Mode Speech/Pulse Mode Speech/Pulse Mode Tone Mode Tone Mode	V +	$l_{L} = 20mA$ $l_{L} = 30mA$ $l_{L} = 120mA$ $l_{L} = 20mA$ $l_{L} = 30mA$	2.6 3.0 7.0 4.1 4.5	3.2 3.7 8.2 4.9 6.4	3.8 4.4 9.5 5.7 6.2	V _{dc}
LR Level Shift Speech/Pulse Mode Tone Mode	∆V _{LR}	$V + - V_{LR}$		2.7 4.3	-	V _{dc}
LC Terminal Resistance	RLC		36	57	94	KΩ
VOLTAGE REGULATORS	·	······································				·
VR Voltage Load Regulation Line Regulation	V _R △V _{RLD} △V _{RLE}	(V + = 1.7V) $0mA < I_R < 6.0mA$ 2.0V < V + < 6.5V	1.1 — —	1.2 20 25	1,3 	V _{dc} mV mV
V _{DD} Voltage Load Regulation (Dialing Mode) Line Regulation (All Modes) Max. Output Current Max Output Current		(V + =4.5V) 0 <i<sub>DD<1.6mA 4.0V < V + <9.0V Speech Mode Dialing Mode</i<sub>	3.0 — — 375 1.6	3.3 0.25 50 550 2.0	3.8 — — 1000 3.6	V _{dd} V _{dd} mV μA mA
V _{DD} Leakage Current	IDDLK	$V + = 0, V_{DD} = 3.0V$	1		1.5	μA



Fig. 1 Test Circuit





3

PIN DESCRIPTION (See Fig. 1)

No.	Name	Description
1	MIC	Microphone negative supply pin
2	ТХІ	Transmit amplifier input. Input impedance is $10 K\Omega$
3	тхо	Transmit amplifier output. The AC signal current from this output flows through the V _R series pass transistor via R ₉ to drive the line at V + . Increasing R ₉ will decrease the signal at V + .
4	STA	Sidetone amplifier output. The signal level at STA increases with loop length.
5	cc	Compensation capacitor. In most applications, CC remains open. A capacitor from CC to GND will compensate the loop length equalization circuit when additional stability is required.
6	EQ	Equalization amplifier output. A portion of the V + signal is present on this pin to provide negative feedback around the transmit amplifier. The feedback decreases with increasing loop length, causing the AC impedance of the circuit to increase.
7	RXI	Receive amplifier input. Input impedance is>100KΩ.
8	RXO	Receive amplifier output.
9	RMT	Receiver mute.
10	V –	Negative supply.
11	VR	Regulated voltage output. The VR voltage is regulated at 1.2V.
12	LC	AC load capacitor.
13	LR	DC load resistor. This resistor determines the DC resistance of the telephone, and removes power dissipation from the chip.
14	V +	Positive supply.
15	V _{DD}	V_{DD} regulator. V_{DD} is the output of a shunt type regulator with a nomina voltage of 3.3V.
16	TI	DTMF input. Increasing R7 will reduce the DTMF output levels.
17	MS	Mode select. A logic "l" (>2.0V) selects the pulse dialing mode. A logic "O" (<1.0V) selects the tone dialing mode.
18	MT	Mute input for KA2425A. $\overline{\text{MT}}$ is connected through an internal 100K Ω resistor to the base of an NPN transistor, with the emitter at V _{DD} . A logic "O" (<1.0V) will mute the network for dialing. A logic "I" (>V _{DD} - 0.3V) puts the KA2425A into the speech mode.
	MT	Mute input for KA2425B. MT is connected through an internal 50K Ω to the base of a NPN transistor, with the collector to the base of a PNP transistor. A logic "I" (>V _{DD} - 0.3V) will mute the network for dialing. A logic "O" (<1.0V) puts the KA2425B into the speech mode.



Fig. 2 DTMF Driver Test




Fig. 3 Transmit and Sidetone Level Test





Fig. 4 AC Impedance, Receive and Sidetone Cancellation Test






SPEECH NETWORK WITH DIALER INTERFACE

The KA8500A/B is a telephone speech network integrated circuit which includes transmit amp, receive amp, DTMF amp, voltage regulator, line equalizer, voltage comparator. It handles the voice signal, performing the 2/4 wires interface and changing the gain on both sending and receiving amplifiers to compansate for line attenuation by sensing the line length through the line current.

FEATURES


- Adjusts sending and receiving attenuation length
- Regulated voltage for dialer
- Linear interface for DTMF
- Suitable for ceramic tranducers
- Mute function

BLOCK DIAGRAM



ORDERING INFORMATION

Function	Раскаде	Operating Temperature
MUTE		45 . 70% 0
MUTE	16 DIP	– 45∼ + 70°C
	MUTE	MUTE 16 DIP





ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Line Voltage (3msec max)	VL	22	V
Forward Line Current		150	mA
Reverse Line Current	I _{LR}	- 150	mA
Power Dissipation (Ta = 70°C)	Po	1	W
Operating Temperature	T _{opr}	- 45~ + 70	°C
Storage Temperature	T _{stg}	- 65~ + 150	°C

ELECTRICAL CHARACTERISTICS

(Refer to the test circuits, S1 and S2 in(a) $f = 200 \sim 3400$ Hz, Ta = $-20 \sim +70$ °C, unless otherwise specified.)


		Symbol Test Condition		Test	KA8500A/B			
Characteristic	Symbol	Test Cond	ition	Fig.	Min	Тур	Max	Unit
			$I_L = 12mA$		3.9		4.7	
Line Voltage	VL	Ta = 25°C	$I_L = 20 mA$				5.5] v
			I _L = 80mA				12.2	
Common Mode Rejection Ratio	CMRR	$f = 1 KHz I_L = 12 \sim$	80mA	1	50			dB
Line Matching Impedance	ZL	$V_{RI} = 0.3V, I_{L} = 12 \sim 80 \text{mA}$ f = 1KHz		3	500	600	700	Ω
Sending Gain	6	Ta = 25°C f = 1KHz	$I_L = 25 mA$	2	48	49	50	dB
Sending Gain			l _∟ = 52mA		44	45	46	
Sending Gain Flatness	G _{SF}	$V_{MI} = 2mV f_{ref} = 1KHz$ $I_{L} = 12 \sim 80mA$		2			±1	dB
Sending Distortion		f = 1KHz	$V_{SO} = 1V$	2			2	%
Sending Distortion	INDS	$I_L = 16 \sim 80 m A$	V _{SO} = 1.3V	2			10	70
Sending Noise	Ns	$V_{MI} = 0V, I_L = 40m$	A	2			- 70	dBmp
Side Tone	ST	$Ta = 25^{\circ}C, f = 1KI$ $I_{L} = 25 \sim 52mA, S_{1}$		2			36	dB
Micphone Input Impedence	ZIM	$V_{MI} = 2mV, I_L = 12$	~80mA		40			KΩ
Sonding Loss in ME Operation	SL	$V_{MI} = 2mV$	l _L = 25mA	2	- 30			dB
Sending Loss in MF Operation	5L	KA8500A; S2 = b KA8500B; S2 = a	$I_L = 52mA$	-	- 30			
Possiving Gain	6	$Ta = 25^{\circ}C$	l _L = 25mA	3	7	8	9	dB
Receiving Gain	G _R	V _{RI} = 0.3V, f = 1KHz	$I_L = 52mA$	Ŭ	3	4	5	




ELECTRICAL CHARACTERISTICS (Continued)


Characteristic			Test Condition			Test	KA8500A/B			
		Symbol				Fig.	Min	Тур	Max	Unit
Receiving Gain Flat	Receiving Gain Flatness		$V_{RI} = 0.3V, f_{ref} = 1KHz$ $I_L = 12 \sim 80mA$		3			±1	dB	
			V _{R0} = 1.6V				2			
Dessiving Distortion	_	THD	f=	12mA	$V_{RO} = 1.9V$	3			10	%
Receiving Distortion	3	INUR	1KHz	I =	$V_{RO} = 1.8V$	3			2	70
				50mA	$V_{RO} = 2.1V$				10	
Receiving Noise		NR	$V_{RI} = 0$	V, IL = 1	2~80mA	3		150		μV
Receiver Output Im	pedance	Ro	$V_{RO} = 50 \text{mV}, I_L = 40 \text{mA}$			100		100	Ω	
MF Supply Voltage		V _{DD}	$I_L = 12 \sim 80 \text{mA}$			2.4	2.5		v	
	Stand by		$l_{L} = 12 \sim 80 \text{mA}$			0.5				
MF Supply Current	Operation	I _{DD}		KA8500A; S2 = b KA8500B; S2 = a			2			mA
MF Amplifier Gain		G _{MF}	$I_{L} = 12 \sim 80 \text{mA}$ $f_{MF} = 1 \text{KHz}$ $V_{MF} = 80 \text{mV}$		4	15		17	dB	
DC Input Voltage L	evel (pin 14)	VIME	$V_{MF} = 8$	30mV				0.3V _{DD}		v
Input Impedance (p	in 14)	Z _{MF}	V _{MF} = 8	30mV			60			KΩ
Distortion			$V_{MF} = 12$	110mV ~80mA		4			2	%
Starting Delay Time		ta	I _L = 12	~ 80mA					5	mS
Muting Threshold V	oltega (pip 2)	V							1	
Muting Threshold Voltage (pin 3)		VTH	[1.6			v
Nuting Current	Stand by	1	$l_{L} = 12$	~ 80mA					- 10	
Muting Current	Operation	I _M	KA850	~80mA 0A; S2 = 0B; S2 =					+ 10	μΑ


CONNECTION DIAGRAM















Electronics



UNG





LINEAR INTEGRATED CIRCUIT


SPEECH NETWORK WITH DIALER INTERFACE

The KA8501A/B is a telephone speech network integrated circuit which includes transmit amp, receive amp, DTMF amp, voltage regulator, line equalizer, voltage comparator. It handles the voice signal, performing the 2/4 wires interface and changing the gain on both sending and receiving amplifiers to compansate the line current. The KA8501A/B can work in fixed gain mode.

FEATURES


- · Adjusts sending and receiving attenuation length
- Regulated voltage for dialer
- · Linear interface for DTMF
- Suitable for ceramic tranducers
- Mute function

BLOCK DIAGRAM



ORDERING INFORMATION

		Operating Temperature
IUTE	16 010	45
IUTE	16 DIP	_45~ +70°C
		16 DIP





ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Line Voltage (3msec max)	VL	22	v
Forward Line Current		150	mA
Reverse Line Current	lus l	- 150	mA
Power Dissipation (Ta = 70°C)	Pp	. 1	w
Operating Temperature	Topr	- 45 - + 70	•C
Storage Temperature	T _{stg}	- 65~ + 150	°C

ELECTRICAL CHARACTERISTICS

(Refer to the test circuits, S1 and S2 in(a) $f = 200 \sim 3400$ Hz, Ta = $-20 \sim +70$ °C, unless otherwise specified.)


		bol Test Condition		Test	к	A8501A	/В	
Characteristic	Symbol	lest Cond	1851 CONDITION		Min	Тур	Max	Unit
		· · · · · · · · · · · · · · · · · · ·	$I_L = 12mA$		3.9		4.7	
Line Voltage	V⊾	Ta = 25°C	$I_L = 20 mA$	}			5.5	v
			$I_L = 80 mA$				12.2	
Common Mode Rejection Ratio	CMRR	f = 1KHz I _L = 12~	80mA	1	50			dB
Line Matching Impedance	ZL	$V_{RI} = 0.3V, I_L = 12$ f = 1KHz	~80mA	3	500	600	700	Ω
	Ta = 25°C		$I_L = 25 mA$		48	49	50	
Sending Gain	Gs	f = 1KHz V _{MI} = 2mV	$l_L = 52mA$	2	44	45	46	dB
		S3 in(B) I _L = 25~52mA			48	49	50	
Sending Gain Flatness	G _{SF}	$V_{M1} = 2mV f_{ref} = 1k$ $I_L = 12 \sim 80mA$	(Hz	2			±1	dB
Sending Distortion	THDs	f = 1KHz	$V_{so} = 1V$	2			2	%
Sending Distortion	INDS	$I_L = 16 \sim 80 mA$	$V_{so} = 1.3V$	2			10	70
Sending Noise	Ns	$V_{MI} = 0V, I_L = 40m$	A				- 70	dBmp
Side Tone	ST	$Ta = 25^{\circ}C, f = 1K$ $I_{L} = 25 \sim 52mA, S_{1}$		2			36	dB
Micphone Input Impedence	ZIM	$V_{MI} = 2mV, I_L = 12$	~ 80mA		40			ΚΩ
Sending Loss in MF Operation	SL	$V_{MI} = 2mV$	$l_L = 25 mA$	2	- 30			dB
	32	KA8501A; S2 = b KA8501B; S2 = a $I_L = 52mA$		-	- 30			
		Ta = 25°C V _{RI} = 0.3V,	$I_L = 25 mA$		7	8	9	
Receiving Gain	G _R	f = 1 KHz	$I_L = 52mA$	3	2.5	3.5	4.5	dB
		S3 in(B) I∟=25~52mA			7	8	9	



ELECTRICAL CHARACTERISTICS (Continued)


			Test Condition			Test	ŀ	(A8501A/	В	
Characteris	Characteristic Symbol Test Condition		Fig.	Min	Тур	Max	Unit			
Receiving Gain Flat	Receiving Gain Flatness		$V_{RI} = 0.3V, f_{ref} = 1KHz$ $I_L = 12 \sim 80mA$		3			±1	dB	
				$I_{\rm L} = V_{\rm RO} = 1.6V$					2	
Desisten Distantion			f=	12mA	$V_{RO} = 1.9V$	•			10	
Receiving Distortion		THD _R	1KHz	IL =	$V_{RO} = 1.8V$	3			2	%
		(50mA	$V_{\rm RO} = 2.1V$				10	
Receiving Noise		NR	$V_{\rm RI} = 0V, I_{\rm L} = 12 - 80 {\rm mA}$		3			100	μV	
Receiver Output Imp	edance	Ro	$V_{RO} = 50 \text{mV}, I_L = 40 \text{mA}$			100		100	Ω	
MF Supply Voltage		V _{DD}	I _L = 12~80mA			2.4	2.5		V	
	Stand by		$I_{L} = 12 \sim 80 \text{mA}$ KA8501A; S2 = b KA8501B; S2 = a				0.5			
MF Supply Current	Operation	DD				2			mA	
MF Amplifier Gain	·	G _{MF}	$I_{L} = 12 \sim 80 \text{mA}$ $f_{MF} = 1 \text{KHz}$ $V_{MF} = 80 \text{mV}$			4	15		17	dB
DC Input Voltage Le	vel (pin 14)	VIME	$V_{MF} = 8$	30mV				0.3V _{DD}		V
Input Impedance (pi	n 14)	ZMF	V _{MF} = 8	30mV			40			KΩ
Distortion			$V_{MF} = 1$ $I_L = 12$	110mV ~80mA		4			2	%
Starting Delay Time		ta	I _L = 12	~80mA					5	mS
		v							1	v
Muting Threshold Voltage (pin 3)		VTH	}				1.6			,V
Muting Ourset	Stand by		$I_{L} = 12$	~80mA					- 10	
Muting Current	Operation	IM	KA850	~80mA 1A; S2 = 1B; S2 =					+ 10	μA

CONNECTION DIAGRAM







TEST CIRCUIT




















fig. 4

 $G_{MF} = \frac{V_{MO}}{V_{MF}}$



VMF

0.85V


SPEECH NETWORK WITH DIALER INTERFACE

The KA8502A/B is a telephone speech network integrated circuit which includes transmit amp, receive amp, DTMF amp, voltage regulator, line equalizer, voltage comparator. It handles the voice signal, performing the 2/4 wires interface and changing the gain on both sending and receiving amplifiers to compansate for line attenuation by sensing the line length through the line current. The KA8502A/B can work in fixed gain mode.

FEATURES


- Adjusts sending and receiving attenuation length
- Regulated voltage for dialer
- Linear interface for DTMF
- Suitable for ceramic tranducers
- Mute function

BLOCK DIAGRAM



ORDERING INFORMATION

Device	Function	Package	Operating Temperature
*KA8502AN	MUTE	16 DIP	-45~ +70°C
*KA8502BN	MUTE		-45~ +70°C





ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Line Voltage (3msec max)	V _L	22	v
Forward Line Current	l _{LF} \	150	mA
Reverse Line Current	1 _{LB}	- 150	mA
Power Dissipation (Ta = 70°C)	Pp	1	W
Operating Temperature	T _{opr}	- 45~ + 70	°C
Storage Temperature	T _{stg}	- 65~ + 150	°C

ELECTRICAL CHARACTERISTICS

(Refer to the test circuits, S1 and S2 in(a) $V_G = 1 \sim 2V$, $I_L = 12 \sim 80$ mA, $f = 200 \sim 3400$ Hz, $Ta = -20 \sim +70$ °C, unless otherwise specified.)


			Test	KA8502A/B				
Characteristic	Symbol Test Condition		Fig.	Min	Тур	Max	Unit	
			$I_L = 12mA$		3.65		4.5	
Line Voltage	VL	Ta = 25°C	I _L = 20mA				5.0	v
			I _L = 80mA				10.0	
Common Mode Rejection Ratio	CMRR	f = 1KHz I _L = 12~	80mA	1	50			dB
Line Matching Impedance	ZL	$V_{RI} = 0.3V, I_{L} = 12$ f = 1KHz	~80mA	3	500	600	700	Ω
Quedia e Onia	<u> </u>	Ta=25°C	$V_G = 2V$	2	44.5	45.5	46.5	dB
Sending Gain	Gs	f = 1KHz V _{MI} = 2mV	$V_G = 1V$		48.5	49.5	50.5	
Sending Gain Flatness	G _{SF}	$V_{MI} = 2mV f_{ref} = 1KHz$ $I_L = 12 \sim 80mA$		2			±1	dB
Condina Distantian	TUD	f = 1KHz	$V_{so} = 775 mV$	2			2	%
Sending Distortion	THDs	I _L = 16	$V_{so} = 900 mV$	2			10	
Sending Noise	Ns	$V_{MI} = 0V, V_G = 1V$		2		- 71	- 69	dBmp
Side Tone	ST	Ta = 25°C, f = 1KHz S ₁ = b		2			36	dB
Micphone Input Impedence	ZIM	$V_{MI} = 2mV$,			40			ΚΩ
Bassiving Coin	0	$Ta = 25^{\circ}C$	$V_G = 2V$	3	-5		-3	dB
Receiving Gain	G _R	V _{Ri} = 0.3V, f = 1KHz	$V_G = 1V$		- 0.5		1.5	



ELECTRICAL CHARACTERISTICS (Continued)


Characteristic					Test	KA8502A/B			
		Symbol Test Condition		Fig.	Min	Тур	Max	Unit	
Receiving Gain Flatr	ness	G _{RF}	$V_{RI} = 0.3V, f_{ref} = 1$ $I_L = 12 \sim 80mA$	KHz	3			±1	dB
Receiving Distortion			f = 1KHz	$V_{RO} = 400 mV$	3			2	%
Receiving Noise		NR	$V_{BI} = 0V, I_L = 12 \sim$	$V_{RO} = 450 \text{mV}$	3		100	5 200	μV
			$V_{BO} = 50mV.$				30	200	μv Ω
Receiver Output Imp	begance		, , ,						
MF Supply Voltage		VDD	$I_{L} = 12 \sim 80 \text{mA}$			2.4	2.5	2.7	V
MF Supply Current	Stand by	IDD	$I_L = 12 \sim 80 \text{mA}$ KA8502A; S2 = b			0.5			mA
	Operation		KA8502B; S2 = a			2			
MF Amplifier Gain		G _M ⊧	$I_L = 12 \sim 80mA$ $f_{MF} = 1KHz$ $V_{MF} = 80mV$		4	15		17	dB
DC Input Voltage Le	vel (pin 14)	VIMF	V _{MF} = 80mV				0.3V _{DD}		v
Input Impedance (pi	n 14)	Z _{MF}	$V_{MF} = 80 mV$			60			KΩ
Distortion			$V_{MF} = 110mV$ $I_{L} = 12 \sim 80mA$		4			2	%
Starting Delay Time		t _d	$I_{L} = 12 \sim 80 \text{mA}$					5	mS
Nuting Throphold Ve		v						1	٠v
Muting Threshold Vo	ntage (pin 3)	V _{TH}				1.6			v
	Stand by	,	I _L = 12~80mA					- 10	
Muting Current	Operation	IM	$I_L = 12 \sim 80 \text{mA}$ KA8502A; S2 = b KA8502B; S2 = a					+ 10	μA
Input Current (pin 8)	•	I ₈						- 10	μA


CONNECTION DIAGRAM







TEST CIRCUIT
















LOW VOLTAGE AUDIO AMPLIFIER


The KA8602 is the audio power amplifier available for low voltages. This supplies differential outputs for maximizing output swing at low voltages. KA8602 doesn't need coupling capacitors to the speaker. The gain of this amp is controlled easily by two external resistors.

FEATURES

- Wide Supply Voltage (2~16V)
- Low Quiescent Supply Current (Icc = 2.7mA: Typ)
- Easy Gain Control
- Medium Output Power $P_0 = 250 mW$ at $V_{CC} = 6V$, $R_L = 32\Omega$, THD = 10%
- Minimum External Parts


BLOCK DIAGRAM

- Load Impedance Range ($8\Omega \sim 100\Omega$)
- Low Distortion
- Mute Function ($I_{cc} = 65\mu A$: Typ)



ORDERING INFORMATION

Device	Package	Operating Temperature
*KA8602N	8DIP	
*KA8602D	8SOP	_ −20~ +70°C
*KA8602S	9SIP	





ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{cc}	- 1.0~ + 18	v
Output Current (output pin)	lo	± 250	mA
Maximum Voltage (input, RR, Mute pin)	VIR	$-1.0 \sim V_{\rm CC} + 1.0$	V
Applied Output Voltage (output pin) when disabled	V _{OR}	$-1.0 \sim V_{\rm CC} + 1.0$	V
Junction Temperature	Tj	- 55~ + 140	°C

RECOMMENDED OPERATING CONDITIONS

Characteristics	Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc}	+ 2.0		+ 16	V
Load Impedance	RL	8		100	Ω
Peak Load Current	ILP			± 200	mA
Differential Gain (5KHz Bandwidth)	Avp	0		46	dB
Voltage at Mute (Pin 7)	VM	0		V _{cc}	v
Ambient Temperature	Ta	- 20		+ 70	°C

ELECTRICAL CHARACTERISTICS

 $(V_{cc} = 6V, Ta = 25^{\circ}C, unless otherwise noted)$

(Characteristics	Symbol	Test	Condition	Min	Тур	Max	Unit
DC ELE	CTRICAL CHARACTE	RISTICS						
	Supply Current	lcc	$V_{cc} = 3.0V$, Mute = 0.8V $V_{cc} = 16V$, Mute = 0.8V $V_{cc} = 3.0V$, Mute = 2.0V			2.7 3.3	4.0 5.0	mA
. (F	ł∟=∞)					65	100	μA
Output	Voltage (output pin)	Vo	$R_L = 16\Omega$ $R_f = 75K\Omega$	$V_{CC} = 3.0V$ $V_{CC} = 6.0V$ $V_{CC} = 12.0V$	1.0	1.15 2.65 5.65	1.25	v
Output	Offset Voltage	∆V₀	$V_{cc} = 6.0V, R_f = 75K\Omega, R_L = 32\Omega$		- 30	0	+ 30	mV
Output	High Level	V _{он}	$2.0V \leq V_{CC} \leq 1$	6V, I _{out} = - 75mA		V _{cc} – 1.0		v
Output	Low Level	Vol	$2.0V \le V_{CC} \le 1$	6V, I _{out} = 75mA		0.16		V
Input Bi	as Current (pin 2)	I _{IB}				- 100	- 200	nA
Equivale	ent Resistance	R _E	pin 1 pin 8		100 18	150 25	220 40	KΩ
	Input Low Voltage	VIL					. 0.8	v
Mute	Input High Voltage	VIH			2.0	1		v
	Input Resistance	R	V _{cc} = Mute =	16V	50	90	175	KΩ



ELECTRICAL CHARACTERISTICS

 $(V_{cc} = 6V, Ta = 25^{\circ}C, unless otherwise noted)$

Characteristics	Symbol	Test Condition	Min	Тур	Max	Unit
AC ELECTRICAL CHARACT	ERISTICS				1	
Open Loop Gain (Amp 1)	Aol		80			dB
Closed Loop Gain (Amp 2)	A _{CL}	$f = 1.0 KHz, R_L = 32\Omega$	- 0.35	0	+ 0.35	dB
Output Power	Po		55 250 400			mW
Total Harmonic Distortion (f = 1.0KHz)	THD			0.5 0.5 0.6	1.0	%
Gain Bandwidth Product	GBP			1.5		MHz
Power Supply Rejection (V_{cc} = 6.0V, ΔV_{cc} = 3.0V)	PSRR	$\begin{array}{l} C_1 = \infty \; , \; C_2 = 0.01 \mu F \\ C_1 = 0.1 \mu F \; , \; C_2 = 0 \; , \; f = 1.0 \text{KHz} \\ C_1 = 1.0 \mu F \; , \; C_2 = 5.0 \mu F \; , \; f = 1.0 \text{KHz} \end{array}$	50	12 52		dB
Muting	GMT	Mute = 2.0V, 1.0 KHz \leq f \leq 20KHz		>70		dB

PIN DESCRIPTION

Pin No.	Name	Function
1	Input (+)	Analog Ground for the amplifiers. A 1.0μ F capacitor at this pin (with a 5.0μ F capacitor at pin 8) provides 52dB (Typ) of power supply rejection. Turn-on time of the circuit is affected by the capacitor on this pin. This pin can be used as an alternate input.
2	Input ()	Amplifier input. The input capacitor and resistor set low frequency rolloff and in- put impedance. The feedback resistor is connected to this pin and output.
3	Output	Amplifier 1's output. The DC Level is≈ (V _{cc} -0.7V)/2
4	V _{cc}	DC supply voltage (+2.0~ + 16V) is applied to this pin.
5	GND	Ground pin.
6	Output	Amplifier 2's output. This signal is equal in amplitude, but 180° out of phase with that at output pin. The DC level is \approx (V _{cc} - 0.7V)/2.
7	Mute	This pin can be used to power down the IC to conserve power, or for muting, or both. When at a logic "Low" (0 to 0.8 volts), the KA8602 is enabled for normal operation. When at a logic "High" (2.0 to $V_{\rm CC}$ volts), the IC is disabled. If Mute is open, that is equivalent to a logic "Low".
8	Ripple Rejection	A capacitor at this pin increases power supply rejection, and affects turn-on time. This pin can be left open if the capacitor at pin 1 is sufficient.



TYPICAL APPLICATION CIRCUIT

PIN CONFIGURATION





Fig. 1 AUDIO AMPLIFIER (HIGH INPUT IMPEDANCE)





8 9

MUTE

RIPPLE REJECTION

Fig. 2 DUAL SUPPLY OPERATION







Fig. 3 AUDIO AMPLIFIER (BASS SUPPRESSION)

Fig. 4 AUDIO AMPLIFIER (BANDPASS)














Fig. 8 DIFFERENTIAL GAIN vs FREQUENCY






Fig. 10 MAXIMUM ALLOWABLE LOAD POWER



.




 $= - (q^{\alpha}) \partial_{\alpha} \partial_{\alpha$

Vcc = 12V,









TELEPHONE PULSE DIALER WITH REDIAL

The KS5805A/B is a monolithic CMOS integrated circuit and provides all the features required for implementing a pulse dialer with redial.

FUNCTIONS

- Mute output logic "0"
- Pulse output logic "0"
- RC oscillation for reference frequency
- · Designed to operate directly from the telephone line
- · Used CMOS technology for low voltage, low power operation
- Power up clear circuitry
- KS5805A pin 2: V_{BEE}
- KS5805B pin 2: Tone out


FEATURES

- Uses either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- Make/Break ratio can be selected
- Redial with * or #
- Continuous MUTE
- Tone signal output or on-chip reference_{voltage} by bonding option on chip
- 10 pps/20 pps can be selected


TEST CIRCUIT

ORDERING INFORMATION

Device	Package	Function	Operating Temperature
KS5805AN	18 DIP	Pin 2 = V _{ref}	20
KS5805BN	18 DIP	Pin 2 = Tone Out	-30 ~ +60°C







ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
DC Supply Voltage	· V _{DD}	6.2	v
Voltage on Any Pin	VIN	V _{DD} +0.3, Gnd-0.3	v
Power Dissipation	Pp	500.0	mW
Operating Temperature	Topr	-30~+60	°C
Storage Temperature	Tstg	-65~+150	°C

DC ELECTRICAL CHARACTERISTICS

(Ta=25°C unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Мах	Unit	Notes
Supply Voltage	V _{DD}		2.5		6.0	v	
Key Contract Resistance	Rĸi				1	KΩ	-
Keyboard Capacitance	Скі				30	pF	1
Key Innut Voltage	Кін	2 of 7 input	0.8V _{DD}		V _{DD}	v	1
Key Input Voltage	KIL	mode	Gnd		0.2V _{DD}	v	•
Key Pull-Up Resistance	KIRU	$V_{DD} = 6.0V$		100		KΩ	
Key Pull-Down Resistance	KIRD	$V_{IN} = 4.8V$		4.0		ΚΩ	
Mute Sink Current	IM	$V_{DD} = 2.5V$ $V_0 = 0.5V$	500			μΑ	2
Pulse Output Sink Current	l _P	$V_{DD} = 2.5V$ $V_0 = 0.5V$	1.0			mA	3 \
Tone Output Sink Current	Ιτι	$V_{DD} = 2.5V$ $V_0 = 0.5V$	250			μΑ	4
Tone Output Source Current	I _{TH}	$V_{DD} = 2.5V$ $V_0 = 0.5V$	250			μΑ	4
Memory Retention Current	I _{MR}	All outputs under no load		0.7		μA	6
Operating Current	IOD	All outputs under no load		100	150	μA	
Mute or Pulse Off Leakage	I _{LKG}	$V_{DD} = 6.0V$ $V_{O} = 6.0V$		0.001	1.0	μΑ	2.3
VREF Output Source Current	IREF	$V_{DD} - V_{REF} = 6.0V$	1.0	7.0		mA	5

Note 1) Applies to key input pin. (R₁-R₄, C₁-C₃)

2) Applies to MUTE output in.

3) Applies to PULSE output pin.

4) Applies to TONE pin (KS5805B)

5) Applies to V_{REF} pin (KS5805A)

6) Current necessary for memory to be maintained. All outputs unloaded.

* Typical values are to be used as a design aid and are not subject to production testing.



AC ELECTRICAL CHARACTERISTICS (Ta = 25°C)

Characteristic	Symbol	Min	Тур	Max	Unit	Notes
Oscilator Frequency	Fosc		4		KHz	1
Key Input Debounce Time	T _{DB}		10		ms	3,4
Key Down Time for Valid Entry	Т _{кD}	40			ms	4,5
Key Down Time During Two-Key Roll Over	t _{KR}	5			ms	4
Oscillator Stat-Up Time ($V_{DD} = 2.5V$)	t _{os}		1		ms	
Mute Valid After Last Outpulse	t _{MO}		5	and the second	ms	3,4
Pulse Output Pulse Rate	PR		10		PPS	2
On-Hook Time Required to Clear Memory	t _{он}	300			ms	4
Pre-Digital Pause	T _{PDP}		800		ms	3,4
Inter-Digital Pause	T _{IDP}		800		ms	3,4
Frequency Stability V _{DD} = 2.5~ 3.5V	Δf		±4		%	
Frequency Stability V _{DD} = 3.5 ~ 6.0V	Δf		±4		%	
Tone Output Frequency	FTONE		1		KHz	4,6

Note: 1) $R_s = 2M\Omega$, $R = 220K\Omega$, C = 390pF.

2) If pin 10 is tied to V_{CC} , the output pulse rate will be 20pps.

3) If the 20pps option is selected, the time will be 1/2 these shown.

4) These times are directly proportional to the oscillator frequency.


5) Debounce plus oscillator start-up time \leq 40ms.

6) If the 20pps option is selected, the tone output frequency will be 2KHz. (KS5805B ONLY)

PIN CONNECTIONS

Pin 1: V_{DD} Pin 2: V_{ref} (KS5805A)/Pacifier tone (KS5805B) Pin 3: <u>Column 1</u> Pin 4: <u>Column 2</u> Pin 5: Column 3 Pin 6: GND Pin 7: RC Oscillator Pin 8: RC Oscillator Pin 9: RC Oscillator Pin 10: 10/20pps Select Pin 11: <u>Make/Break Select</u> Pin 12: <u>Mute Output</u> Pin 13: <u>ROW 4</u> Pin 14: <u>ROW 3</u> Pin 15: <u>ROW 2</u> Pin 16: <u>ROW 1</u> Pin 17: On-Hook/Test Pin 18: Pulse Output





TIMING CHARACTERISTICS

PIN DESCRIPTIONS


1. V_{DD} (Pin 1)

This is the positive supply pin. The voltage on this pin is measured relative to Pin 6 and is supplied from a 150μ A current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.

2. Tone signal output/VREF (Pin 2)

The tone signal out pin is CMOS comperementaly output and drives external bipolar transistor. This pin generates a tone signal when a key is depressed. Tone signal frequency is 1KHz when 10pps pulse rate is selected. (the frequency is 2KHz when 20pps pulse rate is selected). Only the pin 2 of KS5805A is V_{REF} (on-chip reference voltage).

TYPICAL I-V CHARACTERISTICS



The V_{REF} output provides a reference voltage that tracks internal parameters of the KS5805A. V_{REF} provides a negative voltage reference to the V_{DD} supply. Its magnitude will be approximately 0.6 volts higher than the minimum operating voltage of a particular KS5805A.

The typical application would be to connect the V_{REF} pin to the GND pin (Pin 6). The supply to the V_{DD} pin (Pin 1) should then be regulated to 150 μ A (I_{OP} max). With this amount of supply current, operation of the KS5805A is guaranteed.


The internal circuit of the V_{REF} function is shown in Figure 3 with its associated I-V characteristic.

3. Keyboard inputs (Pin 3, 4, 5, 13, 14, 15, 16,)

The KS5805A/B incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used.

A valid key entry is defined by either a single row being connected to a single column or GND being simultaneously presented to both a single row and column. When in the on-hook mode, the row and column inputs are held high and no keyboard inputs are accepted.

When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are scanned alternately (pulled high, then low) to verify the varied input. The input must remain valid for 10msec of debounce time to be accepted.



4. GND (Pin 6)

This is the negative supply pin and is connected to the common part in general applications.

5. OSCILLATOR (Pins 7, 8, 9)


The KS5805A/B contains on-chip inverters to provide oscillator which will operate with a minimum external components. Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ratio K=Rs/R equal to 10.

The oscillator period is given by:

 $T = RC (1.386 + (3.5KC_s)/C - (2K/(K + 1)))$ in (K/(1.5K + 0.5))

Where Cs is the stray capacitance on Pin 7.

Accuracy and stability will be enhanced with this capacitance minimized.





6. 20/10 pps (Pin 10)

Connecting this pin to GND (pin 6) will select an output pulse rate of 10pps. Connecting the pin V_{DD} (pin 1) will select an output pulse rate of 20pps.

7. MAKE/BREAK (Pin 11)

The MAKE/BREAK pin controls the MAKE/BREAK ratio of the pulse output. The MAKE/BREAK ratio is controlled by connection V_{DD} or GND to this pin as shown in the following table.

Input	Make	Break
V _{DD} (Pin 1)	34%	66%
GND (Pin 6)	40%	60%

8. MUTE OUTPUT (Pin 12)

The mute output is an open-drain N-channel transistor designed to drive external bipolar transistor.

This circuitry is usually used to mute the receiver during outpulsing. As shown in Fig. 2 the KS5805 mute output turns on (pulls to the V_{GND} -supply) at the beginning of the predigital pause and turns off (goes to an open circuit) following the last break.

The delay from the end of the last break until the mute output turns off is mute overlap and is specified as t_{Mo}.

9. ON-HOOK/TEST (Pin 17)

The "ON-HOOK" or "Test" input of the KS5805A/B has a 100K Ω pull-up to the positive supply. A V_{cc} input or allowing the pin to float sets the circuit in its on-hook or test mode while a V_{GND} input sets it in the off-hook or normal mode. When off-hook the KS5805A/B will accept key inputs and outputs the digits in normal fashion. Upon completion of the last digit, the oscillator is disabled and the circuit stands by for additional inputs.

Switching the KS5805A/B to on-hook while it is outpulsing causes the remaining digits to be outpulsed at 100x the normal rate (M/B ratio is then 50/50).

This feature provides a means of rapidly testing the device and is also on efficient method by which the circuitry is reset. When the outpulsing in this mode, which can be up to 300msec, is completed, the circuit is deactivated and will require current only necessary to sustain the memory and power-up-clear detect circuity (refer to the electrical specifications).

Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is eithr a * or #, the number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.

10. PULSE OUTPUT (Pin 18)

The pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnecting and connecting the network. The KS58A/B05 pulse output is an open circuit during make and pulls to the GND supply during break.



PULSE DIALER WITH REDIAL

The KS58C/D05 is a monolithic CMOS integrated circuit which uses an inexpensive RC oscillator for its frequency reference and provides all the features required for implementing a pulse dialer with 32 digit redial.


FUNCTIONS


- Mute output logic "0"
- Pulse output logic "0"
- RC oscillation for reference frequency
- Designed to operate directly from the telephone line
- Used CMOS technology for low voltage, low power operation

FEATURES

- Wide operating voltage range (2.0 ~ 6.0V)
- Low power dissipation
- Use either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- · Make/Break ratio can be selected
- Redial with * or #
- Continuous MUTE
- Power up clear circuitry on chip
- KS58C05 pin 2: Vref, KS58D05 pin 2: Tone output
- 10 pps/20 pps can be selected

TEST CIRCUIT





ORDERING INFORMATION

Device	Package	Function	Operating Temperature
KS58C05N	18 DIP	Pin 2 <i>=</i> V _{ref}	- 20 ~ +70°C
KS58D05N	18 DIP	Pin 2= Tone Out	

PIN CONNECTIONS

Pin 1: VDD Pin 2: V_{ref} (KS58C05)/Pacifier tone (KS58D05) Pin 3: Column 1 Pin 4: Column 2 Pin 5: Column 3 Pin 6: GND Pin 7: RC Oscillator Pin 8: RC Oscillator Pin 9: RC Oscillator Pin 10: 10/20pps Select Pin 11: Make/Break Select Pin 12: Mute Output Pin 13: ROW 4 Pin 14: ROW 3 Pin 15: ROW 2 Pin 16: ROW 1 Pin 17: On-Hook/Test Pin 18: Pulse Output



ABSOLUTE MAXIMUM RATINGS (Ta = 25° C)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	6.2	v
Input Voltage	V _{IN}	Gnd – 0.3, V _{DD} + 0.3	v
Output Voltage	Vout	Gnd – 0.3, V _{DD} + 0.3	v
Power Dissipation	Pp	500	mW
Operating Temperature	Ta	- 20 ~ + 70	°C
Storage Temperature	T _{stg}	- 40 ~ + 125	°C

ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.5V, f_{osc} = 2.4KHz, Ta = 25°C, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{DD}		2.0		6.0	v
Memory Retention Voltage	VDR		1.0			V
Input High Voltage	VIH		0.8V _{DD}		VDD	V
Input Low Voltage	VIL	$\overline{R_1} \sim \overline{R_4}, \overline{C_1} \sim \overline{C_4}, \overline{HS}, DRS, M/B$	Gnd		0.2V _{DD}	v
Operating Current	IDD	All output under no load		100	150	μA
Output Leakage Current	I _{OL}	$V_{cc} = 6.0V$, MUTE, PULSE = 6.0V		0.001	1	μA
Output Current (MUTE, PULSE)	I ₀₁	$V_0 = 0.4V, V_{DD} = 2.5V$	0.5	1.5		mA
	I ₀₂	$V_0 = 0.4V, V_{DD} = 3.5V$	1.7	5.0		mA
Oscillator Frequency	f _{osc}			2.4		KHz
Valid Key Entry Time	Т _{кр}		14		20	mS
On Hook Time Required to Clear Memory	Т _{он}		300			mS
Inter Digital Pause	TIDP			800		mS
Frequency Stability	∆f	$V_{DD} = 2.0 \sim 6.0 V$		±10		%
Tone Output Frequency	f _{tone}			1.2		KHz

FUNCTION DESCRIPTION

1. "ON-HOOK" MODE

When "ON-HOOK," key inputs will not be recognized because the oscillator is disabled, which prevents the circuit from drawing excessive current.

2. "DIAL" MODE

When "OFF-HOOK," the device senses the key down condition by detecting one key input and enters the key's code into at on-chip memory.

The memory can store up to 32 digits, and it allows key strobes to be entered at rates comparable to a tone dialing telephone. Output pulsing will continue until all entered digits have been dialed. To implement the pulse dialer function, two outputs are provided, one to pulse the telephone line and one to mute the receiver.

3. "REDIAL" MODE

The first 32 digits entered will be stored in the on-chip redial memory and can be redialed by pressing either * or #, provided that the receiver is "ON-HOOK" for minimum T_{OH} (on hook time required to clear memory).


4. POWER UP CLEAR

^(*)The on-chip "POWER UP CLEAR" circuit reliable operation of the device. If the supply to the circuit is not sufficient to retain data in the memory, a "POWER UP CLEAR" will help regaining a proper supply level. This function will prevent the "Redial" or spontaneous outputing of incorrect data.



115

TIMING CHARACTERISTICS





PIN DESCRIPTIONS


1. V_{DD} (Pin 1)

This is the positive supply pin. The voltage on this pin is measured relative to Pin 6 and is supplied from a 150 μ A current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.

2. Tone signal output/VREF (Pin 2)

The tone signal out pin is CMOS comperementally output and drives external bipolar transistor. This pin generates a tone signal when a key is depressed. The tone signal frequency is 1.2 KHz when 10 pps pulse rate is selected.

TYPICAL I-V CHARACTERISTICS



The V_{REF} output provides a reference voltage that tracks internal parameters of the KS58C05. The V_{REF} provides a negative voltage reference to the V_{DD} supply. Its magnitude will be approximately 0.6 volts higher than the minimum operating voltage of a particular KS58C05.

The typical application would be to connect the V_{REF} pin to the GND pin (Pin 6). The supply to the V_{DD} pin (Pin 1) should then be regulated to 150 μ A (I_{OP} max). With this amount of supply current, operation of the KS58C05 is guaranteed.

The internal circuit of the V_{REF} function is shown in Figure 3 with its associated I-V characteristic.

Fig. 3




3. Keyboard inputs (Pin 3, 4, 5, 13, 14, 15, 16)

The KS58C/D05 incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used.

A valid key entry is defined by either a single row being connected to a single column or GND being simutanecusly presented to both a single row and column. When in the on-hook mode, the row and column inputs are held high are no keyboard inputs are accepted.

When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are scanned alternately (pulled high, then low) to verify the varied input. The input must remain valid for 14-20 msec of debounce time to be accepted.



4. GND (Pin 6)

This is the negative supply pin and is connected to the common part in general applications.

5. OSCILLATOR (Pin 7, 8, 9)

The KS58C/D05 contains on-chip inverters to provide oscillator which will operate with a minimum external components.


Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ratio $K = R_s/R$ equal to 6.67.

The oscillator period is given by:

 $T = RC \{1.386 + (3.5K_{CS})/C - (2K/CK + 1) \text{ In } CK/(1.5K + 0.5)\}$

Where C_s is the stray capacitance on Pin 7.

Accuracy and stability will be enhanced with this capacitance minimized.





6. 20/10 pps (Pin 10)

Connecting this pin to GND (pin 6) will select an output pulse rate of 10pps. Connecting the pin V_{DD} (pin 1) will select an output pulse rate of 20pps.

7. MAKE/BREAK (Pin 11)

The MAKE/BREAK pin controls the MAKE/BREAK ratio of the pulse output. The MAKE/BREAK ratio is controlled by connection V_{DD} or GND to this pin as shown in the following table.

Input	Make	Break
V _{DD} (Pin 1)	33.4%	66.6%
GND (Pin 6)	40%	60%

8. MUTE OUTPUT (Pin 12)

The mute output is an open-drain N-channel transistor designed to drive external bipolar transistor. This circuitry is usually used to mute the receiver during outpulsing. As shown in Fig. 2 the KS58C/D05 mute output turns on (pulls to the V_{GND}-supply) at the beginning of the predigital pause and turns off (goes to an open circuit) following the last break.

The delay from the end of the last break until the mute output turns off is mute overlap and is specified as t_{MO}.

9. ON-HOOK/TEST (Pin 17)

This pin detects the state of the hook switch contact "OFF HOOK" corresponds to V_{ss} condition. "ON HOOK" corresponds to V_{DD} condition. When outpulsing in this mode, which can be up to 300msec, is completed, the circuit is deactivated and will require current only necessary to sustain the memory and power-up-clear detect circuitry (refer to the electrical specifications).


Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is either a * or #, the number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.

10. PULSE OUTPUT (Pin 18)

The pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnecting and connecting the network. The KS58C/D05 pulse output is an open circuit during make and pulls to the GND supply during break.

11. ESD PROTECTION

All Input/Output pins are protected ESD.





DIALER WITH REDIAL PULSE

The KS58E05 is a monolithic CMOS integrated circuit which uses an inexpensive RC oscillator for its frequency reference and provides all the features required for implementing a pulse dialer with 32 digit redial.


FUNCTIONS

- Mute output logic "0"
- Pulse output logic "0"
- · RC oscillation for reference frequency
- Designed to operate directly from the telephone line
- · Used CMOS technology for low voltage, low power operation

FEATURES


- Wide operating voltage range (2.0 ~ 6.0V)
- Low power dissipation
- Use either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- · Make/Break ratio can be selected
- Redial with * or #
- Continuous MUTE
- · Power up clear circuitry on chip
- 10 pps only.

TEST CIRCUIT









ORDERING INFORMATION

Device	Package	Operating Temperature		
KS58E05N	16 DIP	-20 ~ +70°C		

•	PIN CONNECTIONS
	Pin 1: V _{DD}
	Pin 2: Column 1
	Pin 3: Column 2
	Pin 4: Column 3
	Pin 5: GND
	Pin 6: RC Oscillator
	Pin 7: RC Oscillator
	Pin 8: RC Oscillator
	Pin 9: Make/Break Select
	Pin 10: Mute Output
	Pin 11: ROW 4
	Pin 12: ROW 3
	Pin 13: ROW 2
	Pin 14: ROW 1
	Pin 15: On-Hook/Test

S

Pin 1:	V _{DD}	
Pin 2:	Column 1	
Pin 3:	Column 2	

Pin 16: Pulse Output

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	6.2	V
Input Voltage	VIN	GND - 0.3, V _{DD} + 0.3	v
Output Voltage	Vour	$GND - 0.3, V_{DD} + 0.3$	v
Power Dissipation	PD	500	mW
Operating Temperature	Ta	- 20 ~ + 70	°C
Storage Temperature	T _{stg}	- 40 ~ + 125	°C

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.5V, f_{OSC} = 2.4KHz, Ta = 25^{\circ}C, unless otherwise specified)$

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	VDD	· · · · · · · · · · · · · · · · · · ·	2.0		6.0	v
Memory Retention Voltage	VDR		1.0			V
Input High Voltage	V _{IH}	$\overline{R_1} \sim \overline{R_4}, \overline{C_1} \sim \overline{C_4}, \overline{HS}, M/B$	0.8V _{DD}		VDD	V
Input Low Voltage	V _{IL}	$R_1 \sim R_4, C_1 \sim C_4, HS, M/B$	GND		0.2V _{DD}	V
Operating Current	I _{OD}	All output under no load		100	150	μA
Output Leakage Current	lo∟	$V_{CC} = 6.0V$, \overline{MUTE} , $\overline{PULSE} = 6.0V$		0.001	1	μA
	I _{OL1}	$V_0 = 0.4V, V_{DD} = 2.5V$	0.5	1.5		mA
Output Current (MUTE, PULSE)	I _{OL2}	$V_0 = 0.4V, V_{DD} = 3.5V$	1.7	5.0		mA
Oscillator Frequency	f _{osc}			2.4		KHz
Valid Key Entry Time	T _{KD}		14		20	mS
On Hook Time Required to Clear Memory	Тон		300			mS
Inter Digital Pause	TIDP			800		mS
Frequency Stability	∆f	$V_{DD} = 2.0 \sim 6.0 V$		± 10		%

FUNCTION DESCRIPTION

1. "ON-HOOK" MODE

When "ON-HOOK," key inputs will not be recognized because the oscillator is disabled which prevents the circuit from drawing excessive current.

2. "DIAL" MODE

When "OFF-HOOK," the device senses key down condition by detecting one key input and enters the key's code into an on-chip memory.

The memory can be store up to 32 digits, and it allows key strobes to be entered at rates comparable to a tone dialing telephone. Output pulsing will continue until all entered digits have been dialed. To implement the pulse dialer function, two outputs are provided, one to pulse the telephone line and one to mute the receiver.

3. "REDIAL" MODE


The first 32 digits entered will be stored in the on-chip redial memory and can be redialed by pressing either * or #, provided that the receiver is "ON-HOOK" for minimum ton (on hook time required to clear memory).

4. POWER UP CLEAR

The on-chip "POWER UP CLEAR" circuit reliable operation of the device. If the supply to the circuit is not sufficient to retain data in the memory, a "POWER UP CLEAR" will help regaining a proper supply level. This function will prevent the "Redial" or sportaneous outputing of incorrect data.



TIMING CHARACTERISTICS



1. VDD (Pin 1)

Electronics

Fig. 2


This is the positive supply pin. The voltage on this pin is measured relative to Pin 6 and is supplied from a 150 μ A current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.

2. Keyboard inputs (Pin 2, 3, 4, 11, 12, 13, 14)

The KS58E05 incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used.

A valid key entry is defined by either a single row being connected to a single column or GND being simultaneously presented to both a single row and column. When in the on-hook mode, the row and column inputs are held high and no keyboard inputs are accepted.

When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are alternately scanned (pulled high, then low) to verify the input is varied. The input must remain valid continuously for 14-20 msec of debounce time to be accepted.



3. GND (Pin 5)

This is the negative supply pin and is connected to the common part in general applications.

4. OSCILLATOR (Pin 6, 7, 8)

The KS58E05 contains on-chip inverters to provide oscillator which will operate with a minimum external components.


Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ratio $K = R_S/R$ equal to 6.67.

The oscillator period is given by:

 $T = RC \{1.386 + (3.5K_{CS})/C - (2K/CK + 1) In CK/(1.5K + 0.5)\}$

Where Cs is the stray capacitance on Pin 6.

Accuracy and stability will be enhanced with this capacitance minimized.



5. MAKE/BREAK (Pin 9)

The MAKE/BREAK pin controls the MAKE/BREAK ratio of the pulse output. The MAKE/BREAK ratio is controlled by connection V_{DD} or GND to this pin as shown in the following table.

Input	Make	Break
V _{DD} (Pin 1)	33.4%	66.6%
GND (Pin 5)	40%	60%

6. MUTE OUTPUT (Pin 10)

The mute output is an open-drain N-channel transistor designed to drive external bipolar transistor. This circuitry is usually used to mute the receiver during outpulsing. As shown in Fig. 2 the KS58E05 mute output turns on (pulls to the V_{GND}-supply) at the beginning of the predigital pause and turns off (goes to an open circuit) following the last break.

The delay from the end of the last break until the mute output turns off is mute overlap and is specified as t_{MO}.

7. ON-HOOK/TEST (Pin 15)

This pin detects the state of the hook switch contact "OFF HOOK" corresponds to V_{ss} condition. "ON HOOK" corresponds to V_{DD} condition. When outpulsing in this mode, which can be up to 300msec, is completed, the circuit is deactivated and will require current only necessary to sustain the memory and power-up-clear detect circuitry (refer to the electrical specifications).

Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is either a * or #, the number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.


8. PULSE OUTPUT (Pin 16)

The pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnecting and connecting the network. The KS58E05 pulse output is an open circuit during make and pulls to the GND supply during break.



9. ESD PROTECTION

All Input/Output pins are protected ESD



CMOS INTEGRATED CIRCUIT

PULSE DIALER WITH REDIAL

The KS5851/52 is a monolithic CMOS integrated circuit which uses an inexpensive RC oscillator for its frequency reference and provides all the features required for implementing a pulse dialer with 32 digit redial.


FUNCTIONS


- Mute output logic "0"
- · Pulse output logic "0"
- RC oscillation for reference frequency
- Designed to operate directly from the telephone line
- Used CMOS technology for low voltage, low power operation

FEATURES

- Wide operating voltage range (2.0 ~ 6.0V)
- Low power dissipation
- Use either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- Make/Break ratio can be selected
- Redial with * or #
- Continuous MUTE
- Power up clear circuitry on chip
- KS5851 pin 2: Vrei, KS5852 pin 2: Tone output
- 10 pps/20 pps can be selected

TEST CIRCUIT





ORDERING INFORMATION

Device	Package	Function	Operating Temperature
KS5851N	18 DIP	Pin 2= V _{ref}	- 20 ~ + 70°C
KS5852N	18 DIP	Pin 2= Tone Out	20 110 0

PIN CONNECTIONS

Pin 1: VDD Pin 2: V_{ref} (KS5851)/Pacifier tone (KS5852) Pin 3: Column 1 Pin 4: Column 2 Pin 5: Column 3 Pin 6: GND Pin 7: RC Oscillator Pin 8: RC Oscillator Pin 9: RC Oscillator Pin 10: 10/20pps Select Pin 11: Make/Break Select Pin 12: Mute Output Pin 13: ROW 4 Pin 14: ROW 3 Pin 15: ROW 2 Pin 16: ROW 1 Pin 17: On-Hook/Test Pin 18: Pulse Output



ABSOLUTE MAXIMUM RATINGS ($Ta = 25^{\circ}C$)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{pp}	6.2	V
Input Voltage	Vin	Gnd – 0.3, V _{DD} + 0.3	V
Output Voltage	Vout	Gnd – 0.3, V _{DD} + 0.3	V
Power Dissipation	Po	500	mW
Operating Temperature	Ta	- 20 ~ + 70	°C
Storage Temperature	T _{stg}	- 40 ~ + 125	°C

ELECTRICAL CHARACTERISTICS

(V_{DD} = 3.5V, f_{osc} = 2.4KHz, Ta = 25°C, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	VDD		2.0		6.0	V
Memory Retention Voltage	V _{DR}		1.0			V
Input High Voltage	VIH	$\overline{R_1} \sim \overline{R_4}, \overline{C_1} \sim \overline{C_4}, \overline{HS}, DRS, M/B$	0.8V _{DD}		VDD	V
Input Low Voltage	VIL	$R_1 \sim R_4, C_1 \sim C_4, HS, DRS, M/B$	Gnd		0.2V _{DD}	V
Operating Current	I _{OD}	All output under no load		100	150	μA
Output Leakage Current	I _{OL}	$V_{CC} = 6.0V$, MUTE, PULSE = 6.0V		0.001	1	μA
	I _{OL1}	$V_0 = 0.4V, V_{DD} = 2.5V$	0.5	1.5		mA
Output Current (MUTE, PULSE)	I _{OL2}	$V_0 = 0.4V, V_{DD} = 3.5V$	1.7	5.0		mA
Oscillator Frequency	fosc			2.4		KHz
Valid Key Entry Time	T _{KD}		14		20	mS
On Hook Time Required to Clear Memory	Тон		300			mS
Inter Digital Pause	TIDP			800		mS
Frequency Stability	∆f	$V_{DD} = 2.0 \sim 6.0 V$		± 10		%
Tone Output Frequency	f _{tone}			1.2		KHz

FUNCTION DESCRIPTION

1. "ON-HOOK" MODE

When "ON-HOOK," key inputs will not be recognized because the oscillator is disabled which prevents the circuit from drawing excessive current.

2. "DIAL" MODE

When "OFF-HOOK," the device senses key down condition by detecting one key input and enters the key's code into an on-chip memory.

The memory can be store up to 32 digits, and it allows key strobes to be entered at rates comparable to tone dialing telephone. Output pulsing will continue until all entered digits have been dialed. To implement the pulse dialer function, two outputs, one to pulse the telephone line and one to mute the receiver, are provided.


3. "REDIAL" MODE

The first 32 digits entered will be stored in the on-chip redial memory and can be redialed by pressing either * or #, provided that the receiver is "ON-HOOK" for minimum T_{OH} (on hook time required to clear memory).

4. POWER UP CLEAR

The on-chip "POWER UP CLEAR" circuit reliable operation of the device. If the supply to the circuit is not sufficient to retain data in the memory, a "POWER UP CLEAR" will help regaining a proper supply level. This function will prevent the "Redial" or spontaneous outputing of incorrect data.





TIMING CHARACTERISTICS



PIN DESCRIPTIONS


1. V_{DD} (Pin 1)

This is positive supply pin. The voltage on this pin is measured relative to Pin 6 and is supplied from a 150μ A current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.

2. Tone signal output/V_{REF} (Pin 2)

Tone signal out pin is CMOS complementally output and drives external bipolar transistor. This pin generates a tone signal when a key is depressed. Tone signal frequency is 1.2KHz when 10pps pulse rate is selected.

TYPICAL I-V CHARACTERISTICS



The V_{REF} output provides a reference voltage that tracks internal parameters of the KS5851. V_{REF} provides a negative voltage reference to the V_{DD} supply. Its magnitude will be approximately 0.6 volt higher than the minimum operating voltage of each particular KS5851.

The typical application would be to connect the V_{REF} pin to the GND pin (Pin 6). The supply to the V_{DD} pin (Pin 1) should then be regulated to 150μ Å (I_{OP} max). With this amount of supply current, operation of the KS5851 is guaranteed.

The internal circuit of the V_{REF} function is shown in Figure 3 with its associated I-V characteristic.

Fig. 3




3. Keyboard inputs (Pin 3, 4, 5, 13, 14, 15, 16,)

The KS5851/52 incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used.

A valid key entry is defined by either a single row being connected to a single column or GND being simultaneously presented to both a single row and column. When in the on-hook mode, the row and column inputs are held high and no keyboard inputs are accepted.

When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are scanned alternately (pulled high, then low) to verify the varied input. The input must remain valid for 10msec of debounce time to be accepted.



4. GND (Pin 6)

This is the negative supply pin and is connected to the common part in general applications.

5. OSCILLATOR (Pins 7, 8, 9)


The KS5851/52 contains on-chip inverters to provide oscillator which will operate with a minimum external components. Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ratio K=Rs/R equal to 10.

The oscillator period is given by:

 $T = RC (1.386 + (3.5KC_s)/C - (2K/(K + 1)) in (K/(1.5K + 0.5)))$

Where C_S is the stray capacitance on Pin 7.

Accuracy and stability will be enhanced with this capacitance minimized.





6. 20/10 pps (Pin 10)

Connecting this pin to GND (pin 6) will select an output pulse rate of 10pps. Connecting the pin V_{DD} (pin 1) will select an output pulse rate of 20pps.

7. MAKE/BREAK (Pin 11)

The MAKE/BREAK pin controls the MAKE/BREAK ratio of the pulse output. The MAKE/BREAK ratio is controlled by connection V_{DD} or GND to this pin as shown in the following table.

Input	Make	Break
V _{DD} (Pin 1)	33.4%	66.6%
GND (Pin 6)	40%	60%

8. MUTE OUTPUT (Pin 12)

The mute output is an open-drain N-channel transistor designed to drive external bipolar transistor. This circuitry is usually used to mute the receiver during outpulsing. As shown in Fig. 2 the KS5851/52 mute output turns on (pulls to the V_{GND}-supply) at the beginning of the predigital pause and turns off (goes to an open circuit) following the last break.

The delay from the end of the last break until the mute output turns off is mute overlap and is specified as t_{Mo}.

9. ON-HOOK/TEST (Pin 17)

This pin detects the state of the hook switch contact "OFF HOOK" corresponds to V_{SS} condition. "ON HOOK" corresponds to V_{DD} condition. When outpulsing in this mode, which can be up to 300msec, is completed, the circuit is deactivated and will require current only necessary to sustain the memory and power-up-clear detect circuitry (refer to the electrical specifications).


Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is either a * or #, the number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.

10. PULSE OUTPUT (Pin 18)

The pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnec ting and connecting the network. The KS5851/52 pulse output is an open circuit during make and pulls to the GND supply during break.

11. ESD PROTECTION

All Input/Output are protected ESD.





DIALER WITH REDIAL PULSE

The KS5853 is a monolithic CMOS integrated circuit which uses an inexpensive RC oscillator for its frequency reference and provides all the features required for implementing a pulse dialer with 32 digit redial.


FUNCTIONS

- Mute output logic "0"
- Pulse output logic "0"
- · RC oscillation for reference frequency
- · Designed to operate directly from the telephone line
- · Used CMOS technology for low voltage, low power operation

FEATURES


- Wide operating voltage range (2.0~6.0V)
- Low power dissipation
- · Use either a standard 2 of 7 matrix keyboard with negative true common or the inexpensive form A-type keyboard
- · Make/Break ratio can be selected
- Redial with * or #
- Continuous MUTE
- · Power up clear circuitry on chip
- 10 pps only.

TEST CIRCUIT









ORDERING INFORMATION

Device	Package	Operating Temperature
KS5853N	16 DIP	- 20 ∼ + 70°C

Pin 1: VDD Pin 2: Column 1 Pin 3: Column 2 Pin 4: Column 3 Pin 5: GND Pin 6: RC Oscillator Pin 7: RC Oscillator Pin 8: BC Oscillator Pin 9: Make/Break Select Pin 10: Mute Output Pin 11: ROW 4 Pin 12: ROW 3 Pin 13: ROW 2 Pin 14: ROW 1 Pin 15: On-Hook/Test Pin 16: Pulse Output

PIN CONNECTIONS

3

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	6.2	v
Input Voltage	V _{IN}	$GND = 0.3, V_{DD} + 0.3$	V
Output Voltage	Vout	$GND = 0.3, V_{DD} + 0.3$	v
Power Dissipation	Pp	500	mW
Operating Temperature	Ta	- 20 ~ + 70	°C
Storage Temperature	T _{stg}	- 40 ~ + 125	°C

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.5V, f_{OSC} = 2.4KHz, Ta = 25^{\circ}C, unless otherwise specified)$

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage	V _{DD}	······································	2.0		6.0	v
Memory Retention Voltage	V _{DR}		1.0			V
Input High Voltage	VIH	$\overline{R_1} \sim \overline{R_4}, \overline{C_1} \sim \overline{C_4}, \overline{HS}, M/B$	0.8V _{DD}		V _{DD}	V
Input Low Voltage	VIL	$R_1 \sim R_4, C_1 \sim C_4, HS, M/B$	GND		0.2V _{DD}	V
Operating Current	I _{OD}	All output under no load		100	150	μA
Output Leakage Current	IoL	$V_{CC} = 6.0V, \overline{MUTE}, \overline{PULSE} = 6.0V$		0.001	1	μA
	I _{OL1}	$V_0 = 0.4V, V_{DD} = 2.5V$	0.5	1.5	[mA
Output Current (MUTE, PULSE)	I _{OL2}	$V_0 = 0.4V, V_{DD} = 3.5V$	1.7	5.0		mA
Oscillator Frequency	f _{osc}			2.4		KHz
Valid Key Entry Time	TKD		14		20	mS
On Hook Time Required to Clear Memory	Тон		300			mS
Inter Digital Pause	TIDP			800		mS
Frequency Stability	∆f	$V_{DD} = 2.0 \sim 6.0 V$		± 10		%

FUNCTION DESCRIPTION

1. "ON-HOOK" MODE

When "ON-HOOK," key inputs will not be recognized because the oscillator is disabled which prevents the circuit from drawing excessive current.

2. "DIAL" MODE

When "OFF-HOOK," the device senses key down condition by detecting one key input and enters the key's code into at on-chip memory.

The memory can be store up to 32 digits, and it allows key strobes to be entered at rates comparable to tone dialing telephone. Output pulsing will continue until all entered digits have been dialed. To implement the pulse dialer function, two outputs, one to pulse the telephone line and one to mute the receiver, are provided.

3. "REDIAL" MODE


The first 32 digits entered will be stored in the on-chip redial memory and can be redialed by pressing either * or #, provided that the receiver is "ON-HOOK" for minimum ton (on hook time required to clear memory).

4. POWER UP CLEAR

The on-chip "POWER UP CLEAR" circuit reliable operation of the device. If the supply to the circuit is not sufficient to retain data in the memory, a "POWER UP CLEAR" will help regaining a proper supply level. This function will prevent the "Redial" or sportaneous outputing of incorrect data.



TIMING CHARACTERISTICS



1. V_{DD} (Pin 1)

Electronics

Fig. 2


This is positive supply pin. The voltage on this pin is measured relative to Pin 6 and is supplied from a 150µA current source. This voltage should be regulated to less than 6.0 volts using on external form or regulation.

2. Keyboard inputs (Pin 2, 3, 4, 11, 12, 13, 14)

The KS5853 incorporates an innovative keyboard scheme that allows either the standard 2-of-7 keyboard with negative common or the inexpensive single contact (form A) keyboard to be used.

A valied key entry is defined by either a single row being connected to a single column or GND being simultaneously presented to both a single row and column. When in the on-hook mode, the row and column inputs are held high and no keyboard inputs are accepted.

When off-hook, the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the rows and columns are alternately scanned (pulled high, then low) to verify the input is varied. The input must remain valid continuously for 14-20 msec of debounce time to be accepted.



3. GND (Pin 5)

This is the negative supply pin and is connected to the common part in the general applications.

4. OSCILLATOR (Pin 6, 7, 8)

The KS5853 contains on-chip inverters to provide oscillator which will operate with a minimum external components.


Following figure shows the on-chip configuration with the necessary external components. Optimum stability occurs with the ratio $K = R_s/R$ equal to 6.67.

The oscillator period is given by:

 $T = RC \{1.386 + (3.5K_{CS})/C - (2K/CK + 1) \text{ In } CK/(1.5K + 0.5)\}$

Where C_s is the stray capacitance on Pin 6.

Accuracy and stability will be enhanced with this capacitance minimized.



5. MAKE/BREAK (Pin 9)

The MAKE/BREAK pin controls the MAKE/BREAK ratio of the pulse output. The MAKE/BREAK ratio is controlled by connection V_{DD} or GND to this pin as shown in the following table.

Input	Make	Break
V _{DD} (Pin 1)	33.4%	66.6%
GND (Pin 5)	40%	60%

6. MUTE OUTPUT (Pin. 10)

The mute output is an open-drain N-channel transistor designed to drive external bipolar transistor.

This circuitry is usually used to mute the receiver during outpulsing. As shown in Fig. 2 the KS5853 mute output turns on (pulls to the V_{GND} -supply) at the beginning of the predigital pause and turns off (goes to an open circuit) following the last break.

The delay from the end of the last break until the mute output turns off is mute overlap and is specified as t_{MO}.

7. ON-HOOK/TEST (Pin 15)

This pin detects the state of the hook switch contact "OFF HOOK" corresponds to V_{SS} condition. "ON HOOK" corresponds to V_{DD} condition. When outpulsing in this mode, which can be up to 300msec, is completed, the circuit is deactivated and will require current only necessary to sustain the memory and power-up-clear detect circuitry (refer to the electrical specifications).

Upon retuning off-hook, a negative transistion on the mute output will insure the speech network is connected to the line. If the first key entry is either a * or #, the number sequence stored on-chip will be outpulsed. Any other valid key entries will clear the memory and outpulse the new number sequence.


8. PULSE OUTPUT (Pin 16)

The pulse output is an open drain N-channel transistor designed to drive external bipolar transistor. These transistor would normally be used to pulse the telephone line by disconnecting and connecting the network. The KS5853 pulse output is an open circuit during make and pulls to the GND supply during break.



9. ESD PROTECTION

All Input/Output pins are protected ESD.





3

DUAL TONE MULTI FREQUENCY DIALER


The KS5808 is a monolithic integrated circuit fabricated using CMOS process and is designed specifically for integrated tone dialer applications.

FUNCTIONS

- · Fixed supply operation
- Negative-true keyboard input
- Tone disable input
- Stable-output level


FEATURES

- Minimum number of external parts required.
- · High accuracy tones.
- · Digital divider logic, resistive ladder network and CMOS operational amplifier on single chip.
- Uses inexpensive 3.579545 MHz television color burst crystal.
- · Invalid key entry can result in either single tone or no tone.
- · Tone disable allows any key down output to function from keyboard input without generating tones.



ORDERING INFORMATION

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	10.5	v
Any Input Relative to V _{DD} (Except Pin 10)	V _N	0.3	v
Any Input Relative to GND (Except Pin 10)	VN	- 0.3	v
Power Dissipation	Pp	500	mW
Operating Temperature	Topr	-30~+60	°C
Storage Temperature	Tstg	-65~+150	°C

ELECTRICAL CHARACTERISTICS

 $(-30^{\circ}C < T_a < 60^{\circ}C$ unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Мах	Unit
Supply Voltage	V _{DD}		3		10	V
Input "0"	VIL		0		0.3V _{CC}	v
Input "1"	ViH		0.7V _{cc}		V _{cc}	V
Input Pull-Up Resistor	R _I		20		100	KΩ
Tone Disable	TD	Note 4	0		0.3V _{cc}	V
Tone Output	VOUT	Note 1	- 10	l _i	-7	dBm
Preemphasis, High Band			2.4	2.7	3	dB
Output Distortion, Measured in Terms of Total Out-of-Band Power Relative to RMS sum of Row and Column fundamental Power		Note 2			- 20	dB
Rise Time	T _{RISE}	Note 3		2.8	5	mS
Any Key Down Sink Current to GND	I _{AKD}	At V _{OUT} =0.5V	500			uA
ADK Off Leakage Current	IAKDO	At V _{OUT} =5V			2	uA
Supply Current Operating	IOD	At $V_{DD} = 3.5V$ Note 6			2	mA
Supply Current Standby	I _{QD}	At V _{DD} = 10V Note 5			200	uA
Tone Output-No Key Down	NKD				- 80	dBm

Note: 1. Single-tone, low-group. Any V_{DD} between 3.4V and 3.6V, odBm=0.775V, R_{LOAD} =10K see test circuit Fig 2.

- 2. Any dual-tone. Any V_{DD} between 3.4V to 10.0V.
- Time from a valid keystroke with no bounce to allow the waveform to go from min to 90% of the final magnitude of either frequency. Crystal parameters defined as R_S=100Ω L=96mH, C=0.02pF, and C_h=5pF, V_{DD}≥3.4V, f=3.57954MHz±0.02%.
- 4. Only tones will be disabled when TD is taken to logical "0". Other chip functions may activate. Pull-up resistor on TD input will meet same spec as other inputs. Logic 0=GND
- 5. Stand-by condition is defined as no keys activated, TD=Logical 1, Single Tone Inhibit=Logical 0.
- 6. One key depressed only. Outputs unloaded.




KS5808

CMOS INTEGRATED CIRCUIT

PIN CONNECTIONS

PIN 9: Column Input C₄ PIN 10: Any Key Down PIN 11: Row Input R₄ PIN 12: Row Input R₃ PIN 13: Row Input R₂ PIN 14: Row Input R₁ PIN 15: Single Tone Inhibit PIN 16: Tone Output

Tone Output Test Circuit



FUNCTION DESCRIPTION

1. Oscillator

The network contains an on-board inverter with sufficient loop gain to provide oscillation when used with a low cost television color-burst crystal. The inverter's input is osc in (pin 7) and output is osc out (pin 8). The circuit is designed to work with a crystal cut to 3.579545MHz to give the frequencies in table 1. The oscillator is disabled whenever a keyboard input is not sensed.

ltem Key	f	Standard DTMF Hz	Tone Output Frequency using 3.57954MHz Crystal Hz	Deviation from Standard %
	f1	697	701.3	+ 0.62
ROW	f2	770	771.4	+ 0.19
HOW	f3	852	857.2	+ 0.61
	f4	941	935.1	- 0.63
	f5	1209	1215.9	+ 0.57
001	f6	1336	1331.7	- 0.32
COL	f7	1477	1471.9	- 0.35
	f8	1633	1645.0	+ 0.73

Table 1: Standard DTMF and output frequencies of the KS5808

Most crystals don't vary more than 0.02%. Any crystal frequency deviation from 3.5795MHz will be reflected in the tone output frequency.



2. Output Waveform

The row and column output waveforms are shown in Figure 3. These waveforms are digitally synthesized using on-chip D/A converters. Distortion measurement of these unfiltered waveforms will show a typical distortion of 7% or less. The onchip operational amplifier of the KS5808 mixes the row and column tones together to result in a dual-tone waveform.

Spectral analysis of this waveform will show that typically all harmonic and intermodulation distortion components will be - 30dB down when referenced to the strongest fundamental (column tone). Figures 6 and 7 show a typical dual tone waveform and its spectral analysis.

Typical Sinewave Output




Fig. 3

3. Output Tone Level

The output tone level of the KS5808 is proportional to the applied DC supply voltage. Operation will normally be with a requlated supply. This results in enhanced temperature stability, since the supply voltage may be made temperature stable.

4. Keyboard Configuration

Each keyboard input is standard CMOS with a pull-up resistor to V_{cc}. These inputs may be controlled by a keyboard or electronic means. Open collector TTL or standard CMOS (operated off same supply as the KS5808) may be used for electronic control.

The switch contacts used in the keyboards may be void of precious metals, due to the CMOS network's ability to recognize resistance up to $1K\Omega$ as a valid key closure.



Electronic Input Pulses




Fig. 4





Fig. 5



137

KS5808



SPECTRAL ANALYSIS OF WAVEFORM





Fig. 7







PIN DESCRIPTIONS

1. Row and Column Input (Pin 3, 4, 5, 9, 11, 12, 13, 14)

With Single Tone Inhibit at V_{cc} , connection of GND to a single column will cause the generation of that column tone. Connection of GND to more than one column will result in no tones being generated. The application of GND to only a row pin or pins has no effect on the circuit. There must always be at least one column connected to GND for row tones to be generated. If a single row tone is desired, it may be generated by tying any two column pins and the desired row pin to GND. Dual tones will be generated if a single row pin and a single column pin are connected to GND.

2. Any Key Down Output (Pin10)

The any key down output is used for electronic control of receiver and/or transmitter switching and other desired functions. It switches to GND when a keyboard button is pushed and is open circuited when not. The AKD output switches regardless of the tone disable and single tone inhibit inputs.

3. Tone Disable Input (Pin 2)

The Tone Disable input is used to defeat tone generation when the keyboard is used for other functions besides DTMF signaling. It has a pull-up to V_{DD} and when tied to GND tones are inhibited. All other chip functions operate normally.

4. Single Tone Inhibit Input (Pin 15)

The Single Tone Inhibit input is used to inhibit the generation of other than dual tones. It has a pull-down to GND and when floating or tied to GND, any input situation that would normally result in a single tone will now result in no tone, with all other chip functions operating normally.

When forced to VDD single or dual tones may be generated as described in the paragraph under row and column inputs.

5. Tone Output (Pin 16)

The tone output pin is connected internally in the KS5808 to the emitter of an NPN transistor whose collector is tied to V_{DD}. The input to this transistor is the on-chip operational ampifier which mixes the row and column tones together and provides output level regulation.



KS5809/KS5810/KS5811

CMOS INTEGRATED CIRCUIT


DTMF DIALER WITH REDIAL

The KS5809/KS5810/KS5811 are monolithic CMOS Integrated circuit which use an 3.579545MHz oscillator for its frequency reference and provides all the features required for implementing a tone dialer.

The required sinusoidal wave form for each individual tone is digitally synthesized on the chip. The wave form so generated has very low total harmonic distortion (7 % Max). A voltage reference is generated on the chip.

FEATURES


- Wide supply voltage range (2.0~5.5V)
- Low power dissipation
- Use inexpensive TV crystal (3.579545MHz)
- Tone disable input
- Low standby current
- Continuous mute
- Uses either the inexpensive Form A type keyboard or the standard 2 of 7 matrix keyboard with negative common



ORDERING INFORMATION

Device	Redial Function	Operating Temperature
KS5809N	No Redial	
KS5810N	Column 4 Key (A, B, C, D) Redial	- 20 ~ + 70°C
KS5811N	# Key Redial	

PIN CONFIGURATION



ARRANGEMENT OF KEYBOARD

1	2	3	А
4	5	6	в
7	8	9	С
*	0	#	D

DTMF FREQUENCIES

Input	Specified	Actual	% Error
R ₁	697	699.1	+ 0.31
R ₂	770	766.2	- 0.49
R ₃	852	847.4	- 0.54
R₄	941	948.0	+ 0.74
C ₁	1209	1215.7	+ 0.57
C ₂	1336	1331.7	- 0.32
C₃	1477	1471.9	- 0.35
C₄	1633	1645.0	+ 0.73



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	6.0	v
Input Voltage	VIN	$V_{SS} - 0.3, V_{DD} + 0.3$	V V
Output Voltage	Vout	$V_{SS} = 0.3, V_{DD} = 0.3$	V V
Operating Temperature	Та	- 20 ~ + 70	°C
Storage Temperature	T _{stq}	- 40 ~ + 125	°C
Power Dissipation	Pp	500	mW

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.5V, V_{SS} = 0V, f_{osc} = 3.579545MHz, Ta = 25^{\circ}C, unless otherwise specified)$

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
Supply Voltage	· V _{DD}			2.0		5.5	v
Memory Retention Voltage	VDR			1.0			v
Key Input High Voltage	VIH	$R_1 \sim R_4, C_1 \sim C_4$		0.8 V _{DD}		V _{DD}	v
Key Input Low Voltage	VIL			V _{ss}		0.2 V _{DD}	v
Operating Current	IDD	All outputs unloaded.			1.0	2.0	mA
Output Leakage Current	I _{OL}	$V_{DD} = 5.5V$				1.0	μA
Oscillator Frequency	f _{osc}				3.57954		MHz
Valid Key Entry Time	T _{KD}	•		23		25.3	mS
		ROW TONE	$V_{DD} = 2.5V, R_L = 5K$	- 16.0		- 12.0	dBV
Tone Output	Vor	ONLY	$V_{DD} = 3.5V, R_L = 5K$	- 14.0		- 11.0	dBV
Ratio of Column to Row Tone	dB _{cr}			1.0	2.0	3.0	dB
Distortion	% DIS				1.2	7	%

FUNCTION DESCRIPTION

SUNG


1. Oscillator

When Tone Disable is connected V_{ss} oscillator is disable. This oscillator inhibit prevents the circuit from drawing excessive current. The circuit is designed to work with a crystal out to 3.579545MHz to tone frequency.

2. Output Waveform

Electronics

The Row and Column output waveforms are shown in Fig. 1. These waveforms are digitally synthesized using a on-chip D/A converter. Distortion measurement of these unfiltered wavefforms will show a typical distortion of 7% or less. The on-chip OP AMP of the KS5809/5810/5811 mix the Row and Column tones together to result in a dual tone waveform.



PIN DESCRIPTION

1. V_{DD} (Pin 1)


This is the positive supply Pin. The voltage on this Pin is measured relative to V_{ss} (Pin 6).

2. Tone Disable (Pin 2)

When tone disable input is connected to V_{ss} , key input and oscillator are disabled. When this pin is connected to V_{DD} , key input is sensed.

3. Keyboard Inputs (Pin 3, 4, 5, 9, 11, 12, 13, 14)

The KS5809/5810 can use inexpensive Form A keyboard, standard 2-of-7 keyboard or standard 2-of-7 keyboard with negative common. The KS5811 can use standard 2-of-8 keyboard or standard 2-of-8 keyboard with negative common (refer to Fig. 2, Fig. 3, Fig. 4). A valid key entry is defined by either a single Row being connected to a single column or V_{SS} being simulateneously presented to both a single Row and Column. When tone disable $-V_{SS}$, the Row and Column inputs are held high and no keyboard inputs are accepted. When tone disable $-V_{DD}$ the keyboard is completely static until the initial valid key input is sensed. The oscillator is then enabled and the Rows and Columns are alternately scanned to verify the input is varied (refer to Fig. 5).





KS5809/KS5810/KS5811

4. V_{ss} (Pin 6)

This is the negative supply pin and is connected to a common part in a general application.

5. Oscillator In (Pin 7), Oscillator Out (Pin 8)

The network contains an on-board inverter with sufficient loop gain to provide oscillation. The inverter input is Oscillator In, output is Oscillator Out.

6. XMUTE (Pin 10)

The XMUTE output is a N-channel open drain.

Tone-Dis Key-in	Connected to V _{ss}	Connected to V _{DD}
Key is sensed	ON	ON
Key is no sensed	ON	OPEN

ON: XMUTE is connected to V_{ss} OPEN: XMUTE is opened

7. Single Tone Enable (Pin 15)

The single tone enable input is used to generate a single tone for test. It has pull down to V_{ss} and when floating or tied to V_{ss} , single tone is inhibited. When tied to V_{DD} , single tone is enabled.

8. Tone Output (Pin 16)

The tone out is connected internally in the KS5809/5810/5811 to the emitter of an NPN transistor whose collector is tied to V_{DD} . The input to this transistor is the on-chip OP AMP which mixes the Row and Column tones together and provides output level regulation.




CMOS INTEGRATED CIRCUIT

TONE/PULSE DIALER WITH REDIAL

The KS5819 is a DTMF/PULSE switchable dialer with a 32-digit redial memory. Through pin selection, switching from pulse to DTMF mode can be done using a slide switch or by depressing \boxed{T} key. All necessary dual-tone frequencies are derived from a 3.579545MHz TV crystal, providing very high accuracy and stability. The required sinusoidal wave form for each individual tone is digitally synthesized on the chip. The wave form so generated has very low total harmonic distortion (7% max). A voltage reference is generated on the chip which is stable over the operating voltage and temperature range and regulates the signal levels of the dual tones to meet telephone industry specifications. CMOS technology is applied to this device, for very low power requirements, high noise immunity, and easy interface to a variety of telephones requiring few external components.

FEATURES


- Tone/Pulse switchable (touch key or slide switch).
- 32 digit capacity for redial
- Automatic mix redialing (last number dial) of PULSE→DTMF with multiple auto access pause (3.5 sec)
- Key-in-tone output for valid key entry in pulse mode (Fkf = 1.75KHz, Tkf = 23mS).
- Low power CMOS process (2.0 to 5.5V)
- Numbers dialed manually after redial are cascadable and stored as additional numbers for next redialing
- Uses inexpensive TV crystal (3.579545MHz)
 Make/Reach askie (00 1/0 00 0/0 - 40/00) size
- Make/Break ratio (33 1/3~66 2/3 or 40/60) pin selectable
- Touch key hooking (604ms)
- Low standby current
- 4 × 4 or (2 of 8) keyboard available




ORDERING INFORMATION

Device	Package	Dial Pulse	PPS
KS58A19N	300mil	DP	10
KS58B19N	Width	DP	20
KS58C19N	Size	DP	10
KS58D19N		DP	20
KS58A19E	400mil	DP	10
KS58B19E	Width	DP	20
KS58C19E	Size	DP	10
KS58D19E		DP	20
KS58A19P	Shrink	DP	10
KS58B19P	Package	DP	20
KS58C19P	Туре	DP	10
KS58D19P		DP	20

PIN CONFIGURATION








TONE DURATION & PAUSE IN REDIAL


Characteristic	Symbol	Тур	Unit
Tone Duration	TD	110	mS
Minimum Pause	ITP	110	mS
Cycle Time	Tc	220	mS

TONE FREQUENCIES

Input	Specified	Actual	% Error
R1	697	699.1	+ 0.31
R2	770	766.2	- 0.49
R3	852	847.4	- 0.54
R4	941	948.0	+ 0.74
C1	1209	1215.7	+ 0.57
C2	1336	1331.7	- 0.32
C3	1477	1471.9	- 0.35

ARRANGMENT OF KEYBOARD





ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristics	Symbol	Value	ingen Unit 👘
Supply Voltage	V _{DD}	6.0	V
Input Voltage	V _{IN}	$V_{ss} - 0.3, V_{DD} + 0.3$	· V
Output Voltage	VOUT	$V_{SS} = 0.3, V_{DD} = 0.3$	V
Output Voltage	VOUT	≤V _{DD} (DP, MUTE, XMUTE)	v
Tone Output Current	ITONE	50	mA
Power Dissipation	Pp	500	mW
Operating Temperature	Topr	- 20 ~ + 70	°C
Storage Temperature	T _{stg}	- 40 ~ + 125	°C

ELECTRICAL CHARACTERISTICS

 $(V_{SS} = 0V, V_{DD} = 3.5V, fx'tal = 3.579545MHz, Ta = 25°C, unless otherwise noted)$

Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit		
Operating Voltage	VDDP	Pulse Mod	Pulse Mode		All inputs connected			5.5	.,
Range	VDDT	Tone Mode		to V_{DD} or V_{SS}		2.0		5.5	V
Memory Retention Voltage	VDR					1.0			v
0	IDDP	$\overline{\text{MODE}} = V_{\text{C}}$	DD		key selected		0.3	0.5	
Operating Supply Current	IDDT	MODE = Vs	ss		ss. All outputs		0.5	1.0	mA
Chandley Ourrent	I _{SD1}	$\overline{\text{HS}} = V_{\text{DD}} = 1.$.5V		ey selected.			0.05	
Standby Current	I _{SD2}	$\overline{HS} = V_{SS}$			l outputs nloaded			50	μA
Output Current	I _{OL1}	DP, MUTE	v	0.41	$V_{DD} = 3.5V$	1.7	5.0		-
Output Current	· 1012	XMUTE	V _{OL} =	:0.4V	$V_{DD} = 2.5V$	0.5	1.5		mA
Output Leakage Current	IOFF	MODE OUT,	ΚT	Va	DUT = 2.5V			1.0	μA
Innut Valtage	V _{IH}	R1-R4, C1-C3, HS, M/B			0.8V _{DD}		V _{DD}	v	
Input Voltage	VIL	OPERATION SELECT, MODE SELECT			Vss		0.2V _{DD}		
Input Current	I _{IN1}	$V_{DD} = 3.5V V_{IN} = 0V$ R1-R4				116			
input Current	I _{IN2}	$V_{DD} = 2.5 V V_{IN}$	= 0V	H1-H4				50	μΑ
Valid Key Entry Time	T _{kd}					23		25.3	mS
Column and Row Scanning Frequency	F _{cr}						437		Hz
Key-In Tone Output Duration	T _{kt}						23		mS
Key-In Tone Frequency	F _{kt}						1.75		KHz
Auto Access Pause Time	T _{ap}						3.5		sec
Tana Quitaut	v	$V_{DD} = 2.5V, R_{L}$	= 5K	RC	W TONE	- 16.0	Γ	- 12.0	
Tone Output	Vor	$V_{DD} = 3.5V R_L$	= 5K		ONLY	- 14.0		- 11.0	dBV
Ratio of Column to Row Tone	dB _{cr}		V _{DD} =	3.5V		1.0	2.0	3.0	dB
Distortion	%DIS		V _{DD} =	3.5V				7	%
Tone Output Delay Time	T _{psd}						1.5		mS



PIN DESCRIPTION

	Name	Description							
1-4 15-22	R1-R4 C1-C4	set to low at O are set to high Oscillator starts Scanning signal until the input k	an be inter n Hook (H at OFF Ho running v s are pres cey is relea	faced to S = high). DOK (HS vhen a ke ented at ased. Key	an XY matrix ke $C_1 \sim C_4$ key inpl = low) which en ey press is detect both column an p inputs are com-	yboard. $C_1 \sim C_4 \& R_1 \sim R_4$ are uts are set to low and R1-R4 ables the key-input operation cted. d row inputs (TYP: 437Hz) patible with standard 2-of-8 ovided to avoid false entry			
5	HS	Hook Switch This input detects the state of the hook switch contact. "Off Hook" corresponds to V_{ss} condition. "On Hook" corresponds to V_{DD} condition.							
6	M/B	Make/Break Ratio This input provides the selection of the Make/Break ratio (33.3: 66.6/40:60) when M/B is connected to V_{DD}/V_{SS} .							
7	MODE OUT	Pulse/Tone mod	le correspo	onds to C	OFF/ON state (N	g in pulse or tone mode. channel open drain). Mode lect and T key inputs.			
8	MODE SELECT	Mode Select Inp Pulse/DTMF mo Initial Mode me	de is sele		hown in the foll going Off Hook				
		í							
		OPERATION SELECT	MODE	INITIAL MODE	SWITCHING ENTRY MODE	NOTES			
		SELECT				NOTES MODE SELECT defines only initial mode			
			SELECT	MODE	ENTRY MODE	MODE SELECT			
		V _{DD}	SELECT V _{DD}	MODE Pulse	ENTRY MODE	MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry.			
		SELECT	SELECT V _{DD} V _{SS}	MODE Pulse Tone	ENTRY MODE	MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry. T key is disabled under			
		SELECT V _{DD} V _{SS}	SELECT V _{DD} V _{SS} V _{DD} V _{SS}	MODE Pulse Tone Pulse Tone hod is de	ENTRY MODE T Key-In N/A MODE SELECT input = V _{SS} N/A esired (either T	MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry. T key is disabled under			
9	OSC IN	SELECT V _{DD} V _{SS} If choice of swi Operation selec	SELECT V _{DD} Vss V _{DD} Vss Vss tshould b	MODE Pulse Tone Pulse Tone hod is de	ENTRY MODE T Key-In N/A MODE SELECT input = V _{SS} N/A esired (either T	MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry. T key is disabled under this condition. key or MODE SELECT).			
9 10	OSC IN OSC OUT	SELECT V _{DD} V _{SS} If choice of swi Operation selec operation. Oscillator Input/ These pins are	SELECT V _{DD} Vss V _{DD} Vss Vss tshould b Output provided to	MODE Pulse Tone Pulse Tone hod is de connect	ENTRY MODE T Key-In N/A MODE SELECT input = V _{SS} N/A esired (either T ted to MODE Si t an external 3.5	MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry. T key is disabled under this condition. key or MODE SELECT).			
·		SELECT V _{DD} V _{SS} If choice of swi Operation selec operation. Oscillator Input/ These pins are (at Off Hook) an Power	SELECT V _{DD} Vss V _{DD} Vss vss <td>MODE Pulse Tone Pulse Tone hod is de connect o connect ned until</td> <td>ENTRY MODE T Key-In N/A MODE SELECT input = V_{SS} N/A esired (either T ted to MODE Si t an external 3.5 pulse or DTMF</td> <td>MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry. T key is disabled under this condition. key or MODE SELECT). ELECT in order to avoid false 8MHz crystal. Oscillator start</td>	MODE Pulse Tone Pulse Tone hod is de connect o connect ned until	ENTRY MODE T Key-In N/A MODE SELECT input = V _{SS} N/A esired (either T ted to MODE Si t an external 3.5 pulse or DTMF	MODE SELECT defines only initial mode after going Off Hook and is latched at first key entry. T key is disabled under this condition. key or MODE SELECT). ELECT in order to avoid false 8MHz crystal. Oscillator start			



PIN DESCRIPTION (Continued)

Pin	Name	Description					
13	KEY IN TONE	Key In Tone Output Key in tone signal is provided only in pulse mode for all Key-ins except T key-in. No KEY IN TONE is generated in DTMF mode. Fkt: 1.75KHz, Tkt: 23mS. (N channel open drain)					
14	OPERATION SELECT	Operation Select Input Mode switching (from Pulse to DTMF) entry is selectable with this input, i.e. whether T key entry or MODE SELECT input entry is selectable.					
15	TONE OUT	DTMF Signal Output When a valid keypress is detected in DTMF mode appropriate low and high group frequencies are generated which hybrided the Dual Tone Output. Tone out is Off State in pulse mode.					
16	X'MIT MUTE	X'mit Mute Output					
		HS X'mit Mute Output					
		V _{DO} "ON"					
		V _{ss} Normally "OFF" "ON" during pulse and DTMF dialing					
		(N channel open drain)					
17	MUTE	Mute Output					
		HS MUTE OUTPUT					
		V _{DD} "ON"					
		V _{ss} Normally "OFF" in DTMF mode. "ON" during pulse dialing					
		(N channel open drain)					
18	DP, DP	 Dial Pulse Out. DP: C/D, DP: A/B DP: The normal output will be "OFF" during break and "ON" during make at "OFF HOOK." The output will be "ON" at "ON HOOK," DP: The normal output will be "ON" during break and "OFF" during make at "OFF HOOK." The output will be "OFF" at "ON HOOK." 					



KEYBOARD OPERATION

1. SINGLE MODE OPERATION

• Pulse Mode Operation



Pulse mode is defined by the initial mode after going Off Hook and latched at D1 key entry. This is the condition under Mode Select = V_{DD} .

• Tone Mode Operation



Tone mode is defined by the initial mode after going Off Hook and latched at D1 key entry. This condition is under Mode Select = V_{ss} .



If initial mode is at pulse mode after going Off Hook and Mode Select = V_{DD} , Operation Select = V_{DD} . Switching mode from pulse to tone can be done by T key entry and latched at D1 key entry.

Manual Dialing with Automatic Access Pause




Multiple Pause key entries can be accepted and stored in the redial memory, each as a digit. Each P key provides 3.5 seconds pause time, but the P key entry as the first digit after going Off Hook is ignored. The * key can also be used as a pause key in the pulse mode. Pause (s) can be the cancelled with the P or RD key during pause time in redialing.

Redialing



Up to 32 digits can be dialed with the \boxed{RD} key. The \boxed{RD} key is disabled while pulse or DTMF signals are transmitted. When more then 32 digits are stored, redial is also inhibited. The $\boxed{\#}$ key can be used as the \boxed{RD} key in the pulse mode.

Inhibiting Redial




Redial can be inhibited by depressing the RD key twice after DTMF or pulse signals are transmitted.




3

2. PULSE/TONE SWITCHABLE OPERATION

• Mode Switching by MODE SELECT Input (OPERATION SELECT = V_{ss})




The pulse mode is initially defined $\overrightarrow{\text{MODE SELECT}} = V_{\text{DD}}$. Mode switching to the DTMF mode can be accepted by $\overrightarrow{\text{MODE SELECT}} = V_{\text{SS}}$. The DTMF mode will be set up after the pulse mode is finished. In this mode, digits $\boxed{Dn+1}$... $\boxed{Dn+m}$ are transmitted from Tone Out as DTMF signals by depressing the corresponding keys. If no P key is contained serially before or after mode switching, the following condition is obtained.




If digit $\boxed{Dn+1}$ is depressed after the pulse mode is finished, the DTMF mode will be set up after the last pulse signal (\boxed{Dn}) is generated. In this mode, digits $\boxed{Dn+1}$... $\boxed{Dn+m}$ are transmitted from Tone Out as DTMF signals by depressing the corresponding keys. If digit $\boxed{Dn+1}$ is depressed during dialing pulse signals, DTMF mode, in the Hold State, will be set after the last pulse signal \boxed{Dn} is finished. MODE OUT will flash to indicate this Hold State $\boxed{Dn+1}$... $\boxed{Dn+m}$ is stored in the redial memory as DTMF data and not transmitted from Tone Out. When it is ready to transmit the DTMF data in redial memory, the \boxed{T} , \boxed{RD} or \boxed{P} key is depressed to reset this Hold State and $\boxed{Dn+1}$... $\boxed{Dn+m}$ data are serially transmitted.

• Mode Switching by T key (OPERATION SELECT = VDD)



The pulse mode is initially defined with $\overline{\text{MODE SELECT}} = V_{\text{DD}}$. Mode switching to the DTMF mode can be accepted by the \boxed{T} key. In the DTMF mode, digits $\boxed{Dn+1}$... $\boxed{Dn+m}$ are transmitted from Tone Out as DTMF signals by depressing the corresponding key. If no \boxed{P} key is contained serially before or after the \boxed{T} key, the following condition is obtained.



It results in the next condition:

If digit $\boxed{Dn+1}$ is depressed after the pulse mode is finished, the DTMF mode will be set after the last pulse signal Dn is out. In this mode, digits $\boxed{Dn+1}$... $\boxed{Dn+m}$ are transmitted from TONE OUT as DTMF signals by depressing, the corresponding key.



If digit Dn + 1 is depressed during dialing pulse signal, the Hold State will be set after the last pulse signal Dn is finished. When DTMF MODE is set. MODE OUT will flash to indicate this Hold State. Digits Dn + 1 ... Dn + m are stored in the redial memory as DTMF data and not transmitted from Tone Out. When it is ready to transmit DTMF data in the redial memory, the T, RD or P key is depressed to reset this Hold State and Dn + 1 ... Dn + m data are serially transmitted.

Redial with Hold State Cancell



A pause can be cancelled with the [P], [T] or [RD] key in redialing. Any pause in series corresponding with a pause is also cancelled. When no pause is stored before or after mode switching, the chip will go into the Hold State when the DTMF mode is set up. MODE OUT will flash to indicate this Hold State. The DTMF data are stored in the redial memory and not transmitted from tone out.

The T, RD or P key is depressed to reset this Hold State and the DTMF data are serially transmitted.

Single Tone Operation in DTMF Mode (Test mode)

 The M/B pin is used to trigger the chip into the test mode by applying a positive or negative pulse after "Off Hook." The test mode is sustained until On Hook. The single tone is shown in the following table which contrast with the normal mode.

Normal mode


Single tone mode



The single tone can be generated by simultaneously depressing two digit keys in the appropriate Row and Column. If the wo digit keys are not in the same Row or Column, the dual tone is disabled and no output is provided.




Electronics



TONE MODE TIMING (MODE SELECT = Vss)

TIMING DIAGRAM


(for Switching Mode Operation by \boxed{T} key) (OPERATION SELECT, $\overrightarrow{\text{MODE SELECT}} = = V_{\text{DD}}$)



TIMING DIAGRAM


Electronics

(for Switching Mode Operation by MODE SELECT Input) (OPERATION SELECT = Vss)



TONE/PULSE DIALER WITH REDIAL

The KS5820 is a DTMF/PULSE switchable dialer with a 32-digit redial memory. Through pin selection, switching from pulse to DTMF mode can be done using a slide switch. All necessary dual-tone frequencies are derived from a 3.579545MHz TV crystal, providing very high accuracy and stability. The required sinusoidal wave form for each individual tone is digitally synthesized on the chip. The wave form so generated has very low total harmonic distortion (7% Max). A voltage reference is generated on the chip which is stable over the operating voltage and temperature range and regulates the single levels of the dual tone to meet telephone industry specifications. CMOS technology is applied to this device, for very low power requirements high noise immunity, and easy interface to a variety of telephones requiring external components.




FEATURES

- Tone/Puise switchable (slide switch).
- 32 digit capacity for redial
- Automatic mix redialing (last number dial) of PULSE→DTMF with multiple auto access pause
- PABX auto-pause for 3.5 sec.
- 4 × 4 or (2 of 8) keyboard available
- Low power CMOS process (2.0 to 5.5V)
- Numbers dialed manually after redial are cascadable and stored as additional numbers for next redialing
- Uses inexpensive TV crystal (3.579545MHz)
- Make/Break ratio (33 1/3~66 2/3 or 40/60) pin selectable
- Touch key hooking (604ms)
- · Low standby current


ORDERING INFORMATION

Device	Dial Pulse	PPS	Make/Break Ratio
KOERARONI		10	V _{DD} : 33.3/66.6
KS58A20N	DP	10	V _{SS} : 40/60
			V _{DD} : 33.3/66.6
KS58B20N	DP	20	V _{ss} : 40/60
	DP		V _{DD} : 33.3/16.6
KS58C20N	DP	10	V _{ss} : 40/60
			· V _{DD} : 33.3/66.6
KS58D20N	DP	20	V _{ss} : 40/60

PIN CONFIGURATION




ARRANGEMENT OF KEYBOARD



HK : HOOKING (604ms) P : PAUSE (3.5 second) RD : REDIAL



BLOCK DIAGRAM



TONE DURATION & PAUSE IN REDIAL

Characteristic	Symbol	Тур	Unit
Tone Duration	TD	110	mS
Minimum Pause	ITP	110	mS
Cycle Time	Tc	220	mS

TONE FREQUENCIES

Input	Specified	Actual	% Error	
R1	697	699.1	+ 0.31	
R2	770	766.2	- 0.49	
R3	852	847.4	- 0.54	
R4	941	948.0	+ 0.74	
C1	C1 1209 1		+ 0.57	
C2	1336	1331.7	- 0.32	
C3	1477	1471.9	- 0.35	



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristics	Symbol	Value	Unit	
Supply Voltage	· VDD	6.0	v	
Input Voltage	ViN	$V_{SS} = 0.3, V_{DD} = 0.3$	v	
Output Voltage	Vout	$V_{SS} = 0.3, V_{DD} = 0.3$	v	
Output Voltage	Vout	$\leq V_{DD}, (\overline{DP}, \overline{X'MITMUTE})$	V	
Tone Output Current	ITONE	50	mA	
Power Dissipation	Po	500	mW	
Operating Temperature	T _{opr}	- 20 ~ + 70	°C	
Storage Temperature	T _{stg}	- 40 ~ + 125		

ELECTRICAL CHARACTERISTICS

 $(V_{ss} = 0V, V_{DD} = 3.5V, fx'tal = 3.579545MHz, Ta = 25^{\circ}C, unless otherwise noted)$

Characteristic	Symbol	Test Conditions		Min	Тур	Max	Unit		
Operating Voltage	VDDP	Pulse Mod	de	All inp	uts connected	2.0		5.5	v
Range	VDDT	Tone Mod	de] to	V _{DD} or V _{SS}	2.0		5.5	`
Memory Retention Voltage	VDR					1.0			
	I _{DDP}	MODE = V	DD	(key selected		0.3	0.5	
Operating Supply Current	IDDT	MODE = V	ss		/ _{ss} . All outputs · nloaded		0.5	1.0	mA
Chandhu Current	I _{SD1}	$\overline{HS} = V_{DD} = 1$	1.5V	1	ey selected.			0.05	
Standby Current	I _{SD2}	HS = V _{se}	3		l outputs nloaded			50	μA
<u></u>	I _{OD1}	DP		0.04	$V_{DD} = 3.5V$	1.7	5.0		
Output Current	I _{OD2}	X'MIT MUTE	V _{OL} =	$v_{DD} = 0.4V$ $V_{DD} = 2.5V$		0.5	1.5		mA
	ViH	R1-R4. C1-C3. HS. M/B			0.8V _{DD}		V _{DD}	- v	
Input Voltage	ViL	M	ODE S	SELECT		V _{SS}		$0.2V_{DD}$] •
	l _{IN1}	$V_{DD} = 3.5 V V_{IN}$	= 0V				116		
Input Current	I _{IN2}	$V_{DD} = 2.5 V V_{IN}$, = 0V	R1-R4				50	μA
Valid Key Entry Time	T _{kd}					23		25.3	mS
Column and Row Scanning Frequency	F _{cr}					• .	437		Hz
Auto Access Pause Time	T _{ap}						3.5		sec
Tana Ostant		ROW TONE	Vc	_{DD} = 2.5	$V R_L = 5K$	- 16.0		- 12.0	
Tone Output	Vor	ONLY			- 14.0		- 11.0	dBV	
Ratio of Column to Row Tone	dBcr		V _{DD} =	3.5V		1.0	2.0	3.0	dB
Distortion	%DIS		V _{DD} =	3.5V				7	%
Tone Output Delay Time	T _{psd}						1.5		mS



PIN DESCRIPTION

Pin	Name				Description			
1-4 15-18	R1-R4 C1-C4	These in C1-C4 8 to low a Input op signals input ke	Keyboard (R1, R2, R3, R4, C1, C2, C3, C4) These inputs can be interfaced to an XY matrix keyboard. C1-C4 & R1-R4 are set to low at On Hook ($\overline{HS} = high$). C1-C4 key inputs are set to low and R1-R4 are set to high at OFF HOOK ($\overline{HS} = low$) which enables the key- Input operation. The oscillator starts running when a keypress is detected. Scanning signals are presented at both column and row inputs (TYP: 437Hz) until the input key is released. Key inputs are compatible with standard 2-of-8 form or single-contact keyboard. Debouncing is provided to avoid false entry (TYP: 25mS).					
5	ĦŜ		out detects the		hook switch contact. Hook'' corresponds to			
6	M/B	This inp	Make/Break Ratio This input provides the selection of the Make/Break ratio (33.3: 66.6/40:60) when M/B is connected to $V_{\text{DD}}/V_{\text{SS}}$.					
7	MODE SELECT	Pulse/D			shown in the following going Off Hook (ĦS→			
			MODE	INITIAL MODE	SWITCHING ENTRY MODE			
			V _{DD}	Pulse	MODE SELECT Input = V _{SS}			
			Vss	Tone	N/A			
8-9	OSC IN OSC OUT	These p	•	ided to connec	ct an external 3.58MHz ed until pulse or DTMF			
10-11	V_{DD}, V_{SS}	Power These a 2.0V to		r supply inputs	s. The device is design	ed to be operated on		
12	TONE OUT	When a group fi	requencies a	ss is detected	in DTMF mode appropy which hybrid the Dual 1 de.			
13	X'MIT MUTE	X'mit M	ute Output					
			HS	X'mit	Mute Output			
			V _{DD}		"ON"			
			V _{SS} Normally "OFF" "ON" during pulse and DTMF dialing					
	<u></u>		I channel op	en drain)				
14	DP, DP	DP: The "OF DP: The	Dial Pulse Out DP: The normal output will be "OFF" during break and "ON" during make at "OFF HOOK." The output will be "ON" at "ON HOOK," DP: The normal output will be "ON" during break and "OFF" during make at "OFF HOOK." The output will be "OFF" at "ON HOOK."					




.

KEYBOARD OPERATION


1. SINGLE MODE OPERATION

Pulse Mode Operation




Pulse mode is defined by the initial mode after going Off Hook and latched at D1 key entry. This is the condition under Mode Select = V_{DD} .

• Tone Mode Operation



Tone mode is defined by the initial mode after going Off Hook and latched at $\boxed{D1}$ key entry. This condition is under Mode Select = V_{ss} .

• Manual Dialing with Automatic Access Pause



Multiple Pause key entries can be accepted and stored in the redial memory, each as a digit. Each P key provides 3.5 seconds pause time, but the P key entry as the first digit after going Off Hook is ignored. The * key can also be used as a pause key in the pulse mode. Pause (s) can be the cancelled with the P or RD key during pause time in redialing.


D = Any numeric key.

• Redialing



Up to 32 digits can be dialed with the \overline{RD} key. The \overline{RD} key is disabled while pulse or DTMF signals are transmitted. When more then 32 digits are stored, redial is also inhibited. The $\overline{\#}$ key can be used as the \overline{RD} key in the pulse mode.

Inhibiting Redial




Redial can be inhibited by depressing the RD key twice after DTMF or pulse signals are transmitted.




2. PULSE/TONE SWITCHABLE OPERATION

Mode Switching by MODE SELECT Input



The pulse mode is initially defined MODE SELECT = V_{DD}. Mode switching to the DTMF mode can be accepted by MODE SELECT = V_{ss}, the DTMF mode will be set up after the pulse mode is finished. In this mode, digits Dn + 1 ... Dn + m are transmitted from Tone Out as DTMF signals by depressing the corresponding keys. If no P key is contained serially before or after mode switching, the following condition is obtained.




If digit [Dn + 1] is depressed after the pulse mode is finished, the DTMF mode will be set up after the last pulse signal (Dn) is generated. In this mode, digits Dn+1 ... Dn+m are transmitted from Tone Out as DTMF signals by depressing the corresponding keys. If digit Dn+1 is depressed during dialing pulse signals, DTMF mode, in the Hold State, will be set after the last pulse signal Dn is finished. MODE OUT will flash to indicate this Hold State Dn+1 ... Dn+m is stored in the redial memory as DTMF data and not transmitted from Tone Out. When it is ready to transmit the DTMF data in redial memory, the T, RD or P key is depressed to reset this Hold State and Dn + 1 ... Dn + m data are serially transmitted.

Single Tone Operation in DTMF Mode (Test mode)

1. The M/B pin is used to trigger the chip into the test mode by applying a positive or negative pulse after "Off Hook." The test mode is sustained until On Hook. The single tone is shown in the following table which contrast with the normal mode.

Normal mode




Single tone mode

R1	R1	C2	СЗ
R2	C1	C2	R2
R3	R3	C2	C3
R4	C1	R4	СЗ
	C1	C2	C3


2. The single tone can be generated by simultaneously depressing two digit keys in the appropriate Row and Column. If the wo digit keys are not in the same Row or Column, the dual tone is disabled and no output is provided.




TONE MODE TIMING (MODE SELECT = V_{ss})



PULSE MODE TIMING (MODE SELECT = VDD)







TIMING DIAGRAM (for Switching Mode Operation by MODE SELECT Input)

T_{AP}: Auto Pause Time 3.5sec




10 MEMORY TONE/ PULSE REPERTORY DIALER

The KS5822, a CMOS digital LSI, is a 10 number by 16 digit tone/pulse switchable dialer, with 32 digit redial memory. Through pin selection, switching from pulse to tone mode, 10 or 20pps and make/break ratio can be done.

FEATURES

- · 32 digit redial memory with buffer
- 10 No × 16 digit repertory memory
- Tone/Pulse switchable via slide switch with multiple auto access pause (3.5 sec)
- Uses inexpensive TV crystal (3.579545MHz)
- Make/Break ratio pin selectable (1/2, 2/3)
- Dialing pulse rate pin selectable 10pps/20pps
- Two key single tone operation
- · Redial memory cascadable with normal dialing
- Fully debounced 4 × 4 keyboard
- Low voltage operating: 2.0 ~ 5.5V
- · Low standby current
- · Includes power on reset function
- Minimum tone duration: 110mS
- Minimum interdigit tone pause time: 110mS




ORDERING INFORMATION

Device	Package	Operating Temperature
KS5822N	300 mil Width	00 70%0
KS5822E	400 mil Width	-20 ~ +70°C

PIN CONFIGURATION

ARRANGEMENT OF KEYBOARD



1	2	3	ST	ST : Store
4	5	6	R/L	R/L: Recall/Location
7	8	9	Р	P : Pause
*	0	#	RD	RD : Redial




PIN DESCRIPTION

Pin	Name	Description
1-4 19-22	R1-R4 C1-C4	Keyboard Input These inputs can be interfaced to an XY matrix keyboard.
5	HS	Hook Switch Input. $V_{DD} = On$ Hook, $V_{SS} = Off$ Hook
6	M/B	Make/Break Ratio Select. $V_{DD} = 1:2$ (M/B), $V_{SS} = 2:3$ (M/B)
7	DRS	Dial Pulse Ratio Select $V_{DD} = 20$ pps, $V_{SS} = 10$ pps
8	MDS	Mode Select. V_{DD} = Pulse mode, V_{SS} = Tone mode
9	OSC IN	
10	OSC OUT	Oscillator Input/Output
11	V _{DD}	Power.
12	V _{SS}	This device is designed to operate on 2.0V to 5.5V
13	КТ	Key In Tone Output. (In Pulse & Tone Mode) $f_{KT} = 1.785 KHz$, $t_{KT} = 36.6 mS$
14	ОНІ	On Hook Store Inhibitive Input. $V_{DD} =$ Store available, $V_{SS} =$ Inhibitive store function
15	TONE	DTMF Signal Output
16	XMUTE	XMUTE Output. This is a N-channel open drain output. Operating pulse and tone mode.
17	MUTE	MUTE Output. Operating only pulse mode.
18	DP	Dial Pulse Output. (N-channel open drain)



BLOCK DIAGRAM



TONE DURATION & PAUSE

Characteristic	Symbol	Тур	Unit
Tone Duration	TD	110	mS
Minimum Pause	I _{TP}	110	mS

TONE FREQUENCIES

Input	Specified	Actual	% Error
R1	697	699.1	+ 0.31
R2	770	766.2	- 0.49
R3	852	847.4	- 0.54
R4	941	948.0	+ 0.74
C1	1,209	1,215.9	+ 0.57
C2	1,336	1,331.7	+ 0.32
C3	1,477	1,471.8	- 0.35



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3~6.0	V
Input Voltage	VIN	$-0.3 \sim V_{DD} + 0.3$	V
Output Voltage	Vout	$-0.3 - V_{DD} + 0.3$	V
Operating Temperature	Ta	- 20 ~ + 70	•C
Storage Temperature	T _{stg}	- 55 ~ + 150	°C
Power Dissipation	PD	500	mW

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.5V, V_{SS} = 0V, f_{OSC} = 3.579545MHz, Ta = 25^{\circ}C, unless otherwise noted)$

Characteristic	Symbol	Test Conditions	Min	Тур	Мах	Unit
Operating Voltage	V _{DD}		2.0		5.5	V
Memory Retention Voltage	V _r		1.0			V
Oneverting Supply Current	I _{ODP}	Pulse Mode, all outputs unloaded			0.5	mA
Operating Supply Current	IODT	Tone Mode, all outputs unloaded			1.0	mA
Standhy Current	I _{DD1}	$\overline{H_s} = V_{DD} = 1.0V$, all outputs unloaded		0.03	0.05	μA
Standby Current	I _{DD2}	$\overline{H_s} = V_{ss}$, all outputs unloaded		30	50	μA
Output Sink Current	I _{OL1}	V _{OL} = 0.4V	1.7	5.0		mA
(DP, XMUTE, MUTE)	I _{OL2}	$V_{OL} = 0.4V, V_{DD} = 2.5V$	0.5	1.5		mA
Kou la Topo Current	I _{онк}	V _{OH} = 0.4V	1.7	5.0		mA
Key In Tone Current	IOHL	V _{OL} = 3.0V	1.8	5.2		mA
Input Voltage (R1-R4, C1-C4,	VIH		0.8V _{DD}		V _{DD}	V
HS, MDS, M/B, DRS)	V _{IL}		V _{ss}		$0.2V_{DD}$	ν
Input Current	I _{IH}	$V_{IN} = V_{SS}$			116	μA
(R1-R4, C1-C4)	l _{iL}	$V_{\rm IN} = V_{\rm SS}, \ V_{\rm DD} = 2.5 V$			50	μA
Row Tone Level	V _{TH}	$V_{DD} = 3.5V, R_L = 5K\Omega$	- 14		- 11	dBV
	VTL	$V_{DD} = 2.5V, R_L = 5K\Omega$	- 16		- 12	uвv
Ratio of Column to Row Tone	dB _{cr}		1	2	3	dB
Distortion	THD				7	%
Valid Key Entry Time	T _{KD}			9.1	19.1	mS
Pause Time	t _{ap}			3.51		sec



ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Dutan Intendicit Deven Time	t _{IDP1}	DRS = V _{ss} , 10pps		805.6		
Pulse Interdigit Pause Time	t _{IDP2}	DRS = V _{DD} , 20pps		402.8		mS
Tone Interdigit Pause Time	t _{iDT}			109.8		mS
Minimum Tone Duration	t _{TD}			109.8		mS
Minimum Key In Tone Duration	t _{KT}			36.6		mS
Key In Tone Frequency	f _{кт}			1.785		KHz
		DRS = V_{SS} , M/B = V_{DD} , 10pps		34.33 68.66		mS
Make/Break Time	t _{M/B}	DRS = V_{ss} , M/B = V_{ss} , 10pps		41.19 61.79		mS
Males (Des als Times		DRS = V_{DD} , M/B = V_{DD} , 20pps		17.17 34.33		mS
Make/Break Time	t _{M/B}	DRS = V_{DD} , M/B = V_{SS} , 20pps		20.60 30.90		mS

KEY DESCRIPTION

• 1, 2, 3, 4, 5, 6, 7, 8, 9, 0 KEYS

These are Tone/Pulse dialing signal keys in normal state but their entry right after store mode or recall mode provides store memory location.

• *, # KEYS

These are served as a dialing signal during the tone mode. But during the pulse mode the ***** key modulates pause and the **#** key redials.

• PAUSE KEY

The pause key is stored in the RAM as a digit and while this digit is processed no dialing can be operated. During the pause time (3.51 sec) no output is generated.

• REDIAL KEY

The redial key is valid only when it is pressed as the 1st key after OFF-HOOK operation.

• RECALL/LOCATION KEY

Location or recall number selection is enabled by detecting R/L key input.

STORE KEY

If the ST key is allowed when the dialer is set to the corresponding condition, pressing the ST key will change the dialer into the ST mode.

The ST mode is released after the memory transfer operation is executed. This pin is a master control key. The dialing sequence will be interrupted when the key is activated.



OPERATION OF TONE/PULSE

SYMBOL DEFINITION

- T/p = Tone Mode t/P = Pulse Mode
- Dp = Pulse Data: 1, 2, 3, 4, 5, 6, 7, 8, 9, 0 Keys
- Dt = Tone Data: 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, *, #
- Dm = Memory Location
- R/l = R/L Key for Recalling
- r/L = R/L Key for Location
- RD = Redial Key
- P = Pause Key
- ST = Store Key
- Conv = Conversation Mode

NORMAL DIALING IN PULSE MODE

Off Hook, t/P; Dp₁, Dp₂, Dpn; Conv; On Hook

NORMAL DIALING IN TONE MODE

Off Hook, T/p; Dt₁, Dt₂, Dtn; Conv; On Hook

NORMAL DIALING IN PULSE TO TONE MODE

Off Hook, t/P; Dp1, Dp2, Dpn; T/p; Dt1, Dt2, Dtn; Conv; On Hook

REDIALING

Off Hook; RD; Conv; On Hook Note: More than 33 digits in the redial memory inhibit the redial function and the RD input after Off Hook is ignored.

STORING A NUMBER FOR PULSE MODE

1) OHI = Low

Off Hook, t/P; ST; Dp₁, Dp₂, Dpn; r/L; Dm; On Hook (Return to Normal Mode)

2) OHI = High

On Hook, t/P; ST; Dp₁, Dp₂, Dpn; r/L; Dm; (Return to Normal Mode)

STORING A NUMBER FOR PULSE-TO-TONE MIXED DIALING

On (Off) Hook (By Condition), t/P; ST; Dp₁, Dp₂, Dpn; T/p; Dt₁, Dt₂, Dtn; r/L; Dm; On Hook (Return to Normal Mode)

STORING A NUMBER FOR TONE MODE

On (Off) Hook (By Condition), T/p; ST; Dt₁, Dt₂, Dtn; r/L; Dm; On Hook (Return to Normal Mode) Note: The tone data is a one digit in tone mode and the device provides a 31 digit redial memory and a 15 digit storing memory in the tone mode.

A NUMBER REPERTORY DIALING

Off Hook; R/l; Dm; Conv; On Hook

REPERTORY DIALING FOR CASCADED MEMORIES

Off Hook; R/l; Dm;; R/l, Dm; Conv; On Hook

Note: If cascade number exceeds 32 digits, the next digit is ignored. The number cannot be redialed by being truncated.




TONE GENERATOR

A single tone generated consists of 14 level and 28 segments. It's column tone output is 2 dB preemphasized than row tone output.


TIMING DIAGRAM

PULSE MODE





TONE MODE



169

¢

KS5823

CMOS INTEGRATED CIRCUIT

10 MEMORY TONE/ PULSE REPERTORY DIALER

The KS5823 series, a CMOS digital LSI, is a 10 number by 16 digit tone/pulse switchable dialer, with 32 digit redial memory. Through pin selection, switching from pulse to tone mode and make/break ratio can be done.

FEATURES


- 32 digit redial memory with buffer
- 10 No × 16 digit repertory memory
- Tone/Pulse switchable via slide switch with multiple auto access pause (3.5 sec)
- Uses inexpensive TV crystal (3.579545MHz)
- Make/Break ratio pin selectable (1/2, 2/3)
- Two key single tone operation
- · Redial memory cascadable with normal dialing
- Fully debounced 4 × 4 keyboard
- Low voltage operating: $2.0\,{\sim}\,5.5V$
- Low standby current
- Includes power on reset function
- Minimum tone duration: 110mS
- Minimum interdigit tone pause time: 110mS

18 DIP

ORDERING INFORMATION

Device	PPS	Storage Mode	Operating Temperature
KS58A23N	10pps	Off Hook Only	
KS58B23N	20pps	On/Off Hook	00 . 70% 0
KS58C23N	10pps	On/Off Hook	-20 ~ +70°C
KS58D23N	20pps	Off Hook Only	

PIN CONFIGURATION



ARRANGEMENT OF KEYBOARD

1	2	3	ST
4	5	6	R/L
7	8	9	Р
¥	0	#	RD

ST : Store R/L : Recall/Location P : Pause RD : Redial



170

KS5823


PIN DESCRIPTION

Pin	Name	Description	
1-4	R1-R4	Keyboard Input	
15-18	C1-C4	These inputs can be interfaced to an XY matrix keyboard.	
5	ĦS	Hook Switch Input. $V_{DD} = On$ Hook, $V_{SS} = Off$ Hook	
6	M/B	Make/Break Ratio Select. $V_{DD} = 1:2$ (M/B), $V_{SS} = 2:3$ (M/B)	
7	MDS	Mode Select. $V_{DD} = Pulse mode, V_{SS} = Tone mode$	
8	OSC IN		
9	OSC OUT	Oscillator Input/Output	
10	V _{DD}	Power.	
11	V _{ss}	This device is designed to operate on 2.0V to 5.5V	
12	TONE	DTMF Signal Output.	
13	XMUTE	XMUTE Output. This is a N-channel open drain output.	
14	DP	Dial Pulse Output. (N-chnanel open drain)	



171

BLOCK DIAGRAM



TONE DURATION & PAUSE

Characteristic	Symbol	Тур	Unit
Tone Duration	TD	110	mS
Minimum Pause	I _{TP}	110	mS

TONE FREQUENCIES

Input	Specified	Actual	% Error
R1	697	699.1	+ 0.31
R2	770	766.2	- 0.49
R3	852	847.4	- 0.54
R4	941	948.0	+ 0.74
C1	1,209	1,215.9	+ 0.57
C2	1,336	1,331.7	+ 0.32
C3	1,477	1,471.8	- 0.35



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3~6.0	v —
Input Voltage	V _{IN}	$-0.3 \sim V_{DD} + 0.3$	V
Output Voltage	Vout	$-0.3 \sim V_{00} + 0.3$	V
Operating Temperature	T _a	- 20 ~ + 70	°C
Storage Temperature	T _{sto}	- 55 ~ + 150	°C
Power Dissipation	PD	500	mŴ

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.5V, V_{SS} = 0V, f_{OSC} = 3.579545MHz, Ta = 25$ °C, unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Voltage	V _{DD}		2.0		5.5	v
Memory Retention Voltage	Vr	· · · · · · · · · · · · · · · · · · ·	1.0			v
Operating Supply Current	IODP	Pulse Mode, all outputs unloaded			0.5	mA
Operating Supply Current	1 _{odt}	Tone Mode, all outputs unloaded			1.0	mA
Standby Current	I _{DD1}	$\overline{HS} = V_{DD} = 1.0V$, all outputs unloaded		0.03	0.05	μA
Standby Current	I _{DD2}	$\overline{HS} = V_{SS}$, all outputs unloaded		30	50	μA
Output Sink Current	I _{OL1}	V _{OL} = 0.4V	1.7	5.0		mA
(DP, XMUTE)	I _{OL2}	$V_{OL} = 0.4V, V_{DD} = 2.5V$	0.5	1.5		mA
Input Voltage (R1-R4, C1-C4,	VIH		0.8V _{DD}		V _{DD}	v
HS, MDS, M/B)	V _{IL}		V _{ss}		$0.2V_{DD}$	V
Input Current	I _{IH}	$V_{IN} = V_{SS}$			116	μA
(R1-R4, C1-C4)	h.	$V_{\rm IN} = V_{\rm SS}, \ V_{\rm DD} = 2.5 V$			50	μA
Deve Tono I aval	V _{TH}	$V_{DD} = 3.5V, R_L = 5K\Omega$	- 14		- 11	dBV
Row Tone Level	VTL	$V_{DD} = 2.5V, R_L = 5K\Omega$	- 16		- 12	uвv
Ratio of Column to Row Tone	dB _{cr}		1	2	3	dB
Distortion	THD	-			7	%
Valid Key Entry Time	T _{KD}			9.1	19.1	mS
Pause Time	t _{ap}			3.51		sec



ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Dulte Interdicit Deuse Time	tiDP1	t _{IDP1} (KS58A/C23)		805.6		mS
Pulse Interdigit Pause Time	t _{IDP2}	(KS58B/D23)		402.8	02.8	
Tone Interdigit Pause Time	t _{IDT}			109.8		mS
Minimum Tone Duration	t _{TD}			109.8		mS
Make/Break Time	t _{M/B}	M/B = V _{DD} , KS58A/C23		34.33 68.66		mS
		M/B = V _{ss} , KS58A/C23		41.19 61.79		mS
Make/Break Time	t _{M/B}	M/B = V _{DD} , KS58B/D23		17.17 34.33		mS
		M/B = V _{SS} , KS58B/D23		20.60 30.90		mS

KEY DESCRIPTION

```
• 1, 2, 3, 4, 5, 6, 7, 8, 9, 0 KEYS
```

These are Tone/Pulse dialing signal keys in normal state but their entry right after the store mode or recall mode provides a store memory location.

• *, # KEYS

These keys serve as a dialing signal during the tone mode. But during the pulse mode the * key modulates pause and the # key redials.

PAUSE KEY

The pause key is stored in the RAM as a digit and while this digit is processed no dialing can be operated. During the pause time (3.51 sec) no output is generated.

REDIAL KEY

The redial key is valid only when it is pressed as the 1st key after OFF-HOOK operation.

RECALL/LOCATION KEY

Location or recall number selection is enabled by detecting R/L key input.

STORE KEY

If the ST key is allowed when the dialer is set to the corresponding condition, pressing the ST key will change the dialer into the ST mode.

The ST mode is released after the memory transfer operation is executed. This pin is a master control key. The dialing sequence will be interrupted when the key is activated.

OPERATION OF TONE/PULSE

SYMBOL DEFINITION

- T/p = Tone Mode t/P = Pulse Mode
- Dp = Pulse Data: 1, 2, 3, 4, 5, 6, 7, 8, 9, 0 Keys
- Dt = Tone Data: 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, *, #
- Dm = Memory Location
- R/I = R/L Key for Recalling
- r/L = R/L Key for Location
- RD = Redial Key
- P = Pause Key
- ST = Store Key
- Conv = Conversation Mode



• NORMAL DIALING IN PULSE MODE

Off Hook, t/P; Dp1, Dp2, Dpn; Conv; On Hook

• NORMAL DIALING IN TONE MODE

Off Hook, T/p; Dt1, Dt2, Dtn; Conv; On Hook

• NORMAL DIALING IN PULSE TO TONE MODE

Off Hook, t/P; Dp1, Dp2, Dpn; T/p; Dt1, Dt2, Dtn; Conv; On Hook

• REDIALING

Off Hook; RD; Conv; On Hook Note: More than 33 digits in the redial memory inhibits the redial function and RD input after Off Hook is ignored.

STORING A NUMBER FOR PULSE MODE

1) $\overline{OHI} = Low (KS58A/D23)$

Off Hook, t/P; ST; Dp₁, Dp₂, Dpn; r/L; Dm; On Hook (Return to Normal Mode)

2) OHI = High (KS58B/C23)

On Hook, t/P; ST; Dp₁, Dp₂, Dpn; r/L; Dm; (Return to Normal Mode)

STORING A NUMBER FOR PULSE-TO-TONE MIXED DIALING

On (Off) Hook (By Condition), t/P; ST; Dp₁, Dp₂, Dpn; T/p; Dt₁, Dt₂, Dtn; r/L; Dm; On Hook (Return to Normal Mode)

• STORING A NUMBER FOR TONE MODE

On (Off) Hook (By Condition), T/p; ST; Dt₁, Dt₂, Dtn; r/L; Dm; On Hook (Return to Normal Mode) Note: The tone data is a one digit in tone mode and the device provides a 31 digit redial memory and a 15 digit storing memory in the tone mode.

A NUMBER REPERTORY DIALING

Off Hook; R/I; Dm; Conv; On Hook

REPERTORY DIALING FOR CASCADED MEMORIES

Off Hook; R/l; Dm;; R/l, Dm; Conv; On Hook

Note: If cascade number exceeds 32 digits, the next digit is ignored. The number cannot be redialed by being truncated.


TONE GENERATOR

A single tone generated consists of 14 level and 28 segments. It's column tone output is 2 dB preemphasized than row tone output.




TIMING DIAGRAM


PULSE MODE



TONE MODE









177

CMOS INTEGRATED CIRCUIT

20 MEMORY TONE/PULSE REPERTORY DIALER


The KS58531 ~ KS58542 a CMOS digital LSI, is a 20 number by 16 digit repertory memory dialer with 32 digit redial memory. Through pin selection, switching from pulse to tone mode, on hook store or off hook store and make/break ratio can be done.

- · 32 digit redial memory with buffer
- 20 No × 16 digit repertory memory
- Pulse to DTMF dialing mode is selected by touch key or slide switch
- Uses inexpensive 3.579545MHz crystal or resonator.
- Manually dialing numbers after redialing are stored and cascaded in redial memory as additional numbers for next redialing
- · Make/Break ratio (1/2, 2/3) pin selectable
- Two key single tone operation in test mode
- · Repertory dialing is accessed by direct key or indirect key
- · Flash function can be stored in memory
- Low operating current: $500\mu A$ (max) at \dot{V}_{DD} = 3.5V pulse mode 1.0mA (max) at V_{DD} = 3.5V DTMF mode
- Low memory retention voltage: 1.0V (min)
- Low memory retention current: 0.7μ A (typ)

Device	F	Flash Time		Pa	use	PI	PS	Daekaga	Operating Temperature
Device	0.1S	0.3S	0.6S	2S	3.6S	10	20	Package	Operating Temperature
KS58531N/D	0			0		0			
K\$58532N/D	0				0	0			
KS58533N/D		0		0		0			
KS58534N/D		0			0	0		-	
K\$58535N/D			0	0		0			
KS58536N/D			0		0	0			
KS58537N/D	0			0			0	28 DIP/SOP	- 20~ + 70°C
K\$58538N/D	0				0		0	1	
KS58539N/D		0		0			0		
KS58540N/D		Q			0		0	1	
KS58541N/D			0	0	-		0	1	
KS58542N/D			0		0		0		


ORDERING INFORMATION





CMOS INTEGRATED CIRCUIT

BLOCK DIAGRAM






179

KS58531~KS58542

CMOS INTEGRATED CIRCUIT

PIN CONFIGURATION



ARRANGEMENT OF KEYBOARD

t1	ST	t2	DTMF	M1	M6	M11	M16	- R1
1	2	3	F	M2	M7	M12	M17	— R2
4	5	6	REC	M3	M8	M13	M18	- R3
7	8	. 9	CL	M4	M9	M14	M19	R4
*	0	#	RD/P	M5	M10	M15	M20	- R5
1		1	1	1				-
C1	C2	C3	C4	C5	C6	C7	C8	



180

KS58531~KS58542

PIN DESCRIPTION

Pin	Name	Description
3-7 22-28, 1	R1-R5 C1-C8	Keyboard Input Pins. As HK pin is high (ON HOOK), all these pins become TRI-STATE. When HK pin goes low and one key is pressed, the corresponding ROW and COLUMN will be low.
2	ON/OFF	ON HOOK/OFF HOOK Store Enable —ON HOOK store can be done if this pin is high. —OFF HOOK store can be done if this pin is low.
8	HS	HOOK Switch Input V _{DD} =ON HOOK, V _{SS} =OFF HOOK
9	M/B	Make/Break Ratio Select $V_{DD} = 1:2$ (M/B), $V_{SS} = 2:3$ (M/B)
10	MDO	Tone/Pulse Mode Indicator This pin is high in pulse mode and goes low in tone mode.
11	MDS	Tone/Pulse Mode Select Pin V_{DD} = Pulse mode, V_{SS} = Tone mode
12, 13	OSC _{IN} OSC _{OUT}	Oscillator Input/Output
14, 15	V _{DD} V _{SS}	Power
16	KIT	Key In Tone Key in tone output for any valid key data in pulse mode and function key data in tone mode.
17	STORE	Store Switch Input V_{DD} = Store mode, V_{SS} = Normal mode
18	TONE	DTMF Tone Output
19	XMUTE	XMUTE Output Pin This is a CMOS output and is switching on digit dialing and flash dialing in both mode.
20	MUTE	MUTE Output Pin This is a CMOS output and is switching on digit dialing and flash dialing in pulse mode.
21	DP	Dial pulse output (CMOS output)

TONE DURATION & PAUSE

Characteristic	Symbol	Тур	Unit
Tone Duration	TD	·98 ·	mS
Minimum Pause	ITP	104	mS

TONE FREQUENCIES

Input	Specified Actual		% Error
R2	697	699,1	+ 0.31
R3	770	766.2	- 0.49
R4	852	847.4	- 0.54
R5	941	948.0	+ 0.74
Cī	1,209	1,215.9	+ 0.57
C2	1,336	1,331.7	+ 0.32
C3	1,477	1,471.8	- 0.35



KEYBOARD DESCRIPTION

• 1, 2, 3, 4, 5, 6, 7, 8, 9, 0 Dialing signal keys

• *, #

Dialing signal keys at tone mode only

- M1, M2,, M20
 - In normal dialing or repertory dialing mode, pressing MX (X = 1,, 20) key, the first two cascaded memories will cascade the corresponding repertory memory to redial buffer immediately. However, when cascaded memories exceed three, the exceeded cascaded memories should enter after all the digits in buffer has dialed out otherwise they will be ignored.
 - 2) In store mode, pressing MX (X = 1,, 20) key will cause the 16 digits of redial buffer storing to corresponding repertory memory.

DTMF

 In pulse mode, pressing this key will cause the T code is written to redial buffer and it will remain auto-access pause time in redialing or repertory dialing. If this key is pressed several times, only the first key-in is effective.
 In redialing or repertory dialing, pressing this key will cause cancel of pause and auto-access pause time.

• F

A flash code will store to redial buffer and storage RAM if this key is pressed. During the execution of flash code, \overline{DP} , \overline{XMUTE} and \overline{MUTE} will be forced to low for t_f (flash time) and then, pause for t_{fp} (flash pause time) before the next dialing digit.

RD/P

This key will be allowed as redial key if it is the first key-in after off hook. Otherwise, it will be allowed as a pause key.

STORE

This key is effective when the dialing sequence has completed and it is the first key-in after off hook. Pressing this key once will enter the store mode. The store mode will be released by pressing this key again or on-hook once.

REC

Repertory dialing can carry out indirectly by using this key. The indirect memory location is same as the direct memory location (Pressing REC 0 1 is equal to pressing M1)

• t1, t2

Test 1 and Test 2 are used the testing. User is not recommended to use these keys.

• CL

In store mode, pressing this key will cause the memory clear and the memory revision.



ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristics	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3~6.0	v
Input Voltage	V _{IN}	$-0.3 \sim V_{DD} + 0.3$	v
Output Voltage	Vout	$-0.3 \sim V_{DD} + 0.3$	V
Operating Temperature	Ta	- 20~ + 70	°C
Storage Temperature	T _{stg}	- 55~ + 150	°C
Power Dissipation	PD	500	m₩

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 3.5V, V_{SS} = 0V, f_{OSC} = 3.579545MHz, Ta = 25$ °C, unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Voltage	V _{DD}		2.0		5.5	v
Memory Retention Voltage	V _R		1.0			v
Memory Retention Current	I _R			0.7		μA
Operating Supply Current	IODP	Pulse Mode, all outputs unloaded			0.5	mA
Operating Supply Current	IODT	Tone Mode, all outputs unloaded			1.0	mA
Standby Current	I _{DD1}	$\overline{H_s} = V_{DD} = 1.0V$, all outputs unloaded		0.03	0.05	μA
Standby Current	I _{DD2}	$\overline{H_s} = V_{ss}$, all outputs unloaded		30	50	μA
Output Sink Current	IOL	V _{oL} = 0.4V	1.7	5.0		mA
(DP, XMUTE, MUTE)	I _{он}	V _{OH} = 3.0V	1.8	5.2		mA
Key In Tone Current	IOLK	V _{OL} =0.4V	1.7	5.0		mA
	ViH		0.8V _{DD}		V _{DD}	v
Input Voltage	V _{IL}		V _{ss}		0.2V _{DD}	V
Input Current	łн	V _{IN} = V _{SS}			116	μA
(R1-R5, C1-C8)	l _{iL}	$V_{\rm IN} = V_{\rm SS}, \ V_{\rm DD} = 2.5 V$			50	μA
	VTH	$V_{DD} = 3.5V, R_L = 5K\Omega$	- 14		- 11	
Row Tone Level	VTL	$V_{DD} = 2.5V, R_L = 5K\Omega$	- 16		- 12	dBV
Ratio of Column to Row Tone	dB _{cr}		1	2	3	dB
Distortion	THD				7	%
Valid Key Entry Time	T _{KD}		33.5			mS
Key Tone Duration	Ткт			33.1		mS
Key Tone Frequency	f _{кт}			1.2		KHz



183

ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Co	onditions	Min	Тур	Max	Unit	
		2 sec	MDS = H	1	2.04			
Davias Tima		2 500	MDS = L		2.12]	
Pause Time	t _P	3.6 sec	MDS = H		3.64		sec	
			MDS = L		3.72]	
Auto-Access Pause Time	t _{AP}				1.009		sec	
		00	M/B = H		419.0			
Dulas Intendicit Davis Time		20pps	M/B = L		422.4		mS	
Pulse Interdigit Pause Time	t _{PIDP}	10pps	M/B == H		838.1			
			M/B = L		844.9			
Tone Interdigit Pause Time	t _{TIDP}				103.5		mS	
Tone Minimum Duration	t _{TD}				97.64		mS	
Flash Time	t _F			600.3		612.9	mS	
Flash Pause Time	t _{FP}			1.002		1.046	sec	
		10	M/B = H		33.5 67.0			
		10pps	M/B = L		40.2 60.3			
Make/Break Time	t _{M/B}		M/B = H		16.7 33.5		mS	
		20pps	M/B = L		20.1 30.2			



KEYBOARD AND SWITCHES OPERATION MANUAL

- Dp = Pulse Data: 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, F, Pause
- Dt = Tone Data: 1, 2, 3, 4, 5, 6, 7, 8, 9, 0, *, #, F, Pause
- Mx = REPERTORY MEMORY: M1, M2,, M20
- LOC = 01, 02,, 20
- ZiZiZi = Conversation Mode
- OFF = OFF HOOK
- ON = ON HOOK
- ____ = Input level from low to high
- Input level from high to low
- Dg = Storing data
- NORMAL DIALING IN PULSE MODE OFF; Dp,, Dp; ZiZiZi; ON;
- NORMAL DIALING IN TONE MODE OFF; Dt,, Dt; ZiZiZi; ON;
- NORMAL DIALING FROM PULSE TO TONE VIA DTMF KEY OFF; Dp,, Dp, DTMF, Dt,, Dt; ZiZiZi; ON;
- NORMAL DIALING FROM PULSE TO TONE VIA MDS PIN OFF; Dp,, Dp, MDS **1**, Dt,, Dt; ZiZiZi; ON;
- REDIAL

OFF; RD/P; ZiZiZi; ON;

- Note: 1) In normal dialing mode, the dialing digit is unlimited. However, if the dialing digits exceed 32 digit, the redialing operation will be inhibited.
 - 2) All key input will be ignored during the redialing and repertory dialing but pressing the DTMF key during the time of pause and auto-access pause operation, the pause and auto-access pause time are canceled and next data will send out.
- REPERTORY DIAL FOR ONE MEMORY OFF; Mx (x = 1, 2,, 20); ZiZiZi; ON; or OFF; REC, LOCx (x = 01, 02,, 20); ZiZiZi; ON;
- REPERTORY DIAL FOR CASCADED MEMORIES 1) Cascaded memories are two memories.
 - OFF; Mi, Mj (i, j = 1,, 20); ZIZIZi; ON; or
 OFF; REC, LOCi, REC, LOCj (i, j = 01,, 20); ZIZIZi; ON;
 2) Cascaded memories are exceed two memories.
- OFF; Mi, Mj; All the digits have dialed out; Mk;
 All the digits have dialed out; MI (i, j, k, l = 1,, 20); ZiZiZi; ON; or
 OFF; REC, LOCi, REC, LOCj; All the digits have dialed
 out; REC, LOCk, All the digits have dialed out; REC, LOCI (i, j, k, l = 01,, 20); ZiZiZi; ON;



3

SYMBOL DEFINITION

- STORING REPERTORY MEMORIES VIA STORE KEY
 OFF: ST, Dg,, Dg; Mi (i = 1,, 20) or REC LOCi (i = 01,, 20); Dg,, Dg; Mj (j = 1,, 20) or REC LOCj (j = 01,, 20) store mode will be released by pressing store key again or ON HOOK once.
- STORING REPERTORY MEMORIES VIA STORE PIN
 OFF: Store Pin_____; Dg,, Dg; Mi (i = 1,, 20) or REC LOCi (i = 01,, 20); Dg,, Dg; Mj (j = 1,, 20) or REC LOCj (j = 01,, 20); store pin ___; (Return to normal mode)
- MEMORY CLEAR FUNCTION VIA CLEAR KEY OFF: ST; CL; Mx (x = 1,, 20) or REC LOCx (x = 01,, 20); ON;
- MEMORY DATA CHANGE VIA CLEAR KEY OFF: ST; Dg,, Dg, CL, Dg,, Dg; Mx (x = 1,, 20) or REC LOCx (x = 01,, 20) (The Digits after CL are memorized at Mx or LOCx)
- F KEY FUNCTION
 - 1) Repertory Dialing
 - -In store mode, pressing F, 1, 2, 3, 4, 5, 6 and then pressing Mx or REC LOCx; In normal mode pressing Mx or REC LOCx, the output data is F, 1, 2, 3, 4, 5, 6.
 - In store mode, pressing 1, 2, 3, F, 4, 5, 6 and then pressing Mx or REC LOCx; In normal mode pressing Mx or REC LOCx, the output data is 1, 2, 3, 4, 5, 6. In store mode, the F key is effective only when it is the first key.
 Normal Dialing and Redialing
 - -The input digits are 1, 2, 3, F, 4, 5, 6 in normal dialing, and then ON HOOK; OFF HOOK; RD/P; the output data is 1, 2, 3.
 - -The input digits are 1, 2, 3, 4, 5, 6 in normal dialing and then ON HOOK; OFF HOOK; pressing F, 7, 8, 9; ON HOOK; OFF HOOK; RD/P; the output data is 1, 2, 3, 4, 5, 6.
 - -In other word, the flash data and the following digits will be discarded.


TONE GENERATION

This device is well designed with 14-level, 28 segment. The COLOMN TONE is pre-emphasized 2dB than the ROW TONE. In order to single tone generation, push the same COLUMN or ROW keys more than 2 keys at same time.



TIMING DIAGRAM





15CH/10CH SELECTOR FOR CORDLESSPHONE


The KS8800/KS8801 is designed to select 15/10 channels for cordlessphone of which frequency band is 46/49 MHz.

The device has reference frequency generator, programmable divider for transmit and receive section and phase detector.

FEATURES


- 15 channels selectable (both transmit/receive): KS8800
- 10 channels selectable (both transmit/receive): KS8801
- Include oscillation circuit with external X-TAL (10.24MHz)
- 5KHz/4.4KHz output for guard tone
- Standby function for saving power

BLOCK DIAGRAM



ORDERING INFORMATION


Device	Package	Operating Temperature
KS8800N KS8801N	18 DIP 18 DIP	00 7540
KS8800D KS8801D	18 SOP 18 SOP	– 30~75°C





188

PIN CONFIGURATION



PIN DESCRIPTION

Pin No.	No. Name I/O De		Description	Remarks
1	OSC OUT	Out	 This output generates reference frequency when it is connected to pin 18 with external OSC of which frequency is 10.24MHz 	
2	Mode	In	 Base/remote unit selection pin "High": Base unit "Low": Remote unit 	
3	SB	in .	 Stand-by pin This input controls the T_x PLL for reducing the power dissipation "High": Normal operation "Low" : Stand-by 	
4	Fī	Out	 – 5kHz output – N-channel open drain, normally connect to V_{ss} 	
5	F2	Out	 – 4.4kHz output – N-channel open drain, normally connect to V_{ss} 	
6 7 8 9	D0 D1 D2 D3	In	 Channel selection pins The combinations of these inputs select one channel among the 15/10 channels 	See Table 1 Table 2



PIN DESCRIPTION (Continued)

Pin No.	Name	I/O	Description	、 Remarks
10	TIF	In	– Input of programmable divider for T_X – AC coupling with V_{CO} – In case of large signal, it needs DC-coupling – Min.input voltage is 0.15V _{rms}	
11	LDT	Out	– Unlocked signal out pin (See output characteristics)	
12	PDT	Out	 Phase detector output for T_x PDT detects the phase error from T_x PLL and its output is connected to external low pass filter 	
13	V _{ss}	Power	 This is negative supply of the IC It usually grounded 	
14	PDR	Out	 Phase detector output for R_x PDR detects the phase error from R_x PLL and its output is connected to external low pass filter 	
15	Test	In	 Input terminal of LSI for testing Normally grounded 	
16	RIF	In	 Input of programmable divider for R_x. AC coupling with V_{co} In case of large signal (standard CMOS logic), it needs DC coupling Min. input voltage is 0.15V_{rms} 	
17	V _{DD}	Power	– This pin is positive supply of the IC – Its reference is V_{ss} , and normally + 3.0 ~ + 5.5V more positive than V_{ss}	
18	OSC IN	In	 X-TAL OSC connection pin This input generates the reference frequency when it is connected to pin 1 with external OSC 	



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristics	Symbol	Value	Unit	Remark	
Max. Power Supply Voltage	V _{DD} max	-0.5~6.0	v		
Max. Input Voltage	V _i max	$-0.3 \sim V_{DD} + 0.5$	V	All Inputs	
Max. Output Current	l out	0~3.0	mA	F1, F2, LDT	
Power Dissipation	P _d max	350	mW	Ta≦75°C	
Operating Temperature Range	T _{opr}	- 30 ~ + 75	°C		
Storage Temperature Range	T _{stg}	- 40 ~ + 125	°C		

ELECTRICAL CHARACTERISTICS (Ta=25°C)

Description	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	VDD	· · · · · · · · · · · · · · · · · · ·	3		5.5	V
Input Voltage	V _{iH} 1	D0~D3, SB	0.7V _{DD}		V _{DD}	V
	V _{IL} 1	D0~D3, <u>SB</u>	0		0.3V _{DD}	V
	V _{IH} 2	Mode	0.9V _{DD}		V _{DD}	V
	V _{iL} 2	Mode	0		0.1V _{DD}	V
Input Frequency	F _{IN} 1	$V_{TIF} = 0.15 V_{rms}$	10		27	MHz
	F _{IN} 2	$V_{\text{RIF}} = 0.15 V_{\text{rms}}$	30		42	MHz
	F _{IN} 3	OSC _{in} = 0.3V _{rms}	5	10.24	11	MHz
Input Amplitude	V _{IN} 1	F _{TIF} = 27 HMz	0.15		0.3V _{DD}	Vrms
	V _{IN} 1	F _{RIF} = 42 MHz	0.15		0.3V _{DD}	V _{rms}
	V _{IN} 3	OSC _{in} = 11 MHz	0.3		0.3V _{DD}	Vrms
Input Current	I _{IH} 1	OSC _{in} = V _{DD}			20	uA
	I _{IL} 1	OSC _{in} = V _{SS}			20	uA
	I _{IH} 2	TIF, RIF: VDD			40	uA
	I _{IL} 2	TIF, RIF: Vss			40	uA
	I _{IH} 3	SB, Mode, D0~D3: V _{DD}			10	uA
	I _{IL} 3	SB, Mode, D0~D3: V _{ss}			10	uA



ELECTRICAL CHARACTERISTICS (Continued)

Description	Symbol	Condition	Min.	Тур.	Max.	Unit
Output Voltage	V _{OH} 1	PDT, PDR; lo=0.5mA	V _{DD} -1.0			v
	V _{OL} 1	PDT, PDR; lo=0.5mA			0.4	٧
Output OFF Leakage Current	I _{LKG} 1	PDT, PDR; Vo = V _{DD} /V _{SS}		0.01	1.0	uA
Output Voltage	V _{он} 2	LDT; lo = 1mA	V _{DD} -1.0			v
Output OFF Leakage Current	I _{LKG} 2	LDT; Vo = V _{SS}			5.0	uA
Output Voltage	V _{OL} 2	F1, F2; lo = 1mA			0.4	v
Output OFF Leakage Current	I _{LKG} 3	F1, F2; Vo = V _{DD}			5.0	uA
Stand-By Current	I _{STD} 1	V _{DD} = 3V (Note 2)			3.0	mA
	I _{STD} 2	V _{DD} = 4.5V (Note 2)			5.0	mA
	I _{STD} 3	V _{DD} = 5.5V (Note 2)			10	mA
Operating Current	I _{DD} 1	V _{DD} = 3V (Note 1)			5.0/4.0	mA
KS8800/KS8801	I _{DD} 2	V _{DD} = 4.5V (Note 1)			10.0/7.0	mA
	I _{DD} 3	V _{DD} = 5.5V (Note 1)			15.0/13.0	mA

* Note 1) OSC_{in} : 10.24 MHz X-tal Connection

Mode : V_{DD} , $\overline{SB} = V_{DD}$, Others are Opened

* Note 2) OSC_{in} : 10.24 MHz X-tal Connection

TIF : 27 MHz 150 mV_{rms}

RIF : 42 MHz 150 mVrms

Mode : V_{DD} , $\overline{SB} = V_{SS}$, Others are Opened

Capacitor more than 2000 pF should be connected between V_{DD} & V_{SS}



BASE · (MODE = 1)

	Input			F	R _x (Fref = 5KHz)		T_{x} (Fref = 2.5KHz)			
D0	D1	D2	D3	СН	FR _x (MHz)	F _{vco} (MHz)	N	FT _x (MHz)	F _{vco} (MHz)	N
0	0	0	1	1	49.695	39.000	7800	46.510	23.255	9302
0	0	1	0	2	49.710	39.015	7803	46,530	23.265	9306
0	0	1	1	3	49.725	39.030	7806	46.550	23.275	9310
0	1	0	0	4	49.740	39.045	7809	46.570	23.285	9314
0	1	0	. 1	5	49.755	39.060	7812	46.590	23.295	9318
0	1	1	0	6	49.670	38.975	7795	46.610	23.305	9322
0	1	1	1	7	49.845	39.150	7830	46.630	23.315	9326
1	0	0	0	8	49.860	39.165	7833	46.670	23.335	9334
1	0	0	1	9	49.770	39.075	7815	46.710	23.355	9342
1	0	1	0	10	49.875	39.180	7836	46.730	23.365	9346
1	0	1	1	11	49.830	39.135	7827	46.770	23.385	9354
1	1	0	0	12	49.890	39.195	7839	46.830	23.415	9366
1	1	0	1	13	49.930	39.235	7847	46.870	23.435	9374
1	1	1	0	14	49.990	39.295	7859	46.930	23.465	9386
1	1	1	1	15	49.970	39.275	7855	46.970	23.485	9394
0	0	0	0	15	49.970	39.275	7855	46.970	23.485	9394

REMOTE (MODE = 0)

	Input			1	R _x (Fref = 5KHz)		T _x (Fref = 2.5K		z)	
D0	D1	D2	D3	СН	FR _x (MHz)	F _{vco} (MHz)	N	FT _x (MHz)	F _{vco} (MHz)	N
0	0	0	1	1	46.510	35.815	7163	49.695	24.8475	9939
0	0	1	0	2	46.530	35.835	7167	49.710	24.8550	9942
0	0	1	1	3	46.550	35.855	7171	49.725	24.8625	9945
0	1	0	0	4	46.570	35.875	7175	49.740	24.8700	9948
0	1	0	1	5	46.590	35.895	7179	49.755	24.8775	9951
0	1	1	0	6	46.610	35.915	7183	49.670	24.8350	9934
0	1	1	1	7	46.630	35.935	7187	49.845	24.9225	9969
1	0	0	0	8	46.670	35.975	7195	49.860	24.9300	9972
1	0	0	1	9	46.710	36.015	7203	49,770	24.8850	9954
1	0	1	0	10	46,730	36.035	7207	49.875	24.9375	9975
1	Ó	1	1	11	46.770	36.075	7215	49.830	24.9150	9966
1	1	0	0	12	46.830	36.135	7227	49.890	24.9450	9978
1	1	0	1	13	46.870	36.175	7235	49.930	24.9650	9986
1	1	1	0	14	46.930	36.235	7247	49.990	24.9950	9998
1	1	1	1	15	46.970	36.275	7255	49.970	24.9850	9994
Ó	0	0	0	15	46.970	36.275	7255	49.970	24.9850	9994

Table 1.	Channel &	frequency	table to	base/remote	input data	for KS8800	(15 channels)



KS8800/8801

BASE (MODE = 1)

Input			l	R _x (Fref = 5KHz	T _x (Fref = 2.5KHz)					
D0	D1	D2	D3	СН	FR _x (MHz)	F _{vco} (MHz)	N	FT _x (MHz)	F _{veo} (MHz)	N
1	0	0	0	1	49.670	38.975	7795	46.610	23.305	9322
0	1	0	0	2	49.845	39.150	7830	46.630	23.315	9326
1	1	0	0	3	49.860	39.165	7833	46.670	23.335	9334
0	0	1	0	4	49.770	39.075	7815	46.710	23.355	9342
1	0	1	0	5	49.875	39.180	7836	46.730	23.365	9346
0	1	1	0	6	49.830	39.135	7827	46.770	23.385	9354
1	1	1	0	7	49.890	39.195	7839	46.830	23.415	9366
0	0	0	1	8	49.930	39.235	7847	46.870	23.435	9374
1	Ó	Ó	1	9	49.990	39.295	7859	46.930	23.465	9386
0	1	0	1	10	49.970	39.275	7855	46.970	23.485	9394
1	1	0	1	10	49.970	39.275	7855	46.970	23.485	9394
0	0	1	1	10	49.970	39.275	7855	46.970	23.485	9394
1	0	1	1	10	49.970	39.275	7855	46.970	23.485	9394
0	1	1	1	10	49.970	39.275	7855	46.970	23.485	9394
1	1	1	1	10	49.970	39.275	7855	46.970	23.485	9394
0	0	0	0	10	49.970	39.275	7855	46.970	23.485	9394


REMOTE (MODE = 0)

	Input			1	R _x (Fref = 5KHz))	T _x (Fref = 2.5KHz)			
D0	D1	D2	D3	СН	FR _x (MHz)	F _{vco} (MHz)	N	FT _x (MHz)	F _{vco} (MHz)	N
1	0	0	0	1	46.610	35.915	7183	49.670	24.8350	9934
0	1	0	0	2	46.635	35.935	7187	49.845	24.9225	9969
1	1	0	0	3	46.670	35.975	7195	49.860	24.9330	9972
0	0	1	0	4	46.710	36.015	7203	49.770	24.8850	9954
1	0	1	0	5	46.735	36.035	7207	49.875	24.9375	9975
0	1	1	0	6	46.770	36.075	7215	49.830	24.9150	9966
1	1	1	0	7	46.830	36.135	7227	49.890	24.9450	9978
0	0	0	1	8	46.870	36.175	7235	49.930	24.9650	9986
1	0	0	1	9	46.930	36.235	7247	49.990	24.9950	9998
0	1	0	1	10	46.970	36.275	7255	49.970	24.9850	9994
1	1	0	1	10	46.970	36.275	7255	49.970	24.9850	9994
0	0	1	1	10	46.970	36.275	7255	49.970	24.9850	9994
1	Ō	1	1	10	46.970	36.275	7255	49.970	24.9850	9994
0	1	1	1	10	46.970	36.275	7255	49.970	24.9850	9994
1	1	1	1	10	46.970	36.275	7255	49.970	24.9850	9994
Ó	Ó	Ó	Ó	10	46.970	36.275	7255	49.970	24.9850	9994

Table 2. Channel & frequency table to base/remote input data for KS8801 (10 channels)




TYPICAL APPLICATION





LDT OUTPUT CHARACTERISTICS



Note) When the phase difference of programmable devider & reference divider exceeds T_D than LDT output is high.



LM567C

LINEAR INTEGRATED CIRCUIT

TONE DECODER

The LM567C is a monolithic phase locked loop system designed to provide a saturated transistor switch to GND, when an input signal is present within the passband. External components are used to independently set center frequency bandwidth and output delay.

FEATURES

- Wide frequency range (0.01Hz 500kHz).
- Bandwidth adjustable from 0 to 14%
- Logic compatible output with 100mA current sinking capability.
- Inherent immunity to false signals.
- · High rejection of out-of-band signals and noise.
- Frequency range adjustable over 20:1 range by an external resistor.

APPLICATIONS


- Touch Tone Decoder
- Wireless Intercom.
- · Communications paging decoders
- Frequency monitoring and control.
- Ultrasonic controls (remote TV etc.)
- Carrier current remote controls.

SCHEMATIC DIAGRAM

• Precision oscillator.

ORDERING INFORMATION

Device	Package	Operating Temperature
LM567CN	8 DIP	0 ~ + 70°C
LM567CD	8 SOP	0~+70°C





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Operating Voltage	Vcc	10	v
Input Voltage	ViN	$-10 \sim V_{cc} + 0.5$	v
Output Voltage	Vo	15	V
Power Dissipation	Pd	300	mW
Operating Temperature	Topr	0 ~ +70	℃
Storage Temperature	Tstg	-65~+150	°C

ELECTRICAL CHARACTERISTICS

($V_{CC} = 5.0V$, $T_a = 25^{\circ}C$ unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Operating Voltage Range Supply Current Quiescent Supply Current Activated Quiescent Power Dissipation	V _{cc} I _{cc} -1 I _{cc} -2 P _{QD}	R _L =20K	4.75	5.0 7 12 35	9.0 10 15	V mA mA mW
Highest Center Frequency Center Frequency Stability Center Frequency Shift With Supply Voltage	H _{FO} F _{SE} F _{CS}	R _L =20K 0°C to 70°C	100	500 ± 60 0.7	2	KHz ppm/°C %/V
Largest Detection Bandwidth Largest Detection B.W Skew Largest Detection Bandwidth Variation With Supply Voltage Largest Detection Bandwidth Variation With Temperature	B.W B.Ws B.Wv B.Wt		10	14 2 ±2 ±0.1	18 3 ±5	% of fo % of fo %/V %/°C
Input Resistance	R _{IN}			20		Kohm
Smallest Detectable Input Voltage Largest No Output Input Voltage	V _{IN} -1 V _{IN} -2	l∟=100mA, fi=fo	10	20 15	25	mVrms mVrms
Greatest Simultaneous Outband Signal To Inband Signal Ratio Minimum Input Signal to Wideband Noise Ratio	S1/Sd S2/Sd	$R_L = 20k$ $V_{IN} = 300mV_{RMS}$ fi=fo=100KHz $fi_1 = 140KHz$ $fi_2 = 60KHz$		+6		dB
Fastest On-Off Cycling Rate Output Leakage Current	F _{out} I _{co}	R _L =20K V _{IN} =25mV _{RMS}		fo/20 0.01	25	μA
Output Saturaton Voltage	V _{SAT} -1 V _{SAT} -2	$I_L = 30$ mA, $V_{IN} = 25$ mVrms $I_L = 100$ mA, $V_{IN} = 25$ mVrms		0.2 0.6	0.4 1.0	V V
Output Fall Time Output Rise Time	T _F T _R	R _L =50 R _L =50		30 150		nS nS




BLOCK DIAGRAM

CIRCUIT DESCRIPTION

The LM567C monolithic tone decoder consists of a phase detector, low pass filter, and current controlled oscillator which comprise the basic phase-locked loop, plus an additional low pass filter and quadrature detector enabling detection on in-band signals. The device has a normally high open collector output capable of sinking 100 mA.

The input signal is applied to Pin 3 (20 k Ω nominal input resistance). Free running frequency is controlled by an RC network at Pins 5 and 6 and can typically reach 500 kHz. A capacitor on Pin 1 serves as the output filter and eliminates out-of-band triggering. PLL filtering is accomplished with a capacitor on Pin 2; bandwidth and skew are also dependant upon the circuitry here. Bandwidth is adjustable from 0% to 14% of the center frequency. Pin 4 is +V_{CC} (4.75 to 9V nominal, 10V maximum); Pin 7 is ground; and Pin 8 is a open collector output, pulling low when an inband signal triggers the device.



3

DEFINITION OF LM567C PARAMETERS

CENTER FREQUENCY fo

 f_0 is the free-running frequency of the C_L controlled oscillator with no input signal. It is determined by resistor R₁ between pins 5 and 6, and capacitor C₁ from pin 6 to ground f_0 can be approximated by

where R1 is in ohms and C1 is in farads.

LARGEST DETECTION BANDWIDTH

The largest detection bandwidth is the largest frequency range within which an input signal above the threshold voltage will cause a logical zero state at the output. The maximum detection bandwidth corresponds to the lock range of the PLL.

DETECTION BANDWIDTH (BW)

The detection bandwidth is the frequency range centered about f_0 , within which an input signal larger than the threshold voltage (typically 20mVrms) will cause a logic zero state at the output. The detection bandwidth corresponds to the capture range of the PLL and is determined by the low-pass bandwidth filter. The bandwidth of the filter, as a percent of f_0 , can be determined by the approximation

BW=1070 $\sqrt{\frac{V_1}{f_0C_2}}$

where V_i is the input signal in volts, rms, and C₂ is the capacitance at pin 2 in μ F.

DETECTION BAND SKEW

The detection band skew is a measure of how accurately the largest detection band is centered about the center frequency, f_0 . It is defined as $(f_{max} + f_{min} - 2f_0)/f_0$, where f_{max} and f_{min} are the frequencies corresponding to the edges of the detection band. If necessary, the detection band skew can be reduced to zero by an optional centering adjustment.



PIN DESCRIPTION

OUTPUT FILTER — C_3 (Pin 1)

Capacitor C_3 connected from pin 1 to ground forms a simple low-pass post detection filter to eliminate spurious outputs due to out-of-band signals. The time constant of the filter can be expressed as $T_3 = R_3C_3$, where R_3 (4.7k Ω) is the internal impedance at pin 1.

The precise value of C₃ is not entical for most applications. To eliminate the possibility of false triggering by spurious signals, it is recommended that C₃ be ≥ 2 C₂, where C₂ is the loop filter capacitance at pin 2.

If the value of C_3 becomes too large, the turn-on or turn-off time of the output stage will be delayed until the voltage change across C_3 reaches the threshold voltage. In certain applications, the delay may be desirable as a means of suppressing spurious outputs. Conversely, if the value of C_3 is too small, the beat rate at the output of the quadrature detector may cause a false logic level change at the output. (Pin 8)

The average voltage (during lock) at pin 1 is a function of the inband input amplitude in accordance with the given transfer characteristic.

LOOP FILTER — C₂ (Pin 2)

Capacitor C₂ connected from pin 2 to ground serves as a single pole, low-pass filter for the PLL portion of the LM567C. The filter time constant is given by $T_2 = R_2C_2$, where R_2 (10 k Ω) is the impedance at pin 2.

The selection of C_2 is determined by the detection bandwidth requirements. For additional information see the section on "Definition of LM567C Parameters."

The voltage at pin 2, the phase detector output, is a linear function of frequency over the range of 0.95 to 1.05 f_o, with a slope of approximately 20 mV/% frequency deviation.

INPUT (Pin 3)

The input signal is applied to pin 3 through a coupling capacitor. This terminal is internally biased at a dc level 2 volts above ground, and has an input impedance level of approximately 20 k Ω

TIMING RESISTOR R₁ AND CAPACITOR C₁ (Pins 5 and 6)

The center frequency of the decoder is set by resistor R₁ between pins 5 and 6, and capacitor C₁ from pin 6 to ground, as shown in Figure 3.

Pin 5 is the oscillator squarewave output which has a magnitude of approximately V_{cc} — 1.4V and an average dc level of $V_{cc}/2$. A 1 k Ω load may be driven from this point. The voltage at pin 6 is an exponential triangle waveform with a peak-to-peak amplitude of 1 volt and an average dc level of $V_{cc}/2$. Only high impedance loads should be connected to pin 6 to avoid disturbing the temperature stability or duty cycle of the oscillator.

LOGIC OUTPUT (Pin 8)

Terminal 8 provides a binary logic output when an input signal is present within the pass-band of the decoder. The logic output is an uncommitted, "base-collector" power transistor capable of switching high current loads. The current level at the output is determined by an external load resistor R_L, connected from pin 8 to the positive supply.

When an in-band signal is present, the output transistor at pin 8 saturates with a collector voltage less than 1 volt (typically 0.6V) at full rated current of 100 mA. If large output voltage swings are needed, R_L can be connected to a supply voltage, V+, higher than the V_{cc} supply. For safe operation, V+ \leq 20 volts.



OPERATING INSTRUCTIONS

SELECTION OF EXTERNAL COMPONENTS

A typical connection diagram for the LM567C is shown in Figure 3. For most applications, the following procedure will be sufficient for determination of the external components R_1 , C_1 , C_2 , and C_3 .

- R₁ and C₁ should be selected for the desired center frequency by the expression f₀=1/R₁C₁. For optimum temperature stability, R₁ should be selected such that 2kΩ, and the R₁C₁ product should have sufficient stability over the projected operating temperature range.
- 2. Low-pass capacitor, C₂, can be determined from the Bandwidth versus Input Signal Amplitude graph of Figure 7. One approach is to select an area of operation from the graph, and then adjust the input level and value of C₂ accordingly. Or, if the input amplitude variation is known, the required f₀C₂ product can be found to give the desired bandwidth. Capacitor C₂ connected from pin 2 to ground serves as a single pole, low-pass filter for the PLL portion of the LM567C. solely by the f₀C₂ product.
- 3. Capacitor C₃ sets the band edge of the low-pass filter which attenuates frequencies outside of the detection band and thereby eliminates spurious outputs. If C₃ is too small, frequencies adjacent to the detection band may switch the output stage off and on at the beat frequency, or the output may pulse off and on during the turn-on transient, a typical minimum value of C₃ is 2 C₂.

Conversely, if C_3 is too large, turn-on and turn-off of the output stage will be delayed until the voltage across C_3 passes the threshold value.

PRINCIPLE OF OPERATION

The LM567C is a frequency selective tone decoder system based on the phase-locked loop (PLL) principle. the system is comprised of a phase-locked loop, a quadrature AM detector, a voltage comparator, and an output logic driver. The four sections are internally interconnected as shown in Figure 1.


When an input tone is present within the pass-band of the circuit, the PLL synchronizes or "locks" on the input signal. The quadrature detector serves as a lock indicator: when the PLL is locked on an input signal, the dc voltage at the output of the detector is shifted. This dc level shift is then converted to an output logic pulse by the amplifier and logic driver. The logic driver is a "bare collector" transistor stage capable of switching 100 mA loads.

The logic output at pin 8 is normally in a "high" state, until a tone that is within the capture range of the decoder is present at the input. When the decoder is locked on an input signal, the logic output at pin 8 goes to a "low" state.


The center frequency of the detector is set by the free-running frequency of the current-controlled oscillator in the PLL. This free-running frequency, f_0 , is determined by the selection of R_1 and C_1 connected to pins 5 and 6, as shown in Figure 3. The detection bandwidth is determined by the size of the PLL filter capacitor, C_2 ; and the output response speed is controlled by the output filter capacitor, C_3




TYPICAL CHARACTERISTICS








AC TEST CIRCUIT





APPLICATION CIRCUIT





8 DIP

8 SOP

MICROPOWER TONE DECODER

The LM567L is a micropower phase-locked loop (PLL) circuit designed for general purpose tone and frequency decoding. In applications requiring very low power dissipation, the LM567L can replace the popular 567 type decoder with only minor component value changes. The LM567L offers approximately 1/10th the power dissipation of the conventional 567 type tone decoder, without sacrificing its key features such as the oscillator stability, frequency selectivity, and detection threshold. Typical quiescent power dissipation is less than 4mW at 5 volts.

FEATURES

- Very low power dissipation (4mW at 5V)
- Bandwidth adjustable from 0 to 14% of fo
- Logic compatible output with 10mA current sinking capability.
- Highly stable center frequency.
- Center frequency adjustable from 0.01Hz to 60KHz.
- Inherent immunity to false signals.
- High rejection of out-of-band signals and noise.
- Frequency range adjustable over 20:1 range by external resistor.


APPLICATIONS

- Battery-operated tone detection Touch-tone decoding
- Sequential tone decoding
- Ultrasonic remote-control
- Communications paging
- Telemetric decoding



ORDERING INFORMATION

Device	Package	Operating Temperature
LM567LN	8 DIP	0 70%0
LM567LD	8 SOP	0~+70°C





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Power Supply	V _{cc}	10	v [.]
Power Dissipation			
Plastic Package	Pd	300	mW
Derate Above +25°C		2.5	mW/ºC
Operating Temperature	Topr	0 ~ +70	°C
Storage Temperature	Tstg	-65 ~ +150	•C


ELECTRICAL CHARACTERISTICS

($V_{CC} = +5V$, $T_a = 25^{\circ}C$, unless otherwise specified)


Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Voltage Range	V _{cc}		4.75		8.0	v
Supply Current/Quiescent Supply Current/Activated	ICC-1 ICC-2	$\label{eq:RL} \begin{split} R_L &= 20 K \Omega, \\ R_L &= 20 K \Omega, \ V_{\text{IN}} = 300 m V_{\text{rms}}, \ f_i = f_o \end{split}$		0.6 0.8	1.0 1.4	mA mA
Highest Center Frequency	H _{to}	$R1 = 3K\Omega \sim 5K\Omega$	10	60		KHz
Center Frequency Drift Temperature 0 <ta<70°c Supply Voltage</ta<70°c 		See Figures 15 and 16 $f_{\rm 0}$ = 10KHz, $V_{\rm CC}$ = 4.75 \sim 5.75V		- 150 0.5	3.0	ppm/°C %/V
Largest Detection Bandwidth	B.W	$ f_o = 10 \text{KHz}, \ \text{V}_{\text{IN}} = 300 \text{mV}_{\text{rms}} \\ \text{R}_{\text{L}} = 20 \text{K} \Omega $	10	14	18	% of f _o
Largest Detection Bandwidth Skew	B.Ws	See Figure 4 for Definition		2	3	% of f_o
Largest Detection Bandwidth Variation With Temperature	B.Wt	$V_{\text{IN}} = 300 \text{mV}_{\text{rms}}, \ \text{R}_{\text{L}} = 20 \text{K} \Omega$		± 0.1		%/°C
Largest Detection Bandwidth Variation With Spply Voltage	B.Wv	$V_{IN} = 300 \text{mV}_{rms}, R_L = 20 \text{K}\Omega$		±2		%/V
Input Resistance	R _{IN}			100		KΩ
Smallest Detectable Input Voltage	V _{IN-1}	$I_{L} = 10mA, f_{i} = f_{o} = 10KHz$		20	25	mV _{rms}
Largest No-Output Input Voltage	V _{IN-2}	$I_{L} = 10mA, f_{i} = f_{o} = 10KHz$	10	15		mV _{rms}
Greatest Simultaneous Outband Signal to Inband Signal Ratio	S1/Sd	$\begin{split} V_{IN} &= 300 m V_{rms}, \ f_i{}'1 = 6 K H z \\ f_i &= f_o = 10 K H z \end{split}$		+ 6	-	dB
Minimum Input Signal to Wideband Noise Ratio	S ₂ /S _d	$\begin{split} V_{iN} &= 300 m V_{rms}, \ f_i{}^2 = 14 K H z \\ f_i &= f_o = 10 K H z \end{split}$		- 6		dB
Output Saturation Maltana	V _{SAT-1}	$I_L = 2mA, V_{IN} = 25mV_{rms}$		0.2	0.4	v
Output Saturation Voltage	V _{SAT-2}	$I_L = 10mA, V_{IN} = 25mV_{rms}$		0.3	0.6	V
Output Leakage Current	Ico			0.01	25	μA
Fastest On/Off Cycling Rate	Fout	$f_i = f_o = 10 \text{KHz}$	f₀/20			
Output Rise Time	Tr	$R_L = 1K\Omega$		150		√nS
Output Fall Time	Tt	$R_L = 1K\Omega$		30		nS




BLOCK DIAGRAM



TEST CIRCUIT



TYPICAL APPLICATION CIRCUIT





CIRCUIT DESCRIPTION

The LM567L monolithic circuit consists of a phase detector, low pass filter, and current controlled oscillator which comprise the basic phase-locked loop, plus an additional low pass filter and quadrature detector enabling detection of in-band signals. The device has a normally high open collector output.

The input signal is applied to Pin 3 (100K Ω nominal input resistance). Free running frequency is controlled by an RC network at pins 5 and 6. A capacitor on pin 1 serves as the output filter and eliminates out-of-band triggering. PLL filtering is accomplished with a capacitor on Pin 2; band-width and skew are also dependent upon the circuitry here. Pin 4 is +V_{cc} (4.75 to 8V nominal, 10V maximum); Pin 7 is ground; and Pin 8 is the open collector output, pulling low when an in-band signal triggers the device.

The LM567L is pin-for-pin compatible with the standard LM567-type decoder. Internal resistors have been scaled up by a factor of ten, thereby reducing power dissipation and allowing use of smaller capacitors for the same applications compared to the standard part. This scaling also lowers maximum device center frequency and load current sinking capabilities.

PRINCIPLES OF OPERATION

The LM567L is a frequency selective tone decoder system based on the phase-locked loop (PLL) principle. The system is comprised of a phase-locked loop, a quadrature detector, a voltage comparator, and an output logic driver.

When an input tone is present within the pass-band of the circuit, the PLL synchronizes or "locks" on the input signal. The quadrature detector serves as a lock indicator: when the PLL is locked on an input signal, the DC voltage at the output of the detector is shifted. This DC level shift is then converted to an output logic pulse by the amplifier and logic driver. The logic output at Pin 8 is an "open-collector" NPN transistor stage capable of switching 10mA current loads.

The logic output at Pin 8 is normally in a "high" state, until a tone that is within the capture range of the decoder is present at the input. When the decoder is locked on an input signal, the logic output at Pin 8 goes to a "low" state.

Fig 3 shows the typical output response of the circuit for a tone-burst applied to the input, within the detection band. The center frequency of the detector is set by the free-running frequency of the current-controlled oscillator in the PLL.

This free-running frequency, f_0 , is determined by the selection of R1 and C1 connected to Pins 5 and 6, as shown in Fig 2. The detection bandwidth is determined by the size of the PLL filter capacitor, C2 (see Fig 10); and the output response speed is controlled by the output filter capacitor, C3.

DEFINITION OF DEVICE PARAMETERS

CENTER FREQUENCY fo

 f_0 is the free-running frequency of the current-controlled oscillator with no input signal. It is determined by resistor R1 between Pins 5 and 6, and capacitor C1 from Pin 6 to ground, f_0 can be approximated by

 $f_0 = \frac{1}{R1C1}$ Hz where R1 is in ohms and C1 is in farads.

DETECTION BANDWIDTH (BW)

The largest detection bandwidth is the frequency range centered about f_o, within which an input signal larger than the threshold voltage (typically 20mV_{rms}) will cause a logic zero state at the output. The detection bandwidth corresponds to the capture range of the PLL and is determined by the low-pass loop filter at Pin 2. Typical dependence of detection bandwidth on the filter capacitance and the input signal amplitude is shown in Figs 10 and 11, or may be calculated by the approximation.

B·W (%)=338
$$\sqrt{\frac{V_i (RMS)}{f_0 (Hz) \cdot C_2 (\mu F)}}$$


LARGEST DETECTION BANDWIDTH

The largest detection bandwidth is the largest frequency range within which an input signal above the threshold voltage will cause a logical zero state at the output. The maximum detection bandwidth corresponds to the lock range of the PLL.



DETECTION BANDWIDTH SKEW

The detection bandwidth skew is a measure of how accurately the largest detection band is centered about the center frequency f_o . This parameter is graphically illustrated in Fig 4. In the figure, f_{min} and f_{max} correspond to the lower and the upper ends of the largest detection band, and f1 corresponds to the apparent center of the detection band, and is defined as the arithmetic average of fmin and fmax and f_o is the free running frequency of the LM567L oscillator section. The bandwidth skew Δf_X is the difference between these frequencies. Normalized to f_o , this bandwidth skew can be expressed as:



Response to 100mV_{rms} tone burst. $R_L = 1K\Omega$

Fig. 3. Typical Output Response to 100mV Input Tone-Burst

If necessary, the detection bandwidth skew can be reduced to zero by an optional centering adjustment. (see optional controls.)




Fig. 4. Definition of Bandwidth Skew

PIN DESCRIPTION AND EXTERNAL COMPONENTS

PIN 3: INPUT

The input signal is applied to Pin 3 through a coupling capacitor. This terminal is internally biased at a DC level 2 volts above ground, and has an input impedance level of approximately $100K\Omega$.

PIN 5 and 6: TIMING RESISTOR R1 and CAPACITOR C1

The center frequency of the decoder is set by resistor R1 between Pins 5 and 6, and capacitor C1 from Pin 6 to ground, as shown in Fig 2.

Pin 5 is the oscillator squarewave output which has a magnitude of approximately V_{cc}-1.4V and an average DC level of V_{cc}/2.A 5KΩ load may be driven from this point. The voltage at pin 6 is an exponential triangle waveform with a peak-to-peak amplitude of=(V_{cc}-1.3)/3.5 volts and an average DC level of V_{cc}/2. Only high impedance loads should be connected to Pin 6 to avoid disturbing the temperature stability or duty cycle of the oscillator.



PIN 2: LOOP FILTER-C2

Capacitor C2 connected from Pin 2 to ground serves as a single pole, low-pass filter for the PLL portion of the LM567L. The filter time constant is given by T2=R2C2, where R2 (100K Ω) is the impedance at Pin 2.

The selection of C2 is determined by the detection bandwidth requirements, as shown in Fig 10. For additional information see section on "Definition of Device Parameters."

The voltage at Pin 2, the phase detector output, is a linear function of frequency over the range of 0.95 f₀ to 1.05 f₀, with a slope of approximately 20mV/% frequency deviation.

PIN 1: OUTPUT FILTER-C3

Capacitor C3 connected from Pin 1 to ground forms a simple low-pass post detection filter to eliminate spurious outputs due to out-of-band signals. The time constant of the filter can be expressed as T3=R3C3, where R3 ($47K\Omega$) is the internal impedance at Pin 1.

If the value of C3 becomes too large, the turn-on or turn-off time of the output stage will be delayed until the voltage change across C3 reaches the threshold voltage. In certain applications, the delay may be desirable as a means of suppressing spurious outputs. Conversely, if the value of C3 is too small, the beat rate at the output of the quadrature detector may cause a false logic level change at the output (Pin 8).

The average voltage (during lock) at Pin 1 is a function of the in-band input amplitude in accordance with the given transfer characteristic.

PIN 8: LOGIC OUTPUT

Terminal 8 provides a binary logic output when an input signal is present within the pass-band of the decoder. The logic output is an uncommitted, open-collector power transistor capable of switching high current loads. The current level at the output is determined by an external load resistor, RL, connected from Pin 8 to the positive supply.

When an in-band signal is present the output transistor at Pin 8 saturates with a collector voltage of less than 0.6V at full rated output current of 10mA. If large output voltage swings are needed, RL can be connected to a supply voltage, V+, higher than the V_{cc} supply. For safe operation, V+ \leq 15 volts.

OPERATING INSTRUCTIONS

SELECTION OF EXTERNAL COMPONENTS

A typical connection diagram for the LM567L is shown in Fig 2. For most applications, the following procedure will be sufficient for determination of the external components R1, C1, C2, and C3.

- R1 and C1 should be selected for the desired center frequency by the expression f₀≈ 1/R1C2. For optimum temperature stability, R1 should be selected such that 20KΩ ≤ R1 ≤ 200KΩ, and the R1C1 product should have sufficient stability over the projected operating temperature range.
- 2. Low-pass capacitor, C2, can be determined from the bandwidth versus input signal amplitude graph of Fig 10. One approach is to select an area of operation from the graph, and then adjust the input level and value of C2 accordingly. Or if the input amplitude variation is known, the required fo C2 product can be found to give the desired bandwidth. Constant bandwidth operation requires V_i>200mV_{rms}. Then, as noted on the graph, bandwidth will be controlled solely by the fo C2 product.
- 3. Capacitor C3 sets the band edge of the low-pass filter which attenuates frequencies outside of the detection band and thereby eliminates spurious outputs. If C3 is too small, frequencies adjacent to the detection band may switch the output stage off and on at the beat frequency, or the output may pulse off and on during the turn-on transient. A typical minimum value for C3 is 2 C2.

Conversely, if C3 is too large, turn-on and turn-off of the output stage will be delayed until the voltage across C3 passes the threshold value.

PRECAUTIONS

- The LM567L will lock on signals near (2n+1) f₀ and produce an output for signals near (4n+1) f₀, for n=0, 1, 2 etc. Signals at 5 f₀ and 9 f₀ can cause an unwanted output and should, therefore, be attenuated before reaching the input of the circuit.
- Operating the LM567L in a reduced bandwidth mode of operation at input levels less than 200mV_{rms} results in maximum immunity to noise and out-band signals. Decreased loop damping, however, causes the worst-case lock-up time to increase, as shown by the graph of Fig 13.



- 3. Bandwidth variations due to changes in the in-band signal amplitude can be eliminated by operating the LM567L in the high input level mode, above 200mV_{ms}. The input stage is then limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the in-band signal is suppressed. In addition, the limited input stage will create in-band components from subharmonic signals so that the circuit becomes sensitive to signals at f₀/3, f₀/5 etc.
- 4. Care should be exercised in lead routing and lead lengths should be kept as short as possible. Power supply leads should be properly bypassed close to the integrated circuit and grounding paths should be carefully determined to avoid ground loops and undesirable voltage variations. In addition, circuits requiring heavy load currents should be provided by a separate power supply, or filter capacitors increased to minimize supply voltage variations.

OPTIONAL CONTROLS

PROGRAMMING

Varying the value of resistor R1 and/or capacitor C1 will change the center frequency. The value of R1 can be changed either mechanically or by solid state switches. Additional C1 capacitors can be added by grounding them through saturated npn transistors.

SPEED OF RESPONSE

The minimum lock-up time is inversely related to the loop frequency. As the natural loop frequency is lowered, the turn-on transients becomes greater. Thus maximum operating speed is obtained when the value of capacitor C2 is minimum. At the instant an input signal is applied, its phase may drive the oscillator away from the incoming frequency rather than toward it. Under this condition, the lock-up transient is in a worst case situation, and the minimum theoretical lock-up time will not be achievable.

The following expressions yield the values of C2 and C3, in microfarads, which allow the maximum operating speeds for various center frequencies where f_0 is Hz.

$$C2 = \frac{13}{f_0}$$
, $C3 = \frac{26}{f_0} \mu F$

The minimum rate that digital information may be detected without losing information due to turn-on transient or output chatter is about 10 cycles/bit, which corresponds to an information transfer rate of f₀/10 baud. In situations where minimum turn-off is of less importance than fast turn-on, the optional sensitivity adjustment circuit of Fig 5 can be used to bring the quiescent C3 voltage closer to the threshold voltage. Sensitivity to beat frequencies, noise, and extraneous signals, however, will be increased.




Fig. 5. Adjustable Sensitivity Connections



CHATTER

When the value of C3 is small, the lock transient and ac components at the lock detector output may cause the output stage to move through its threshold more than once, resulting in output chatter.

Although some loads, such as lamps and relays will not respond to chatter, logic may interpret chatter as a series of output signals. Chatter can be eliminated by feeding a portion of the output back to the input (Pin 1) or, by increasing the size of capacitor C3. Generally, the feedback method is preferred since keeping C_3 small will enable faster operation. Three alternate schemes for chatter prevention are shown in Fig 6. Generally, it is only necessary to assure that the feedback time constant does not get so large that it prevents operation at the highest anticipated speed.




Fig. 6. Methods of Reducing Chatter

SKEW ADJUSTMENT

The circuits shown in Fig 7 can be used to change the position of the detection band (capture range) within the largest detection band (lock range). By moving the detection band to either edge of the lock range, input signal variations will expand the detection band in one direction only, since R₃ also has a slight effect on the duty cycle, this approach may be useful in obtaining a precise duty cycle when the circuit is used as an oscillator.





Fig. 7. Detection Band Skew Adjustment











LM567L







214

LOW VOLTAGE/POWER NARROW BAND FM IF

The MC3361 is designed for use in FM dual conversion communication. It contains a complete narrow band FM demodulation system operable to less than 2.5V supply voltage. This low-power narrow-band FM IF system provides the second converter, second IF, demodulator. Filter Amp and squelch circuitry for communications and scanning receivers.


FEATURES

- Stable operation with wide supply voltage (2.5V to 7.0V)
- Low power consumption (4.0mA typ. at V_{cc} = 4.0V)
- Excellent input sensitivity
- (-3dB limiting, 2.0µV_{rms} typ)
- Minimum number of external components required.

APPLICATION


- · Cordless phone (for home use)
- FM dual conversion communications equipment

BLOCK DIAGRAM




ORDERING INFORMATION

Device	Package	Operating Temperature			
MC3361N	16DIP	00 . 7040			
MC3361D	·16 SOP	- 20 ~ + 70°C			





PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{cc} (max)	10	v
Operating Voltage Range	Vcc	2.5 to 7.0	· V
Detector Input Voltage	V ₈	1.0	V _{p•p}
RF Input Voltage (V _{cc} ≥4.0V)	V ₁₆	1.0	Vms
Mute Function	V14	-0.5 ~ + 5.0	V _{peak}
Operating Temperature	Topr	- 20 ~ + 70	°C
Storage Temperature	T _{sta}	- 65 ~ + 150	°C

Absolute maximum ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.



ELECTRICAL CHARACTERISTICS

(V_{CC} = 4.0V, fo = 10.7MHz, $\triangle f = \pm 3$ KHz, f_{MOD} = 1KHz, Ta = 25°C, unless otherwise specified)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Supply Current	Icc	Squelch off $(V_{12} = 2V)$ Squelch on $(V_{12} = GND)$		4.0 6.0		mA mA
Input Limiting Voltage	VINL	- 3.0dB limiting		2.0		μV
Detector Output Voltage	V ₉			2.0		V _{dc}
Detector Output Impedance	Z _{OD}			400		Ω
Audio Output Voltage	Vo	$V_{in} = 10 mV$	100	160		mV _{ms}
Filter Gain	A _{VF}	$f = 10 KHz, V_{in} = 5 mV$	40	48		dB
Filter Output DC Voltage	V _{OF}			1.5		V _{dc}
Trigger Hysteresis of Filter	VTH			50		mV
Mute Switch-on Resistance	Ron	Mute "Low"		10		Ω
Mute Switch-off Resistance	ROFF	Mute "High"		10		MΩ
Scan Control "Low" Output	V _{13L}	Mute off $(V_{12} = 2V)$			0.5	V _{dc}
Scan Control "High" Output	V _{13H}	Mute on (V ₁₂ = GND)	3.0			V _{dc}
Mixer Conversion Gain	A _{VM}			24		dB
Mixer Input Resistance	R _{IM}			3.3		KΩ
Mixer Input Capacitance	Сім			2.2		pF



PIN DESCRIPTION


Pin No.	Name	Function
1, 2	OSC	The crystal oscillator terminals for mixer conversion. The colpitts oscillator is internally biased with a regulated current source which assures proper operation over a wide supply range. The collector, base and emitter terminals are at pins 4, 1, and 2 respectively. The crystal which is used in the parallel resonant mode, may be replaced with an appropriate inductor if the application does not require the stability of a crystal oscillator. $V_{CC} \xrightarrow{\text{PIN 4}} \xrightarrow{1}_{C1} $
3, 16	Mixer Input, (RF Input) Mixer Output	The mixer input/output terminals. The mixer converts the input frequency (10.7MHz) down to 455KHz. The mixer is double balanced to reduce spurious response. The mixer output impedance will properly match the input impedance of a ceramic filter which is used as a bandpass filter coupling the mixer output to the IF limiting amplifier. Following the mixer, a ceramic bandpass filter is recommended. The 455KHz types come in bandwidth from ± 2 KHz to ± 15 KHz.
4	V _{cc}	Power supply pin.
5, 6, 7	Limiter Amp Input, Decoupling	Limiter Amp inputs and decoupling terminals. The IF limiter amplifier consists of five differential gain stages, with the input impedance set by $1.8K\Omega$ resistor to properly terminate the ceramic filter driving the IF. The IF output is connected to the external quad coil at pin 8 via an internal 10pF capacitor. The frequency limitation is due to the high resistance values in the IF, which were necessary to meet the low power requirement. The output of the limiter is internally connected to the quadrature detector.
8, 9	Quadrature Input, Audio Output	Quadrature detector input and output terminals. A conventional quadrature detector is used to demodulate the FM signal. The Q of the quad coil, which is determined by the external resistor placed across it, has multiple affects on the audio output. ($Q \ll R$) Increasing the Q increases audio output level but because of non- linearities in the tank phase characteristic, also increases distortion. For proper operation, the voltage swing on pin 9 should be adequate to prevent distortion (160mV _{ms} typ). The detector output is amplified and buffered to the audio output pin 9, which has an output impedance of approximately 400 Ω .



PIN DESCRIPTION (Continued)

Pin No.	Name	Function
10, 11	Filter Input/ Output	Filter Amp input/output terminals. The inverting OP Amp is provided with an output at pin 11 providing dc bias (externally) to the input at pin 10 which is referred internally to 0.7V. The OP Amp is normally utilized as either a bandpass filter to extract a specific frequency from the audio output, such as a ring or dial tone, or as a high pass filter to detect noise due to no input at the mixer.
12, 13, 14	Squeich In, Scan Control, Mute Output	Squeich control input, scan control output, mute output terminals. A low bias to pin 12 sets up the squeich trigger circuit such that pin 13 is high, and the audio mute (pin 14) is internally short circuited to ground (typically 10 Ω to GND). If pin 12 is raised above mute threshold (0.7V) by the noise or tone detector, pin 13 (scan control output) will become low level output and the audio mute will be an open circuit. There is 50mV of hysteresis at pin 12 which effectively prevents jitter.
15	GND	GND pin.

TYPICAL APPLICATION CIRCUIT




In the above typical application, the audio signal is recovered using a conventional quadrature FM detector. The absence of an input signal is indicated by the presence of noise above the desired audio frequencies. This "noise band" is monitored by an active filter and a detector. A squelch trigger circuit indicates the presence of noise (or a tone) by an output which can be used to control scanning. At the same time, an internal switch is operated which can be used to mute the audio.



LOW POWER DTMF RECEIVER

The KT3170 is a complete Dual Tone Multiple Frequency (DTMF) receiver that is fabricated by low power CMOS and the Switched-Capacitor Filter technology. This LSI consists of band split filters, which separates the high and low group tones, followed by a digital counting section which verifies the frequency and duration of the received tones before passing the corresponding code to the output bus. It decodes all 16 DTMF tone pairs into a 4bits digital code.

The externally required components are minimized by on chip provision of a differential input AMP, clock oscillator and latched three state interface. The on chip clock generator requires only a low cost TV crystal as an external component.



FEATURES

- Detects all 16 standard tones.
- Low power consumption: 15mW (Typ)
- Single power supply: 5V
- Uses inexpensive 3.58MHz crystal
- Three state outputs for microprocessor interface
- Good quality and performance for using in exchange system
- Package options include standard plastic and ceramic 300 mil DIPs
- Power down mode/input inhibit


APPLICATIONS

- PABX
- Central Office
- Paging Systems
- Remote Control
- Credit Card Systems
- Key Phone System
- Answering Phone
- Home Automation System
- Mobile Radio
- Remote Data Entry

ORDERING INFORMATION


Device	Package	Operating Temperature	
KT3170N	Plastic	-40 ~ +85°C	
KT3170J	Ceramic	-40 ~ +85°C	

PIN CONFIGURATION





BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit	
Power Supply Voltage	V _{DD}	6	V L	
Analog Input Voltage Range	Vina	$-0.3 \sim V_{DD} + 0.3$	v	
Digital Input Voltage Range	VIND	$-0.3 \sim V_{pp} + 0.3$	v	
Output Voltage Range	Vo	$-0.3 \sim V_{DD} + 0.3$	v	
Current On Any Pin	IIN	10	mA	
Operating Temperature	T _a	- 40 ~ + 85	°C	
Storage Temperature	T _{sta}	- 60 ~ + 150	°C	

* Absolute Maximum Ratings are these values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.



ELECTRICAL CHARACTERISTICS ($V_{DD} = 5V$, $Ta = 25^{\circ}C$, unless otherwise noted)

Characteristics	Symbol	Test Condition	Min	Тур	Max	Unit
Operating Supply Voltage	V _{DD}	· · · · · · · · · · · · · · · · · · ·	4.75		5.25	v
Operating Supply Current	IDD	•		3.0	9.0	mA
Power Dissipation	Po			15	45	mW
Input Voltage Low	V _{IL}				1.5	V
Input Voltage High	ViH		3.5			V
Input Leakage Current	1 _{IH} /I _{IL}	$V_{IN} = GND \text{ or } V_{DD}$		0.1		μA
Pull Up Current On OE Pin	IPU	OE = GND		7.5	15	μA
Analog Input Impedance	R _{IN}	f _{IN} = 1KHz	8	10		MΩ
Steering Input Threshold Voltage	V _{TS}		2.2		2.5	V
Output Voltage Low	V _{oL}	No Load			0.03	v
Output Voltage High	V _{он}	No Load	4.97			V
Output Current	Isink	$V_{OL} = 0.4V$	1	2.5		mA
Output Current	Isource	V _{он} = 4.6V	0.4	0.8		mA
V _{ref} Output Voltage	V _{ref}		2.4		2.8	V
V _{ref} Output Resistance	R _{ref}			10		KΩ
Analog Input Offset Voltage	Vos			25		mW
Power Supply Rejection Ratio	PSRR	Gain Setting Amp at 1KHz		60		dB
Common Mode Rejection Ratio	CMRR	-3.0V <v<sub>IN<3.0V</v<sub>		60		dB
Open Loop Voltage Gain	Av	Gain Setting Amp at 1KHz		65		dB
Open Loop Unit Gain Bandwidth	BW			1.5		MHz
Analog Output Voltage Swing	VAO	R _L = 100K		4.5		V _{p-p}
Acceptable Capacitive Load	CL	GS		100		pF
Acceptable Resistive Load	RL	GS		50		KΩ
Analog Input Common Mode Voltage Range	V _{см}	No Load		3.0		V _{p-p}



AC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5V$, $Ta = 25^{\circ}C$, $f_{C} = 3.579545MHz$)

Characteristics	Symbol	Test Condition	Min	Тур	Max	Unit
Valid Input Signal Range (each tone of composite signal)	VINA		- 29		1.0	dBm
Dual Tone Twist Accept	тw			± 10		dB
Acceptable Frequency Deviation	FDA				± 1.5% ± 2Hz	
Frequency Deviation Reject	FDR		± 3.5%			
Third Tone Tolerance	тз		- 25	- 16		dB
Noise Tolerance	NT			- 12		dB
Dial Tone Tolerance	DT		18	22		dB
Crystal Clock Frequency	fc		3.5759	3.5795	3.5831	MHz
Maximum Clock Input Rise Time	tr	External Clock			110	nS
Maximum Clock Input Fall Time	t _f	External Clock			110	nS
Acceptable Clock Input Duty Cycle	DC	External Clock	40	50	60	%
Acceptable Capacitive Load	CLO	OSC2 PIN			30	pF
Tone Present Detect Time	TDP		5	11	14	mS
Tone Absent Detect Time	TDA		0.5	4	8.5	mS
Minimum Tone Duration Accept	TUA	User Adjustable			40	mS
Maximum Tone Duration Reject	TUR	User Adjustable	20			mS
Acceptable Interdigit Pause	TAID	User Adjustable			40	mS
Rejectable Interdigit Pause	TRID	User Adjustable	20			mS
Propagation Delay Time SI to Q	TPSQ	OE = High		8	11	μS
Propagation Delay Time SI to DSO	T _{psds}	OE = High		12		μS
Output Data Setup Q to DSO	TSU	OE = High		3.4		μS
Propagation Delay Time OE to Q (Enable)	TPEQ	$R_L = 10K, C_L = 50pF$		50	60	nS
Propagation Delay Time OE to Q (Disable)	TPDQ	$R_{L} = 10K, C_{L} = 50pF$		300		nS

Notes: 1. Digit sequence consists of all 16 DTMF tones.

- 2. Tone duration = 40mS, Tone pause = 40mS.
- 3. Nominal DTMF frequencies are used.
- 4. Both tones in the composite signal have an equal amplitude.
- 5. Tone pair is deviated by $\pm 1.5\% \pm 2Hz$.
- 6. Bandwidth limited (3KHz) Gaussian Noise.
- 7. The precise dial tone frequencies are (350Hz and 440Hz) $\pm 2\%$.
- 8. For an error rate of better than 1 in 10000.
- 9. Referenced to lowest level frequency component in DTMF signal.
- 10. Minimum signal acceptance level is measured with specified maximum frequency deviation.
- 11. This item also applies to a third tone injected onto the power supply.
- 12. Referenced to Fig. 1 Input DTMF tone level at 28dBm.



PIN DESCRIPTION

Pin	Name	Description
1	IN+	Non inverting Input of the op amp.
2	IN –	Inverting Input of the op amp.
3	GS	Gain Select. The output used for gain adjustment of analog input signal with a feedback resistor.
4	V _{ref}	Reference Voltage output (V_DD/2, Typ) can be used to bias the op amp input of V_DD/2.
5	l _{iN}	Input inhibit. High input states inhibits the detection of tones. This pin is pulled down internally.
6	P _{DN}	Control input for the stand-by power down mode. Power down occurs when the signal on this input is in high states. This pin is pulled down internally.
7, 8	OSC1 OSC2	Clock input/output. A inexpensive 3.579545MHz crystal connected between these pins completes internal oscillator. Also, external clock can be used.
9	GND	Ground pin.
10	OE	Output Enable input. Outputs Q ⁴ -Q4 are CMOS push pull when OE is High and open circuited (High impedence) when disabled by pulling OE low. Internal pull up resistor built in.
11-14	Q1-Q4	Three state data output. When enabled by OE, these digital outputs provide the hexadecimal code corresponding to the last valid tone pair received.
15	DSO	Delayed Steering Output. Indicates that valid frequencies have been present for the required guard time, thus constituting a valid signal. Presents a logic high when a received tone pair has been registered and the output latch is updated. Returns to logic low when the voltage on SI/GTO falls below V_{TS} .
16	ESO	Early Steering Outputs. Indicates detection of valid tone outputs a logic high immediately when the digital algorithm detects a recognizable tone pair. Any momentary loss of signal condition will cause ESO to return to low.
17	SI/GTO	Steering Input/Guard Time Output. A voltage greater than V_{TS} detected at SI causes the device to register the detected tone pair and update the output latch. A voltage less than V_{TS} frees the device to accept a new tone pair. The GTO output acts to reset the external steering time constant, and its state is a function of ESO and the voltage on SI.
18	V _{DD}	Power Supply (+5V, Typ)




,

APPLICATION INFORMATION


The KT3170 is complete Touch-Tone detection system. It combines high precision active filter with analog circuits and digital control logic on a monolithic CMOS chip. This application information describes device operation of each block, performance and typically application circuit.

ANALOG INPUT CONFIGURATION

The KT3170 is designed to accept sinusoidal input waveforms but will operate satisfactorily with any input that has the correct fundamental frequency. The input arrangement provides a differential input op amp, bias source (reference voltage V_{REF}) which is used to bias the inputs at mid-rail. Connection of a feedback resistor to the op amp output (GS) makes gain of op amp adjust. The signal level at the input must be operated in power supply range on the data sheet. In a single ended configuration, the input pins are connected as shown in application circuit with unity gain and V_{REF} biasing. In a differential ended configuration the input pins are connected as shown in Fig. 2 with voltage gain (R5/R1).



All resistors are 1% tolerance All capacitors are 5% tolerance




All capacitors are 5% tolerance Fig. 2 Differential Ended Input Configuration



**

FILTER SECTION

After analog signal is passed op amp, separation of the low group and high group tones is achieved by applying the DTMF signal to the inputs of two 9th-order switched capacitor band pass filter, the bandwidths of which correspond to the low and high group frequencies. The band split filters are actually rejecting all frequencies except the 16 DTMF tone pairs. The filter section also incorporates notches at 350 and 440Hz for exceptional dial tone rejection as shown below. Each filter output is followed by a single order switched capacitor section which smoothes the signals prior to limiting. Limiting is performed by high-gain comparator which are provided with hysteresis to prevent detection of unwanted low level signals. The outputs of the comparators provide full-rail logic swing at the frequencies of the incoming DTMF signals.



RECISE DIAL TONES	DTMF TONES	i
= 350Hz	A = 697Hz	E = 1209Hz
= 440Hz	B = 770Hz	F = 1336Hz
	C = 852Hz	G = 1477Hz
	D = 941Hz	H = 1633Hz

Fig. 3 Typical Filter Characteristics



X : Y :

DECODER SECTION

Following the filter section is a decoder employing digital counting techniques to determine the frequencies of the incoming tones and to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm protects against tone simulation by extraneous signals such as voice while providing tolerance to small frequency deviations and variations.

The averaging algorithm has been developed to ensure an optimum combination of immunity to "talk-off" and tolerance to the presence of interferring nsignals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as "signal condition"), it raises the "Early Steering" flag (ESO). Any loss of signal condition will cause the ESO to fall.

OSCILLATOR SECTION

The KT3170 contains an on chip inverter with sufficient gain a feedback resistor Rf to provide oscillation when connected to a low cost television "color-burst" crystal. The oscillator circuit is connected as shown in application circuit. It is possible to operate several KT3170 devices employing only a single crystal oscillator. The oscillator output of the first devices in the chain is coupled through a 30pF capacitor to the oscillator input (OSC1) of the next device; subsequent devices are connected in a similar fashion as shown Fig. 4. The problems for unbalanced loading are not a concern with the arrangement shown, i.e., balancing capacitors are not required.





Fig. 4 Oscillator Connection



STEERING CIRCUIT

Before registration of a decoded tone pair, the receiver checks for a valid signal duration. This check is performed by an external RC time constant driven by the ESO. A logic high on the ESO causes V_c (see Fig. 5) to rise as the capacitor discharges. Providing signal condition is maintained (ESO remains high) for the validation period (t_{GTP}), V_c reaches the threshold (V_{TeT}) of the steering logic to register the tone pair, thus latching its corresponding 4 bits code (see Table 1) into the output latch. At this point, the GTO output is activated and drives V_c to V_{DD} . GTO continues to drive high as long as the ESO remains high, finally after a short delay to allow the output latch to settle, the "delayed steering" output flag (STO) goes high, signalling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three-state control input (OE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruption (drop outs) too short to be considered a valid pause. This capability, together with the capability of selecting the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.



DIGITAL OUTPUT

Outputs Q1-Q4 are CMOS push pull when enabled (EO = High) and open circuited (high impedance) when disabled by pulling EO = Low. These digital outputs provide the hexadecimal code corresponding to the DTMF signals. The table below describes the hexadecimal.

NO	LOW FREQUENCY	HIGH FREQUENCY	OE	Q4	Q3	Q2	Q1
1	697	1209	н	0	0	0	1
2	697	1336	н	0	0	1	0
3	697	1477	н	0	0	1	1
4	770	1209	н	0	1	0	0
5	770	1336	н	0	1	0	1
6	770	1477	н	0	1	1	0
7	852	1209	н	0	1	1	: 1
8	852	1336	н	1	0	0	0
9	852	1477	н	1	0	0	1
0	941	1336	н	1	0	1	0
*	941	1209	н	1	0	1	1
#	941	1477	н	1	1	0	0
Α	697	1633	н	1	1	0	1
В	770	1633	н	1	1	1	0
С	852	1633	н	1	1	1	1
D	941	1633	н	0	0	0	0
ANY		_	L	Z	Z	Z	Z

Z: High Impedance

H: High Logic Level

L: Low Logic Level




GUARD TIME ADJUSTMENT


In a situations which do not require independent selection of receive and pause, the simple steering of Fig. 5 is applicable. Component values are chosen according to the following formula:

$t_{REC} = t_{DP} + t_{GTP}, t_{GTP} = 0.63RC$

The value of t_{DP} is a parameter of the device and t_{REC} is the minimum signal duration to be recognized by the receiver. A value for C of 0.1μ F is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a t_{REC} of 40 miliseconds would be 300K. A typical circuit using this steering configuration is shown in Figure 1. The timing requirements for most telecommunication applications are satisfied with this circuits. Different steering arrangements may be used to select independently the guard times for tone-present (t_{GTP}) and tone-absent (t_{GTA}). This may be necessary to meet system specifications which place both tone duration and interdigit pause. Guard time adjustment also allows the designer to tailor system parameters such as talk-off and noise immunity. Increasing t_{REC} improves talk-off performance since it reduces the probability that tones simulated by speech will maintain signal condition for long enough to be registered. On the other hand, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to drop-outs would be requirements. Design information for guard time adjustments is shown in Figure 6.




$$\begin{split} t_{GTP} &= (R1C) ln(V_{DD}/V_{DD} - V_{TST}) \\ t_{GTA} &= (RpC) ln(V_{DD}/V_{TST}) \\ Rp &= R1R2/(R1 + R2) \\ (a) \ Decreasing \ t_{GTA}(t_{GTP} > t_{GTA}) \end{split}$$



$$\begin{split} t_{GTP} &= (RpC) In(V_{DD}/V_{DD} - V_{TST}) \\ t_{GTA} &= (R1C) In(V_{DD}/V_{TST}) \\ Rp &= R1R2/(R1 + R2) \\ (a) & Decreasing \ t_{GTP}(t_{GTP} < t_{GTA}) \end{split}$$









PCM TRANSMIT/RECEIVE FILTER


The KT3040 PCM CODEC Filter is a monolithic circuit that provides the transmit and receive filtering necessary to interface a voice telephone circuit to a time division multiplexed application in 8KHz sampling system. The device consists of two switched capacitor filters. transmit and receive, and power amplifiers which may be used to drive a transformer hybrid (2 to 4 wire converter) or an electronic hybrid (SLIC). If an electronic hybrid is used, the power amplifiers are not needed and may be deactivated to minimize power dissipation. The transmit filter is a fifth order low pass filter in series with a fourth order high pass filter. It provides a flat band pass filter which will pass frequencies between 200Hz and 3400Hz and provides rejection of the 50/60Hz power line frequency as well as the anti aliasing needed in an 8KHz sampling system. The receive filter is a low pass filter which smooths the voltage steps present in the CODEC output waveform and provides the sin x/x correction necessary to give unity gain in the passband for the CODEC-decoder-and-receive-filter pair.



- Exceeds all D3/D4 and CCITT specifications
- Low power consumption: 45 mW (0 dBm0 into 600Ω)

30 mW (power amps disabled) † Under Development

- Power down mode: 0.5 mW
- External gain adjustment, both transmit and receive filters.
- Transmit filter includes 50/60Hz rejection
- Receive filter includes sin x/x compensation
- Direct interface with transformer or electronic telephone hybrids
- TTL and CMOS compatible logic
- Power supplies: +5V, -5V
- All inputs protected against static discharge due to handling
- · 300 mil ceramic package available



ORDERING INFORMATION

Device	Package	Operating Temperature
†KT3040N	Plastic	
†KT3040AN	Plastic	
KT3040J	Ceramic	— − 25~ + 125°C
KT3040AJ	Ceramic	




BLOCK DIAGRAM

PDN GNDA GNDD VFRO PWRI VBB Vcc 13 15 (11) 8 9 5 4 RECEIVE FILTER 7 - 1 PWR0-POST VFal (10 PRE FILTER FILTER 6 PWRO+ CLOCK CLK | (12 GENERATOR CLKO 14 2 VF_XI-POST VF_XO (16 PREFILTER FILTER VF_XI+ 1 TRANSMIT FILTER 3 GSX



PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Value	Unit	
Supply Voltages	V _{CC} , V _{BB}	±7	V	
Power Dissipation	PD	1	W/PKG	
Input Voltage	VIN	±7	v	
Output Short-Circuit Duration	T _{S.C OUT}	Continuous	sec	
Operating Temperature Range	Та	- 25 to + 125	• °C	
Storage Temperature	T _{stg}	-65 to +150	°C	
Lead Temperature (Soldering 10 seconds)	ΤL	300	°C	



DC ELECTRICAL CHARACTERISTICS

(Ta=0°C to 70°C, V_{CC}= + 5V \pm 5%, V_{BB} = - 5V \pm 5%, f_C=2.048MHz, GNDA = 0V, GNDD = 0V; unless otherwise specified)

a			КТ3040			ŀ	(T3040/	A	
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
POWER CONSUMPTION			I		1				
V _{cc} Standby Current	Icc	PDN = High		50	400		50	100	μA
V _{BB} Standby Current	I _{BB}	PDN = High		50	400		50	100	μA
V _{CC} Operating Current I _{CC1} PWRI = V _{BB} , Power amp inactive			3	4		3	4	mA	
V _{BB} Operating Current	I _{BB1}	PWRI = V ₈₈ , Power amp inactive		3	4		3	4	mA
V _{cc} Operating Current	I _{CC2}	$R_L = 600\Omega$ connected between PWRO + and PWRO - , Input Level = 0 dBm0 (Note 1)		4.6	6.4		4.6	6.4	mA
V _{BB} Operating Current	I _{BB2}	(Note 1)		4.6	6.4		4.6	6.4	mA
DIGITAL INTERFACE									
CLK Input Current	IINC	$V_{BB} \leq V_{IN} \leq V_{CC}$	- 10		10	- 10		10	μA
PDN Input Current	I _{INP}	$V_{BB} \leq V_{IN} \leq V_{CC}$	- 100			- 100			μA
CLKO Input Current	I _{INO}	$V_{BB} \leq V_{IN} \leq V_{CC} - 0.5$	- 10		0.1	- 10		0.1	μA
High Level Input Voltage	ViH	Except CLKO	2.2		V _{cc}	2.2		V _{cc}	۷
Low Level Input Voltage	VIL	Except CLKO	0		0.8	0		0.8	۷
High Level Input Voltage	VIHO	CLKO Pin	V _{cc} - 0.5		Vcc	$V_{CC} - 0.5$		V _{cc}	۷
Low Level Input Voltage	VILO	CLKO Pin	V _{BB}		V _{BB} + 0.5	V _{BB}		V _{BB} + 0.5	٧
Input Intermediate Voltage	V _{IIO}	CLKO Pin	- 0.8		0.8	- 0.8		0.8	V



DC ELECTRICAL CHARACTERISTICS (Continued)

Oberneterietie	Our had	Test Oradities		KT3040			KT3040A		
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
TRANSMIT FILTER GAIN SETT	ING AMPL	IFIER				-	1	1	- I
V _{FXI} Input Leakage Current	IB _x I		- 100		100	- 100		100	nA
V _{FXI} Input Resistance	RI _x I	V _{BB} ≤ V _{FXI} ≤ V _{CC}	10			10			MΩ
V _{FXI} Input Offset Voltage	VOS _x I	$-2.5V \leq V_{IN} \leq +2.5V$	- 20		20	- 20		20	mV
V _{FXI} Common Mode Range	V _{CM}		- 2.5		2.5	- 2.5		2.5	V
Common Mode Rejection Ratio	CMRR	$-2.5V \le V_{IN} \le 2.5V$	60			60			dB
Power Supply Rejection Ratio of V_{CC} or V_{BB}	PSRR	· · · · · · · · · · · · · · · · · · ·	60			60			dB
Open Loop Output Resistance of GS _x	Rol	· · · · · · · · · · · · · · · · · · ·		1			1		ΚΩ
Minimum Load Resistance of GS _x	R _{LXI}		10			10			ΚΩ
Maximum Load Capacitance of GS _x	Col				100			100	pF
Output Voltage Swing of GS _x	Voxi	R _L ≥10KΩ	± 2.5			± 2.5			V
Open Loop Voltage Gain of GS_x	Avol	R _L ≥10KΩ	5,000			5,000			V/V
Open Loop Unity Gain Bandwidth of GS _x	fc			2			2		MHz



计算机 网络普马马马马

AC ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, $Ta = 25^{\circ}C$. All parameters are specificd for a signal level of 0dBm0 at 1KHz. The 0dBm0 level is assumed to be $1.54V_{ms}$ measured at the output of the transmit or receive filter)

a				KT3040		KT3040A			11-14
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
TRANSMIT FILTER (Transmit	filter input	OP amp set to the non-invert	ing unity g	ain mode	, with V _{FX}	u = 1.09V _{rm}	s unless	otherwise	e noted)
Minimum Load Resistance of V _{FXO}	RLx	- 2.5V <v<sub>OUT<2.5V - 3.2V<v<sub>OUT<3.2V</v<sub></v<sub>	3 10			3 10			ΚΩ ΚΩ
Load Capacitance V _{FXO}	CLx				100			100	pF
Power Supply Rejection Ratio, V _{FXO}	PSRR1	$f = 1 KHz, V_{FXI} \approx 0 V_{rms}, V_{CC} Pin$	30			30			dB
Power Supply Rejection Ratio, V _{FX0}	PSRR2	$f = 1 KHz, V_{FXI} = 0 V_{rms}, V_{BB} Pin$	35			35			dB
Absolute Gain	G _{AX}	f = 1KHz	2.875	3.0	3.125	2.9	3.0	3.1	dB
Gain Relative to G _{AX}	G _{RX}	Below 50Hz 50Hz 60Hz 200Hz 300Hz to 3KHz 3.3KHz 3.4KHz 4.0KHz 4.0KHz and above	- 1.5 - 0.15 - 0.35 - 0.7	- 41 - 35 - 15	- 35 - 35 - 30 0.05 0.15 0.03 - 0.1 - 14 - 32	- 1.5 - 0.125 - 0.35 - 0.7	- 41 - 35 - 15	- 35 - 35 - 30 0 0.125 0.03 - 0.1 - 14 - 32	dB dB dB dB dB dB dB dB dB dB
Absolute Delay at 1KHz	D _{AX}				230			230	μS
Differential Envelope Delay from 1KHz to 2.6KHz	D _{DX}				60			60	μS
Single Frequency Distortion Products	D _{PX1}				- 48			- 48	dB
Distortion at Maximum Signal Level	D _{PX2}	Gain = 20dB, R _L = 10K 0.16V _{rms} , 1KHz Signal Applied to V _{FX1}			- 45			- 45	dB
Total C Message Noise at V _{FXO}	N _{CX2}	Gain setting OP amp at 20dB Gain		3	6		2	5	dB _{rnco}
Total C Message Noise at V _{FXO}	N _{CX2}	Gain setting OP amp at 20dB Gain		3	6		3	6	dB _{rnco}
Temperature Coefficient of 1KHz Gain	G _{AXT}	· · · · · · · · · · · · · · · · · · ·		0.0004			0.0004		dB/°C
Supply Voltage Coefficient of 1KHz Gain	G _{AXS}	$V_{CC} = 5.0V \pm 5\%$ $V_{BB} = -5.0V \pm 5\%$		0.01			0.01		dB/V



AC ELECTRICAL CHARACTERISTICS (Continued)

				KT3040	1	KT3040A			
Characteristic	Symbol Test Conditions		Min	Тур	Max	Min	Тур	Max	Unit
Crosstalk, Rx to Tx 20 log V _{FRO}	CT _{RX}	Rx filter output = $2.2V_{rms}$ V _{FXI} = $0V_{rms}$, f = $0.2KHz$ to 3.4KHz measure V _{FXO}			- 70			- 70	dB
Gain Tracking Relative to G _{AX}	G _{RXL}	Output Level = + 3dBm0 + 2dBm0 to - 40dBm0 - 40dBm0 to - 55dBm0	- 0.1 - 0.05 - 0.1		0.1 0.05 0.1	-0.1 -0.05 -0.1		0.1 0.05 0.1	dB dB dB
RECEIVE FILTER (Unless other	rwise not	ed, the receive filter is preced	ed by a si	nx/x filte	er with an	input sigr	hal level	of 1.54V,	ms)
Input Leakage Current, V _{FRI}	I _{BR}	$-3.2V \le V_{IN} \le 3.2V$	- 100		100	- 100		100	nA
Input Resistance, V _{FRI}	R _{IR}		10			10			MΩ
Output Resistance, VFRO	R _{OR}				3		1	3	Ω
Load Capacitance, V _{FRO}	CLR		1		100			100	pF
Load Resistance, V _{FRO}	R _{LR}		10			10			KΩ
Power Supply Rejection of V _{CC} or V _{BB} , V _{FRO}	PSRR3	V_{FRI} connected to GNDA, f = 1KHz	35			35			dB
Output DC Offset, V _{FRO}	Vos	V _{FRI} connected to GNDA	- 200		200	- 200		200	m۷
Absolute Gain	GAR	f = 1KHz	- 0.125		0.125	- 0.1		0.1	dB
Gain Relative to Gain at 1KHz	G _{RR}	Below 300Hz 300Hz to 3.0KHz 3.3KHz 3.4KHz 4.0KHz 4.6KHz and above	- 0.15 0.35 - 0.7		0.125 0.15 0.03 - 0.1 - 14 - 32	- 0.125 0.35 - 0.7		0.125 0.125 0.03 - 0.1 - 14 - 32	dB dB dB dB dB dB
Absolute Delay at 1KHz	D _{AR}		1		100			100	μS
Differential Envelope Delay 1KHz to 2.6KHz	D _{dr}				100			100	μS
Single Frequency Distortion Products	D _{PR1}	f = 1KHz			- 48			- 48	dB
Distortion at Maximum Signal Level	D _{PR2}	2.2V _{rms} Input sinx/x filter, f = 1KHz, R _L = 10K			- 45		· · · ·	- 45	dB
Total C Message Noise at V _{FRO}	N _{CR}			3	5		3	5	dB _{rnco}
Temperature Coefficient of 1KHz Gain	Gart			0.0004			0.0004		dB/°C
Supply Voltage Coefficient of 1KHz Gain	G _{ARS}			0.01		2	0.01		dB/V



AC ELECTRICAL CHARACTERISTICS (Continued)

.		-		KT3040		KT3040A			
Characteristic	Symbol	Test Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Crosstalk, Transmit to Receive 20 log V _{FRO} V _{FXO}	CT _{XR}	$\label{eq:transmit} \begin{array}{l} \mbox{Transmit filter output} \\ = 2.2 V_{rms}, \ V_{FRI} = 0 V_{rms}, \\ \mbox{f} = 0.3 KHz \ to \ 3.4 KHz \\ \ measure \ V_{FRO} \end{array}$			- 70			- 70	dB
Gain Tracking Relative to G _{AR}	G _{rrl}	Output level = + 3dBmO + 2dBmO to - 40dBmO - 40dBmO to - 55dBmO (Note 5)	- 0.1 - 0.05 - 0.1		0.1 0.05 0.1	- 0.1 - 0.05 - 0.1		0.1 0.05 0.1	dB dB dB
RECEIVE OUTPUT POWER AM	PLIFIER	······································							
Input Leakage Current, PWRI	IBP	$-3.2V \le V_{IN} \le 3.2V$	0.1		3	0.1		3	μA
Input Resistance, PWRI	RIP		10			10			MΩ
Output Resistance, PWRO + , PWRO –	R _{OP1}	Amplifier Active		1			1		Ω
Load Capacitance, PWRO + , PWRO –	CLP				500			500	pF
Gain, PWRI to PWRO + Gain, PWRI to PWRO –	G _{ap+} G _{ap-}	$R_L = 600\Omega$ connected between PWRO + and PWRO -, input Level = 0dBm0 (Note 4)		1 -1			1 -1		V/V V/V
Gain Tracking Relative to 0dBm0 Output Level. Including Receive Filter	G _{rpl}	$V = 2.05V_{rms}, R_{L} = 600\Omega$ (Note 4, 5) $V = 1.75V_{rms}, R_{L} = 300\Omega$	-0.1 -0.1		0.1 0.1	- 0.1 - 0.1		0.1	dB
Signal/Distortion	S/D _P	$V = 2.05V_{rms}, R_L = 600\Omega$ $V = 1.75V_{rms}, R_L = 300\Omega$ (Note 4, 5)		-	45 45		1	- 45 - 45	dB dB
Output DC Offset PWRO + , PWRO -	V _{OSP}	PWRI connected to GNDA	- 50		50	- 50		50	mV
Power Supply Rejection Ratio of V_{CC} or V_{BB}	PSRR5	PWRI connected to GNDA	45			45			dB

Note 1: Maximum power consumption will depend on the load impedance connected to the power Amplifier. This specification listed assumes 0dB_m is delivered to 600Ω connected from PWRO + to PWRO -.

Note 2: Voltage input to receive filter at 0V. V_{FRO} connected to PWRI, 600 Ω from PWRO + to PWRO - . Output measured from PWRO + to PWRO - .

Note 3: The 0dBm0 level for the filter is assumed to be 1.54V_{rms} measured at the output of the XMT or RCV filter.

Note 4: The 0dBm0 level for the power amplifiers is load dependent. For $R_L = 600\Omega$ to GNDA, the 0dBm0 level is $1.43V_{ms}$ measured at the amplifier output for $R_L = 300\Omega$ the 0dBm0 level is $1.22V_{ms}$.

Note 5: VFRO connected to PWRI, input signal applied to VFRI.



PIN DESCRIPTION

Pin No.	Designation	Function
1	V _{FXI+}	The non-inverting input of the gain adjustment OP amp in the transmit filter. The signal applied to this pin typically comes from the 2 to 4 wire hybrid in the case of a 2 wire line and goes through the frequency rejection and antialiasing filters before being sent to the CODEC for encoding.
2	V _{FXI} -	Inverting input of the gain adjustment operational amplifier on the transmit filter.
3	G _{sx}	Output of the gain adjustment operational amplifier on the transmit filter. Used for gain setting of the transmit filter.
4	V _{FRO}	Analog output of the receive filter. This output is capable of driving high impedance electronic hybrids. The gain of the receive signal may be attenuated by using a resister divider. For a transformer hybrid application, V_{FRO} is tied to PWRI and a dual balanced output is provided on pins PWRO + and PWRO
5	PWRI	Input to the power driver amplifiers on the receive side for interface to transformer hybrids. High impedance input. When tied to V_{BB} , the power amplifiers are powered down.
6	PWRO +	Non-inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
7	PWRO	Inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
8	V _{BB}	The negative power supply pin. The recommended input is -5V.
9	V _{cc}	The positive power supply pin. The recommended input is 5V.
10	V _{FRI}	Analog input of the receive filter, interface to the CODEC analog output for PCM applications. The receive filter provides the sinx/x correction needed for sample and hold types CODEC outputs to give unity gain.
11	GNDD	Digital ground return for internal clock generator.
12	CLK	The master clock input. Three clock frequencies can be used: 1.536MHz, 1.544MHz or 2.048MHz. For proper operation this clock should be tied to the receive clock of the CODEC.
13	PDN	Control input for the stand-by power down mode. Power down occurs when the signal on this input is pulled high. An internal pull up to the positive supply is provided.
14	CLK0	Master clock (pin 12, CLK) frequency selection. If tied to V _{BB} , CLK should be 1.536MHz. If tied to GNDD, CLK should be 1.544MHz. If tied to V _{ss} , CLK should be 2.048MHz. An internal pull up is provided.
15	GNDA	Analog return common to the transmit and receive analog circuits. Not internally connected to GNDD.
16	V _{FXO}	The analog output of the transmit filter. The output voltage range is $\pm 3.2V$.




FUNCTIONAL DESCRIPTION

The KT3040/A provides the transmit and receive filters found on the analog termination of a PCM line or trunk. The transmit filter performs the anti-aliasing function needed for an 8KHz sampling system, and the 50/60Hz rejection. The receive filter has a low pass transfer characteristic and also provides the sinx/x correction necessary to interface μ -Law and A-Law CODECs which have a non-return-to zero output of the digital to analog conversion. Gain adjustment is provided in the receive and transmit directions. The KT3040/A can interface directly with a transformer hybrid (2 to 4 wire conversion) or with electronic hybrids.

Transmit Filter

The input stage provides gain adjustment in the passband. The CMOS operational amplifier has a common mode range of $\pm 2.5V$, a DC offset of less than $\pm 20mV$, a voltage gain greater than 5,000 and a unity gain bandwidth of 2MHz. The load impedance connected to the amplifier output (G_{sx}) must be greater than 10K Ω in parallel with 25pF. The input operational amplifier can also be used in the inverting mode of differential amplifier mode. It can be connected to provide a gain of 20dB without degrading the overall filter performance.



The Tx input stage is followed by a prefilter which is a two-pole RC active low pass filter designed to attenuate high frequency noise before the input signal enters the switched capacitor band pass filter. A band pass filter provides rejection of 200Hz or lower noise which may exist in the signal path, and stopband attenuation which exceeds the D3 and D4 specifications as well as the CCITT G712 recommendations.


The output stage of the transmit filter, the post filter is also a two pole RC active low pass filter which attenuate clock frequency noise by at least 40dB. The output of the transmit filter is capable of driving a $\pm 3.2V_{PP}$ signal into a 10K Ω load in parallel with up to 25pF.


Receive Filter

The Rx input stage is a prefilter which is similar to the Tx prefilter. The prefilter attenuates high frequency noise that may be present on the receive input signal. A switched capacitor low pass filter provides stopband rejection, sinx/x gain correction and passband flatness.

The receive filter output V_{FRO} lead is capable of driving high impedance electronic hybrids. The gain of the receive section from V_{FRI} to V_{FRO} is (π /18000)/Sin (π /18000).

The filter gain can be adjusted downward by a resistor voltage divider as shown below. The total load impedance R_T connected to the filter output (V_{FRO}) must be greater than 10K Ω .








Receive Filter Power Amplifier

A balanced power amplifier is provided in order to transformer coupled line circuits. The receive filter output V_{FRO} is connected through gain setting resistors R1 and R2 to the amplifier input PWRI. The input voltage range on PWRI is $\pm 3.2V$. The series combination of R_s and the hybrid transformer must present a minimum AC load resistance of 600 Ω to the amplifier in the bridge configuration. A typical connection of the output driver amplifier is shown below.




Typical Connection of Output Driver Amp

The power amps can be deactivated, when not required, by connecting the power amplifier input (pin 5) to the negative power supply V_{BB} . This reduces the total filter power consumption by approximately 10mW-20mW depending on output signal amplitude.

Power Down Mode

Pin 13 (PDN) provides the power down control. When the level on this pin is high, the KT3040/A goes into standby, power down mode. The total filter power consumption will reduce to less than 1mW. This feature allows multiple KT3040/A to drive the same analog bus on a time shared basis. Connect PDN to GNDD for normal operation.





APPLICATION INFORMATION

Note 1: Transmit voltage gain = $\frac{R_1 + R_2}{R_2} \times \sqrt{2}$ (The filter itself introduces a 3dB gain), (R₁ + R₂ > 10K)

Note 2: Receive Gain = $\frac{R_4}{R_3 + R_4}$ (R₃ + R₄ ≥ 10K)

Note 3: In the configuration shown, the receive filter amplifiers will drive a 600Ω T to R termination to a maximum signal level of 8.5dBm. An alternative arrangement, using a transformer winding ratio equivalent to 1.414:1 and 300Ω lesistor, R_s, will provide a maximum signal level of 10.1dBm across a 600Ω termination impedance.

Gain Adjust

Fig. 2 shows the signal path interconnections between the KT3040 and KT5116 single-channel CODEC. The transmit RC coupling components have been chosen both for minimum passband droop and to present the correct impedance to the CODEC during sampling.

Optimum noise and distortion performance will be obtained from the KT3040 filter when operated with system peak overload voltages of ± 2.5 to $\pm 3.2V$ at V_{FXO} and V_{FRO}. When interfacing to a PCM CODEC with a peak overload voltage outside this range, further gain or attenuation may be required.

For example, the KT3040 filter can be used with the KT3000 series CODEC which has a 5.5V peak overload voltage. A gain stage following the transmit filter output and an attenuation stage following the CODEC output are required.

Decoupling Recommendations


PC board decoupling should be sufficient to prevent power supply transients from exceeding the absolute maximum rating of the device. A minimum of 1μ F is recommended for each power supply.


A 0.05μ F bypassing capacitor should also be connected from each power supply to GNDA. However, this decoupling may be reduced depending on board design and performance. Ground loops should be avoided.



į

TYPICAL PERFORMANCE CURVE







μ -LAW COMPANDING CODEC

The KT5116 is a monolithic CMOS companding CODEC which contains two parts: (1) an analog-to-digital converter (2) a digital to-analog converter which have transfer characteristics conforming to the μ -Law companding code.

These two parts form a coder-decoder function designed to meet the needs of the telecommunications industry for per-channel voice-frequency codes used in telephone digital switching and transmission systems.

Digital input and output are in serial format using sign-plus-amplitude coding.


A sync pulse input is provided for reception of multichannel information being multiplexed and synchronizing transmission over a single transmission line.

Practical transmission and reception of 8bit data words which contain the analog information is done from 64Kb/s to 2.1Mb/s rate with analog signal sampling occuring at an 8KHz rate.


FEATURES

- The simple ±5V power supply operation
- Typically 30mW low power dissipation
- Follows the µ-255 companding law
- Synchronous and asynchronous operation
- On-chip offset null circuit eliminates long term drift, drift error and need for trimming
- · Minimum external circuitry required
- Separate analog and digital grounding pins reduce system noise problems
- · On-chip sample and hold.

BLOCK DIAGRAM







ORDERING INFORMATION

Device	Package	Operating Temperature
KT5116J	Ceramic	0~70°C

ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol Value		Unit
DC Power Supply	V+ (V–)	+6 (-6)	. V
Ambient Operating Temperature	Ta	0 to 70	°C
Storage Temperature	Ts	- 55 to 125	°C
Package Dissipation at 25°C	PD	500	mW
Digital Input Voltage	V _{DI}	-0.5 to 6	v
Analog Input Voltage	V _{AI}	-6 to 6	v
Positive Reference Voltage	V _{ref +}	-0.5 to 6	v
Negative Reference Voltage	V _{ref} _	-6 to 0.5	v

DIGITAL OUTPUT CODE μ -LAW

No	Chord Code	ord Code Chord Value	
1	000	0.0mV	0.613mV
2	001	10.11mV	1.226mV
3	010	30.3mV	2.45mV
4	011	70.8mV	4.90mV
5	100	151.7mV	9.81mV
6	101	313mV	19.61mV
7	110	637mV	39.2mV
8	111	1284mV	78.4mV


EXAMPLE;

 $1 011 0010 = +70.8 \text{mV} + (2 \times 4.90 \text{mV})$

sign bit chord step bit = 80.6mV

If the sign bit were a zero, then both plus signs would be changed to minus signs

PIN CONFIGURATION





DC CHARACTERISTICS

(Condition; $V^+ = 5V$, $V^- = -5V$, $V_{ref_+} = 2.5V$, $V_{ref_-} = -2.5V$)

Parameter	Symbol	Min	Тур	Max	Unit
Analog Input Resistance During Sampling	R _{INAS}	1	2		KΩ
Analog Input Resistance Non-Sampling	Rinans		100		MΩ
Analog Input Capacitance	CINA		150	250	pF
Analog Input Offset Voltage	Voffina		±1	± 8	mV
Analog Output Resistance	ROUTA		1	10	Ω
Analog Output Current	l _{out/A}	0.25	0.5		mA
Analog Output Offset Voltage	V _{off/O}		± 20	± 850	mV
Logic Input Low Current (V _{IN} = 0.8V) Digital Input, Clock Input, SYNC Input	lı,		±0.1	±10	μΑ
Logic Input High Current (V _{IN} = 2.4V)	l _{IH}		- 0.25	-0.8	mA
Digital Output Capacitance	C _{D/O}		8	12	pF
Digital Output Leakage Current	IDOL		± 0.1	±10	μA
Digital Output Low Voltage	Vol			0.4	v
Digital Output High Voltage	V _{он}	3.9			V
Positive Supply Current	1+		4	10	mA
Negative Supply Current	1-		2	6	mA
Positive Reference Current	I _{ref +}		4	20	μA
Negative Reference Current	I _{ref-}		4	20	μA



AC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Мах	Unit
Master Clock Frequency	fm	1.5	1.544	2.1	MHz
RCV, XMIT Clock Frequency	fr, fx	0.064	1.544	2.1	MHz
Clock Pulse Width (MASTER, XMIT, RCV)	PWCLK	200			ns
Clock Rise, Fall Time (MASTER, XMIT, RCV)	t _{rc} , t _{fc}			25% of PW _{cLк}	ns
SYNC Rise, Fall Time (XMIT, RCV)	t _{rs} , t _{ís}			25% of PW _{cLK}	ns
SYNC Pulse Width (XMIT, RCV)			8 fx (fr)		μS
Data Input Rise, Fall Time	t _{DIR} , t _{DIF}			25% of РW _{сLK}	ns
SYNC Pulse Period (XMIT, RCV)	t _{ps}		125		μS
XMIT Clock-to-XMIT SYNC Delay	t _{xcs}	50% of t _{fc} (t _{rs})			ns
XMIT Clock-to-XMIT SYNC (Negative Edge) Delay	t _{xcsn}	200			ns
XMIT SYNC Set-Up Time	t _{xss}	200			ns
XMIT Data Delay	t _{xdd}	0		200	ns
XMIT Data Present	t _{xdp}	0		200	ns
XMIT Data Three State	t _{xdt}			150	ns
Digital Output Fall Time	t _{dof}		50	100	ns
Digital Output Rise Time	t _{dor}		50	100	ns
RCV SYNC-to-RCV Clock Delay	t _{src}	50% t _{rc} (t _{fs})			ns
RCV Data Set-Up Time	t _{rds}	50			ns
RCV Data Hold Time	t _{rdh}	200			ns
RCV Clock-to-RCV SYNC Delay	t _{rcs}	200			ns
RCV SYNC Set-Up Time	t _{rss}	200			ns
RCV SYNC-to-Analog Output Delay	t _{sao}		7		μS
Analog Output Positive Slew Rate	Slew +		1		V/µs
Analog Output Negative Slew Rate	Slew -		1		V/µs
Analog Output Drop Rate	Droop		25		μV/μs



POWER SUPPLY REQUIREMENTS

Parameter	Symbol	Min	Тур	Max	Unit
Positive Supply Voltage	v+	4.75	5.0	5.25	v
Negative Supply Voltage	v-	- 5.25	- 5.0	- 4.75	v
Positive Reference Voltage	V _{ref}	2.375	2.5	2.625	v
Negative Reference Voltage	Vref	- 2.625	- 2.5	- 2.375	v

SYSTEM CHARACTERISTICS

Parameter	Test Condition	Symbol	Min	Тур	Max	Unit
Signal-to-Distortion	Analog Input: 0 ~ - 30dBm0 Analog Input: - 40dBm0 Analog Input: - 45dBm0	S/D	35 29 24	39 34 29		dB dB dB
Gain Tracking Analog Input: +3 ~ - 37dBm0 Analog Input: -37 ~ - 50dBm0 Analog Input: -50 ~ - 55dBm0		GT		± 0.1 ± 0.1 ± 0.2	± 0.4 ± 0.8 ± 2.5	dB dB dB
Idle Channel Noise	Analog Input = 0V	N _{IC}		10	18	dBrnc0
Transmission Level Point	600Ω	Τ _{ιΡ}		+ 4		dB



PIN DESCRIPTION

1. Analog input (Pin 1)

At this pin, employs voice-frequency analog signals which are bandwidth-limited to 4KHz. Then, they are sampled at an 8KHz rate. The Analog Input must remain between V_{ref} (+) and V_{ref} (-) for accurate conversion.

2. Positive Supply Voltage and Negative Supply Voltage (Pin 2, 3)

Pin 2, 3 is a pin which employs supply voltage. Typically, the voltages of these pins are $\pm 5V$.

3. NC (Pin 4)

This is a non-connection pin.

4. Master Clock (Pin 5)

This signal provides the basic timing and control signals required for all internal conversions. It is not necessary for synchronizing with RCV SYNC, RCV Clock, XMIT SYNC or XMIT Clock. It is not internally related to them.

5. XMIT SYNC (Pin 6)

This input is synchronized with XMIT Clock. If XMIT SYNC goes High, the Digital Output is activated and the A/D conversion begins on the next positive edge of Master Clock. Otherwise, if XMIT SYNC goes Low, the Digital Output become 3 state. XMIT SYNC must go Low for at least 1 Master Clock prior to the transmission of the next digital word.

6. XMIT Clock (Pin 7)

The on-chip 8-bit output shift register of the KT5116 is unloaded at the clock rate present on this pin. Clock rates of 64KHz to 2.1MHz can be used for XMIT Clock. When the positive edge of XMIT SYNC occurs after the positive edge of XMIT Clock, XMIT SYNC will determine when the first positive edge of the internal clock will occur. In this event, the hold time for the first clock pulse is measured from the positive edge of XMIT SYNC.

7. Digital Output (Pin 8)

The Digital Output is composed of a sign bit, 3 chord bits and 4 step bits. The sign bit indicates the polarity of the Analog Input while the chord and step bits indicate the magnitude. The KT5116 output register stores the 8 bit encoded sample of the Analog Input. The 8 bit-word is shifted out under control of XMIT SYNC and XMIT CLOCK. If XMIT SYNC is Low, the Digital Output is an open circuit, otherwise when XMIT SYNC is High, the state of the Digital Output is determined by the value of the output bit in the serial shift register.

8. RCV SYNC (Pin 9): Refer to Figure 3

This input is synchronized with RCV CLOCK, and serial data is clocked in by RCV CLOCK. Duration of the RCV pulse is approximately eight RCV Clock periods. The conversion from digital to analog starts after the negative edge of RCV SYNC pulse (see Fig. 6). The negative edge of RCV SYNC should occur before the 9th positive clock edge to insure that only eight bits are clocked in. RCV SYNC must stay low for 17 Master Clocks (minimum) before the digital word is to be received (see Fig. 11).

9. RCV Clock (Pin 10): Refer to Figure 3

Valid data should be applied to the digital input before the positive edge of the internal clock. (refer to Fig. 3) This SYNC pulse is approximately eight RCV CLOCK periods. The conversion from digital to analog starts after the negative the internal clock transfers the data to the slave of the master-slave flip-flop. A hold time, t_{rdh}, is required to complete this transfer. If the rising edge of RCV SYNC occurs after the first rising edge of RCV occurs after the first positive edge of RCV occurs. In this event, the set-up and hold times for the first clock pulse should be measured from the positive edge of RCV SYNC.



10. Digital Ground (Pin 11)

11. Digital Input (Pin 12)

The KT5116 input register accepts the 8-bit sample of an analog value and loads it under control of RCV SYNC and RCV CLOCK (refer to Figure 3). When RCV SYNC goes High, the KT5116 uses RCV CLOCK to clock to clock the serial data into its input register RCV SYNC goes Low to indicate the end of serial input data. The eight bits of the input data have the same functions described for the Digital Output.

12. Analog Output (Pin 13)

The Analog Output is in the form of voltage steps (100% duty cycle) having amplitude equal to the analog sample which was encoded. This wave form is then filtered with an external low-pass filter with sin x/x correction to recreate the sample voice signal.

13. Analog Ground (Pin 14)

14. Positive and Negative Reference Voltages, (Pin 15, 16) V_{ref} (-), V_{ref} (+)

These inputs provide the conversion reference for the digital-to-analog converter in the KT5116. $V_{ref}(+)$ and $V_{ref}(-)$ must maintain 100ppm/°C regulation over the operating temperature. Variation of the reference directly affects system again.

RECOMMENDED ANALOG INPUT CIRCUIT




Fig. 1



TRANSMITTER SECTION TIMING





Fig. 2




RECEIVER SECTION TIMING


Fig. 3

Note: All rise and fail times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V.











A/D CONVERTER (u-Law Encoder) TRANSFER CHARACTERISTIC



64KHz OPERATION, TRANSMITTER SECTION TIMING




Note: All rise and fail times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V. 64KHz OPERATION, RECEIVER SECTION TIMING



Note: All rise and fail times are measured from 0.4V and 2.4V. All delay times are measured from 1.4V.

PCM SYSTEM BLOCK DIAGRAM





SYSTEM CHARACTERISTICS TEST CONFIGURATION




Fig. 12

Note: The ideal decoder consists of a digital decomponder and a 13-bit precision DAC.

PERFORMANCE EVALUATION

The equipment connections shown in Figure 12 can be used to evaluate the performance of the KT5116. An analog signal provided by the HP3551 a transmission test set is connected to the Analog Input (Pin 1) of the KT5116. The Digital Output of the CODEC is tied back to the Digital Input and the Analog Output is fed through a low-pass filter to the HP3551A.

Remaining pins of the KT5116 are connected as follows:

1. RCV SYNC is tied to XMIT SYNC.

2. XMIT CLOCK is tied to Master CLOCK. The signal is inverted and tied to RCV clock.

The following timing signals are required:

1. Master CLOCK=2.048MHz


2. XMIT SYNC repetition rate=8KHz


3. XMIT SYNC width=8 XMIT CLOCK periods.

when all the above requirements are met, the set-up of Figure 12 permits the measurement of synchronous system performance over a wide range of Analog Inputs.

The data register and ideal decoder provide a means of checking the encoder portion of the KT5116 independently of the decoder section. To test the system in the asynchronous mode, Master CLOCK should be separated from RCV CLOCK. XMIT CLOCK and RCV CLOCK are separated also.







NOTE: All unused input connected to GNDD or V_{CC} , only in HCT series.



MONOLITHIC CODECS

The devices are monolithic PCM CODECs implemented with high reliability CMOS technology. The KT8520 is intended for μ -law applications and the KT8521 is intended for A-law applications.

Integrated into the CODECs are circuits for signaling interface, PCM time-slot control logic, analog-to-digital (A/D) conversion, and digital-to-analog (D/A) conversion. The devices are intended to be used with the KT3040 monolithic PCM filter which provides the input antialiasing function for the encoder and smoothes the output of the decoder and corrects for the sinx/x distortion introduced by the decoder sample and hold output.

FEATURES


- Low power consumption: 45 mW (operation) 1 mW (standby)
- ± 5V power supplies.
- TTL compatible digital inputs and outputs
- Optional programmable time slot selection
- Internal sample and hold capacitors, auto zero circuit
- KT8520: μ-law, 24 DIP
- KT8521: A-law, 22 DIP
- · Synchronous or asynchronous operation

24 CERDIP Proprint Proprietors 22 CERDIP

ORDERING INFORMATION

Device	Package	Operating Temperature
†KT8520N	Plastic	
†KT8521N	Plastic	
KT8520J	Ceramic	25~ + 125°C
†KT8521J	Ceramic	

† Under Development





BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit	
V _{cc}	V _{cc}	7	v	
V _{BB}	V _{BB}	-7	V	
Any Analog Input or Output	Analog I/O	$V_{BB} - 0.3$ to $V_{CC} + 0.3$	V	
Any Digital Input or Output	Digital I/O	GND - 0.3 to V _{cc} + 0.3	V	
Operating Temperature Range	Та	- 25 ~ + 125	°C	
Storage Temperature Range	T _{stg}	- 65 ~ + 150	°C	
Lead Temperature (Soldering, 10 secs)	TL	300	°C	

DC ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, $Ta = 0^{\circ}C$ to 70°C, typical characteristics specified at $V_{CC} = 5.0V$, $Ta = 25^{\circ}C$. All signals referenced to GND.)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
POWER DISSIPATION	L	e de la companya de la			1	
Operating Current, V _{cc}	I _{CC1}			4.5	8.0	mA
Operating Current, V _{BB}	I _{BB1}			4.5	8.0	mA
Standby Current, V _{cc}	Icco			0.1	0.4	mA
Standby Current, V _{BB}	IBBO			0.03	0.1	mA
DIGITAL INTERFACE						
Input Current	Ι _Γ .	0 <v<sub>IN<v<sub>CC</v<sub></v<sub>	- 10		10	μA
Input Low Voltage	VIL				0.6	V
Input High Voltage	VIH		2.2			v
Output Low Voltage	Vol	$\begin{array}{c} D_{X},\ I_{OL}=4.0mA\\ SIG_{R},\ I_{OL}=0.5mA\\ \overline{TS}_{X},\ I_{OL}=3.2mA,\ Open\ Drain\\ PDN,\ I_{OL}=1.6mA \end{array}$			0.4 0.4 0.4 0.4	V V V V
Output High Voltage	V _{OH}	D _x , I _{OH} = 6.0mA SIG _R , I _{OH} = 0.6mA	2.4 2.4			V V
ANALOG INTERFACE		· · · · · · · · · · · · · · · · · · ·				
VFX Input Impedance when Sampling	Zi	Resistance in series with 70pF	2.0			KΩ
Output Impedance at VFR	Zo	- 3.1V < VFR < 3.1V		10	20	Ω
Output Offset Voltage at VFR	V _{os}	DR = PCM Zero Code (KT8520) or Alternating ± 1 Code (KT8521)	- 25		25	mV
Analog Input Bias Current	t _{in}	$V_{IN} = 0V$	- 0.1		0.1	μA
DC Blocking Time Constant	R1·C1		4.0			mS
Input Bias Resistor	R1				160	KΩ
DC Blocking Capacitor	C1		0.1			μF



259

AC ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, the analog input is a 0dBm0, 1.02KHz sine wave. $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, $Ta = 0^{\circ}C$ to 70°C, typical characteristics specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $Ta = 25^{\circ}C$. All signals referenced to GND.)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Absolute Transmit Gain	G _{XA}	$V_{CC} = 5V, V_{BB} = -5V, T = 25^{\circ}C$	- 0.375		- 0.025	dB
Absolute Transmit Gain Variation with Temperature	Gxat	T = 0°C to 70°C	- 0.05		0.05	dB
Absolute Transmit Gain Variation with Supply Voltage	Gxav	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$	- 0.07		0.07	dB
Absolute Receive Gain	G _{RA}	$V_{CC} = 5V, V_{BB} = -5V, T = 25^{\circ}C$	- 0.175		0.175	dB
Absolute Receive Gain Variation with Temperature	G _{RAT}	T=0°C to 70°C	- 0.05		0.05	dB
Absolute Receive Gain Variation with Supply Voltage	G _{RAV}	$V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$	- 0.07		0.07	dB
Absolute Receive & Transmit Gain Variation with Level	G _{ral} G _{xal}	CCITT Method 2 Relative to - 10dBm0 0dBm0 to 3dBm0 - 40dBm0 to 0dBm0 - 50dBm0 to - 40dBm0 - 55dBm0 to - 50dBm0	- 0.3 - 0.2 - 0.4 - 1.0		0.3 0.2 0.4 1.0	dB dB dB dB
Receive & Transmit Signal to Distortion Ratio	S/D _R S/D _X	Sinusoidal Test Method Input Level – 30dBm0 to 0dBm0 – 40dBm0 – 45dBm0	35 29 25			dBc dBc dBc
Idle Channel Noise, Receive	N _R	DR = Steady State PCM Code			6	dB _{mc} 0
Idle Channel Noise, Transmit	Nx	No Signaling (KT8520) Note 1 (KT8521)			13 - 66*	dB _{mc} 0 dBnOp
Receive & Transmit Harmonic Distortion	HD _R HD _X	2nd or 3rd Harmonic			- 47	dB
Transmit Positive Power Supply Rejection	PPSRx	Input Level = $0V$, $V_{CC} = 5.0V_{dc}$ + $300mV_{rms}$, f = $1.02KHz$	50			dĖ
Receive Positive Power Supply Rejection	PPSR _R	$\label{eq:DR} \begin{array}{l} D_{\text{R}} = \text{Steady PCM Code} \\ V_{\text{CC}} = 5.0 V_{\text{dc}} + 300 \text{mV}_{\text{rms}}, \ \text{f} = 1.02 \text{KHz} \end{array}$	40			dB
Transmit Negative Power Supply Rejection	NPSR _x	Input Level = 0V, $V_{BB} = -5.0V_{dc}$ + 300m V_{rms} , f = 1.02KHz	50			dB



AC ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Receive Negative Power Supply	NPSR _B	$\begin{split} D_{\text{R}} &= \text{Steady PCM Code} \\ V_{\text{BB}} &= -5.0 V_{\text{dc}} + 300 \text{mV}_{\text{rms}} \\ f &= 1.02 \text{KHz} \end{split}$	45			dB
Transmit to Receive Crosstalk	CT _{XR}	D _R = Steady PCM Code			- 75	dB
Receive to Transmit Crosstalk	CTR _x	Transmit Input Level = 0V KT8520 KT8521 (Note 2)			- 70 - 65	dB dB

Note 1: Measured by extrapolation from the distortion test result at - 50dBm0 level.


Note 2: Theoretical worst-case for a perfectly zeroed encoder with alternating sign bit, due to the decoding law.


TIMING CHARACTERISTICS (Unless otherwise noted, $V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, $Ta = 0^{\circ}C$ to 70°C, typical characteristics specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, $Ta = 25^{\circ}C$. All signals referenced to GND. All timing parameters are measured at $V_{OH} = 2.0V$, $V_{OL} = 0.7V$.)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Clock Period	t _{PC}	CLK _c , CLK _R , CLK _X	485			nS
Clock Rise and Fall Time	t _{RC} , t _{FC}	CLK _C , CLK _R , CLK _X			30	nS
Clock Pulse Width (High, Low)	t _{wCH/L}	CLK _C , CLK _R , CLK _X	165			nS
A/D Conversion Time	t _{A/D}	From end of encoder time Slot to completion of conversion		N. 1.	16	Time Slots
D/A Conversion Time	t _{D/A}	From end of decoder time Slot to transition of VF _R			2	Time Slots
D _c to CLK _c Set-Up Time	t _{spc}		100			nS
CLK _c to D _c Hold Time	t _{HDC}		100			nS
FS _x to CLK _x Set-Up Time	t _{SFX}		100			nS
CLK _x to FS _x Hold Time	t _{HFX}		100			nS
Delay Time to Enable D _x on TS Entry	t _{DZX}	C _L = 150pF	25		125	nS
Delay Time, CLK _x to D _x	t _{DDX}	$C_L = 150 pF$			125	nS
Delay Time, D_x to High Impedance State on TS Exit	t _{DXZ}	$C_L = 0 pF$	50		165	nS
Delay to TS _x Low	t _{DTSL}	0≤CL≤150pF	30		185	nS
Delay to TS _x Off	t _{DTSH}	$C_L = 0 p F$	30		185	nS
Delay Time, CLK _R to SIG _R	t _{DSR}	C _L = 100pF			300	nS
SIG _x to CLK _x Set-Up Time	t _{ssx}		100			nS
CLK _x to SIG _x Hold Time	t _{HSX}	-	100			nS
FS _R to CLK _R Set-Up Time	t _{SFR}	· · · · ·	100			nS
CLK _R to FS _R Hold Time	t _{HFR}		100			nS
D _R to CLK _R Set-Up Time	t _{SDR}		40			nS
CLK _R to D _R Hold Time	t _{HDR}		30			nS




TIMING DIAGRAM





CONTROL TIMING


.





262

PIN CONFIGURATION



PIN DESCRIPTION

Name	Function
SC1	Internally connected to GNDA.
SC2	Connects VF _x to an external sample/hold capacitor if fitted for use with pin- compatible NMOS CODECs. Ensures gain compatibility.
VFx	Analog input to be encoded into a PCM word. The signal in this pin is sampled at the end of the encoder time slot and the resulting PCM code will be shifted out during the subsequent encode time slot.
NC	No connect. Recommended practice is to strap the NC pin to GND.
A/D GND	Analog & Digital ground. All analog & digital signals are referenced to this pin.
SIG _R	Receive signaling bit output. During receive signaling frames the LSB (Least Significant Bit) shifted into D_R is internally latched and appears at this output-SIG _R will then remain valid until changed during a subsequent receive signaling frame or reset by a power-down command.
D _R	Serial PCM data input to the decoder. During the decoder time slot, PCM data is shifted into D_R , MSB (most significant bit) first, on the falling edge of CLK _R .
PDN	Power down output is active high when the CODEC is in the power down state. The open drain output is capable of sinking one TTL load.
VFR	Analog output.
D _x	Serial PCM output from the encoder (Three-state output). During the encoder time slot, the PCM code for the previous sample of VF _x is shifted out, MSB first, on the rising edge of CLK _x .
TSx	Time slot output. (TTL compatible open drain). This output pulses low during the encoder time slot.
V _{cc}	$+5V \pm 5\%$, referenced to GND.
CLK _R	Master decoder clock input. This input used to shift in the PCM data on D_R and to operate the decoder sequencer. Operating at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLK _x or CLK _c .



4

PIN DESCRIPTION (Continued)

Name	Function
FS _R	Decoder frame synchronous pulse. Normally occurring at an 8KHz rate, this pulse is nominally one CLK _R cycle wide. Extending the width of FS _R to two or more cycles of CLK _R signifies a receive signaling frame.
CLKx	Master encoder clock input. This input used to shift out the PCM data on D_X and to operate the encoder sequencer. Operating at 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with CLK _R or CLK _C .
FS _x	Encoder frame synchronous pulse. Normally occurring at an 8KHz rate, this pulse is nominally one CLK _x cycle wide. Extending the width of FS _R to two or more cycles of CLK _x signifies a transmit signaling frame.
SIGx	Transmit signaling input. During a transmit signaling frame, the signal at SIG _x is shifted out of D_x in place of the last bit of PCM data.
V _{BB}	$-5V \pm 5\%$, referenced to GND.
DC	Serial control data input. Serial data on D_c is shifted into the CODEC on the falling edge of CLK _c . In the fixed time slot mode, D_c doubles as a power down input.
CLKc	Control clock input used to shift serial control data into D_c . CLK _c must pulse 8 times during a period of time less than or equal to one frame time, although the 8 pulses may overlap a frame boundary. CLK _c need not be synchronous with CLK _x or CLK _n . Connecting this pin continuously high, the CODEC, into the fixed time slot mode.



FUNCTIONAL DESCRIPTION

The CODECs are capable of operating as transmitters and receivers in any of the 64 channels of a PCM system. The receive and transmit sections can be assigned to the same channel (time slot) or to different channels, and assignments can be changed under microcomputer control to meet changing system needs. Table 1 shows the control options.


Control	Signals		Operation							
CLKc	DC									
L	X	Under	Indefined operation							
V _{cc}	н	Powe	Power-down or standby operational status							
V _{cc}	L	Direct	-control	operatio	n. Receiv	e and ti	ransmit i	n the fir	st time slot.	
ţ	X	Microcomputer-control operation. Clock in one of 8 bits of the control at the D_c input.						of the control wor		
			B1 B2 Action							
		00Assign time slot to encoder 801Assign time slot to encoder10Assign time slot to decoder11Power-down CODEC				& decoder				
			B 3	3 B4 B5 B6 B7 B8 Time S			Time Slot			
			0	0	0	0	0.	0	1	
			0	0	0	0	0	1	2	
			0	0	0	0	1	0	3	
			0	0	0	0	1	1	4	
			•	•	· ·	•	· ·	•	•	
			•	·	· ·	·	•	•	•	
			•	•	•	•	•	•	•	
		1	1	1	_1	1	1	0	63	
			1	1	1	1	1	1	64	

Note: H = High Level, L = Low Level, X = Irrelevant, \downarrow = From V_{cc} to Low Transition

TABLE 1. OPERATION CONTROL CONFIGURATIONS



APPLICATION CIRCUIT (TYPICAL)






COMBO CODECS

The KT8554 and KT8557 are single-chip PCM encoders and decoders (PCM CODECs) and PCM line filters. These devices provide all the functions required to interface a full-duplex voice telephone circuit with a timedivision-multiplexed (TDM) system.

These devices are designed to perform the transmit encoding and receive decoding as well as the transmit and receive filtering functions in PCM system. They are intended to be used at the analog termination of a PCM line or trunk.

These devices provide the bandpass filtering of the analog signals prior to encoding and after decoding. These combination devices perform the encoding and decoding of voice and call progress tones as well as the signaling and supervision information.



FEATURES

- Complete CODEC and filtering system
- Meets or exceeds AT&T D3/D4 and CCITT specifications
 - $\mu\text{-Law:}$ KT8554, A-Law: KT8557
- On-chip auto zero, sample and hold, and precision voltage references
- Low power dissipation: 60mW (operating) 3mW (standby)
- ± 5V operation
- TTL or CMOS compatible
- Automatic power down


ORDERING INFORMATION

Device	Package	Operating Temperature
†KT8554N	Plastic	
†KT8557N	Plastic	
KT8554J	Ceramic	− 25~ + 125°C
KT8557J	Ceramic	

† Under Development



BLOCK DIAGRAMS



ABSOLUTE MAXIMUM RATINGS

Characteristic.	Symbol	Value	Unit
V _{cc} to GNDA	V _{cc}	7	V
V _{BB} to GNDA	V _{BB}	-7	V
Voltage at Any Analog Input or Output	AI/O	V _{CC} + 0.3 to V _{BB} - 0.3	v
Voltage at Any Digital Input or Output	DI/O	V _{cc} + 0.3 to GNDA - 0.3	l v
Operating Temperature Range	Та	- 25 to + 125	°C
Storage Temperature Range	T _{sta}	-65 to +150	°C
Lead Temperature (Soldering, 10 secs)	TL	300	°C



ELECTRICAL CHARACTERISTICS

(Unless otherwise noted, $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, GNDA = 0V, Ta = 0°C to 70°C; typical characteristics specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, Ta = 25°C; all signals referenced to GNDA.)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Power Dissipation	Lauren	k , to a state of the state of				
Power-Down Current	I _{cc} 0	No Load		0.5	1.5	mA
Power-Down Current	I _{BB} O	No Load		0.05	0.3	mA
Active Current	I _{cc} 1	No Load		6.0	9.0	mA
Active Current	I _{BB} 1	No Load		6.0	9.0	mA
Digital Interface						
Input Low Voltage	VIL				0.6	V
Input High Voltage	V _{IH}		2.2			V
Input Low Current	١ _{١L}	GNDA≤V _{IN} ≤V _{IL} , all digital inputs	- 10		10	μA
Input High Current	IIH	V _{IH} ≤V _{IN} ≤V _{CC}	- 10		10	μA
Output Low Voltage	V _{oL}	$\begin{array}{l} D_{x_1} \ I_L = 3.2 m A \\ SIG_R, \ I_L = 1.0 m A \\ \overline{TS}_{x_1} \ I_L = 3.2 m A, \ open \ drain \end{array}$			0.4 0.4 0.4	V V V
Output High Voltage	V _{он}	D_x , $I_H = -3.2mA$ SIG _R , $I_H = -1.0mA$	2.4 2.4			V V
Output Current in High Impedance State (TRI-STATE)	l _{oz}	D _x , GNDA≤V ₀ ≤V _{cc}	- 10		10	μΑ
Analog Interface with Receive Filter	ſ	· · · · · · · · · · · · · · · · · · ·				
Output Resistance	R _o RF	Pin VF _R O		1	3	Ω
Load Resistance	RLRF	$VF_{R}O = \pm 2.5V$	600			Ω
Load Capacitance	C∟RF				500	pF
Output DC Offset Voltage	VOS _R O		- 200		200	mV
Analog Interface with Transmit Input	t Amplifier					
Input Leakage Current	I⊧XA	$-2.5V \le V \le +2.5V$, VF _x I + or VF _x I -	- 200		200	nA
Input Resistance	R _I XA	$-2.5V \le V \le +2.5V$, VF _x I + or VF _x I -	10			MΩ
Output Resistance	R _o XA	Closed loop, unity gain		1	3	Ω
Load Resistance	R∟XA	GS _x	10			ΚΩ
Load Capacitance	C∟XA	GS _x			50	pF
Output Dynamic Range	V _o XA	GS _x , R _L ≤10KΩ	± 2.8			v
Voltage Gain	A _v XA	VF _x I + to GS _x	5,000			V/V
Unity Gain Bandwidth	FυXA		1	2		MHz
Offset Voltage	VosXA		- 20		20	m۷
Common-Mode Voltage	V _{CM} XA	CMRRXA>60dB	- 2.5		2.5	۲V
Common-Mode Rejection Ratio	CMRRXA	DC Test	60			dB
Power Supply Rejection Ratio	PSRRXA	DC Test	60			dB



TIMING CHARACTERISTICS

(Unless otherwise noted, $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5.0V \pm 5\%$, GNDA = 0V, Ta = 0°C to 70°C; typical characteristics specified at $V_{CC} = 5.0V$, $V_{BB} = -5.0V$, Ta = 25°C; all signals referenced to GNDA.)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency of Master Clocks	1/t _{PM}	Depends on the device used and the BCLK_R/CLKSEL Pin. MCLK_x and MCLK_R		1.536 1.544 2.048		MHz MHz MHz
Rise Time of Bit Clock	t _{RB}	t _{PB} = 488ns			50	ns
Fall Time of Bit Clock	t _{FB}	t _{PB} = 488ns			50	ns
Holding Time from Bit Clock Low to Frame Sync	t _{HBFL}	Long frame only	0			ns
Holding Time from Bit Clock High to Frame Sync	t _{HOLD}	Short frame only	0			ns
Set-Up Time from Frame Sync to Bit Clock Low	t _{SFB}	Long frame only	80			ns
Delay Time from BCLK _x High to Data Valid	t _{DBD}	Load = 150pF plus 2 LSTTL loads	0		180	ns
Delay Time to TSx Low	t _{XDP}	Load = 150pF plus 2 LSTTL loads			140	ns
Delay Time from BCLK _x Low to Data Output Disabled	t _{DZC}		50		165	ns
Delay Time to Valid Data from FS _x or BCLK _x , Whichever Comes Later	t _{DZF}	$C_L = 0 pF$ to 150pF	20		165	ns
Set-Up Time from D _R Valid to BCLK _{R/X} Low	t _{SDB}		50			ns
Hold Time from $BCLK_{R/X}$ Low to D_R Invalid	t _{HBD}		50			ns
Delay Time from BCLK _{R/X} Low to SIG _R Valid	t _{DFSSG}	Load = 50pF plus 2 LSTTL loads			300	ns
Set-Up Time from FS _{X/R} to BCLK _{X/R} Low	t _{SF}	Short frame sync pulse (1 or 2 bit clock periods long) (Note 1)	50			ns
Width of Master Clock High	t _{wмн}	MCLK _x and MCLK _R	160			ns
Width of Master Clock Low	t _{WML}	MCLK _x and MCLK _R	160			ns
Rise Time of Master Clock	t _{RM}	MCLK _x and MCLK _R			50	ns
Fall Time of Master Clock	t _{FM}	MCLK _x and MCLK _R			50	ns
Set-Up Time from BCLK _x High (and FS _x In Long Frame Sync Mode) to MCLK _x Falling Edge	t _{sbfm}	First bit clock after the leading edge of FS_x			· .	-
Period of Bit Clock	t _{PB}		485	488	15,725	ns
Width of Bit Clock High	t _{wBH}	V _{IH} = 2.2V	160			ns
Width of Bit Clock Low	twel	V _{1L} = 0.6V	160			ns



TIMING CHARACTERISTICS (Continued)


SUNG

Electronics

Characteristic	Symbol	Test Condition		Тур	Max	Unit
Hold Time from $BCLK_{XIR}$ Low to FS_{XIR} Low	t _{HF}	Short frame sync pulse (1 or 2 bit clock periods long) (Note 1)	100			ns
Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS _x or FS _R)	t _{HBFI}	Long frame sync pulse (from 3 to 8 bit clock periods long)	100			ns
Minimum Width of the Frame Sync Pulse (Low Level)	t _{wFL}	64K bit/s operating mode	160			ns

Note 1: For short frame sync timing, FS_x and FS_R must go high while their respective bit clocks are high.

TIMING DIAGRAM



TIMING DIAGRAM (Continued)




Fig. 3 Long Frame Sync Timing



TRANSMISSION CHARACTERISTICS

(Unless otherwise specified: Ta = 0°C to 70°C, $V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GNDA = 0V, f = 1.02KHz, $V_{IN} = 0dBm0$, transmit input amplifier connected for unity-gain non-inverting.)

Characteristic	Symbol	mbol Test Condition		Тур	Max	Unit
Amplitude Response	I, <u>wastan</u>			L		
Receive Gain, Absolute	G _{RA}	$ \begin{array}{l} {Ta=25^\circ\text{C},V_{\text{CC}}=5\text{V},V_{\text{BB}}=-5\text{V}}\\ {Input=\text{Digital code sequence for}\\ {0dBm0 signal at 1020Hz} \end{array} - $			0.15	dB
Receive Gain, Relative to G _{RA}	G _{RR}	f = 0Hz to 3000Hz f = 3300Hz f = 3400Hz f = 4000Hz	- 0.15 - 0.35 - 0.7		0.15 0.05 0 - 14	dB dB dB dB
Absolute Receive Gain Variation with Temperature	G _{RAT}	Ta=0°C to 70°C			±0.1	dB
Absolute Receive Gain Variation with Supply Voltage	G _{RAV}	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$			± 0.05	dB
Receive Gain Variations with Level	iations with GRRL GRRL GRRL GRRL GRRL GRRL GRRL GRR		- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB
Receive Output Drive Level	V _{RO}	$R_L = 600\Omega$	- 2.5		2.5	V
Absolute Levels	AL	Nominal 0dBm0 level is 4dBm (600Ω) 0dBm0		1.2276		Vrms
Max Overload Level	t _{MAX}	Max overload level (3.17dBm0): KT8554 Max overload level (3.14dBm0): KT8557		2.501		V _{PK}
Transmit Gain, Absolute	Gxa	Ta = 25°C, V_{CC} = 5V, V_{BB} = -5V Input at GS_X = 0dBm0 at 1020Hz	- 0.15		0.15	dB
Transmit Gain, Relative to G _{XA}	f = 16Hz f = 50Hz f = 60Hz f = 200Hz f = 300Hz = 3000Hz f = 50Hz = 500Hz f = 50Hz = 500Hz f = 50Hz = 500Hz f = 500Hz = 500Hz = 500Hz f = 500Hz = 50		1.8 0.15 0.35 0.7		- 40 - 30 - 26 - 0.1 0.15 0.05 0 - 14 - 32	dB dB dB dB dB dB dB dB dB
Absolute Transmit Gain Variation with Temperature	G _{XAT}	G_{XAT} Ta = 0°C to 70°C			± 0.1	dB
Absolute Transmit Gain Variation with Supply Voltage	G _{XAV}	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$			± 0.05	dB
Transmit Gain Variations with G _{XRL}		Sinusoldal test method Reference level = $-10dBm0$ VF _x I + = $-40dBm0$ to $+3dBm0$ VF _x I + = $-50dBm0$ to $-40dBm0$ VF _x I + = $-55dBm0$ to $-50dBm0$	0.2 0.4 1.2		0.2 0.4 1.2	dB dB dB



•

TRANSMISSION CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Envelope Delay Distortion with Fr	equency	· · · ·	. 	L		
Receive Delay, Absolute	D _{RA}	f = 1600Hz		180	200	μS
Receive Delay, Relative to D _{RA}	D _{RR}	f = 500Hz - 1000Hz f = 1000Hz - 1600Hz f = 1600Hz - 2600Hz f = 2600Hz - 2800Hz f = 2800Hz - 3000Hz	- 40 - 30	25 20 70 100 145	90 125 175	μS μS μS μS μS
Transmit Delay, Absolute	Dxa	f = 1600Hz		290	315	μs
Transmit Delay, Relative to D_{XA}	D _{XR}	f = 500Hz - 600Hz f = 600Hz - 800Hz f = 800Hz - 1000Hz f = 1000Hz - 1600Hz f = 1600Hz - 2600Hz f = 2600Hz - 2800Hz f = 2800Hz - 3000Hz		195 120 50 20 55 80 130	220 145 75 40 75 105 155	μS μS μS μS μS μS μS
Noise	1			L		
Receive Noise, C Message Weighted	N _{RC}	PCM code equals alternating positive and negative zero, KT8554		8	11	dBrnc0
Receive Noise, P Message Weighted	N _{PP}	PCM code equals, positive zero, KT8557		- 82	- 79	dBmOp
Transmit Noise, C Message Weighted	N _{xc}	KT8554		12	15	dBrnc0
Transmit Noise, P Message Weighted	N _{XP}	KT8557		- 74	- 67	dBmOp
Noise, Single Frequency	N _{RS}	f = 0KHz to 100KHz, loop around measurement, VF _x I + = 0V _{ms}			- 53	dBm0
Positive Power Supply Rejection, Transmit	PPSRx	$ \begin{array}{l} VF_xI + = 0V_{ms}, \\ V_{CC} = 5.0V_{DC} + 100mV_{ms} \\ f = 0KHz - 50KHz \end{array} $	30	35		dBC
Negative Power Supply Rejection, Transmit	NPSRx	$ \begin{array}{l} VF_{x}I+=0V_{ms},\\ V_{BB}=-5.0V_{DC}+100mV_{ms}\\ f=0KHz-50KHz \end{array} $	40	45		dBC
Positive Power Supply Rejection, Receive	PPSR _R	$\begin{array}{l} PCM \ code \ equals \ positive \ zero \\ V_{CC} = 5.0V_{DC} + 100mV_{ms} \\ f = 0Hz - 4000Hz \\ f = 4KHz - 25KHz \\ f = 25KHz - 50KHz \end{array}$	35 35 35			dBC dB dB
Negative Power Supply Rejection, Receive	NPSR _R	$\begin{array}{l} PCM \mbox{ code equals positive zero} \\ V_{BB} = -5.0V_{DC} + 100mV_{ms} \\ f = 0Hz - 4000Hz \\ f = 4KHz - 25KHz \\ f = 25KHz - 50KHz \end{array}$	40 40 36			dBC dB dB



TRANSMISSION CHARACTERISTICS (Continued)

Characteristic	Characteristic Symbol Test Condition		Min	Тур	Max	Unit
Spurious Out-of-Band Signals at the Channel Output	SOS	Loop around measurement, 0dBm0, 300Hz – 3400Hz input applied to VF _x I + , Measure individual image signals at VF _R O 4600Hz – 7600Hz 7600Hz – 8400Hz 8400Hz – 100,000Hz			32 40 32	dB dB dB
Distortion				1	1	<u> </u>
Signal to Total Distortion	STD _x	Sinusoidal test method				
Transmit or Receive Half-Channel	STD _R	Level = .3.0dBm0 = 0dBm0 to 30dBm0 = - 40dBm0 XMT RCV = - 55dBm0 XMT RCV			- x	dBC dBC dBC dBC dBC dBC dBC
Single Frequency Distortion, Transmit	SFDx				- 46	dB
Single Frequency Distortion, Receive	SFD _R				- 46	dB
Intermodulation Distortion	IMD	Loop around measurement, VFx + = $-4dBm0$ to $-21dBm0$, two frequencies in the range 300Hz - 3400Hz			- 41	dB
Crosstalk						
Transmit to Receive Crosstalk, 0dBm0 Transmit Level	CT _{X-R}	f = 300Hz – 3400Hz D _R = Steady PCM code		- 90	- 75	dB
Receive to Transmit Crosstalk, 0dBm0 Receive Level	CT _{R-X}	f = 300Hz - 3400Hz, VF _x I = 0V		- 90	- 70 (Note 1)	dB

Note 1. CT_{R-X} is measured with a -40dBm0 activating signal applied at VF_xI +

ENCODING FORMAT AT DX OUTPUT


	μ -Law KT8554	A-Law KT8557
V _{IN} (at GS _X) = + Full – Scale	1000000	10101010
V_{IN} (at GS_X) = 0V	1111111 0111111	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1
V _{IN} (at GS _x) = - Full - Scale	00000000	00101010



PIN DESCRIPTION


Pin No.	Symbol	Description
1	V _{BB}	Negative power supply. $V_{BB} = -5V \pm 5\%$.
2	GNDA	Analog ground. All signals are referenced to this pin.
3	VF _R O	Analog output of the receive filter.
4	V _{cc}	Positive power supply. $V_{cc} = +5V \pm 5\%$.
5	FS _R	Receive frame sync pulse which enables BCLK _R to shift PCM data into D_R . FS _R is an 8KHz pulse train.
6	D _R	Receive data input. PCM data is shifted into D_R following the FS_R leading edge.
7	BCLK _R / CLKSEL	The bit clock which shifts data into D_R after the FS _R leading edge. Many vary from 64KHz to 2.048MHz. Alternatively, may be a logic input which selects either 1.536MHz/1.544MHz or 2.048MHz for master clock in synchronous mode and BCLK _x is used for both transmit and receive directions.
8	MCLK _R / PDN	Receive master clock. Must be 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with MCLK _x , but should be synchronous with MCLK _x for best performance. When MCLK _R is connected continously low, MCLK _R is selected for all internal timing. When MCLK _R is connected continuously high the device is powered down.
9	MCLKx	Transmit master clock. Must be 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with MCLK _R .
10	BCLK _x	The bit clock which shifts out the PCM data on D _x . May vary from 64KHz to 2.048MHz, but must be synchronous with MCLK _x .
11	Dx	The TRI-STATE PCM data output which is enabled by FS _x .
12	FS _x	Transmit frame sync pulse input which enables $BCLK_x$ to shift out the PCM data on D_x . FS _x is an 8KHz pulse train.
13	TSx	Open drain output which pulses low during the encoder time slot.
14	GS _x	Analog output of the transmit input amplifier. Used to externally set again.
15	V _{FXI}	Inverting input of the transmit input amplifier.
16	V _{FXI} +	Non-inverting input of the transmit input amplifier.

PIN CONNECTION





APPLICATION CIRCUITS



Note : XMIT gain = $20 \times \log(\frac{R1 + R2}{R2})$, (R1 + R2) > 10K Ω .

Fig. 4



4

TIME SLOT ASSIGNMENT CIRCUIT (TSAC)


The KT8555 is a per channel Time Slot Assignment Circuit (TSAC) that produces 8-bit receive and transmit time slots for 4 COMBO CODEC/Filters.

Each frame synchronization pulse may be independently assigned to a time slot in a frame of up to 64 time slots.

FEATURES

- Single, 5V operation
- Low power consumption: 5mW
- Controls 4 COMBO CODEC/Filters
- Independent transmit and receive frame syncs and enables
- 8 channel unidirectional mode
- Up to 64 time slots per frame
- Compatible with KT8554/7, KT8564/7, KT8520/1 CODECs
- TTL and CMOS compatible

PIN CONFIGURATION



ORDERING INFORMATION

Device	Package	Operating Temperature	
†KT8555N	20 Plastic DIP		
KT8555J	20 Ceramic DIP		

† Under Development

FS_X1 20 Vcc 1 19 FS_R1 2 FS_R2 FS_X0 3 18 | FS_X2 FS_R0 17 FS_R3 4 τs_x 5 16 FS_X3 KT8555 DC 6 15 CH0 CLKC 14 CH1 7 CS 8 13 RSY_C/CH2 MODE 9 12 XSYC GND 10 BCLX 11




PIN DESCRIPTION

Pin	Name	Function
3	FS _x 0	A frame sync output which is normally low, and goes active-high for 8 cycles of
1	FS _x 1	BCLK when a valid transmit time slot assignment is made.
18	FS _x 2	
16	FS _x 3	
4	FSR0	A frame sync output which is normally low, and goes active high for 8 cycles of
2	FS _R 1	BCLK when a valid receive time slot assignment is made.
19	FS _R 2	
17	FS _R 3	
5	TSx	This pin pulls low during any active transmit time slot. (N-channel open drain)
6	Dc	The input for an 8 bit serial control word. \overline{X} is the first bit clocked in.
7	CLKc	The clock input for the control interface.
8	CS	The active-low chip select for the control interface.
9	MODE	Mode 1 = Open or V _{cc} Mode 2 = Gnd
10	GND	Ground
11	BCLK	The bit clock input
12	XSYC	The transmit TSO sync pulse input. Must be synchronous with BCLK.
13	RSY ₀ /CH2	This input function is determined by the MODE input (Pin 9). In mode 1 this input is the receive TSO sync pulse, RSY_c , which must be synchronous with BCLK. In mode 2 this is the CH2 input for the MSB of the channel select word.
14	CH1	The input for the NSB (next significant bit) of the channel select word.
15	CH0	The input for the LSB (last significant bit) of the channel select word, which defines the frame sync output affected by the following control word.
20	V _{cc}	Power supply pin. 5V ± 5%



KT8555

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
V _{cc} to GND	V _{cc}	7.0	v
Any Input Voltage	V ₁	$V_{cc} + 0.3 \sim -0.3$	v
Any Output Voltage	V _o	$V_{cc} + 0.3 \sim -0.3$	v
Operating Temperature Range	Та	- 25 ~ 125	°C
Storage Temperature Range	T _{stg}	- 65 ~ 150	°C
Lead Temperature (Soldering, 10 secs)	TL	300	°C




Electronics

CMOS INTEGRATED CIRCUIT

ELECTRICAL CHARACTERISTICS (Unless otherwise noted; V_{cc} = 5.0V ± 5%, Ta = 0°C ~ 70°C)

Characteristic		Test Condition		Тур	Max	Unit
Operating Current	Icc	BCLK = 4.096MHz, All outputs open		1	1.5	mA
Input Voltage High	VIH		2.0			V
Input Voltage Low	VIL				0.7	۷
Input Current 1	l _{i1}	All Inputs Except Mode, VIL < VIN < VIH	- 1		1	μA
Input Current 2	I ₁₂	Mode, $V_{IN} = 0V$	- 100			μA
Output Voltage High	V _{OH}	FS_x and FS_R Ouputs, $I_{OH} = 3mA$	2.4			٧
Output Voltage Low	Vol	FS_x and FS_R Outputs, $I_{OL} = 3mA$			0.4	v
	VOL	TS _x output, I _{oL} = 3mA			0.4	۷
Rise and Fall Time of Clock	t _{RC} , t _{FC}	BCLK, CLKC			50	nS
Delay to T _{sx} Low	t _{DTL}	C _L = 50pF			140	nS
Delay to T _{sx} High	t _{отн}	$R_L = 1K\Omega$ to V_{CC}	30		100	nS
Hold Time from BCLK to Frame Sync	t _{HS}		50			nS
Set-Up Time from Frame Sync to BLCK	t _{ss}		30			nS
Delay Time from BLCK Low to S _{X/R} 0-3 High or Low	t _{DBF}	C _L = 50pF			50	nS
Hold Time from Channel Select to CLKC	t _{нсн}		50			nS
Set-Up Time from Channel Select to CLKC	t _{scH}		30			nS
Period of Clock	t _{PC}	BCLK, CLKC	240			nS
Width of Clock High	t _{WCH}	BCLK, CLKC	50			nS
Width of Clock Low	twcL	BCLK, CLKC	50			nS
Set-Up Time from D _c to CLKC	t _{SDC}		30			nS
Hold Time from CLKC to D _c	thcd		50			nS
Set-Up Time from CS to CLKC	t _{scc}		30			nS
Hold Time from CLKC to CS	t _{HCC}		100			nS
Hold Time from CLKC to CS	t _{HCC}		100			





4

FUNCTION DESCRIPTION

Operating Modes

The KT8555 is a control interface which requires an 8 bit serial control word. The device is compatible with KT8520/KT8521 CODECs. Either one of the frame sync output group, FS_x0 to FS_x3 or FS_n0 to FS_n3 , affected by the control word is defined by the two bits, \overline{X} and \overline{R} . Time slot selected from 0 to 63 is specified. A frame sync output is highly active for one time slot which is equivalent to 8 cycles of BLCK. Up to 64 time slots are allowed to form a frame. There are two operational mode. In mode 1, each channel of transmit and receive direction has different time slot assigned. This mode can be selected by either leaving pin 9 (MODE) opened or connecting it with V_{cc}. In such a case, pin 13 is RSYNC input defining the start of each transmit frame is defined by XSYNC input by which output FS_x0 to FS_x3 , are assigned. XSYNC and RSYNC can be phase related. Channels from 0-3 are selected by the input CH0 and CH1 (refer to the table 1). In mode 2, all 8 frame sync outputs can be assigned with respect to XSYNC input. The mode 2, selected by connecting pin 9 (MODE) to GND, enables the KT8555 TSAC suitable for an 8-channel undirectional controller and for a system where both transmit and receive direction of each channel have same time slot assigned. For instance, FS_x and FS_n input of COMBO CODEC/FILTER are hard wired together. The channel assigned has its channel selected by CH0, CH1 and CH2 (refer to table 2).

X	R	T5	T4	Т3	T2	T1	то
X is t	he fi	rst bi	t cloc	ked	into [DC in	put

CONTROL DATA FORMAT

T5	T4	ТЗ	T2	T1	то	Time Slot
0	0	0	0	0	0	0
0	0	0	0	0	1	1 .
0	0	0	0	1	0	2
						•
						•
0	1	1	1	1	0	30
0	1.	1	1	1	1	31
1	0	0	0	0	0	32
1	0	0	0	0	1	33
						•
						•
						•
1	1	1	1	1	1	63

	CH	I	CH0	Channel Selected			
	0) 0		Assign to FS _x 0 and/or FS _B 0			
	0		1	Assign to FS _x 1 and/or FS _R 1			
	1		0	Assign to FS _x 2 and/or FS _R 2			
	1 1		1	Assign to FS _x 3 and/or FS _B 3			
X	R		Action				
0	0	As	Assign time slot to both selected FS _x and FS _B				
0	1	As	Assign time slot to seleced FS _x only				
1	0	As	Assign time slot to selected FS _R only				
1	1	Dis	able both	selected FS _x and FS _R			

TABLE 1. CONTROL MODE 1



CH2	CH1	CHO	Channel Selected
0	0	0	Assign to FS _x 0
0	0	1	Assign to FS _x 1
0	1	0	Assign to FS _x 2
0	1	1	Assign to FS _x 3
1	0	0	Assign to FS _B 0
1	· 0	1	Assign to FS _B 1
1	1	0	Assign to FS _B 2
1	1	1	Assign to FS _B 3

X	R	Action
0	0	
0	1	Assign time slot to selected output
1	0	Assign time slot to selected output
1	1	Disable selected output

TABLE 2. CONTROL MODE 2

Loading Control Data

While control data is loaded, the binary cord for the selected channel should be set on inputs CH0 and CH1 (and CH2 in mode 2). Please refer to Tables 1 and 2.

Control data is clocked into the DC input on the falling edges of CLKC with low \overline{CS} . A newly assigned time slot is transferred to the assignment register, selected on the high going of \overline{CS} , and it is re-synchronized to the system clock. As a result the newly generated FS output pulse will start at the next complete valid time slot after the rising edge of \overline{CS} .

Power Up Initialization

All frame sync outputs, FSx0-FSx3 and FSn0-FSn3, are inhibited and held low during power-up period. Therefore no output is active until a valid time slot is assigned.

Time Slot Counter Operation

As TSO of each transmit frame starts, defined by the first falling edge of BCLK after XSYNC goes high, the transmit time slot counter is reset to 000000. Then it starts increasing once every 8 cycles of BLCK. When a match is found by comparing each count with the 4 transmit assignment register, a frame sync pulse is generated at the FS_x output.

Like wise the start of the receive TSO is defined by the falling edge of BCLK after RSYNC goes high. The output, FS_R0-FS_R3, are generated with respect to TSO when the receive time counter is matched with an appropriate receive assignment register.

TS_x Output

In mode 1, where there are separate transmit and receive assignments, the output is pulled low of FS_x output pulse is detected. During the mode 2, the output is pulled low if either of FS_x or FS_R is generated. Other than such cases, it is an open circuit allowing \overline{TS}_x outputs of TSACs to be wire-ANDed together with a common pull-up resistor. The output can control the TRI-STATE enable input of a line driver to buffer the transmit PCM bus provided from the CODEC/Filter to the backplane.



APPLICATION CIRCUIT

The KT8555 TSAC combined with any kind of COMBO from KT8554/7 or KT8564/7 series can obtain data timing as illustrated in Fig. 1. Even though FS_x output goes high before BCLK gets high, the D_x output of the combo remains in the TRI-STATE mode until both outputs are high. The eight bit period is shortened to avoid a bus clash as on the KT8520/1 CODECs.

Alternatively, full 8 bits can be obtained by inverting the BCLK to the combo devices, thereby rising edges of BLCK and FS_{xR} are aligned.

Fig. 2 is typical timing of the control data interface.

Fig. 3 is the digital interconnections of a typical line card application.





Fig. 2 Control Data Timing









285

SAMSUNG

Electronics

4

KT8564/KT8567

CMOS INTEGRATED CIRCUIT

COMBO CODECS

The KT8564 and KT8567 are single-chip PCM encoders and decoders (PCM CODECs), PCM line filter and receive power amp.

These devices provide all the functions required to interface a full-duplex voice telephone circuit with a timedivision-multiplexed (TDM) system.

These devices are designed to perform the transmit encoding and decoding as well as the transmit and receive filtering functions in PCM system.

They are intended to be used at the analog termination of a PCM line or trunk.

These devices provide the bandpass filtering of the analog signals prior to encoding and after decoding. These combination devices perform the encoding and decoding of voice and call progress tones as well as the signalling and supervision information.


FEATURES

- Complete CODEC and filtering system
- Meets or exceeds D3/D4 and CCITT specifications. $\mu\text{-Law: KT8564 A-Law: KT8567}$
- On-chip auto zero, sample and hold and precision voltage references.
- Receive push-pull power amplifiers
- Low power dissipation: 70mW (operating)

3mW (standby)

- ±5V operation
- TTL or CMOS compatible
- Automatic power down


TYPICAL I-V CHARACTERISTICS



ORDERING INFORMATION

Device	Package	Operating Temperature	
†KT8564N	Plastic	Plastic	
†KT8567N	Plastic	05 10580	
KT8564J	Ceramic		
†KT8567J	Ceramic		

† Under Development





ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit	
V _{cc} to GNDA	Vcc	7	v	
V _{BB} to GNDA	V _{BB}	-7	v	
Voltage at Any Analog Input or Output	I/O	$V_{CC} + 0.3$ to $V_{BB} - 0.3$	v	
Voltage at Any Digital Input or Output	1/0	V_{cc} + 0.3 to GNDA – 0.3	v	
Operating Temperature Range	» T _a	- 25 ~ + 125	°C	
Storage Temperature Range	T _{stg}	- 65 ~ + 150	°C	
Lead Temperature (Soldering, 10 secs)	TL	300	°C	

ELECTRICAL CHARACTERISTICS

(Unless otherwise noted: $V_{CC} = 5.0V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GNDA = 0V, Ta = 0°C to 70°C; typical characteristics specified at $V_{CC} = 5.0V$, Ta = 25°C; all signals are referenced to GNDA)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Power Dissipation	· · · ·	······	L	L	L	
Active Current	lcc1	Power amplifiers active, VPI = 0V		7.0	10.0	mA
Active Current	I _{BB} 1	Power amplifiers active, VPI = 0V		7.0	10.0	mA
Power-Down Current	lcco			0.5	1.5	mA
Power-Down Current	I _{BBO}			0.05	0.3	mA
Digital Interface		· · · ·				
Input Low Current	I _{IL}	GNDA≤V _{IN} ≤V _{IL} , All digital inputs	- 10		10	μA
Input High Current	1 _{IH}	$V_{\text{IH}} \leq V_{\text{IN}} \leq V_{\text{CC}}$	- 10		10	μA
Output Current in High Impedance State (TRI-STATE)	l _{oz}	D _x , GNDA≤V ₀ ≤V _{cc}	- 10		10	μA
Input Low Voltage	ViL				0.6	V
Input High Voltage	VIH		2.2			V
Output Low Voltage	Vol	D_{x_1} , $I_L = 3.2mA$ SIG _R , $I_L = 1.0mA$ TS _x , $I_L = 3.2mA$, Open Drain		-	0.4 0.4 0.4	v
Output High Voltage	V _{он}	D_x , $I_H = -3.2mA$ SIG _R , $I_H = -1.0mA$	2.4 2.4			v
Analog Interface with Transmit	Input Ampl	ifier				
Input Leakage Current	I _I XA	$-2.5V \le V \le +2.5V$, VF _x I + or VF _x I -	- 200		200	nA
Input Resistance	R _I XA	$-2.5V \le V \le +2.5V$, VF _x I + or VF _x I -	10			MΩ
Output Resistance	R _o XA	Closed loop, unity gain		1	3	Ω
Load Resistance	R∟XA	GS _x	10			ΚΩ
Load Capacitance	CLXA	GS _x			50	pF
Output Dynamic Range	V _o XA	GS _x , R _L ≥10KΩ	- 2.8		+ 2.8	V



ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Voltage Gain	A _v XA	VF _x I + to GS _x	5000			V/V
Unity-Gain Bandwidth	FuXA		1	2		MHz
Offset Voltage	VosXA	· · · · · · · · · · · · · · · · · · ·	- 20		20	mV
Common-Mode Voltage	V _{CM} XA	CMRRXA>60dB	- 2.5		2.5	. V
Common-Mode Rejection Ratio	CMRRXA	DC Test	60			dB
Power Supply Rejection Ratio	PSRRXA	DC Test	60			dB
Analog Interface with Receive F	ilter	•		L		·
Output Resistance	RoRF	Pin VF _B O		1	3	Ω
Output DC Offset Voltage	VOS _R O	Measure from VF _R O to GND A	- 200		200	mV
Load Resistance	RLRF	$VF_{R}O = \pm 2.5V$	10			KΩ
Load Capacitance	C⊾RF	Connect from VF _R O to GND A			25	pF
Analog Interface with Power An	plifiers					
Input Leakage Current	IPI	- 1.0V≤VPI≤1.0V≤VPI≤1.0V	- 100		100	nA
Input Resistance	RIPI	- 1.0V≤VPI≤1.0V	10			MΩ
Input Offset Voltage	VIos		- 25		25	mV
Output Resistance	ROP	Inverting unity gain at VPO + or VPO -		1		Ω
Unity-Gain Bandwidth	Fc	Open loop (VPO –)		400		KHz
Load Capacitance	CLP	$ \begin{array}{ll} R_L \geq 1500\Omega & VPO + \mbox{ or } \\ R_L = 600\Omega & VPO - \mbox{ to } \\ R_L = 300\Omega & GNDA \end{array} $			100 500 1000	pF pF pF
Gain from VPO - to VPO +	GA _P +	$R_L = 300\Omega$ VPO + to GNDA level at VPO - = - 1.77Vrms (+ 3dBmo)		- 1		V/V
Power Supply Rejection of V_{CC} or V_{BB}	PSRR _P	VPO – connected to VPI 0KHz – 4KHz 0KHz – 50KHz	60 36			dB dB
Frequency of Master Clock	l/t _{PM}	Depends on the device used and the BCLK _R /CLKSEL Pin MCLK _x and MCLK _R		1.536 1.544 2.048		MHz MHz MHz
Width of Master Clock High	t _{wмн}	MCLK _x and MCLK _R	160			ns
Width of Master Clock Low	t _{WML}	MCLK _x and MCLK _R	160			ns
Rise Time of Master Clock	t _{RM}	MCLK _x and MCLK _R			50	ns
Fall Time of Master Clock	t _{FM}	MCLK _x and MCLK _R			50	ns
Set-Up Time from $BCLK_X$ High (and FS_X in Long Frame Sync Mode) to $MCLK_X$ Falling Edge	t _{sbfm}	First bit clock after the leading edge of FS_{X}	100			ns
Period of Bit Clock	t _{РВ}		485	488	15,725	ns
Width of Bit Clock High	t _{wвн}	V _{IH} = 2.2V	160			ns
Width of Bit Clock Low	t _{WBL}	V _{1L} = 0.6V	160			ns
Rise Time of Bit Clock	t _{RB}	t _{PB} = 480ns			50	ns
Fall Time of Bit Clock	t _{FB}	t _{PB} = 488ns	-		50	ns




ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Conditions	Min	Тур	Мах	Unit
Holding Time from Bit Clock Low to Frame Sync	t _{HBF}	Long frame only	0			ns
Holding Time from Bit Clock High to Frame Sync	t _{HOLD}	Short frame only	0			ns
Set-Up Time for Frame Sync to Bit Clock Low	t _{SFB}	Long Frame Only	80			ns
Delay Time from BCLK _x High to Data Valid	t _{DBD}	Load = 150pF plus 2 LSTTL loads	0		180	ns
Delay Time to \overline{TS}_x Low	t _{XDP}	Load = 150pF plus 2 LSTTL loads			140	ns
Delay Time from BCLK _x Low to Data Output Disabled	t _{DEC}		50		165	ns
Delay Time to Valid Data from FS_x or $BCLK_x$, whichever Comes Later	t _{DZF}	$C_L = 0pF$ to 150pF	20		165	ns
Set-Up Time from D_{R} Valid to $\text{BCLK}_{\text{R/X}}$ Low	t _{SDB}		50			ns
Hold Time from $BCLK_{R/X}$ Low to D_R Invalid	I _{HBD}		50			ns
Delay Time from $BCLK_{R/X}$ Low to SIG_R Valid	t _{DFSSF}	Load = 50pF plus 2 LSTTL loads			300	ns
Set-Up Time from FS _{X/R} to BCLK _{X/R} Low	t _{SF}	Short frame sync pulse (1 or 2 bit clock periods long)(Note 1)	50			ns
Hold Time from $BCLK_{X/R}$ Low to $FS_{X/R}$ Low	t _{HF}	Short frame sync pulse (1 or 2 bit clock periods long)(Note 1)	100			ns
Hold Time from 3rd Period of Bit Clock Low to Frame Sync $(FS_X \text{ of } FS_R)$	t _{HBF}	Long frame sync pulse (from 3 to 8 bit clock periods long)	100			ns
Minimum Width of the Frame Sync Pulse (Low Level)	twFL	64K bit/s operating mode	160			ns

Note 1: For short frame sync timing, FS_x and FS_R must go high while their respective bit clocks are high.

PIN CONFIGURATION






KT8564/KT8567

Electronics

CMOS INTEGRATED CIRCUIT



290

PIN DESCRIPTION

Pin	Name	Function
1	VPO+	The non-inverted output of the receive power amplifier.
2	GNDA	Analog ground. All signals are referenced to this pin.
3	VPO-	The inverted output of the receive power amplifier.
4	VPI	Inverting input to the receive power amplifier. Also powers down both amplifiers when connected to $V_{\mbox{\tiny BB}}.$
5	VF _R O	Analog output of the receive filter.
6	V _{cc}	Positive power supply pin $V_{cc} = +5V \pm 5\%$.
7	FS _R	Receive frame sync pulse which enables $BCLK_R$ to shift PCM data into D_R , FS _R is an 8KHz pulse train. (refer to Fig 2 and 3 for timing details)
8	D _R	Receive data input. PCM data is shifted into D_{R} following the FS_{R} leading edge.
9	BCLK _R / CLKSEL	The bit clock which shifts data into D_R after the FS _R leading edge. May vary from 64KHz to 2.048MHz. Alternatively, may be a logic input which selects either 1.536MHz/1.544MHz or 2.048MHz for master clock in synchronous mode and BCLK _X is used for both transmit and receive directions. (see Table 1)
10	MCLK _R / PDN	Receive master clock. Must be 1.536MHz or 2.048MHz. May be asynchronous with MCLK _x , but should be synchronous with MCLK _x for best performance. When MCLK _R is connected continuously low, MCLK _x is selected for all internal timing. When MCLK _R is connected continuously high, the device is powered down.
11	MCLK _x	Transmit master clock. Must be 1.536MHz, 1.544MHz or 2.048MHz. May be asynchronous with MCLK _R .
12	BCLKx	The bit clock which shifts out the PCM data on D_x . May vary from 64KHz to 2.048MHz, but must be synchronous with MCLK _x .
13	D _x	The TRI-STATE PCM data output which is enabled by FS _x .
14	FSx	Transmit frame sync pulse input which enables $BCLK_x$ to shift out the PCM data a on D_x , FS _x is an 8KHz pulse train. (refer to Fig 2, 3)
15	TSx	Open drain output which pulses low during the encoder time slot.
16	ANLB	Analog loopback control input. Must be set to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is dis connected from the output of the preamplifier and connected to the VPO ⁺ output of the receive power, amplifier.
17	GS _x	Analog output of the transmit input amplifier. Used to externally set again.
18	VF _x I⁻	Inverting input of the transmit input amplifier.
19	VF _x I+	Non-inverting input of the transmit input amplifier.
20	V _{BB}	Negative power supply pin $V_{BB} = -5V \pm 5\%$.



TRANSMISSION CHARACTERISTICS

(Unless otherwise specified: Ta = 0°C to 70°C, $V_{CC} = 5V \pm 5\%$, $V_{BB} = -5V \pm 5\%$, GNDA = 0V, f = 1.02KHz, $V_{IN} = 0$ dBm0, transmit input amplifier connected for unity-gain non-inverting.)

Characteristic	Characteristic Symbol Test Condition			Тур	Max	Unit	
AMPLITUDE RESPONSE		4	L	L		L	
Receive Gain, Absolute	G _{RA}	Ta = 25 °C, V_{CC} = 5V, V_{BB} = -5V Input = Digital code sequence for 0dBm0 signal at 1020Hz			0.15	dB	
Receive Gain, Relative to G _{RA}	G _{RR}	f = 0Hz to 3000Hz f = 3300Hz f = 3400Hz f = 4000Hz	- 0.15 - 0.35 - 0.7		0.15 0.05 0 - 14	dB dB dB dB	
Absolute Receive Gain Variation with Temperature	G _{rat}	Ta=0°C to 70°C			± 0.1	dB	
Absolute Receive Gain Variation with Supply Voltage	G _{RAV}	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$			± 0.05	dB	
Receive Gain Variations with Level	Grrl	Sinusoidal test method; reference input PCM code corresponds to an Ideally encoded – 10dBm0 signal PCM level = – 40dBm0 to + 3dBm0 PCM level = – 50dBm0 to – 40dBm0 PCM level = – 55dBm0 to – 50dBm0	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB	
Receive Filter Output at VF _R O	VRO	$R_L = 10\Omega$	- 2.5		2.5	V	
Absolute Levels	AL	Nominal 0dBm0 level is 4dBm (600Ω) 0dBm0		1.2276		Vrms	
Max Transmit Overload Level	t _{MAX}	Max transmit overload level KT8564(3.17dBm0), KT8567(3.14dBm0)		2.501 2.492		VPK	
Transmit Gain, Absolute	G _{XA}	Ta = 25°C, V_{CC} = 5V, V_{BB} = -5V Input at GS _x = 0dBm0 at 1020Hz	- 0.15		0.15	dB	
Transmit Gain, Relative to G_{XA}	G _{xr}		- 1.8 - 0.15 - 0.35 - 0.7		- 40 - 30 - 26 - 0.1 0.15 0.05 0 - 14 - 32	dB dB dB dB dB dB dB dB dB	
Absolute Transmit Gain Variation with Temperature	Gxat	Ta=0°C to 70°C			± 0.1	dB	
Absolute Transmit Gain Variation with Supply Voltage	G _{XAV}	$V_{CC} = 5V \pm 5\%, V_{BB} = -5V \pm 5\%$			± 0.05	dB	
Transmit Gain Variations with Level	G _{XRL}	Sinusoldal test method Reference level = $-10dBm0$ VF _x I + = $-40dBm0$ to $+3dBm0$ VF _x I + = $-50dBm0$ to $-40dBm0$ VF _x I + = $-55dBm0$ to $-50dBm0$	- 0.2 - 0.4 - 1.2		0.2 0.4 1.2	dB dB dB	



TRANSMISSION CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
ENVELOPE DELAY DISTORTION	WITH FR	EQUENCY	<u> </u>		l	<u> </u>
Transmit Delay, Absolute	DXA	f = 1600Hz		290	315	μS
Transmit Delay, Relative to D_{XA}	D _{XR}	f = 500Hz - 600Hz f = 600Hz - 800Hz f = 800Hz - 1000Hz f = 1000Hz - 1600Hz f = 1600Hz - 2600Hz f = 2600Hz - 2800Hz f = 2800Hz - 3000Hz		195 120 50 20 55 80 130	220 145 75 40 75 105 155	μS μS μS μS μS μS μS
Receive Delay, Absolute	DRA	f = 1600Hz		180	200	μS
Receive Delay, Relative to D _{RA}	D _{RR}	f = 500Hz - 1000Hz f = 1000Hz - 1600Hz f = 1600Hz - 2600Hz f = 2600Hz - 2800Hz f = 2800Hz - 3000Hz	- 40 - 30	25 20 70 100 145	90 125 175	μS μS μS μS μS
NOISE		1	I		l	
Transmit Noise, C Message Weighted	N _{xc}	VF _x I + = 0V, KT8564		12	15	dBrnc0
Transmit Noise, P Message Weighted	N _{XP}	VF _x I + = 0V, KT8567		- 74	- 67	dBmOp
Receive Noise, C Message Weighted	N _{RC}	PCM code equals alternating positive and negative zero, KT8564		8	11	dBrnc0
Receive Noise, P Message Weighted	N _{RP}	PCM code equals positive zero, KT8567		- 82	- 79	dBmOp
Noise, Single Frequency	N _{RS}	f = 0KHz to 100KHz, loop around measurement, VF _x I + = 0V _{rms}			- 53	dBm0
Positive Power Supply Rejection, Transmit	PPSRx	$ \begin{array}{l} VF_xI + = 0V_{ms}, \\ V_{CC} = 5.0V_{DC} + 100mV_{ms} \\ f = 0KHz - 50KHz \end{array} $	30	35		dBC
Negative Power Supply Rejection, Transmit	NPSR _x	$ \begin{array}{l} VF_{x}I+=0V_{ms},\\ V_{BB}=-5.0V_{DC}+100mV_{ms}\\ f=0KHz-50KHz \end{array} $	40	45		dBC
Positive Power Supply Rejection, Receive	PPSR _R	$\begin{array}{l} \text{PCM code equals positive zero} \\ V_{\text{CC}} = 5.0V_{\text{DC}} + 100\text{mV}_{\text{rms}} \\ \text{f} = 0\text{Hz} - 4000\text{Hz} \\ \text{f} = 4\text{KHz} - 25\text{KHz} \\ \text{f} = 25\text{KHz} - 50\text{KHz} \end{array}$	35 35 35			dBC dB dB
Negative Power Supply Rejection, Receive	NPSR _R	$\begin{array}{l} PCM \mbox{ code equals positive zero} \\ V_{BB} = -5.0V_{DC} + 100mV_{rms} \\ f = 0Hz - 4000Hz \\ f = 4KHz - 25KHz \\ f = 25KHz - 50KHz \end{array}$	40 40 36			dBC dB dB



293

TRANSMISSION CHARACTERISTICS (Continued)

Characteristic Symi		Test Condition	Min	Тур	Max	Unit
Spurious Out-of-Band Signals at the Channel Output	SOS	Loop around measurement, 0dBm0, 300Hz – 3400Hz input applied to VF _x I + , measure individual image signals at VF _R O 4600Hz – 7600Hz 7600Hz – 8400Hz 8400Hz – 100,000Hz			- 32 - 40 - 32	dB dB dB
Distortion		· · · · · · · · · · · · · · · · · · ·				
Signal to Total Distortion	STD _x	Sinusoidal test method				
Transmit or Receive Half-Channel	STD _R	Level = 3.0dBm0 = 0dBm0 to 30dBm0 = - 40dBm0 XMT RCV = - 55dBm0 XMT RCV				dBC dBC dBC dBC dBC dBC dBC
Single Frequency Distortion, Transmit	SFD _x				- 46	dB
Single Frequency Distortion, Receive	SFD _R				- 46	dB
Intermodulation Distortion	IMD	Loop around measurement, VF _x + = $-4dBm0$ to $-21dBm0$, two frequencies in the range 300Hz - 3400Hz	-		-41	dB
Crosstalk		· · · · · · · · · · · · · · · · · · ·				
Transmit to Receive Crosstalk	CT _{x-R}	f = 300Hz - 3400Hz $D_R = Steady PCM code$		- 90	- 75	dB
Receive to Transmit Crosstalk	CT _{R∙X}	f = 300Hz - 3000Hz, VF _x I = 0V		- 90	– 70 (Note 1)	dB
Power Amplifiers		· · · · · · · · · · · · · · · · · · ·				
Maximum 0dBm0 Level for Better than ± 0.1 dB Linearity Over the Range $- 10$ dBm0 to + 3dBm0	V _{oL}	Balanced load, R_L connected between VPO + and VPO - $R_L = 600\Omega$ $R_L = 1200\Omega$ $R_L = 30K\Omega$	3.3 3.5 4.0			Vrms Vrms Vrms
Signal/Distortion	S/Dp	$R_L = 600\Omega$, 0dBm0	50			dB

Note 1. $\text{CT}_{\text{R-X}}$ is measured with a -50dBm0 activating signal applied at $\text{VF}_{\text{X}}\text{I}+.$




SELECTION OF MASTER CLOCK FREQUENCIES

	MASTER CLOCK FREQUENCY SELECTED				
BCLK _R /CLKSEL	KT8564	KT8567			
Clocked	1.536MHz or 1.544MHz	2.048MHz			
0	2.048MHz	1.536MHz or 1.544MHz			
1 (or open circuit)	1.544MHz	2.048MHz			

ENCODING FORMAT AT Dx OUTPUT

	KT8564 (μ-Law)	KT8567 (A·Law, Includes Even Bit Inversion)					
V _{IN} = + Full Scale	1000000	10101010					
$V_{IN} = 0V$	11111111 01111111	1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1					
V _{IN} = - Full Scale	00000000	00101010					




APPLICATION CIRCUIT



4 × 4 CROSSPOINT SWITCH WITH CONTROL MEMORY

The KT8592 contains 4×4 matrix-array with 16 latches. Any one of 16 switches can be selected by applying its address to the device and a pulse to the strobe input pin. The selected switch can be turned on or off by applying a logical one or zero to the data in and the strobe input at logical one.



FEATURES

- Low on resistance (Typ: 75Ω at V_{DD} = 12V)
- Internal control latches
- 2V_{PP} analog signal capability


BLOCK DIAGRAM

• High linearity: 0.5% distortion (Typ) at f = 1KHz, $V_{IN} = 5V_{P,P}$, $V_{DD} = 10V$, $R_L = 1K\Omega$

ORDERING INFORMATION

Package	Operating Temperature
16DIP	- 40∼ + 85°C

† Under Development



PIN CONFIGURATION



INPUT/OUTPUT DESCRIPTION

I/O	Lavel	Pin No.	
POWER	· · · · · ·	- I	
I	V _{DD}	16	Positive power supply
1	V _{SS}	8	Negative power supply
ADDRES	S		· ·
1	А, В	6, 5	X Address lines. These 2 pins are used to select one of the 4 rows of switches. Refer to the thruth table.
I	C, D	3, 4	Y Address lines. These 2 pins are used to select one of the 4 columns of switchs. Refer to the thruth table.
CONTRO	L	<u>.</u>	
I	Data	2	This input determines if the selected switch will be turned On (closed) or Off (opened). If the pin is held high. The selected switch will be closed. If the pin is held low, the switch will be opened.
i	Strobe	7	This pin enables whatever action is selected by the address and data in pins. When the strobe pin is held low, no switch openings or closings take place. When the strobe pin is holding high. The switch addressed by the selected lines will be opened or closed. (Depending upon the state of the data in pin)
DATA			
I/O	X0-X3	9,1,12,13	Analog input/outputs. These pins are connected to the rows of the switch matrix.
I/O	Y0-Y3	15,14,10,11	Analog input/outputs. These pins are connected to the columns of the switch matrix.

TRUTH TABLE

	ADDRESS			00000000000
A	В	С	D	CONNECTIONS
0	0	0	0	X0 – Y0
1	0	0	0	X1 – Y0
0	1	0	0	X2 – Y0
1	1	0	· o ·	X3 – Y0
0	0	1	0	X0 – Y1
1	0	1	0	X1 – Y1
0	1	1	0	X2 – Y1
1	1	1	0	X3 – Y1
0	0	0	1	X0 – Y2
1	0	0	1	X1 – Y2
0	1	0	1	X2 – Y2
1	1	0	1	X3 – Y2
0	0	1	1	X0 – Y3
1	0	1	1	X1 – Y3
0	1	1	1	X2 – Y3
1	1	1	1 -	X3 – Y3



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit	
Supply Voltage	V _{DD}	-0.5~+20	v	
Input Voltage, All Inputs	V _{IN}	$-0.5 \sim V_{DD} + 0.5$	V	
Input Current (Analog Inputs)	l _{in}	± 10	mA	
Power Dissipation	P _D	500	mW	
Operating Temperature Range	Та	- 40~ + 85	°C	
Storage Temperature Range	Tstg	- 65 ~ + 150	°C	

DC ELECTRICAL CHARACTERISTICS

	Test Cond	itions		Values					
Characteristic		VIN	VDD	- 40°C	0500	25°C			Unit
		(V)	(V)		85°C	Min	Тур	Max	
CROSSPOINTS			•						
I _{DD} , Quiescent Current			5 10 15	5 10 20	150 300 600		0.04 0.04 0.04	5 10 20	uA
Ron, ON Resistance	Any Switch Vis = 0 to V _{DD}		5 10 12 15	1000 145 110 75	1440 205 155 110		225 85 75 65	1250 180 135 95	Ω
Δ Ron, Δ ON Resistance	Between Any Two Switches		5 10 12 15				35 20 18 15		Ω
IL, OFF Switch Leakage Current	All Switches OFF	0/18	18	±100	± 1000		±1	± 100	nA
CONTROLS	L						l		
V _{IL} , Input Low Voltage	OFF Switch I∟<0.2 uA		5 10 15	1.5 3 4				1.5 3 4	v
V_{H} , Input High Voltage	ON Switch see Ron Charac.		5 10 15	3.5 7 11		3.5 7 11		- - 	v
I _{IN} , Input Current	Any Control	0/18	18	±0.1	±1		± 10 ⁻⁵	±0.1	uA



AC ELECTRICAL CHARACTERISTICS (Ta = 25°C)

	Te	est Conditions				Values			
Characteristic		f _i (KHz)	R ⊾ (K Ω)	V _{IS} (V)	V _{DD} (V)	Min	Тур	Max	Unit
CROSSPOINTS	<u></u>				dia			••••••	
t _{PHL} , t _{PLH} , Propagation Delay Time (Switch ON) Signal Input to Output	$C_{L} = 50pF$ t _r , t _f = 20ns Fig. 2		10	5 10 15	5 10 15		30 15 10	60 30 20	ns
Frequency Response (Any Switch ON) 20 log (V_{OS}/V_{IS}) = - 3dB	Sine Wave Input	1	1	5	10		40		MH:
Sine Wave Distortion		1	1	5	10		0.5		%
Feedthrough (All Switches OFF)	Sine Wave Input Fig. 3	1.6	1	5	10		- 80		dB
Frequency for Signal Crosstalk Attenuation of 40dB Attenuation of 110dB	Sine Wave Input		1	10	10		1.5 0.1		MHz KHz
C, Capacitance Xn to Ground Yn to Ground Feedthrough					5~15 5~15		18 30 0.4		pF
CONTROLS				See Fig.			b		
Propagation Delay Time t _{PHZ} Strobe to Output (Switch Turn on to High Level)	$R_{L} = 1I$ $C_{L} = 50$ $t_{r}, t_{f} = 20$	рF		5	5 10 15		300 125 80	600 250 160	
t _{PZH} Data in to Output (Turn on to High Level)				6	5 10 15		110 40 25	220 80 50	ns
t _{PZH} Address to Output (Turn on to High Level)					5 10 15		350 135 90	700 270 180]
Propagation Delay Time t _{PHZ} Strobe to Output (Switch Turn OFF)				5	5 10 15		165 85 70	330 170 140	
t _{PHL} Data in to Output (Turn on to Low Level)				6	5 10 15		210 110 100	420 220 200	ns
t _{PHz} Address to Output (Turn OFF)				7	5 10 15		435 210 160	870 420 320	



4

۱

AC ELECTRICAL CHARACTERISTICS (Continued)

	Test Conditio	ns			Values				
Characteristic	1				Min Typ		Max	Unit	
t _{su} , Setup Time Data in to Strobe, Address	$\begin{array}{l} R_{L}=1K\Omega,\ C_{L}=50pF\\ t_{r},\ t_{f}=20ns \end{array}$		5 7	5 10 15		95 25 15	190 50 30		
t _H , Hold Time Data in to Strobe, Address			5 7	5 10 15		180 110 35	360 220 70	ns	
f_0 , Switching Frequency				5 10 15	0.6 1.6 2.5	1.2 3.2 5		MHz	
t _w , Strobe Pulse Width				5 10 15		300 120 90	600 240 180	ns	
Control Crosstalk Data In, Address or Strobe to Output	10 1 Square Wave Input t _r , t _r = 20ns	10	-	10		75		mV (Peak)	
C _{IN} , Input Capacitance	Any Control Input					5	7.5	pF	

.



TEST CIRCUIT

FIG. 1 Ron MEASUREMENT





FIG. 2 PROPAGATION DELAY TIME & WAVEFORMS (SIGNAL INPUT TO SIGNAL OUTPUT, SWITCH ON)



SW = ANY CROSSPOINT STROBE = DATA IN = V_{DD}

FIG. 3 OFF ISOLATION MEASUREMENT (FEEDTHROUGH)






FIG. 4 CROSSTALK MEASUREMENT




FIG. 5 PROPAGATION DELAY TIME & WAVEFORMS (STROBE TO SIGNAL OUTPUT, SWITCH TURN ON OR TURN OFF)





FIG. 6 PROPAGATION DELAY TIME & WAVEFORMS (STROBE TO SIGNAL OUTPUT, SWITCH TURN ON TO HIGH or LOW LEVEL)









FIG. 7 PROPAGATION DELAY TIME & WAVEFORMS (ADDRESS TO SIGNAL OUTPUT, SWITCH TURN ON or TURN OFF)

FIG. 8 WAVEFORMS FOR CROSSTALK (CONTROL INPUT TO SIGNAL OUTPUT)





12×8 CROSSPOINT SWITCH WITH CONTROL MEMORY


The KT6593 contains a 12×8 array of crosspoint switch with a 7 to 96 line decoder and latch circuits. Anyone of 96 switches can be selected by applying the appropriate 7 input bits. The selected switch can be turned on or off by applying a logical one or zero to the data in and the strobe input at logical one. A reset signal can be used to turn off all the switches together when is switched at logical one. Logic inputs are TTL compatible.

FEATURES

- Low on Resistance (Typ: 35Ω at V_{DD} = 14V)
- Internal Control Latches

BLOCK DIAGRAM

- 2 V_{PP} Analog Signal Capability
- Less than 1% Total Distortion at 0 dBm




ORDERING INFORMATION

Device	Package	Operating Temperature
†KT8593N	40DIP	0~70°C

† Under Development

PIN CONFIGURATION





ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.5~18	V
Input Voltage Range	V _{IN}	$-0.5 \sim V_{DD} + 0.5$	v
Input Current (Analog Input)	l _{in}	± 12	mA
Power Dissipation	PD	. 1	w
Operating Temperature Range	Ta	0~70	°C
Storage Temperature Range	T _{stq}	- 50 ~ 125	°C

RECOMMENDED OPERATING CONDITION

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	10~16	v
Operating Temperature	Ta	0~70	°C
Input Logic Level	V _{iN}	0 ~ V _{DD}	v

DC ELECTRICAL CHARACTERISTICS (Ta = 0 to 70°C, V_{DD} = 14V)

Characteristic	Test Condition	Min	Тур	Max	Unit
CROSSPOINT				L	
Operating Current	f _o = 100 KHz			35	mA
ON Resistance	$V_{IDC} = 6.75V V_{ODC} = 6.5V$ (Fig. 1)		35	75	Ω
ΔR on Between any 2 Switch			6	10	Ω
OFF Leakage	All Switches OFF $V_{os} = V_{is} = 0$ to V_{DD}		1	± 500	nA
CONTROLS					
V _{IL}				0.8	v
V _{IH}		2.4			V
Input Leakage			0.1	±3	nA



AC ELECTRICAL CHARACTERISTICS (Ta = 25°C, CL = 50pF, tr, tr = 20nS, VDD = 14V)

			Test Conditions				Values			
Characteristic		fi (KHz)	R∟ (KΩ)	V _{is} (V _{PP})	V₀c (V)	Note	Min	Тур	Max	Unit
CRO	SSPOINTS									
t _{PHL,} t _{PLH,}	Propagation delay time (Switch ON) signal input to output		1	2	5	Fig. 2		10	40	nS
	Frequency response (Any switch ON) 20 log (V _{os} /V _{is}) = - 3dB		0.091	2	5	C _L = 3pF		50		MHz
	Sine wave distortion	1000	0.091	2	5				1	%
	Feedthrough (All switches OFF)	10	1	2	5	Fig. 3	- 90			dB
	Frequency for signal crosstalk Attenuation of 40dB Attenuation of 110dB		1	2	5	Fig. 4	1 5			MHz KHz
С	Capacitance X _n to ground							15		
	Yn to ground	1000		0.1	5			15		pF
	Feedthrough							0.4		1
С	Capacitance Logic input to ground	1000		0.1	5			5		pF

		Test Cond	Test Conditions					
	Characteristic		See Fig.	V _{DD} (V)	Min	Тур	Max	Unit
CON	TROLS							
t _{PSN.}	Propagation delay time Strobe to output (Switch Turn-ON)	$\begin{aligned} R_L &= 1 K \Omega, \ C_L = 50 p F \\ t_r, \ t_f &= 20 n S \end{aligned}$	5	14		150	200	nS
t _{РZH,}	Data-In to Output (Turn-ON to High Level)		6	14		100	150	nS
t _{PAN} ,	Address to Output (Turn-ON to High Level)		7	14		150	200	nS
T _{PSF,}	Propagation delay time Strobe to Output (Switch Turn-OFF)		5	14		150	200	nS
t _{PZL,}	Data-In to Output (Turn-ON to Low Level)		6	14		100	150	nS



AC ELECTRICAL CHARACTERISTICS (Continued)

		Test Cond	itions		Values			
	Characteristic		See Fig.	V _{DD} (V)	Min	Тур	Max	Unit
t _{PAF,}	Address to Output (Turn-OFF)	$\begin{array}{l} R_{L}=1K\Omega,\ C_{L}=50pF\\ t_{r},\ t_{f}=20nS \end{array}$	* 7	14		150	200	nS
t _{ss,}	Set-Up time Data-In to Strobe		5	14	20			nS
t _{sH,}	Hold time Data-In to Strobe		5	14	20			nS
t _{AS,}	Set-Up time Data-In to Address		7	14	20			nS
t _{an,}	Hold time Data-In to Address		7	14	20			nS
f _{S.}	Switching Frequency			14		1		MHz
t _{w.}	Strobe Pulse Width	·······		14	40			nS
	Control Crosstalk Data-In, Address, or Strobe to Output	Square wave input $V_{IN} = 3V$, $R_L = 10K\Omega$ t_{r_c} $t_f = 20nS$	8	14		75		mV
t _{w.}	Reset Pulse Width	$\begin{aligned} R_L &= 1K\Omega, \ C_L = 50pF \\ t_r, t_f &= 20nS \end{aligned}$	9	14	40			nS
t _{PHZ,}	Reset Turn-OFF Delay		9	14		150	200	nS



TEST CIRCUITS








FIG. 2. PROPAGATION DELAY TIME & WAVEFORMS (SIGNAL INPUT TO SIGNAL OUTPUT, SWITCH ON)



SW = ANY CROSSPOINT STROBE = DATA-IN = V_{DD}


FIG. 3. OFF ISOLATION MEASUREMENT (FEED THROUGH)



Io = 20 Log(Vos/Vis) dB




FIG. 4. CROSSTALK MEASUREMENT




CT = 20 Log (Vos/Vis) dB

FIG. 5. PROPAGATION DELAY TIME & WAVE FORMS (STROBE TO SIGNAL OUTPUT, SWITCH TURN-ON OR TURN-OFF)



SW = ANY CROSSPOINT

FIG. 6. PROPAGATION DELAY TIME & WAVE FORMS (DATA-IN SIGNAL OUTPUT, SWITCH TURN ON TO HIGH OR LOW LEVEL)



SW = ANY CROSSPOINT STROBE-VDD








FIG. 7. PROPAGATION DELAY TIME & WAVE FORMS (ADDRESS TO SIGNAL OUTPUT, SWITCH TURN-ON OR TURN-OFF)

FIG. 8. WAVE FORMS FOR CROSSTALK (CONTROL INPUT TO SIGNAL OUTPUT)



SW=ANY CROSSPOINT

FIG. 9. PROPAGATION DELAY TIME & WAVE FORM (RESET TO OUTPUT SIGNAL)





CMOS INTEGRATED CIRCUIT

KT8593

TRUTH TABLE

	÷.,			Address				
	AXO	AX1	AX2	AX3	AYO	AY1	AY2	Connections
	0	0	0	0	0	0	0	X0 – Y0
	1	0	0	0	0	0	0	X1 – Y0
	0	1	0	0	0	0	0	X2-Y0
	- 1	. 1	0	0	0	0	0	X3-Y0
	0	0	1	0	0	0	0	X4-Y0
		0		0	0	0	0	X5-Y0
	1		1					
·	0	1	1	0	0	0	0	No Connection
L	1	1	1	0	0	0	0	No Connection
	0	0	0	1	0	0	0	X6-Y0
dress	1	0	0	1	0	0	0	X7 – Y0
ot	0	1	0	1	0	0	0	X8 – Y0
lowed	1	1	0	1	0	0	0	X9 – Y0
	0	0	1	1	0	0	0	X10-Y0
	1.00	0	1	1	0	0	0	X11-Y0
	0	1	1	1	0	0	0	No Connection
4	1 ·	1	1	1	0	0	0	No Connection
	0	0	0	0	1	0	0	X0-Y1
-	Ļ	↓ ↓	Ļ	Ļ	Ļ	↓	1	Ļ
	1	0	1	1	1	0	0	X11-Y1
	0	0	0	0	0	1	0	X0-Y2
1	↓ 1	↓ O	↓ ↓ 1 ¹¹¹	↓ ↓ 1	↓ 0	↓ 1	↓ ↓ 0	↓ X11-Y2
	0	0	0	0	1	1	0	X0-Y3
	↓ ↓	U U	↓ U	↓ U		Ļ	↓ U	1
	1	0	1	1	1	1	0	X11 – Y3
	0	0	0	0	0	0	1	X0-Y4
	, 1	t i	L L	1 a *	Ļ	Ļ	1	1 1 × 1
	1	0	1	1	0	0	1	X11-Y4
	0	0	0	0	1	0	1	X0-Y5
	↓ 1	↓ 0	↓ ↓ 1	1	↓ ↓ 1	↓ 0	↓ 1	↓ X11-Y5
	0	0	0	0	0	1	1	X0-Y6
er en general	↓ U	↓ ↓	↓ ↓	↓ ↓ ·	↓ ↓			
	1	0	1	1	0	1	1	X11-Y6
	0	0	0	0	1.	1	1	X0-Y7
	Ļ	Ļ	1	Ļ	Ļ		Ļ	
	1.0	0	1	1	1	1	1	X11 – Y7



INPUT/OUTPUT DESCRIPTION

I/O ,	Label	Pin No.	Description
POWER			
1	V _{DD}	40	Positive power supply
1	V _{ss}	20	Negative power supply
ADDRES	S		· · · · · · · · · · · · · · · · · · ·
I	AXO – AX3	4, 5, 22, 23	X address lines. These 4 pins are used to select one of the 12 rows of switches. Refer to the truth table
I	AY0 – AY2	2, 24, 25	Y address lines. These 3 pins are used to select one of the 8 columns of switches. Refer to the truth table
CONTRO	DL		
I	Data In	38	This input determines if the selected switch will be turned ON (closed) or OFF (opened). If the pin is held high, the selected switch will be closed. If the pin is held low, the switch will be opened.
.1	Strobe	18	This pin enables whatever action is selected by the ad- dress and data pins. When the strobe pin is held low, no switch openings or closings take place. When the strobe pin is helding high, the switch addressed by the select lines will be opened or closed (depending upon the state of the data-in pin)
I	Reset	3	Master reset. This pin turns OFF (opens) all 96 switches. The states of the above control lines are irrelevent this pin is active high.
DATA			
I/O	X0 – X11	8 – 13, 28 – 33	Analog input/outputs. These pins are connected to the rows of the switch matrix.
I/O	Y0 – Y7	1, 15, 17, 19, 21, 35, 37, 39	Analog input/outputs. These pins are connected to the columns of the switch matrix.




TYPICAL APPLICATIONS

Although the KT8593 allows switching 96 possible signal paths, it is not limited to applications of only an $8 \times 12 \times 1$ configuration. Figure 1 shows a method of addressing 4 separate KT8593's. In this example, the RESET, DATA-IN, and ADDRESS lines are connected in parallel for the four devices. The logic for lines A, B and STROBE go to a 2-line to 4-line decoder with the STROBE used to both enable and clock the data. This decode (or a wider one) could be easily implemented with a single programmable logic device.

Figure 2 shows a case where both the X and Y lines have been expanded. This may be useful for applications where several different source/destination paths need to be controlled by a single controller. The A and B lines are decoded to select the desired device.


In Figure 3, the Y-lines of all devices are connected in parallel to allow an $8 \times 48 \times 1$ switch configuration. The A and B inputs become in effect an extension of the X-address line. This could also be used to make a $32 \times 12 \times 1$ matrix by trying the X-lines in parallel with the A and B inputs used as Y-address lines.

Figure 4 shows an application where switches in 2 devices are connected at the same time. This would be useful in applications requiring the switching of differential signals.






 $\sim_{i}\beta_{i}$





314



LINE DRIVER AND RECEIVER

The KA2654 is a monolithic one line driver and one line receiver designed to interface DTE (Data Terminal Equipment) with DCE (Data Communication Equipment) in conformance with the specifications of EIA standard No.RS-232C.

The driver is similar to the MC1488. The receiver is similar to the MC1489 and that a separate response control terminal is provided for.

A resistor or a resistor and bias voltage can be connected between this terminal and ground to shift the input threshold voltage level. An external capacitor can be connected from terminal to ground to provide input noise filtering.

Operating Temperature

-20 ~ +85°C

-20 ~ +70°C

FEATURES

- Meet specifications of EIA RS-232C
- Current limited output: 12mA (Typ)
- Wide supply voltage: $\pm 4.5 \sim \pm 15V$
- Low power consumption: 117mW
- · Power off source impedance: 300 ohms
- Response Control Provides

PIN CONFIGURATION


• Receiver output compatible with TTL


BLOCK DIAGRAM

Device

KA2654N

KA2654D





ORDERING INFORMATION

Package

8 DIP

8 SOP





KA2654

ABSOLUTE MAXIMUM RATINGS (Ta = 25°C, unless otherwise noted)

Characteristic		Symbol	Value	Unit
Positive Supply Voltage	· · · · · · · · · · · · · · · · · · ·	V _{cc}	-0.4 ~ +18	v
Negative Supply Voltage		VEE	0.4 ~ - 18	v
Input Voltage Range of Driver		· V _{ird}	-5~18	v
Input Voltage Range of Receiver		V _{irr}	- 30 ~ 30	V
Output Voltage Range of Driver		V _{ord}	- 25 ~ 25	V
Output Voltage Range of Receiver		Vorr	-0.4 ~ 7	V
Output Current of Driver		Icd	50	mA
Response Control Current		I _{res}	- 10 ~ 10	mA
Power Dissingtion	DIP	Pd	762	mW
Power Dissipation	SOP	Pd	543	mW
One and in a Transmission Dense	DIP	Ta	- 20 ~ 85	°C
Operating Temperature Range	SOP	Ta	- 20 ~ 70	°C
Storage Temperature Range	•	T _{stg}	- 65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Value	Unit
Positive Supply Voltage	V _{cc}	4.5 ~ 15	v
Negative Supply Voltage	VEE	- 4.5 ~ - 15	V V
Response Control Current	I _{RES}	- 5.5 ~ 5.5	mA
Input Voltage of Driver	V _{ID}	15	v
Input Voltage of Receiver	ViB	- 25 ~ 25	v
Output Current of Receiver	IOB	24	mA

ELECTRICAL CHARACTERISTICS

(V_{CC} = 12V, V_{EE} = -12V, Ta = -20°C ~ 85°C, unless otherwise noted)

Charact	eristic	Symbol	Test Condition	Min	Тур	Max	Unit
Positivo Supply Current	$V_{cc} = 5V$ $V_{cc} = 9V$ $V_{cc} = 12V$	I _{CC1}	V _{ID} = 2.0V V _{IR} = 2.3V No Load		6.3 9.1 10.4	8.1 11.9 14.0	
Positive Supply Current	$V_{CC} = 5V$ $V_{CC} = 9V$ $V_{CC} = 12V$	I _{CC2}	V _{ID} = 0.8V V _{IR} = 0.6V No Load		2.5 3.7 4.1	3.4 5.1 5.6	
	$V_{EE} = -5V$ $V_{EE} = -9V$ $V_{EE} = -12V$	I _{EE1}	V _{ID} = 2.0V V _{IR} = 2.3V No Load		- 2.4 - 3.9 - 4.8	- 3.1 - 4.9 - 6.1	mA
Negative Supply Current	$V_{EE} = -5V$ $V_{EE} = -9V$ $V_{EE} = -12V$	I _{EE2}	V _{ID} = 0.8V V _{IR} = 0.6V No Load		- 0.20 - 0.25 - 0.27	- 0.35 - 0.40 - 0.45	
Positive Supply Current	$V_{cc} = 5V$ $V_{cc} = 12V$	I _{CC3}	$V_{ID} = 0V, V_{IR} = 2.3V$ $V_{EE} = 0V, No Load$		4.8 6.7	6.4 9.1	



ELECTRICAL CHARACTERISTICS (Continued)

Charae	cteristic	Symbol	Test Condition	Min	Тур	Max	Unit
DRIVER			I		L		L
Input Voltage High		VIH		2.0			v
Input Voltage Low		VIL				0.8	V
$V_{CC} = 5V, \ V_{EE} = -5V$				3.2	3.7		
Output Voltage High	$V_{CC} = 9V, V_{EE} = -9V$	V _{он}	$V_{ID} = 0.8V, R_L = 3K\Omega$	6.5	7.1		v
	$V_{CC} = 12V, V_{EE} = -12V$			8.9	9.8		
	$V_{CC} = 5V, V_{EE} = -5V$		$V_{1D} = 2.0V, R_L = 3K\Omega$		- 3.6	- 3.2	
Output Voltage Low	$V_{CC} = 9V, V_{EE} = -9V$	Vol			- 7.1	- 6.4	v
	$V_{CC} = 12V, V_{EE} = -12V$				- 9.7	- 8.8	
Input Current High		Цн	$V_{1D} = 7.0V$			5	μA
Input Current Low		I _{IL}	$V_{1D} = 0.0V$		- 0.73	- 1.2	mA
Output Short Circuit Current (Positive)		I _{OSH}	$V_{ID} = 0.8V, V_{O} = 0.0V$	- 7.0	- 12.0	- 14.5	mA
Output Short Circuit Current (Negative)		IOSL	$V_{1D} = 2.0V, V_0 = 0.0V$	6.5	11.5	14.0	mA
Output Impedance		Ro	$V_{CC} = V_{EE} = 0V, \ V_O = \pm 2V$	300			Ω
RECEIVER							
Input Threshold Voltage	e (Positive)	V _{T+}		1.2	1.9	2.3	v
Input Threshold Voltage	e (Negative)	V _T _		0.6	0.95	1.2	
Input Hysteresis		V _{HYS}		0.6			V
	$V_{CC} = 5V, \ V_{EE} = -5V$	V _{OH}	$V_{IB} = 0.6V, I_{OH} = -10\mu A$	3.7	4.1	4.5	
Output Valtage High	$V_{CC}=12V,\ V_{EE}=-12V$		$v_{\rm H} = 0.0 v$, $v_{\rm OH} = -10 \mu A$	4.4	4.7	5.2	v
Output Voltage High	$V_{CC} = 5V, \ V_{EE} = -5V$	V _{OH}	$V_{IB} = 0.6V, I_{OH} = 0.4mA$	3.1	3.4	3.8	V
	$V_{CC}=12V,\ V_{EE}=-12V$			3.6	4.0	4.5	
Output Voltage Low		Vol	$V_{IR} = 2.3V, I_{OL} = 24mA$		0.2	0.3	V
			$V_{IR} = 25V$	3.6	6.7	8.3	mA
Input Current High		lн	$V_{IR} = 3V$	0.43	0.67	1.0	IIIA
Input Current Low			$V_{IR} = -25V$	- 3.6	- 6.7	- 8.3	mA
		Ι _{ΙL}	$V_{IR} = -3V$	- 0.43	-0.74	- 1.0	mA
Output Short Circuit Cu	urrent	l _{os}	$V_{IR} = 0.6V$		- 2.8	- 3.7	mA

Note) 12 All characteristics are measured with the response control terminal open. $\frac{1}{2} \frac{1}{2} \frac{1}{2}$




SWITCHING CHARACTERISTICS

(V_{CC} = 12V, V_{EE} = -12V, Ta = -25 °C, unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
DRIVER	l			<u>_</u>	L	
Propagation Delay Time Low to High	t _{PLH}			340	480	ns
Propagation Delay Time High to Low	t _{PHL}	R _L = 3KΩ		100	150	ns
Transition Time Low to High	t _{TLH}	C _L = 50pF		120	180	ns
Transition Time High to Low	t _{THL}	1		105	160	ns
Transition Time Low to High	t _{TLH}	LH $R_L = 3K\Omega \sim 7K\Omega$ (Fig. 1)		2.1	3.0	μS
Transition Time High to Low	t _{THL}	C _L = 2500pF, (Note 2)		2.1	3.0	μS
RECEIVER					1	
Propagation Delay Time Low to High	t _{PLH}			150	240	ns
Propagation Delay time High to Low	t _{PHL}	R _L = 400Ω		50	100	ns
Transition Time Low to High	t _{тLH}	C _L = 50pF		250	360	ns
Transition Time High to Low	t _{THL}].		18	35	ns

Note) 2. Measured between + 3V and - 3V points on the output waveform.



Note) 3. The pulse generator has the following characteristics: $Z_{out} = 50\Omega$, tw = 500ns, tr = tf \ge 5ns



KS5788

CMOS INTEGRATED CIRCUIT

14 DIP

14 SOP


QUAD CMOS LINE DRIVER

The KS5788 is designed to interface data terminal equipment (DTE) with data communications equipment (DCE) in conformance with the specifications of EIA RS-232-C, CCITT V.24 standards. The KS5788 is a direct replacement for the bipolar device (MC1488).

FEATURES

- . Low power consumption & low delay slew
- · Pin for pin equivalent to MC1488
- Power-off source impedance: 300Ω (min)
- Compatible with TTL and HCTLS families
- Flexible operating supply range: 4.5~12.6V






ORDERING INFORMATION

Device	Package	Operating Temperature
†KS5788N	14 DIP	-40~+85°C
†KS5788D	14 SOP	-40~+85 0

† Under Development

BLOCK DIAGRAM (1/4 OF CIRCUIT SHOWN)





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C, unless otherwise noted)

Characteristic	Symbol	Value	Unit
Power Supply Voltage	V _{CC} V _{EE}	- 0.5 ~ 13.5 0.5 ~ - 13.5	V _{dc}
Input Voltage (Any Input Pin)	Vin	$-0.3 \sim V_{\rm CC} + 0.3$	V _{dc}
Output Voltage (Any Output Pin)	Vout	- 25 ~ 25	V _{dc}
Power Dissipation	PD	1.0	w
Operating Temperature	Ta	- 40 ~ 85	°C
Storage Temperature	T _{stg}	- 65 ~150	°C

ELECTRICAL CHARACTERISTICS


(V_{CC} = 4.5 to 12V, V_{EE} = -4.5 to -12V, GND = 0V, Ta = -40° to 85°C, unless otherwise noted)

Characteristic		Symbol	Test Condition	Min	Тур	Max	Unit
RECOMMENDED OPERAT	NG CONDIT	IONS	<u>-</u>				L
Power Supply Voltage	V _{CC} V _{EE}	V _{CC} V _{EE}		4.5 4.5		12.6 12.6	V _{dc}
DC ELECTRICAL CHARAC	TERISTICS		1. <u> </u>				
Input Current 1		In	V _{IN} = GND	- 10		10	μA
Input Current 2		Ьн	$V_{IN} = V_{CC}$	- 10		10	μA
Positive Supply Current 1 $(V_{IN} = V_{IL}, R_L = \infty, \text{ per packa})$	age)	I _{CC1}	$ \begin{array}{l} V_{CC} = 4.5V, \ V_{EE} = -4.5V \\ V_{CC} = 9.0V, \ V_{EE} = -9.0V \\ V_{CC} = 12.0V, \ V_{EE} = -12.0V \end{array} $			10 30 60	μΑ μΑ μΑ
Positive Supply Current 2 $\langle V_{IN} = V_{IH}, R_L = \infty$, per pack	age)	I _{CC2}				30 190 425	μΑ μΑ μΑ
Negative Supply Current 1 $(V_{IN} = V_{IL}, R_L = \infty, per packa$	age)	I _{EE1}	$ \begin{array}{l} V_{CC} = 4.5V, \ V_{EE} = -4.5V \\ V_{CC} = 9.0V, \ V_{EE} = -9.0V \\ V_{CC} = 12.0V, \ V_{EE} = -12.0V \end{array} $			- 10 - 10 - 10	μΑ μΑ μΑ
Negative Supply Current 2 ($V_{IN} = V_{IH}, R_L = \infty$, per pack	age)	I _{EE2}	$ \begin{array}{l} V_{CC} = 4.5V, \ V_{EE} = - \ 4.5V \\ V_{CC} = 9.0V, \ V_{EE} = - \ 9.0V \\ V_{CC} = 12.0V, \ V_{EE} = - \ 12.0V \end{array} $			- 30 - 30 - 60	μΑ μΑ μΑ
Input Voltage High		V _{IH}		2.0		V _{DD}	V _{dc}
Input Voltage Low		V _{IL}		GND GND		0.8 0.6	V _{dc}



ELECTRICAL CHARACTERISTICS (Continued)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
Output Voltage High (V _{IN} = V _{IL} , R _L = 3KΩ ~ 7KΩ)	V _{он}	$V_{CC} = 4.5V, V_{EE} = -4.5V$ $V_{CC} = 9.0V, V_{EE} = -9.0V$ $V_{CC} = 12V, V_{EE} = -12V$	3.0 6.5 9.0			V _{dc}
Output Voltage Low $(V_{IN} = V_{IH}, R_L = 3K\Omega \sim 7K\Omega)$	V _{ol}				- 3.0 - 6.5 - 9.0	V _{dc}
Output Short Circuit Current $\frac{V_{IN} = V_{IL}}{V_{IN} = V_{IH}}$	- I _{os}	$V_o = GND$ $V_{cc} = 12V, V_{EE} = -12V$			45 - 45	mA
Power Off Output Resistance	Ro	$V_{CC} = V_{EE} = 0V, V_{OUT} = \pm 2V$	300			Ω
SWITCHING CHARACTERISTICS (Vcc =	4.5V to 12	$V, V_{EE} = -4.5V$ to $-12V, Ta$	= - 40°C	~ 85°C	, Fig. 1)	
Propagation Delay	t _{pd}	$V_{CC} = 4.5V, V_{EE} = -4.5V$ $V_{CC} = 9.0V, V_{EE} = -9.0V$ $V_{CC} = 12V, V_{EE} = -12V$			6.0 5.0 4.0	μS
Output Rise Time	tr	V _{OUT} = from - 3V to 3V	0.2			μS
Output Fall Time	t _f	$V_{OUT} = $ from 3V to $-3V$	0.2			μS
Output Slew Rate	S _R	$R_L = 3K\Omega$ to $7K\Omega$ 15pF > C _L > 2.5nF			30	V/µS
Typical Propagation Delay Skew	t _{sк}	$V_{\rm CC} = 12V, V_{\rm EE} = -12V$		400		nS



*CL includes probe and jig capacitance

Fig. 1 AC Test Circuit

ISUNG

Electronics




Fig. 2 Switching Waveforms



QUAD CMOS LINE RECEIVER


The KS5789A is designed to interface data terminal equipment (DTE) with data communications equipment (DCE) in conformance with the specifications of EIA RS-232-C, CCITT V.24 standards. The KS5789A is a direct replacement for the bipolar device (MC1489/A).

FEATURES

- · Low power consumption & low delay slew
- Pin for pin equivalent to MC1489/A

PIN CONFIGURATION


- Inputs withstand ± 30V
- Fail-safe operating mode
- Internal noise filter
- Internal input threshold with hysteresis



ORDERING INFORMATION


Device	Package	Operating Temperature
†KS5789AN	14 DIP	
†KS5789AD	14 SOP	- 40 - 400 - 0

+ Under Development



BLOCK DIAGRAM

(1/4 OF CIRCUIT SHOWN)





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C, unless otherwise noted)

Characteristic	Symbol	Value	Unit
Power Supply Voltage	V _{cc}	- 0.5 ~ 7.0	V _{dc}
Input Voltage	V _{IN}	- 30 ~ 30	V _{dc}
Output Voltage	Vout	$-0.3 \sim V_{\rm cc} + 0.3$	V _{dc}
Power Dissipation (85°C)	Pp	500	mW
Operating Temperature	Ta	- 40 ~ 85	°C
Storage Temperature	T _{stg}	- 65 ~ 150	°C

ELECTRICAL CHARACTERISTICS

(V_{CC} = 5V \pm 0.5V, Ta = -40° to 85°C, unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
DC ELECTRICAL CHARACTERISTICS	<u>_</u>		·			
Input Voltage High	ViH		1.3		2.5	V _{dc}
Input Voltage Low	VIL		0.5		1.7	V _{dc}
Input Hysteresis Voltage	V _H	V _{IH} - V _{IL}		1.0		V _{dc}
Input Current	l _{iN}		0.43 - 0.43 3.6 - 3.6		1.0 - 1.0 8.3 - 8.3	mA
Output Voltage High	V _{он}	$V_{IN} = V_{IL(min)}, I_{OUT} = -3.2mA$	2.8			V _{dc}
Output Voltage Low	V _{OL}	$V_{IN} = V_{IH(max)}, I_{OUT} = 3.2mA$			0.4	V _{dc}
Supply Current	Icc	$R_L = \infty$, $V_{IN} = V_{IL(min)}$ to $V_{IH(max)}$	-		600	μA
SWITCHING CHARACTERISTICS (Vcc	= 4.5V to 5.	5V, Ta = $-40^{\circ} \sim 85^{\circ}$ C, C _L = 50	pF, Note	ə 1)	1	1
Propagation Delay Output Rise Time Output Fall Time Pulse Width Assumed to be Noise	t _p tr t _f	Input pulse width≧10µS			6.5 300 300 1.0	μS nS nS μS
Propagration Delay Skew	t _{sk}			400		nS

Note 1: Test waveform $t_f = t_f = 200$ ns, $V_{H} = + 3V$, $V_{IL} = -3V$, f = 20KHz







Fig. 1 AC Test Circuit

Fig. 2 Switching Waveforms

TYPICAL APPLICATION



RS-232-C Data Transmission



LINEAR INTEGRATED CIRCUIT


QUAD LINE DRIVER


The MC1488 is a monolithic quad line driver designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.

FEATURES

- Current Limited Output: ± 10mA typ
- · Power-Off Source Impedance: 300 Ohms (min)
- Simple Slew Rate Control with External Capacitor
- Flexible Operating Supply Range
- · Compatible with DTL and TTL, HCTLS Families

SCHEMATIC DIAGRAM (1/4 of Circuit Shown)





ABSOLUTE MAXIMUM RATINGS (Ta = 25°C unless otherwise noted)

Characteristic	Symbol	Value	Unit
Power Supply Voltage	V _{CC} V _{EE}	+ 15 - 15	V _{DC}
Input Voltage Range	VIR	$-15 \le V_{IR} \le 7.0$	Vpc
Output Signal Voltage	VD	± 15	VDC
Power Dissipation	PD	1000	mW
Derate Above T _a = + 25°C	$1/R\theta_{JA}$	6.7	mW/ºC
Operating Temperature Range	Ta	0~+70	°C
Storage Temperature Range	Tstg	-65~+150	°C



ELECTRICAL CHARACTERISTICS

(V_{CC}=9.0±1%V, V_{EE}=-9.0±1%V, T_a=0~70°C unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit	Fig
Input Current 1	l _{iL}	Low Logic State (V _{IL} =0)	1	1.0	1.6	mA	1
Input Current 2	IIH	High Logic State (V _{IH} = 5.0V)			10	μA	1
		$V_{IL} = 0.8V, R_L = 3.0K\Omega$ $V_{CC} = 9.0V, V_{EE} = -9.0V$	6	¹ 7 ¹	4 -		
Output Voltage-High Logic State	utput Voltage-High Logic State V_{OH} $V_{IL} = 0.8V, R_L = 3.0K\Omega$ $V_{CC} = 13.2V, V_{EE} = -13.2V$ 9	9	10.5		v	2	
		$V_{IH} = 1.9V, R_L = 3.0K\Omega$ $V_{CC} = 9.0V, V_{EE} = -9.0V$	-6	-7			
Output Voltage-Low Logic State	Vol	$V_{IH} = 1.9V, R_L = 3.0K\Omega$ $V_{CC} = 13.2V, V_{EE} = -13.2V$	-9	- 10.5		- V	2.
Output Short Circuit Current	I _{os+}	Positive	-6	- 10	- 12	mA	3
Output Short Circuit Current	l _{os-}	Negative	6	10	12	mA	3
Output Resistance	Ro	$V_{CC} = V_{EE} = 0, V_{O} = \pm 2.0V$	300			Ω	
		$V_{\rm H} = 1.9V, V_{\rm CC} = +9.0V$		15	20		
		$V_{IL} = 0.8V, V_{CC} = +9.0V$		4.5	6		
		$V_{IH} = 1.9V, V_{CC} = +12V$		19	25	mA	-
Positive Supply Current (RL=∞)	Icc	$V_{HL} = 0.8V, V_{CC} = +12V$		5.5	7		5
		$V_{IH} = 1.9V, V_{CC} = +15V$			34		
		$V_{1L} = 0.8V, V_{CC} = +15V$			12		
		$V_{IH} = 1.9V, V_{EE} = -9.0V$		- 13	- 17	mA	
		$V_{1L} = 0.8V, V_{EE} = -9.0V$			- 15	μΑ	
Magazina Sunahi Ouwant (St		$V_{IH} = 1.9V, V_{EE} = -12V$		~ 18	- 23	mA	5
Negative Supply Current (RL=∞)	IEE	$V_{IL} = 0.8V, V_{EE} = -12V$			- 15	μA	5
		$V_{iH} = 1.9V, V_{EE} = -15V$			- 34	mA	
		$V_{IL} = 0.8V, V_{EE} = -15V$			- 2.5	mA	
Power Consumption	Pc	$V_{CC} = 9.0V, V_{EE} = -9.0V$			333	mW	
		$V_{CC} = 12V, V_{EE} = -12V$			576		

* Maximum package power dissipation may be exceeded if all outputs are shorted simultaneously.

SWITCHING CHARACTERISTICS

1

 $(V_{CC} = 9.0 \pm 1\%V, V_{EE} = -9.0 \pm 1\%V, T_a = 0 \sim 25^{\circ}C)$

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit	Fig
Propagation Delay Time	t _{PLH}	Z _L = 3.0K and 15pF	-	275	350	nS	6
Fall Time	t _{THL}	$Z_L = 3.0K$ and 15pF		45	75	nS	6
Rise Time	t _{TLH}	$Z_L = 3.0K$ and $15pF$		55	100	nS	6
Propagation Delay Time	t _{PHL}	$Z_L = 3.0K$ and 15pF		110	175	nS	6



DC TEST CIRCUIT





FIGURE 3 OUTPUT SHORT CIRCUIT CURRENT



SUNG

Electronics





FIGURE 4 OUTPUT RESISTANCE (POWER OFF)



MC1488

- survey and second second

LINEAR INTEGRATED CIRCUIT






FIGURE 6 SWITCHING RESPONSE





tTHL and tTLH Measured 10% to 90%




TYPICAL PERFORMANCE CHARACTERISTICS

















PIN CONNECTIONS



LINEAR INTEGRATED CIRCUIT

QUAD LINE RECEIVER


The MC1489 monolithic quad line receivers are designed to interface data terminal equipment with data communications equipment in conformance with the specifications of EIA Standard No. RS-232C.


FEATURES

- Input Resistance: 3.0K Ω to 7.0K Ω
- Input Signal Range: ± 30 Volts
- Response Control
 - a) Logic Threshold Shifting
- b) Input Noise Filtering
- Input Threshold Hysteresis Built in

SCHEMATIC DIAGRAM

(1/4 OF CIRCUIT SHOWN)





ORDERING INFORMATION

Device	Package	Operating Temperature
MC1489N	14 DIP	
MC1489AN		0 . 7080
MC1489D	44.000	0 ~ + 70°C
MC1489AD	14 SOP	

ABSOLUTE MAXIMUM RATINGS (Ta=25°C)

Characteristic	Symbol	Value	Unit
Power Supply Voltage	Vcc	10	V _{DC}
Input Voltage Range	V _{IR}	±30	V _{DC}
Output Load Current	IL I	20	mA
Power Dissipation Derate Above T _a = +25°C	Ρ _D 1/θ _{JA}	1000 6.7	mW mW/°C
Operating Temperature	Ta	0 to +70	°C
Storage Temperature	Tstg	-65 to +150	°C



ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.0V \pm 10%, T_a = 0 ~ 70°C unless otherwise noted)


Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Desitive level 0		V _{IH} =25Vdc	3.6		8.3	A
Positive Input Current	Iн	V _{IH} =3.0Vdc	0.43			mA
		$V_{IL} = -25 V dc$	- 3.6		- 8.3	
Negative Input Current	l _{iL}	$V_{iL} = -3.0 V dc$	- 0.43			mA
Input Turn-On Thereshold Voltage MC1489 MC1489A	VIH	$T_a = 25^{\circ}C, V_{OL} \le 0.45V$ $I_L = 10mA$	1.0 1.75	1.95	1.5 2.25	Vdc
Input Turn-Off Threshold Voltage	VIL	$T_a = 25^{\circ}C, V_{OH} \ge 2.5V,$ $I_L = -0.5mA$	0.75		1.25	Vdc
Output Voltage High	VoH	$V_{IN} = 0.75V, I_L = -0.5mA$	2.6	4.0	5.0	Vdc
	∙он	Input Open, I _L = -0.5mA	2.6	4.0	5.0	vac
Output Voltage Low	V _{OL}	$V_{IN} = 3.0V, I_L = 10mA$,	0.2	0.45	Vdc
Output Short Circuit Current	los	V _{IN} = 0.75V		- 3.0	- 4.0	mA
Power Supply Current	lcc	All gates "on", $I_{OUT} = 0mA$, $V_{IH} = 5.0V$		16	26	mA
Power Consumption	Pc	V _{IH} = 5.0V		80	130	mW

SWITCHING CHARACTERISTICS


 $(V_{cc} = 5.0V \pm 1\%, T_a = 25^{\circ}C, \text{ See Fig. 1})$

Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Propagation Delay Time	t _{PLH}	R _L =3.9KΩ		25	85	nS
Rise Time	t _{TLH}	R _L =3.9KΩ		120	175	nS
Propagation Delay Time	t _{PHL}	R _L =390Ω		25	50	nS
Fall Time	t _{THL}	R _L =390Ω		10	20	nS

TYPICAL APPLICATION



PIN CONNECTIONS






LINEAR INTEGRATED CIRCUIT

TEST CIRCUIT

Fig 1 — SWITCHING RESPONSE






Fig 2 — RESPONSE CONTROL NODE

CL=15pF=total parasitic capacitance, which includes probe and wiring capacitances

TYPICAL PERFORMANCE CHARACTERISTICS

 $(V_{CC} = 5.0 V_{dc}, T_a = +25^{\circ}C \text{ unless otherwise noted})$






Fig. 4 — TYPICAL TURN-ON THRESHOLD V4 CAPACITANCE FROM RESPONSE CONTROL PIN TO GND






MC1489/MC1489A

LINEAR INTEGRATED CIRCUIT










NOTES



DRIVER & OTHER ICs 6

LINEAR INTEGRATED CIRCUIT


8-CHANNEL SOURCE DRIVERS

These integrated circuits, rated for operation with output voltages of up to 50V and designed to link NMOS logic with high-current inductive loads, will work with many combinations of logic-and load-voltage levels, meeting interface requirements beyond the capabilities of standard logic buffers.

KA2580A is a high current source driver used to switch the ground ends of loads that are directly connected to a negative supply. Typical loads are telephone relays, PIN diodes, and LEDs.

KA2588A is a high-current source driver similar to KA2580A, has separated logic and driver supply lines. Its eight drivers can serve as an interface between positive logic (TTL, CMOS, PMOS) or negative logic (NMOS) and either negative or split-load supplies.

KA2580A is furnished in 18-pin dual in-line plastic package; KA2588A is supplied in a 20-pin dual in-line plastic package. All input connections are on one side of the packages, output pins on the other, to simplify printed wiring board layout.




ORDERING INFORMATION


FEATURES

- TTL, CMOS, PMOS, NMOS Compatible
- High Output Current Ratings
- Internal Transient Suppression
- Efficient Input/Output Pin Structure

DevicePackageOperating TemperatureKA2580AN18 DIPKA2588AN20 DIP

SCHEMATIC DIAGRAM







ABSOLUTE MAXIMUM RATINGS

(Ta=25°C, for Any One Driver unless otherwise noted)

Characteristic	Symbol	Value	Unit
Output Voltage	V _{CE}	50	v
Supply Voltage (ref, sub)	Vs	50	V
Supply Voltage (ref, sub, KA2588A)	V _{cc}	50	V
Input Voltage (ref, Vs)	V _{IN}	- 30	v
Total Current	Icc +Is	- 500	mA
Substrate Current	ISUB	3.0	Α
Power Dissipation (single output)	Pd	1.0	W .
(total Package)*		2.2	W
Operating Temperature	Ta	-20~+85	°C
Storage Temperature	Tstg	- 65~ + 150	°C

* Derate at the rate of 18mW/°C above 25°C

TYPICAL OPERATING VOLTAGE


Vs	V _{IN} (on)	V _{IN} (off)	Vcc	V _{EE} (max)	DVC Type
ov	– 15V ~ – 3.6V	-0.5V~ 0V	NA	– 50V	KA2580A
+ 5V	0V~ +1.4V	+4.5V~ +5V	NA ≤5V	- 45V - 45V	KA2580A KA2588A
+ 12V	0V~ +8.4V	+ 11.5V~ + 12V	NA ≤12V	– 38V – 38V	KA2580A KA2588A
+ 15V	0V~+11.4V	+ 14.5V ~ + 15V	NA ≤15V	– 35V – 35V	KA2580A KA2588A


Notes

- For simplication, these devices are characterized to the above with specific voltages for inputs, logic supply (V_s), load supply (V_{EE}), and collector supply (V_{cc}).
- Typical use of the KA2580A is with negative referenced logic. The more common application of the KA2588A is with positive referenced logic supplies.
- 3) In application, the devices are capable of operation over a wide range of logic and supply voltage levels.
- 4) The substrate must be tied to the most negative point in the external circuit to maintain isolation drivers and to provide for normal circuit operation.



PARTIAL SCHEMATIC (KA2580A)





ELECTRICAL CHARACTERISTICS (KA2580A)

(T_a=25°C, V_S=0V, V_{EE}=-45V unless otherwise noted)

Characteristic	Symbol	Test Conditions	Min	Max	Unit
		$V_{in} = -0.5V,$ $V_{OUT} = V_{EE} = -50V$		50	μA
Output Leakage Current	ICEX	$ \begin{array}{l} V_{\text{IN}} = -0.4V, \\ V_{\text{OUT}} = V_{\text{EE}} = -50V \\ T_{a} = 70^{\circ}\text{C} \end{array} $		100	μA
Output Sustaining Voltage (Note 1, 2)	V _{CE} (sus)	$V_{IN} = -0.4V, I_{OUT} = -25mA$	35		v
		$V_{IN} = -2.4V, I_{OUT} = -100 \text{mA}$		1.8	V
Output Saturation Voltage	V _{CE} (sat)	$V_{IN} = -3.0V, I_{OUT} = -225mA$		1.9	V
		$V_{IN} = -3.6V, I_{OUT} = -350mA$		2.0	v
-	1 (2-2)	$V_{IN} = -3.6V, I_{OUT} = -350mA$		- 500	μA
Input Current	l _{iN} (on)	$V_{IN} = -15V, I_{OUT} = -350mA$		- 2.1	mA
	I _{IN} (off)	$I_{OUT} = -500\mu A, T_a = 70^{\circ}C$ (Note 3)	- 50		μA
		$I_{OUT} = -100 \text{mA}, V_{CE} \le 1.8 \text{V}$		-2.4	v
Input Voltage	V _{IN} (on)	$I_{OUT} = -225 \text{mA}, V_{CE} \le 1.9 \text{V}$		- 3.0	v
(Note 4)		$I_{OUT} = -350 \text{mA}, V_{CE} \le 2.0 \text{V}$		- 3.6	v
	V _{IN} (off)	$I_{OUT} = -500 \mu A, T_a = 70^{\circ}C$	-0.2		v
Clamp Diode Leakage Current	l _R	V _R =50V, T _a =70°C		50	μA
Clamp Diode Forward Voltage	Vf	lf=350mA		2.0	V
Input Capacitance	C _{IN}			25	pF
Turn-On Delay	t _{PHL}	0.5 V _{IN} to 0.5 V _{OUT}		5.0	μS
Turn-Off Delay	t _{PLH}	0.5 V _{IN} to 0.5 V _{OUT}		5.0	μS

Notes

1) Pulsed test, tp \leq 300uS, duty cycle \leq 2%.

2) Negative current is defined as coming out of specified device pin.


3) The lin (off) current limit guarantees against partial turn-on of the output.


4) The Vin (on) voltage limit guarantees a minimum output source per the specified conditions.

5) The substrate must always be tied to the most negative point and must be at least 4.0V below Vs.



PARTIAL SCHEMATIC (KA2588A)





ELECTRICAL CHARACTERISTICS (KA2588A)

 $(T_a=25^{\circ}C, V_S=V_{CC}=5.0V, V_{EE}=-40V \text{ unless otherwise noted})$

Characteristic	Symbol	Test Conditions	Min	Max	Unit
· · · · · · · · · · · · · · · · · · ·		$V_{IN} \ge 4.5V, V_{OUT} = V_{EE} = -45V$		50	μA
Output Leakage Current	I _{CEX}	$V_{IN} \ge 4.6V, V_{OUT} = V_{EE} = -45V$ T _a = 70°C		100	μA
Output Sustaining Voltage (Note 1, 2)	V _{CE} (sus)	V _{IN} ≥4.6V, I _{OUT} = −25mA	35		v
		V _{IN} =2.6V, I _{OUT} =100mA Ref. V _{CC}		1.8	v
Output Saturation Voltage	V _{ce} (sat)	$V_{IN} = 2.0V, I_{OUT} = -225mA$ Ref. V _{CC}		1.9	v
		V _{IN} =1.4V, I _{OUT} = -350mA Ref. V _{CC}		2.0	v
		$V_{IN} = 1.4V, I_{OUT} = -350 \text{mA}$		500	μA
Input Current	l _{ın} (on)	$V_{S} = 15V, V_{EE} = -30V,$ $V_{IN} = 0V, I_{OUT} = -350mA$		-2.1	mA
	I _{IN} (off)	$l_{OUT} = -500\mu A, T_a = 70^{\circ}C$ (Note 3)	- 50		μA
		$I_{OUT} = -100 \text{mA}, V_{CE} \le 1.8 \text{V}$		2.6	v
Input Voltage (Note 4)	V _{IN} (on)	$I_{OUT} = -225 \text{mA}, V_{CE} \le 1.9 \text{V}$		2.0	v
		$I_{OUT} = -350 \text{mA}, V_{CE} \le 2.0 \text{V}$		1.4	V
	V _{IN} (off)	$I_{OUT} = -500 \mu A, T_A = 70^{\circ}C$	4.8		V
Clamp Diode Leakage Current	J _R	V _R =50V, T _a =70°C		50	μA
Clamp Diode Forward Voltage	Vf	lf=350mA		2.0	v
Input Capacitance	CIN			25	pF
Turn-On Delay	t _{PHL}	0.5 V _{IN} to 0.5 Vout		5.0	μS
Turn-Off Delay	t _{PLH}	0.5 V _{IN} to 0.5 Vout		5.0	μS

Notes

1) Pulsed test, tp \leq 300uS, duty cycle \leq 2%.

2) Negative current is defined as coming out of specified device pin.

3) The lin (off) current limit guarantees against partial turn-on of the output.


4) The Vin (on) voltage limit guarantees a minimum output source per the specified conditions.

5) The substrate must always be tied to the most negative point and must be at least 4.0V below Vs.


6) V_{cc} must never be more positive than V_s.




TYPICAL APPLICATIONS



Vacuum Fluorescent Display Driver (Split Supply)



Telecommunication Relay Driver (Negative Logic)




Telecommunicaiton Relay Driver (Positive Logic)

FLUORESCENT DISPLAY DRIVERS

Consisting of eight NPN Darlington output stages and the associated common-emitter input stages, these drivers are designed to interface between low-level digital logic and vacuum fluorescent displays. KA2651 is capable of driving the digits and/or segments of these displays and is designed to permit all outputs to be activated simultaneously. Pull-down resistors are incorporated into each output and no external components are required for most fluorescent display applications.

FEATURES


- Digit or Segment Drivers
- Low Input Current
- Internal Output Pull-Down Resistors
- High Output Breakdown Voltage
- Single or Split Supply Operation



ORDERING INFORMATION

Device	Package	Operating Temperature
KA2651N	18 DIP	-20 ~ +85°C

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C, Voltages are with reference to ground unless otherwise noted)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{cc}	65	v
Input Voltage	VIN	20	v
Output Current	lout	- 40	mA
Operating Temperature	T _{opr}	- 20 ~ + 85	°C
Storage Temperature	T _{stg}	- 55 ~ + 150	°C

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Value	Unit
Supply Voltage	Vcc	5.0~50	v
Input ON Voltage	V _{IN}	2.4~15	V
Output ON Current*	IoutON	- 25	mA

* Positive (negative) current is defined as going into (coming out of) the specified device pin.


ELECTRICAL CHARACTERISTICS

 $(Ta = 25^{\circ}C, V_{CC} = 60V, unless otherwise noted.)$


Characteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
Output Leakage Current	IOUTLK	V _{IN} = 0.4V			15	μA
Output OFF Voltage	VOUTOFF	$V_{IN} = 0.4V$			1.0	V
Output Pull-Down Current	IOUTPD	input Open, V _{OUT} = V _{CC}	350	550	775	μA
Output ON Voltage	VOUTON	$V_{IN} = 2.4V I_{OUT} = -25mA$	57	58		v
	l _{in}	$V_{iN} = 2.4V$		120	225	μA
Input ON Current		V _{IN} = 5.0V		450	650	μA
Supply Current		All Inputs Open		10	100	μA
	Icc	All Inputs = 2.4V		5.5	8.0	mA



PARTIAL SCHEMATIC



TYPICAL MULTIPLEXED FLUORESCENT DISPLAY





LINEAR INTEGRATED CIRCUIT

HIGH VOLTAGE, HIGH CURRENT DARLINGTON ARRAYS

The KA2655, KA2656, KA2657, KA2658 and KA2659 are comprised of seven high voltage, high current NPN darlington transistors arrays with common emitter, open collector outputs. Suppression diodes are included for inductive load driving and the inputs are pinned opposite the outputs to simplify board layout. Peak inrush currents to 600mA permit them to drive incandescent lamps.

The KA2655 is a general purpose array for use with DTL, TTL, PMOS or CMOS logic directly.

The KA2656 version does away with the need for any external discrete resistors, since each unit has a resistor and a zener diode in series with the input. The KA2656 is designed for use with 14 to 25V PMOS devices. The zener diode also gives these devices excellent noise immunity.

The KA2657 has a series base resistor to each darlington pair, and thus allows operation directly with TTL or CMOS operating at supply voltages of 5V. The KA2657 will handle numerous interfaces needs-particularly those beyond the capabilities of standard logic buffers.


The KA2658 has an appropriate input resistor to allow direct operation from CMOS or PMOS outputs operating supply voltages of 6 to 15V.

The KA2659 is designed for use with standard TTL and Schottky TTL, with which higher output currents are required and loading of the logic output is not a concern. These devices will sink a minimum of 350mA when driven from a "totempole" logic output.

These versatile devices are useful for driving a wide range of loads including Solenoids, Relays, DC motors, LED displays, Filament lamps, thermal printheads and high power buffer. Applications requiring sink currents beyonds the capability of a single output may be accomodated by paralleling the outputs.

APPLICATIONS

- · Relay driver
- · DC motor driver
- · Solenoids driver
- LED display driver
- · Filament lamp driver
- · High power buffer
- Thermal print head driver



ORDERING INFORMATION

Device	Package	input Level	Operating Temperature
KA2655N	16 DIP	DTL, TTL,	_
KA2655D	16 SOP	PMOS, CMOS	
KA2656N	16 DIP		
KA2656D	16 SOP	FINOS	
KA2657N	16 DIP	TTL, CMOS	-20 ~ +85°C
KA2657D	16 SOP	TTL, CMOS	-20 +03 0
KA2658N	16 DIP	CMOS, PMOS	
KA2658D	16 SOP	CMOS, PMOS	
KA2659N	16 DIP	771	
KA2659D	16 SOP	TTL	



ABSOLUTE MAXIMUM RATINGS (Ta = 25°C)

Characteristic	Symbol	Value	Unit
Output Voltage	Vo	50	v
Input Voltage (KA2656/7/8)		30	
(KA2659)	V _{IN}	15	v
Continuous Collector Current	lc	500	mA
Continuous Input Current	l _{iN}	25	mA
Power Dissipation	Po	1.0	w
Operating Temperature	T _{opr}	- 20 ~ + 85	°C
Storage Temperature	T _{stg}	- 55 ~ + 150	°C

ELECTRICAL CHARACTERISTICS

(Ta = 25°C, unless otherwise noted)

Characteristic	Symbol	Test Condition	Min	Тур	Max	Unit
		$V_{CE} = 50V$, Ta = 25°C $V_{IN} = open$			50	
Output Leakage Current		$V_{CE} = 50V$, Ta = 70°C $V_{IN} = open$			100	
Output Leakage Current	I _{LК} -	V _{CE} = 50V, Ta = 70°C V _{IN} = 6.0V (KA2656)			500	μA
		V _{CE} = 50V, Ta = 70°C V _{IN} = 1.0V (KA2658)			500	
		$I_{\rm C} = 100 {\rm mA}, \ I_{\rm IN} = 250 {\mu}{\rm A}$		0.9	1.1	
Output Saturation Voltage	V _{sat}	$I_{\rm C} = 200 {\rm mA}, \ I_{\rm IN} = 350 {\mu}{\rm A}$		1.1	1.3	v
		$I_{\rm C} = 350 {\rm mA}, \ I_{\rm IN} = 500 {\mu}{\rm A}$		1.25	1.6]
Input Current 1 (Off Condition)	l _{iN} 1	$I_{\rm C} = 500 \mu A$, $Ta = 70 ^{\circ}{\rm C}$	50	65		μΑ
		V _{IN} = 17V (KA2656), V _o = open		0.85	1.3	
		V _{IN} = 3.85V (KA2657), V _o = open	n 0.93 1.3		1.35	
Input Current 2 (On Condition)	I _{IN} 2	$V_{IN} = 5V$ (KA2658), $V_0 = open$		0.35	0.5	mA
		V _{IN} = 12V (KA2658), V _o = open		1.0	1.45	1
		$V_{IN} = 3.0V$ (KA2659), $V_0 = open$		1.5	2.4	1
		V _{CE} = 2.0V, I _C = 300mA (KA2656)			13	
		$V_{CE} = 2.0V, I_C = 200mA$ (KA2657)			2.4	
		$V_{CE} = 2.0V, I_{C} = 250mA$ (KA2657)			2.7	1
		$V_{CE} = 2.0V, I_C = 300mA$ (KA2657)			3.0	
Input Voltage	Vin	$V_{CE} = 2.0V, I_C = 125mA$ (KA2658)			5.0	v
		$V_{CE} = 2.0V, I_C = 200mA$ (KA2658)			6.0	1
		$V_{CE} = 2.0V, I_C = 275mA$ (KA2658)			7.0	
		$V_{CE} = 2.0V, I_C = 350mA$ (KA2658)			8.0	
		V _{CE} = 2.0V, I _C = 350mA (KA2659)			2.4	




£

ELECTRICAL CHARACTERISTICS

(Ta = 25°C, unless otherwise noted)


Characteristic	Symbol	mbol Test Condition		Тур	Max	Unit
DC Current Gain	h _{FE}	V _{CE} = 2.0V, I _C = 350mA (KA2655)	1000	<u> </u>		
Input Capacitance	CIN			15	30	pF
	t _{on}	0.5 V _{IN} to 0.5 V _o		0.25	1.0	μs
Propagation Delay Time	toff	0.5 V _{IN} to 0.5 V _o		0.25	1.0	μs
		$V_{IN} = open, V_0 = GND, V_R = 50V, Ta = 25^{\circ}C$			50	μA
Clamp Diode Leakage Current	l I _R	$V_{IN} = open, V_{O} = GND, V_{R} = 50V, Ta = 70^{\circ}C$			100	μA
Clamp Diode Forward Voltage	VF	I _F = 350mA		1.7	2.0	V

PIN CONFIGURATION



SCHEMATIC DIAGRAMS


KA2655 (each driver)







SCHEMATIC DIAGRAMS

KA2656 (each driver)






KA2658 (each driver)




KA2659 (each driver)


KA2657 (each driver)





TYPICAL APPLICATIONS






BUFFER FOR HIGH-CURRENT LOAD



USE OF PULL-UP RESISTORS TO INCREASE DRIVE CURRENT

0 + V . 200 🗲 CMOS OUTPUT o





CMOS INTERGRATED CIRCUIT

QUAD UNIVERSIAL ASYNCHRONOUS RECEIVER AND TRANSMITTER


The KS5812, QUAD-UART, is a Si-Gate CMOS IC which provides the data formatting and control to interface serial asynchronous data communications between main system and subsystems.

The parallel data of the bus system is serially transmitted and by the asynchronous data interface with proper formatting and error checking. The KS5812 includes Transmit part, Receive part, Programmable control part, Status check part, and Select part. The control register that is programmed via the data bus during system initialization, provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control.

FEATURES

- · Low power, High speed CMOS process.
- Serial/Parallel conversion of Data
- 8-and 9-bit Transmission
- · Optional Even and Odd Parity
- · Parity, Overrun and Framing Error Checking
- Programmable Control Register
- Optional +1, +16, and +64 Clock Modes
- Peripheral/Modern Control Functions
- Double Buffered
- One-or Two-Stop Bit Operation

BLOCK DIAGRAM



ORDERING INFORMATION


Device	Package	Operating Temperature
KS5812N	40 DIP	-20 ~ +75°C

CTS₁ 40 RTSo CS(CE CTS₀ 2 39 RTS CS1 SELECTION CE2 Vcc 3 38 RESET CS₂ TXD0 AND CB₃ CE RXDo RXD₀ 37 IRQ CONTROL CS4 CE3 RTS₀ UART₁ LOGIC Ε 36 VSS CTS₀ RXTXCLK0 5 RS CE4 RXTXCLK R/W 35 Do TXD₀6 RXD₁7 34 D1 TXD1 33 D2 RXTXCLK1 8 CE RXD1 RTS₀ UART₂ TXD1 9 32 D3 CTS₀ RXTXCLK₀ RF 31 D4 RXD₂ 10 30 D5 RXTXCLK2 11 ñ TXD2 12 29 D6 TXD₂ CE RXD₂ 28 D7 RXD₃ 13 RTS₂ UART3 CTS₂ 27 CS0 RXTXCLK₃14 RXTXCLK₂ ٩P TXD₃ 15 26 CS1 CTS₃ 16 25 CS2 CTS2 17 24 CS3 TXD₃ CE RXD₃ RTS₂ 18 23 CS4 RTS₃ UART4 CTS RESET RF RXTXCLK₃ RTS3 19 22 R/W RS 20 2" E IRQ



PIN CONFIGURATION

UART BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage*	V _{cc} *	-0.3 to +7.0	v
Input Voltage*	V _{in} *	-0.3 to $+7.0$	ν
Maximum Output Current**	lc**	10	mA
Operating Temperature	Topr	- 20 to + 75	°C
Storage Temperature	T _{stg}	- 55 to + 150	°C

*With respect to V_{SS} (System GND)

** Maximum output current is the maximum current which can flow out from one output terminal or I/O common terminal ($D_0 \sim D_7$, \overline{RTS} , Tx Data, \overline{IRQ})

(Note) Permanent IC damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions. If they are exceeded, it could affect the reliability of the IC.

RECOMMENDED OPERATING CONDITIONS

	Characteristic	Symbol	Min	Тур	Max	Unit
Supply Voltage	• V _{cc} * 4.5 5.0 5.5			v		
Input "Low" Vo	Itage	V _{IL} *	0 — 0.8		V	
Input "High" Voltage	$D_0 \sim D_7$, RS, $\overline{CTS_i}$, RxD _i	V _{IH} *	2.0	_	V _{cc}	v
	CS ₀ , CS ₂ , CS ₁ R/W, E, CS ₃ , CS ₄ , RXTXCLK _i		2.2	_	V _{cc}	v
Operating Tem	perature	T _{opr}	- 20	25	75	°C

* With respect to Vss (System GND)



Ch	aracteristic	Symbol	Test Conditions	Min	Тур	Max	Unit
	D ₀ ~D ₇ , RS, CTSi,			2.0	-	V _{cc}	
Input "High" Voltage	CS_0 , CS_2 , CS_1 , R/\overline{W} , E, CS_3 , $\overline{CS_4}$ RXTXCLKi	VIH		2.2	-	Vcc	V
Input "Low" Voltage	All inputs	ViL		- 0.3	-	0.8	V
Input Leakage Current	R/\overline{W} , CS_0 , CS_1 , CS_2 , E, CS_3 , $\overline{CS_4}$	1 _{IN}	$V_{IN} = 0 \sim V_{CC}$	- 2.5	-	2.5	μA
Three-State (Off State) Input Current	$D_0 \sim D_7$	I _{TSI}	$V_{IN} = 0.4 \sim V_{CC}$	10	-	10	μA
	$D_0 \sim D_7$		$I_{OH} = -400 \mu A$	4.1	-	-	
Output "High" Voltage	$D_0 \sim D_7$	V	I _{он} <u>≤</u> – 10µА	V _{cc} -0.1	_	-	
Output "High" Voltage	TXDI, RTSI	V _{он}	1 _{он} = - 400	4.1	-	-	v
			I _{он} <u>≤</u> – 10µА	V _{cc} -0.1	-	-	
Output "Low" Voltage	All outputs	Vol	I _{он} = 1.6mA	_	-	0.4	V
Output Leakage Current (off state)	IRQ	I _{LOH}	V _{OH} = V _{CC}	-	-	10	μA
	$D_0 \sim D_7$				-	12.5	
Input Capacitance	E, RXTXCLKI, R/\overline{W} , RS, RXDI, CS ₀ , CS ₁ , CS ₂ , CTS, CS ₃ , $\overline{CS_4}$	Cin	V _{IN} = 0V, Ta = 25°C f = 1.0 MHz	_	-	7.5	pF
Output Consolitores	RTS, TXDi	~	$V_{IN} = 0V$, $Ta = 25^{\circ}C$	_	-	10	ρF
Output Capacitance	IRQ	C _{out}	f = 1.0 MHz	—	_	5.0	рг
	 Under transmitting and 		E = 1.0 MHz	_	-	3	
	Receiving operation500 kbps		E = 1.5 MHz	-	-	4	mA
	• Data bus in R/W operation		E = 2.0 MHz		-	5	
Supply Current	Chip is not selected 500 kbps	Icc	E = 1.0 MHz	-	-	200	
	 Under non transmitting and receiving operation Input level (Except E) 		E = 1.5 MHz	_	_	250	μA
	$V_{\text{IH}} \text{ min} = V_{\text{CC}} - 0.8V$ $V_{\text{IL}} \text{ max} = 0.8V$		E = 2.0 MHz		_	300	

DC CHARACTERISTICS ($V_{cc} = +5V \pm 5\%$, $V_{ss} = 0V$, $Ta = -20 \sim +75^{\circ}C$, unless otherwise noted.)



AC CHARACTERISTICS ($V_{cc} = 5.0V \pm 5\%$, $V_{ss} = 0V$, $Ta = -20 \sim +75^{\circ}C$, unless otherwise noted.)

1. TIMING OF DATA TRANSMISSION

0	•			KS	KS5812		
Characteristic		Symbol	Test Conditions	Min	Max	Unit	
Minimum Clock Pulse Width	÷1 Mode			900		ns	
	÷ 16, ÷ 64 Modes	PW _{CL}	Fig. 1	600		ns	
	÷1 Mode	DIA	. Fig. 0	900		ns	
	÷ 16, ÷ 64 Modes	PW _{сн}	Fig. 2	600		ns	
	÷1 Mode	fc		-	500	KHz	
Clock Frequency	÷ 16, ÷ 64 Modes			-	800	KHz	
Clock-to-Data Delay for Transm	itter	t _{TDD}	Fig. 3	-	600	ns	
Receive Data Setup Time	÷1 Mode	t _{RDSU}	Fig. 4	250		ns	
Receive Data Hold Time	÷1 Mode	t _{RDH}	Fig. 5	250	-	ns	
IRQ Release Time		t _{iR}	Fig. 6	-	1200	ns	
RTS Delay Time		t _{RTS}	Fig. 6	-	560	ns	
Rise Time and Fall Time	Except E	t _r , t _f		-	1000*	ns	

* 1.0 μ s or 10% of the pulse width, whichever is smaller.

2. BUS TIMING CHARACTERISTICS

1) READ

			KS5812		Unit
Characteristic	Symbol Test Conditions		Min	Min Max	
Enable Cycle Time	t _{cyc} E	Fig. 7	1000	·	ns
Enable "High" Pulse Width	PWEH	Fig. 7	450	-	ns
Enable "Low" Pulse Width	PWEL	Fig. 7	430	-	ns
Setup Time, Address and R/\overline{W} Valid to Enable Positive Transition	t _{AS}	Fig. 7	80	-	ns
Data Delay Time	t _{DDR}	Fig. 7		290	ns
Data Hold Time	t _H	Fig. 7	20	100	ns
Address Hold Time	t _{AH}	Fig. 7	10		ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 7		25	ns



2) WRITE

			K\$5812		Unit
Characteristic	Symbol	mbol Test Conditions		Min Max	
Enable Cycle Time	t _{cyc} E	Fig. 8	1000		ns
Enable "High" Pulse Width	PWEH	Fig. 8	450	-	ns
Enable "Low" Pulse Width	PWEL	Fig. 8	430	-	ns
Setup Time, Address and R/W Valid to Enable Positive Transition	t _{AS}	Fig. 8	80		ns
Data Setup Time	t _{DSW}	Fig. 8	165	_	ns
Data Hold Time	t _H	Fig. 8	10	_	ns
Address Hold Time	t _{AH}	Fig. 8	10	-	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 8	_	25	ns




Fig. 1 Clock Pulse Width, "Low" State




Fig. 2 Clock Pulse Width, "High" State




Fig. 3 Transmit Data Output Delay




Fig. 5 Receive Data Hold Time (+1 Mode)







Fig. 4 Receive Data Setup Time (+1 Mode)

KS5812

CMOS INTERGRATED CIRCUIT




* (1) IRQ Release Time applied to R_xDi Register read operation

(2) \overline{IRQ} Release Time applied to $T_{\boldsymbol{X}} Di$ Register write operation


(3) \overrightarrow{IRQ} Release Time applied to control Register write TIE = 0, RIE = 0 operation.


- ** IRQ Release Time applied to R_x Data Register read operation right after read status register, when IRQ is asserted by DCD rising edge.
- Note: Note that the following takes place when IRQ is asserted by the detection of transmit data register empty status. IRQ is released to "High" asynchronously with E signal when CTSi goes "High". (Refer to Figure 14)














Fig. 10 110 Baud Serial ASCII Data Timing



DEVICE OPERATION

At the bus interface, the UARTi appears as two addressable memory locations. Internally, there are four registers: two read-only and two write-only registers. The read-only registers are Status and Receive Data; the write-only registers are Control and Transmit Data. The serial interface consists of serial input and output lines with independent clocks, and three peripheral/modem control lines.

POWER ON/MASTER RESET

The master reset (CR0, CR1) should be set during system initialization to insure the reset condition and prepare for programming the UARTi functional configuration when the communications channel is required. During the first master reset, the IRQ and RTSi outputs are held at level 1. On all other master resets, the RTSi output can be programmed high or low with the IRQ output held high. Control bits CR5 and CR6 should also be programmed to define the state of RTSi whenever master reset is utilized. The UARTi also contains internal power-on reset logic to detect the power line turn-on transition and hold the chip in a reset state to prevent erroneous output transitions prior to initialization. This circuitry depends on clean power turn-on transitions. The power-on reset is released by means of the busprogrammed master reset which must be applied prior to operating the UARTi. After master resetting the UARTi, the programmable Control Register can be set for a number of options such as variable clock divider ratios, variable word length, one or two stop bits, parity (even, odd, or none), etc.

TRANSMIT

A typical transmitting sequence consists of reading the UARTi. Status Register either as a result of an interrupt or in the UARTi's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register, the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the Register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

RECEIVE

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by the detection of 8 or 32 low samples on the receive line in the divideby-16 and 64 modes respectively. False start bit deletion capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit UARTi bus when a Read Data command is received from the MPU. When parity has been selected for a 7-bit word (7 bits plus parity), the receiver strips the parity bit (D7 = 0) so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the shift register. The above sequence continues until all characters have been received.

INPUT/OUTPUT FUNCTIONS

UART INTERFACE SIGNALS FOR MPU

The KS5812 interfaces to the MPU with an 8-bit bidirectional data bus, five chip select lines, a register select line, an interrupt request line, read/write line, and enable line. These signals permit the MPU to have complete control over the KS5812.

UART Bidirectional Data (D0-D7) — The bidirectional data lines (D0-D7) allow for data transfer between the KS5812 and the MPU. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs an UARTi read operation.

UART Enable (E) — The Enable signal, E, is a highimpedance TTL-compatible input that enables the bus



input/output data buffers and clocks data to and from the KS5812.

Read/Write (R/W) — The Read/Write line is a highimpedance input that is TTL compatible and is used to control the direction of data flow through the UARTi's input/output data bus interface. When Read/Write is high (MPU Read cycle), KS5812 output drivers are turned on and a selected register is read. When it is low, the KS5812 output drivers are turned off and the MPU writes into a selected register. Therefore, the Read/Write signal is used to select read-only or write-only registers within the KS5812.

Chip Select (CS0, CS1, CS2, CS3, $\overline{CS4}$) — These five high-impedance TTL compatible input lines are to select and address the KS5812. Each UART can be enabled when CS2 and CS3 are high and $\overline{CS4}$ is low. CS0 and CS1 are used to select individual UART.

CS0	CS1	CS2	CS3	CS4	UARTI
0	0	1	1	0	UART1
0	1	1	1	0	UART2
1	0	1	1	0	UART3
1	1	1	1	0	UART4

Register Select (RS) — The Register Select line is a high-impedance input that is TTL compatible. A high level is used to select the Transmit/Receive Data Registers and a low level the Control/Status Registers. The Read/Write signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (\overline{IRQ}) — Interrupt Request is a TTLcompatible, open-drain (no internal pullup), active low output that is used to interrupt the MPU. The \overline{IRQ} output remains low as long as the cause of the interrupt is present and the appropriate interrupt enable within the KS5812 is set. The \overline{IRQ} status bit, when high, indicates the \overline{IRQ} output is in the active state.

Interrupts result from conditions in both the transmitter and receiver sections of the UARTi. The transmitter and receiver sections of the UARTi. The transmitter section causes an interrupt when the Transmitter Interrupt Enabled condition is selected (CR5•CR6), and the Transmit Data Register Empty (TDRE) status bit is high. The TDRE status bit indicates the current status of the Transmitter Data Register except when inhibited by Clear-to-Send (CTSi) being high or the UARTi being maintained in the Reset condition. The interrupt is cleared by writing data into the Transmit Data Register. The interrupt via CR5 or CR6 or by the loss of $\overline{\text{CTSi}}$ which inhibits the TDRE status bit.

Receiver Interrupt Enable is set and the Receive Data Register Full (RDRF) status bit is high, an Overrun has occurred. An interrupt resulting from the RDRF status bit can be cleared by reading data or resetting the UARTi. Interrupts caused by Overrun are cleared by reading the status register after the error condition has occurred and then reading the Receive Data Register or resetting the UARTi. The receiver interrupt is masked by resetting the Receiver Interrupt Enable.

CLOCK INPUTS

High-impedance TTL-compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16, or 64 times the data rate may be selected.

RECEIVE AND TRANSMITTER CLOCK (RXTXCLKi)

-The RXTXCLKi input are both used for the clocking of transmitted data and for synchronization of received data. (In the /1 mode, the clock and data must be synchronized externally.) The transmitter initiates data on the negative transition of the clock and the receiver samples the data on the positive transition of the clock.

SERIAL INPUT/OUTPUT LINES

Receive Data (RXDi) — The Receive Data line is a high-impedance TTL-compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used.

Transmit Data (TXDi) — The Transmit Data output line transfers serial data to a modern or other peripheral.

PERIPHERAL/MODEM CONTROL

The UARTi includes several functions that permit limited control of a peripheral or modem. The functions included are Clear-to-Send, Request-to-Send and Data Carrier Detect.

Clear-to-Send (CTSi) — This high-impedance TTLcompatible input provides automatic control of the transmitting end of a communications link via the modem Clear-to-Send active low output by inhibiting the Transmit Data Register Empty (TDRE) status bit.

Request-to-Send (RTSi) — The Request-to-Send output enables the MPU to control a peripheral or modem via the data bus. The RTSi output corresponds to the state of the Control Register bits CR5 and CR6. When CR6 = 0 or both CR5 and CR6 = 1, the RTSi output is low (the active state). This output can also be used for Data Terminal Ready (DTR).





TRANSMIT DATA REGISTER (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the UARTi has been addressed with RS high and $R\overline{W}$ low. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go low. Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within 1-bit time of the trailing edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

RECEIVE DATA REGISTER (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) in the status buffer to go high (full). Data may then be read through the bus by addressing the UARTi and selecting the Receive Data Register with RS and R/W high when the UARTi is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

CONTROL REGISTER

The UARTi Control Register consists of eight bits of write-only buffer that are selected when RS and $R\overline{W}$ are low. This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send peripheral/modem control output.

Counter Divide Select Bits (CR0 and CR1) — The Counter Divide Select Bits (CR0 and CR1) determine the divide ratios utilized in both the transmitter and receiver sections of the UARTi. Additionally, these bits are used to provide a master reset for the UARTi which clears the Status Register (except for external conditions on CTSi and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set high to reset the UARTi. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR1	CR0	Function
0	0	÷1
0	1	÷ 16
1	0	÷ 64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4) — The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows;

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6) — Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (RTSi) output, and the transmission of a Break level (space). The following encoding format is used:

CR6	CR5	Function
0	0	RTSi = low, Transmitting Interrupt Disabled.
0	1	RTSi = low, Transmitting Interrupt Enabled.
1	0	RTSi = high, Transmitting Interrupt Disabled.
1	1	RTS = low, Transmits a Break level on the Transmit Data Output. Transmitting Interrupt Disabled.

Receive Interrupt Enable Bit (CR7) — The following interrupts will be enabled by a high level in bit position 7 of the Control Register (CR7). Receive Data Register Full Overrun.

STATUS REGISTER

Information on the status of the UARTi is available to the MPU by reading the UARTi Status Register. This read only register is selected when RS is low and R/W is high. Information stored in this register indicates the



status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the UARTi

Receive Data Register Full (RDRF), Bit 0 — Receive Data Register Full indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are nof current. Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1 — The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Clear-to-Send (CTS), Bit 3 — The Clear-to-Send bit indicates the state of the Clear-to-Send input from a modem. A low CTS indicates that there is a Clear-to-Send from the modem. In the high state, the Transmit Data Register Empty bit is inhibited and the Clear-to-Send status bit will be high. Master reset does not affect the Clear-to-Send status bit.

Framing Error (FE), Bit 4 — Framing error indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the first stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is

available.

Receiver Overrun (OVRN), Bit 5 — Overrun is an error flag the indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the HDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6 — The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.


Interrupt Request (\overline{IRQ}), Bit 7 — The \overline{IRQ} bit indicates the state of the \overline{IRQ} output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the \overline{IRQ} output is low the \overline{IRQ} bit will be high to indicate the interrupt or service request status. \overline{IRQ} is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register.



UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER

The KS5824 UART, is a Si-gate CMOS IC which provides the data formatting and control to interface serial asynchronous data communications between main systems and subsystems.

The bus interface of the KS5824 includes select, enable, read/write, interrupt and bus interface logic to allow data transfer over an 8-bit bidirectional data bus. The parallel data of the bus system is serially, transmitted and received by the asynchronous data interface, with proper formatting and error checking. The functional configuration of the UART is programmed via the data bus during system initialization. A programmable control register provides variable word lengths, clock division ratios, transmit control, receive control, and interrupt control. For peripheral or modem operation, three control lines are provided. Exceeding Low Power dissipation is realized due to adopting CMOS process.




ORDERING INFORMATION

Device	Package	Operating Temperature
KS5824N	24 DIP	-20 ~ +75°C


FEATURES

- · Low-power, high-speed, CMOS process
- Serial/parallel conversion of data
- 8-and 9-bit transmission
- · Optional even and odd parity
- · Parity, overrun and framing error checking
- Programmable control register
- Optional ÷1, ÷16, and ÷64 clock modes
- Peripheral/modem control functions
- Double buffered
- One-or two-stop bit operation

BLOCK DIAGRAM



PIN CONFIGURATION





ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{cc} *	-0.3 to +7.0	V
Input Voltage	V _{IN} *	-0.3 to +7.0	V
Maximum Output Current	lo**	10	mA
Operating Temperature	T _{opr}	– 20 to + 75	°C
Storage Temperature	T _{stg}	– 55 to + 150	°C

* With respect to V_{ss} (SYSTEM GND)

** Maximum output current is the maximum current which can flow out from one output terminal or I/O common terminal (D₀~ D₇, RTS, T_x Data, IRQ).

Note: Permanent IC damage may occur if maximum ratings are exceeded. Normal operation should be under recommended operating conditions are exceeded, it could affect reliability of IC.

RECOMMENDED OPERATING CONDITIONS

Characteristic		Symbol	Min	Тур	Max	Unit
Supply Voltage	V _{cc} *	4.5	5.0	5.5	V.	
Input "Low" Vo	oltage	V _{iL} *	0	_	0.8	v
Input "High"	$D_0 \sim D_7$, RS, T _X CLK, DCD, CTS, R _X Data		2.0	-	V _{cc}	
Voltage CS ₀ , CS ₂ , CS ₁ , R/W, E, R _X CLK		V _{IH} *	2.2	_	V _{cc}	V
Operating Temperature		T _{opr}	- 20	25	75	°C

* With respect to V_{ss} (SYSTEM GND)

ELECTRICAL CHARACTERISTICS

DC CHARACTERISTICS	$(V_{cc} = 5V \pm 5\%)$	$V_{ss} = 0V$, $Ta = -20 \sim$	 +75°C, unless otherwise noted.)
--------------------	-------------------------	---------------------------------	---

Characteristic		Symbol	Test Conditions	Min	Тур	Max	Unit	
	$D_0 \sim D_7$, RS, T _X CLK, DCD, CTS, R _X Data			2.0		V _{cc}	v	
Input "High" Voltage	CS_0 , \overline{CS}_2 , CS_1 , R/\overline{W} , E, R_X CLK	Vin		2.2		V _{cc}	V .	
Input "Low" Voltage	All inputs	VIL		- 0.3		0.8	V	
Input Leakage Current	R/W, CS ₀ , CS ₁ , CS ₂ , E	I _{IN}	$V_{IN} = 0 \sim V_{CC}$	- 2.5		2.5	μA	
Three-State (Off State) Input Current	$D_0 \sim D_7$	I _{TSI}	$V_{\rm IN}=0.4~\sim V_{\rm CC}$	- 10		10	μA	
O 1 1 1 1 1 1 1 1 1 1	$D_0 \sim D_7$		I _{он} = - 205µА	2.4				
Output "High" Voltage	T _x data, RTS	V _{он}	$I_{OH} = -100\mu A$	2.4				
Output "Low" Voltage	All outputs	Vol	I _{он} = 1.6mA			0.4	V	



DC CHARACTERISTICS (Continued)

Char	Characteristic		Test Conditions	Min	Тур	Max	Unit
Output Leakage Current (Off State)	IRQ	I _{LOH}	V _{OH} = V _{CC}	_	-	10	μA
· ·	$D_0 \sim D_7$	a, CS_0 , $f = 1.0MHz$		_	-	12.5	
Input Capacitance	E, T_X CLK, R_X CLK, R/\overline{W} , RS , R_X Data, CS_0 , CS_1 , $\overline{CS_2}$, \overline{CTS} , \overline{DCD}				-	7.5	pF
	RTS, T _x Data	Cout	$V_{IN} = 0V, Ta = 25^{\circ}C$	_	_	10	
Output Capacitance	IRQ		f = 1.0MHz	_	-	5.0	pF
	Under transmitting and		E = 1.0MHz	_	-	3	
	receiving operation500 kbps		E = 1.5MHz		-	4	mA
	• Data bus in R/W operation		E = 2.0MHz		-	. 5	1
Supply Current	 Chip is not selected 500 kbps 	lcc	E = 1.0MHz	_	-	200	
	 Under non transmitting and receiving operation Input level (Except E) V_{IH} min = V_{CC} - 0.8V V_{IL} max = 0.8V 		E = 1.5MHz	_	-	250	μA
			E = 2.0MHz	<u> </u>	-	300	

AC CHARACTERISTICS (V_{cc} = 5.0V ± 5 %, V_{ss} = 0V, Ta = $-20 \sim +75^{\circ}C$, unless otherwise noted.)

1. TIMING OF DATA TRANSMISSION

Characteristic		Symbol	Test Conditions	Min	Max	Unit
	÷1 Mode	514/		900	_	ns
Minimum Clock Pulse Width	+ 16, + 64 Modes	PW _{CL}	Fig. 1	600	-	ns
	÷1 Mode	DIA	5:- 0	900	_	ns
	÷ 16, ÷ 64 Modes	PW _{сн}	Fig. 2	600		ns
	÷1 Mode	fc			500	KHz
Clock Frequency	÷16, ÷64 Modes			_	800	KHz
Clock-to-Data Delay for Transn	nitter	t _{TDD}	Fig. 3	_	600	ns
Receive Data Setup Time	÷1 Mode	t _{RDSU}	Fig. 4	250		ns
Receive Data Hold Time	÷1 Mode	t _{RDH}	Fig. 5	250		ns
IRQ Release Time		t _{IR}	Fig. 6	_	1200	ns
RTS Delay Time		t _{RTS}	• Fig. 6	-	560	ns
Rise Time and Fall Time	Except E	t _r , t _f		-	1000*	ns

* 1.0 μ s or 10% of the pulse width, whichever is smaller.



2. BUS TIMING CHARACTERISTICS

1) READ

Characteristic	Symbol	Test Conditions	Min	Max	Unit
Enable Cycle Time	t _{cyc} E	Fig. 7	1000	-	ns
Enable "High" Pulse Width	PWEH	Fig. 7	450		ns
Enable "Low" Pulse Width	PWEL	Fig. 7	430	_	ns
Setup Time, Address and R/W Valid to Enable Positive Transition	t _{AS}	Fig. 7	80	_	ns
Data Delay Time	t _{DDR}	Fig. 7	-	290	ns
Data Hold Time	t _H	Fig. 7	20	100	ns
Address Hold Time	t _{AH}	Fig. 7	10	-	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 7	-	25	ns

2) WRITE

Characteristic	Symbol	Test Conditions	Min	Max	Unit
Enable Cycle Time	t _{cyc} E	Fig. 8	1000	-	ns
Enable "High" Pulse Width	PWEH	Fig. 8	450	_	ns
Enable "Low" Pulse Width	PWEL	Fig. 8	430	_	ns
Setup Time, Address and R/W Valid to Enable Positive Transition	t _{AS}	Fig. 8	80	_	ns
Data Setup Time	t _{DSW}	Fig. 8	165	-	ns
Data Hold Time	t _H	Fig. 8	10	_	ns
Address Hold Time	t _{AH}	Fig. 8	10	-	ns
Rise and Fall Time for Enable Input	t _{Er} , t _{Ef}	Fig. 8	_	25	ns




Fig. 1 Clock Pulse Width, "Low" State





Fig. 3 Transmit Data Output Delay








Fig. 4 Receive Data Setup Time (+1 Mode)














- * (1) \overline{IRQ} Release Time applied to R_{X} Data Register read operation.
- (2) \overline{IRQ} Release Time applied to $T_{\rm X}$ Data Register write operation
- (3) $\overline{\text{IRQ}}$ Release Time applied to control Register write TIE = 0, RIE = 0 operation.
- ** IRQ Release Time applied to R_x Data Register read operation right after read status register, when IRQ is asserted by DCD rising edge.
- Note: Note that following take place when IRQ is asserted by the detection of transmit data register empty status. IRQ is released to "High" asynchronously with E signal when CTS goes "High". (Refer to Figure 14)

Fig. 6 RTS Delay and IRQ Release Time






Fig. 8 Bus Write Timing Characteristics (Write information into UART)

Fig. 9 Bus Timing Test Loads













DEVICE OPERATION

At the bus interface, the UART appears as two addressable memory locations. Internally, there are four registers: two read-only and two write-only registers. The read-only registers are Status and Receive Data; the write-only registers are Control and Transmit Data. The serial interface consists of serial input and output lines with independent clocks, and three peripheral/modem control lines.

POWER ON/MASTER RESET

The master reset (CR0, CR1) should be set during system initialization to insure the reset condition and prepare for programming the UART functional configuration when the communications channel is required. During the first master reset, the IRQ and RTS outputs are held at level 1. On all other master resets, the RTS output can be programmed high or low with the IRQ putput held high. Control bits CR5 and CR6 should also be programmed to define the state of RTS whenever master reset is utilized. The UART also contains internal power-on reset logic to detect the power line turn-on transition and hold the chip in a reset state to prevent erroneous output transitions prior to initialization. This circuitry depends on clean power turn-on transitions. The power-on reset is released by means of the busprogrammed master reset which must be applied prior to operating the UART. After master resetting the UART, the programmable Control Register can be set for a number of options such as variable clock divider ratios. variable word length, one or two stop bits, parity (even, odd, or none), etc.

TRANSMIT

A typical transmitting sequence consists of reading the UART. Status Register either as a result of an interrupt or in the UART's turn in a polling sequence. A character may be written into the Transmit Data Register if the status read operation has indicated that the Transmit Data Register is empty. This character is transferred to a Shift Register where it is serialized and transmitted from the Transmit Data output preceded by a start bit and followed by one or two stop bits. Internal parity (odd or even) can be optionally added to the character and will occur between the last data bit and the first stop bit. After the first character is written in the Data Register, the Status Register can be read again to check for a Transmit Data Register Empty condition and current peripheral status. If the register is empty, another character can be loaded for transmission even though the first character is in the process of being transmitted (because of double buffering). The second character will be automatically transferred into the Shift Register when the first character transmission is completed. This sequence continues until all the characters have been transmitted.

RECEIVE

Data is received from a peripheral by means of the Receive Data input. A divide-by-one clock ratio is provided for an externally synchronized clock (to its data) while the divide-by-16 and 64 ratios are provided for internal synchronization. Bit synchronization in the divide-by-16 and 64 modes is initiated by the detection of 8 or 32 low samples on the receive line in the divideby-16 and 64 modes respectively. False start bit deletion capability insures that a full half bit of a start bit has been received before the internal clock is synchronized to the bit time. As a character is being received, parity (odd or even) will be checked and the error indication will be available in the Status Register along with framing error, overrun error, and Receive Data Register full. In a typical receiving sequence, the Status Register is read to determine if a character has been received from a peripheral. If the Receiver Data Register is full, the character is placed on the 8-bit UART bus when a Read Data command is received from the MPU. When parity has been selected for a 7-bit word (7 bits plus parity), the receiver strips the parity bit (D7 = 0) so that data alone is transferred to the MPU. This feature reduces MPU programming. The Status Register can continue to be read to determine when another character is available in the Receive Data Register. The receiver is also double buffered so that a character can be read from the data register as another character is being received in the shift register. The above sequence continues until all characters have been received.

INPUT/OUTPUT FUNCTIONS

UART INTERFACE SIGNALS FOR MPU

The KS5824 interfaces to the MPU with an 8-bit bidirectional data bus, three chip select lines, a register select line, an interrupt request line, read/write line, and enable line. These signals permit the MPU to have complete control over the KS5824.

UART Bidirectional Data (D0-D7) — The bidirectional data lines (D0-D7) allow for data transfer between the KS5824 and the MPU. The data bus output drivers are three-state devices that remain in the high-impedance (off) state except when the MPU performs an UART read operation.



UART Enable (E) — The Enable signal, E, is a highimpedance TTL-compatible input that enables the bus input/output data buffers and clocks data to and from the KS5824.

Read/Write (R(**W**) — The Read/Write line is a highimpedance input that is TTL compatible and is used to control the direction of data flow through the UART's input/output data bus interface. When Read/Write is high (MPU Read cycle), KS5824 output drivers are turned on and a selected register is read. When it is low, the KS5824 output drivers are turned off and the MPU writes into a selected register. Therefore, the Read/Write signal is used to select read-only or write-only registers within the KS5824.

Chip Select (CS0, CS1, \overline{CS2}) — These three highimpedance TTL-compatible input lines are used to address the KS5824. The KS5824 is selected when CS0 and CS1 are high and $\overline{CS2}$ is low. Transfers of data to and from the KS5824, are then performed under the control of the Enable Signal, Read/Write, and Register Select.

Register Select (RS) — The Register Select line is a high-impedance input that is TTL compatible. A high level is used to select the Transmit/Receive Data Registers and a low level the Control/Status Registers. The Read/Write signal line is used in conjunction with Register Select to select the read-only or write-only register in each register pair.

Interrupt Request (\overline{IRQ}) — Interrupt Request is a TTLcompatible, open-drain (no internal pullup), active low output that is used to interrupt the MPU. The \overline{IRQ} output remains low as long as the cause of the interrupt is present and the appropriate interrupt enable within the UART is set. The \overline{IRQ} status bit, when high, indicates the \overline{IRQ} output is in the active state.

Interrupts result from conditions in both the transmitter and receiver sections of the UART. The transmitter section causes an interrupt when the Transmitter Interrupt Enabled condition is selected (CR5•CR6), and the Transmit Data Register Empty (TDRE) status bit is high. The TDRE status bit indicates the current status of the Transmitter Data Register except when inhibited by Clear-to-Send (CTS) being high or the UART being maintained in the Reset condition. The interrupt is cleared by writing data into the Transmit Data Register. The interrupt is masked by disabling the Transmitter Interrupt via CR5 or CR6 or by the loss of CTS which inhibits the TDRE status bit. The Receiver section causes an interrupt when the Receiver Interrupt Enable is set and the Receive Data Register Full (RDRF) status bit is high, an Overrun has occurred, or Data Carrier Detect (DCD) has gone high. An interrupt resulting from the RDRF status bit can be cleared by reading data or resetting the UART. Interrupts caused by Overrun or loss of DCD are cleared by reading the status register after the error condition has occurred and then reading the Receive Data Register or resetting the UART. The receiver interrupt is masked by resetting the Receiver Interrupt Enable.

CLOCK INPUTS

Separate high-impedance TTL-compatible inputs are provided for clocking of transmitted and received data. Clock frequencies of 1, 16, or 64 times the data rate may be selected.

Transmit Clock (T_x CLK) —The Transmit Clock input is used for the clocking of transmitted data. The transmitter initiates data on the negative transition of the clock.

Receive Clock (R_x CLK) — The Receive Clock input is used for synchronization of received data. (In the \div 1 mode, the clock and data must be synchronized externally.) The receiver samples the data on the positive transition of the clock.

SERIAL INPUT/OUTPUT LINES

Receive Data (R_x Data) — The Receive Data line is a high-impedance TTL-compatible input through which data is received in a serial format. Synchronization with a clock for detection of data is accomplished internally when clock rates of 16 or 64 times the bit rate are used.

Transmit Data (T_x Data) — The Transmit Data output line transfers serial data to a modem or other peripheral.

PERIPHERAL/MODEM CONTROL

The UART includes several functions that permit limited control of a peripheral or modem. The functions included are Clear-to-Send, Request-to-Send and Data Carrier Detect.

Clear-to-Send (CTS) — This high-impedance TTLcompatible input provides automatic control of the transmitting end of a communications link via the modem Clear-to-Send active low output by inhibiting the Transmit Data Register Empty (TDRE) status bit.

Request-to-Send (RTS) — The Request-to-Send output enables the MPU to control a peripheral or modem via the data bus. The RTS; output corresponds to the state of the Control Register bits CR5 and CR6. When CR6 = 0 or both CR5 and CR6 = 1, the RTS output is low (the active state). This output can also be used for Data Terminal Ready (DTR).



Data Carrier Detect (DCD) — This high-impedance TTL-compatible input provides automatic control, such as in the receiving end of a communications link by means of a modern Data Carrier Detect output. The DCD input inhibits and initializes the receiver section of the UART when high. A low-to-high transition of the Data Carrier Detect initiates an interrupt to the MPU to indicate the occurrence of a loss of carrier when the Receive Interrupt Enable bit is set. The Rx CLK must be running for proper DCD operation.

UART REGISTERS

The expanded block diagram for the UART indicates the internal registers on the chip that are used for the status, control, receiving, and transmitting of data. The content of each of the registers is summarized in Table 1.

TRANSMIT DATA REGISTER (TDR)

Data is written in the Transmit Data Register during the negative transition of the enable (E) when the UART has been addressed with RS high and $R\overline{W}$ low. Writing data into the register causes the Transmit Data Register Empty bit in the Status Register to go low. Data can then be transmitted. If the transmitter is idling and no character is being transmitted, then the transfer will take place within 1-bit time of the training edge of the Write command. If a character is being transmitted, the new data character will commence as soon as the previous character is complete. The transfer of data causes the Transmit Data Register Empty (TDRE) bit to indicate empty.

RECEIVE DATA REGISTER (RDR)

Data is automatically transferred to the empty Receive Data Register (RDR) from the receiver deserializer (a shift register) upon receiving a complete character. This event causes the Receive Data Register Full bit (RDRF) in the status buffer to go high (full). Data may then be read through the bus by addressing the UART and selecting the Receive Data Register with RS and R/W high when the UART is enabled. The non-destructive read cycle causes the RDRF bit to be cleared to empty although the data is retained in the RDR. The status is maintained by RDRF as to whether or not the data is current. When the Receive Data Register is full, the automatic transfer of data from the Receiver Shift Register to the Data Register is inhibited and the RDR contents remain valid with its current status stored in the Status Register.

			Buffer Address	
Data Bus Line Number	RS • R /W Transmit Data Register	RS • R/W Receive Data Register	RS • R/W Control Register	RS • R/W Status Register
	(Write Only)	(Read Only)	(Write Only)	(Read Only)
0	Data Bit 0*	Data Bit 0	Counter Divide Select 1 (CR0)	Receive Data Register Full (RDRF)
1	Data Bit 1	Data Bit 1	Counter Divide Select 2 (CR1)	Transmit Data Register Empty (TDRE)
2	Data Bit 2	Data Bit 2	Word Select 1 (CR2)	Data Carrier Detect (DCD)
3	Data Bit 3	Data Bit 3	Word Select 2 (CR3)	Clear-to-Send (CTS)
4	Data Bit 4	Data Bit 4	Word Select 3 (CR4)	Framing Error (FE)
5	Data Bit 5	Data Bit 5	Transmit Control 1 (CR5)	Receiver Overrun (OVRN)
6	Data Bit 6	Data Bit 6	Transmit Control 2 (CR6)	Parity Error (PE)
7	Data Bit 7***	Data Bit 7**	Receive Interrupt Enable (CR7)	Interrupt Request (IRQ)

DEFINITION OF UART REGISTER CONTENTS

* Leading bit = LSB = Bit 0

** Data bit will be zero in 7 bit plus parity modes

** Data bit is "don't care" in 7 bit plus parity modes.



CONTROL REGISTER

The UART Control Register consists of eight bits of write-only buffer that are selected when RS and $R\overline{W}$ are low. This register controls the function of the receiver, transmitter, interrupt enables, and the Request-to-Send peripheral/modem control output.

Counter Divide Select Bits (CR0 and CR1) — The Counter Divide Select Bits (CR0 and CR1) determine the divide ratios utilized in both the transmitter and receiver sections of the UART. Additionally, these bits are used to provide a master reset for the UART which clears the Status Register (except for external conditions on CTS and DCD) and initializes both the receiver and transmitter. Master reset does not affect other Control Register bits. Note that after power-on or a power fail/restart, these bits must be set high to reset the UART. After resetting, the clock divide ratio may be selected. These counter select bits provide for the following clock divide ratios:

CR1	CRO	Function
0	0	÷1
0	1	÷ 16
1	0	÷ 64
1	1	Master Reset

Word Select Bits (CR2, CR3, and CR4) — The Word Select bits are used to select word length, parity, and the number of stop bits. The encoding format is as follows;

CR4	CR3	CR2	Function
0	0	0	7 Bits + Even Parity + 2 Stop Bits
0	0	1	7 Bits + Odd Parity + 2 Stop Bits
0	1	0	7 Bits + Even Parity + 1 Stop Bit
0	1	1	7 Bits + Odd Parity + 1 Stop Bit
. 1	0	0	8 Bits + 2 Stop Bits
1	0	1	8 Bits + 1 Stop Bit
1	1	0	8 Bits + Even Parity + 1 Stop Bit
1	1	1	8 Bits + Odd Parity + 1 Stop Bit

Word length, Parity Select, and Stop Bit changes are not buffered and therefore become effective immediately.

Transmitter Control Bits (CR5 and CR6) — Two Transmitter Control bits provide for the control of the interrupt from the Transmit Data Register Empty condition, the Request-to-Send (RTS) output, and the transmission of a Break level (space). The following encoding format is used:

CR6	CR5	Function
0	0	RTS = low, Transmitting Interrupt
		Disabled.
0	1	RTS = low, Transmitting Interrupt
		Enabled.
1	0	RTS = high, Transmitting Interrupt
1		Disabled.
1	1	RTSi: low. Transmits a Break level
		on the Transmit Data Output.
		Transmitting Interrupt Disabled.

Receive Interrupt Enable Bit (CR7) — The following interrupts will be enabled by a high level in bit position 7 of the Control Register (CR7): Receive Data Register Full Overrun or a low-to-high transition on the Data Carrier Detect (DCD) signal line.

STATUS REGISTER

Information on the status of the UART is available to the MPU by reading the UART Status Register. This readonly register is selected when RS is low and $R\overline{W}$ is high. Information stored in this register indicates the status of the Transmit Data Register, the Receive Data Register and error logic, and the peripheral/modem status inputs of the UART.

Receive Data Register Full (RDRF), Bit 0 — Receive Data Register Full indicates that received data has been transferred to the Receive Data Register. RDRF is cleared after an MPU read of the Receive Data Register or by a master reset. The cleared or empty state indicates that the contents of the Receive Data Register are not current. Data Carrier Detect being high also causes RDRF to indicate empty.

Transmit Data Register Empty (TDRE), Bit 1 — The Transmit Data Register Empty bit being set high indicates that the Transmit Data Register contents have been transferred and that new data may be entered. The low state indicates that the register is full and that transmission of a new character has not begun since the last write data command.

Data Carrier Detect (\overline{DCD}), Bit 2 — The Data Carrier Detect bit will be high when the \overline{DCD} input from a modem has gone high to indicate that a carrier is not present. This bit going high causes and Interrupt Request to be generated when the Receive Interrupt Enable is set. It remains high after the \overline{DCD} input is returned low until cleared by first reading the Status Register and then the Data Register or until a master reset occurs. If the \overline{DCD} input remains high after read



status and read data or master reset has occurred, the interrupt is cleared, the DCD status bit remains high and will follow the DCD input.

Clear-to-Send (CTS), Bit 3 — The Clear-to-Send bit indicates the state of the Clear-to-Send input from a modem. A low CTS indicates that there is a Clear-to-Send from the modem. In the high state, the Transmit Data Register Empty bit is inhibited and the Clear-to-Send status bit will be high. Master reset does not affect the Clear-to-Send status bit.

Framing Error (FE), Bit 4 — Framing error indicates that the received character is improperly framed by a start and a stop bit and is detected by the absence of the first stop bit. This error indicates a synchronization error, faulty transmission, or a break condition. The framing error flag is set or reset during the receive data transfer time. Therefore, this error indicator is present throughout the time that the associated character is available.

Receiver Overrun (OVRN), Bit 5 — Overrun is an error flag the indicates that one or more characters in the data stream were lost. That is, a character or a number of characters were received but not read from the Receive Data Register (RDR) prior to subsequent characters being received. The overrun condition begins at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. The Overrun does not occur in the Status Register until the valid character prior to Overrun has been read. The RDRF bit remains set until the Overrun is reset. Character synchronization is maintained during the Overrun condition. The Overrun indication is reset after the reading of data from the Receive Data Register or by a Master Reset.

Parity Error (PE), Bit 6 — The parity error flag indicates that the number of highs (ones) in the character does not agree with the preselected odd or even parity. Odd parity is defined to be when the total number of ones is odd. The parity error indication will be present as long as the data character is in the RDR. If no parity is selected, then both the transmitter parity generator output and the receiver parity check results are inhibited.

Interrupt Request (IRQ), Bit 7 — The IRQ bit indicates the state of the IRQ output. Any interrupt condition with its applicable enable will be indicated in this status bit. Anytime the IRQ output is low the IRQ bit will be high to indicate the interrupt or service request status. IRQ is cleared by a read operation to the Receive Data Register or a write operation to the Transmit Data Register.




8-BIT ADDRESSABLE LATCHED DRIVER

The KT8518 is an 8-Bit addressable latched driver with three address inputs (A0, A1, A2), a data input (D), an active low enable input (EN), an active low clear input (CLR) and eight high current parallel latch outputs ($Q0 \sim Q7$) which sink current to ground.

When the enable (EN) is high and the clear (CLR) is low all outputs $(Q0 \sim Q7)$ are high (OFF). Eight-channel demultiplexing or active low 1-of-8 decoding with output enable operation occurs when the clear (CLR) and the enable (EN) inputs are low.

When the clear (CLR) input is high and the enable (EN) input is low the selected output (Q0 ~ Q7), determined by the address inputs (A0, A1, A2), follows the data (D) input (D = 0 turns "OFF" and D = 1 turns "ON" the addressed high current output).

When the enable (EN) input goes high, the contents of the latch are stored.




ORDERING INFORMATION

Device	Package	Operating Temperature
KT8518N	16DIP	0°~70°C

PIN CONFIGURATION

BLOCK DIAGRAM





PIN DESCRIPTION

Pin	Symbol	Description
1, 2, 3	A0, A1, A2	address inputs
4, 5, 6, 7, 9, 10, 11, 12*	Q0 - Q7	high current parallel latch output
13	D	data input
14	EN	enable (active low)
15	CLR	clear input (active low)
8	GND	Power
16	VDD	

MODE SELECTION

EN	CLR	Mode	
L	н	Addressable Latch	
н	н	Latch	
L	L	1-of-8 Decoding	
н	L	All Outputs OFF	

TRUTH TABLE

		INP	UTS						OUT	PUTS				MODE
CLR	EN	D	A0	A1	A2	QO	Q1	Q2	Q3	Q4	Q5	Q6	Q7	<u> </u>
L	Н	х	х	х	х	н	н	H	н	н	н	н	н	ALL OUTPUT OFF
L	L	L	L	L	L	н	н	н	н	н	н	н	н	
L	L	н	L	L	L.	L	н	н	н	н	н	н	Н	
L	L	L	н	L	L	н	н	н	Н	н	н	н	н	
L	L	н	н	Ł	L	н	L	Н	н	н	н	н	н	1-OF-8 DECODING
	$\langle \rangle$	$\langle \rangle$ $\langle \rangle$							$\langle \rangle$					
L	L	L	Н	н	Н	н	н	Н	н	н	Ĥ	Н	н	
L	L	н	Н	н	н	н	н	н	н	н	н	н	Ľ	
н	н	Х	х	х	х	Qn-1	-	-	-	-	-	-	-	LATCH
н	L	L	L	L	L	н	Qn-1	-	-	-	-	-	- 1 ₄	-
н	L	н	L	L	L	L	Qn-1	-	-	· -	-	-	-	
Н	L	L	н	L	L	Qn-1	н	Qn-1	-	-	-	-	-	ADDRESSABLE
	$\langle \rangle$	$\langle \rangle$	$\langle \rangle$		~~~~		$\langle \rangle$	\sim	~~~~		$\langle \rangle$			LATCH
н	н	х	х	х	х	Qn-1	-	-	-	-	-	-	Н	
н	н	x	X	х	Х	Qn-1	-	-	-	-	-	-	L	



ABSOLUTE MAXIMUM RATING

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.5~7.0	V
Input Voltage Range	Vin	-0.5~7.0	v
Output Voltage	VOUT	0~7.0	v
Continuous Output Current (Each Driver)	lout	100	mA
Operating Temperature Range	Ta	0~70	°C
Storage Temperature Range	Tstg	- 25 ~ 150	°C

ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS ($V_{DD} = 5V \pm 10\%$, Ta = 0°C ~ 70°C)


Characteristic		Symbol	Test Condition	Min	Тур	Мах	Unit	
		ViH		2.0			v	
Input Voltage	,	VIL				0.8	v	
Input Damp Diode	e Voltage	V _{IK}	$V_{CC} = min$ $I_{IN} = -18mA$		- 0.65	- 1.5	V	
lanut Current		l _{in}	$V_{IN} = V_{DD}$			1	٨	
Input Current		İ _{IL}	V _{IN} = GND			-1	μA	
Output Voltage 1		V _{OL1}	I _{OL} = 80mA Each Driver			0.5	v	
Output Voltage 2		V _{OL2}	I _{OL} = 40mA All Outputs Low			0.4	v	
Quarte Quart	All Outputs Low	IDDL	No Output Lood			10		
Supply Current	All Outputs High	IDDH	No Output Load			10	μA	
Clamp Diode Leakage Current		l _r				100	μA	
Clamp Diode Forward Voltage		V _f				1.5	V	



AC ELECTRICAL CHARACTERISTICS ($V_{0D} = 5V$, $Ta = 25^{\circ}C$, $C_L = 45pF$, $R_L = 330\Omega$)


Characteristic	Symbol	Min	Тур	Max	Unit
PROPAGATION DELAY TIME					
	tPLH		45	90	
Any Input to Output	t _{PHL}	·····	25	50	
EN Pulse Width	twe	15			nS
CLR Pulse Width	twc	15]
Set Up Time (D to EN)	t _{SD}	10			
Hold Time (D to EN)	t _{HD}	0]
Set Up Time (ADD to EN)	t _{SA}	10]
Hold Time (ADD to EN)	t _{HA}	0]


TIMING DIAGRAM






Ĩ




































SAMSUNG SEMICONDUCTOR SALES OFFICES-U.S.A.

Southwest

22837 Ventura Blvd. Suite 305 Woodland Hills, CA 91367 (818) 346-6416 FAX: (818) 346-6621

Southeast 204 Battleground Corporate Park 3859 Battleground Ave. Greensboro, NC 27410 (919) 282-0665

FAX: (919) 282-0784

Southwest

3027 Greenwich St. Carlsbad, CA 90028 (619) 720-0230 FAX: (619) 720-0230

South Central 15851 Dailas Parkway Suite 840 Dailas, TX 75248-3307 (214) 770-7970 FAX: (214) 770-7971

North Central 901 Warrenville Road Suite 120 Lisle, IL 60532-1359 (708) 852-2011 FAX: (708) 852-3096

Northwest 2700 Augustine Drive Suite 198 Santa Clara, CA 95054 (408) 727-7433 FAX: (408) 727-5071

> North East 20 Burlington Mall Road Suite 205 Burlington, MA 01803 (617) 273-4888 FAX: (617) 273-9363

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ALABAMA

SOUTHERN COMPONENT SALES 307 Clinton Ave. East #413 Huntsville, AL 35801 TEL: (205) 533-6500 FAX: (205) 533-6578

ARIZONA

HAAS & ASSOC. INC. 7441 East Butherus Drive Suite 300 Scottsdale, AZ 85260 TEL: (602) 998-7195 FAX: (602) 998-7869

TEL: (408) 988-3400

FAX: (408) 988-2079

TEL: (619) 451-8595

FAX: (619) 485-0561

TEL: (714) 832-3325

FAX: (714) 832-7894

CALIFORNIA

1² 3350 Scott Blvd. Building 10 Santa Clara, CA 95054

SPINNAKER SALES 11545 West Bernardo Court Suite 200 San Diego, CA 92127

WESTAR REP COMPANY 2472 Chambers Road Suite 100 Tustin, CA 92680

WESTAR REP COMPANY 25202 Crenshaw Blvd. Suite 217 Torrance, CA 90505

WESTAR REP. COMPANY 26500 Agoura Rd. Suite 204 Calabasas, CA 91302

CANADA

INTELATECH, INC. 1115 Crestlawn Drive Suite 1 Mississauga, Ontario L4W1A7 TEL: (213) 539-2156 FAX: (213) 539-2564

TEL: (818) 880-0594 FAX: (818) 880-5013

TEL: (416) 629-0082 FAX: (416) 629-1795



TEL: (514) 624-1340 FAX: (514) 624-2911

COLORADO

CANDAL INC. 2901 So. Colorado Blvd. Suite A Denver, CO 80222 TEL: (303) 692-8484 FAX: (303) 692-8416

CONNECTICUT

PHOENIX SALES 267 Main Street Torrington, CT 06790 TEL: (203) 496-7709 FAX: (203) 496-0912

TEL: (407) 773-1100

FAX: (407) 777-6529

TEL: (407) 799-0820

FAX: (407) 799-0923

(404) 729-8117

(404) 729-8056

FLORIDA

MEC	TEL: (305) 426-8944
700 W. Hillsboro Blvd.	(305) 426-8960
Bldg. 4, Suite 204	FAX: (305) 426-8799
Deerfield Beach, FL 33441	

FLORIDA

MEC	
11 Emerald Court	
Satelite Beach, FL	

MEC 830 North Atlantic Blvd. Suite B401 Cocoa Beach, FL 32931

 MEC
 TEL: (813) 393-5011

 10637 Harborside Drive, N
 FAX: (813) 393-5202

 Largo, FL 34643
 FAX: (813) 393-5202

GEORGIA

SOUTHERN COMPONENT	TEL:
SALES	FAX:
6075 The Corners Parkway	
Suite 103	
Norcross, GA 30092	



ILLINOIS

RI 8430 Gross Point Road Skokie, IL 60076

MARYLAND

ADVANCED TECH SALES 100 West Road Suite 412 Towson, MD 21204

TEL: (301) 296-9360 FAX: (301) 296-9373

TEL: (708) 967-8430

FAX: (708) 967-5903

MASSACHUSETTS

NEW TECH SOLUTIONS, INC. TEL: (617) 229-8888 111 South Bedford Street FAX: (617) 229-1614 Suite 102 Burlington, MA 01803

MICHIGAN

JENSEN C.B. TEL: (313) 643-0506 2145 Crooks Rd. FAX: (313) 643-4735 Troy, MI 48084

MINNESOTA

IRI	TEL: (612) 854-1120
1120 East 80th Street #200	FAX: (612) 854-8312
Bloomington, MN 55420	

NEW JERSEY

NEPTUNE ELEC. 2460 Lemoine Avenue Ft. Lee, NJ 07024

NEW MEXICO

S.W. SALES, INC. TEL: (505) 899-9005 7137 Settlement Way, N.W. FAX: (505) 899-8903 Albuquerque, NM 87120

NEW YORK

NEPTUNE ELEC. 255 Executive Dr. Plainview, NY 11803

T-SQUARED 6443 Ridings Road Syracuse, NY 13206

T-SQUARED 7353 Victor-Pittsford Road Victor, NY 14564

оню

BAILEY, J.N. & ASSOC. 129 W. Main Street New Lebanon, OH 45345

BAILEY, J.N. & ASSOC. 2978 Findley Avenue Columbus, OH 43202

TEL: (516) 349-160 FAX: (516) 349-1343

TEL: (201) 461-2789 FAX: (201) 461-3857

TEL: (315) 463-8592 FAX: (315) 463-0355

TEL: (716) 924-9101 FAX: (716) 924-4946

TEL: (513) 687-1325 FAX: (513) 687-2930

TEL: (614) 262-7274 FAX: (614) 262-0384

BAILEY, J.N. & ASSOC. 1667 Devonshire Drive Brunswick, ÖH 44212	TEL: (216) 273-3798 FAX: (216) 225-1461
OREGON	
ATMI 6700 S.W. 105th Street Suite 303 Beaverton, OR 97005	TEL: (503) 643-8307 FAX: (503) 646-9536
PENNSYLVANIA	
BAILEY, J.N. & ASSOC. 1660 Hancock Avenue Apollo, PA 15613	TEL: (412) 568-1392 FAX: (412) 568-1479
RIVCO JANUARY INC. RJI Building 78 South Trooper Road Norristown, PA 19403	TEL: (215) 631-1414 FAX: (215) 631-1640
PUERTO RICO	
DIGIT-TECH P.O. Box 1945 Calle Cruz #2 Bajos, San German 00753	TEL: (809) 892-4260 FAX: (809) 892-3366
TEXAS	
S.W. SALES INC. 2267 Trawood, Bidg. E3 El Paso, TX 79935	TEL: (915) 594-8259 FAX: (915) 592-0288
VIELOCK ASSOC. 555 Republic Drive Suite 105 Plano, TX 75074	TEL: (214) 881-1940 FAX: (214) 423-8556
VIELOCK ASSOC. 9430 Research Blvd. Echelon Bldg. 2, Suite 330 Austin, TX 78759	TEL: (512) 345-8498 FAX: (512) 346-4037
UTAH	
ANDERSON & ASSOC. 270 South Main, #108 Bountiful, UT 84010	TEL: (801) 292-8991 FAX: (801) 298-1503
VIRGINIA	
ADVANCED TECHNOLOGY SALES, INC. 406 Grinell Drive Richmond, VA 23236	TEL: (804) 320-8756 FAX: (804) 320-8761
WASHINGTON	818 - 281 128 - 281 128 - 291 128 - 291
	1 A 4 2
ATMI 16150 NE 85TH St. Suite 217T Redmond, WA 98052	TEL: (206) 882-4665 FAX: (206) 882-7517
WISCONSIN	
IRI	TEL: (414) 789-9393
16745 W. Bluemound Rd. Suite 340 Brookfield, WI 53005	FAX: (414) 789-9272

Brookfield, WI 53005



SAMSUNG SEMICONDUCTOR SALES OFFICES-EUROPE

SAMSUNG
SEMICONDUCTOR
EUROPE GmbH
Mergenthaler Allee 38-40
D6236 Eschborn
(West Germany)
Tel: 06196/9009-0
Fax: 0196/9009-89

PARIS Centre d'Affaires La Boursidiere RN 186, Bat. Bourgogne, BP 202 F-92357 Le Plessis-Robinson (France) Tel: 0033-1-40 94 07 00 Fax: 0033-1-40 94 02 16

MILANO Viale G. Matteotti, 26

I-20095 Cusano Milanino (italy) Tel: 0039-2-6 13 28 88 Fax: 0039-2-6192279

MÜNCHEN Carl-Zeiss-Ring 9 D-8045 Ismaning (West Germany) Tel: (49) 0-89 96 48 38 Fax: (49) 0-89 96 48 73

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

EUROPE

AUSTRIA

SATRON HANDELSGES. MBH		
Hoffmeistergasse 8-10/1/5	TEL: 0043-222-87 30 20	
A-1120 Wien	FAX: 0043-222-85 95 93	
	TLX: 047-753 11 85 1	

BELGIUM

(ŧ

C&S ELECTRONICS NV	
Heembeekstraat 111	TEL: 0032-2-2 44 29 74
B-1120 Brussels	FAX: 0032-2-2 42 89 30
	TLX: 046-2 58 20

.

DENMARK

EXATEC ALS Dortheavj 1-3 TEL: 00453-1-19 10 22 FAX: 00453-1 19 31 20 DK-2400 Kopenhagen TLX: 27253

FINLAND

INSTRU COMPONENTS P.O. Box 64, Vitikka 1 SF-02631-ESPOO	TEL: 00358-0-5 28 43 25 FAX: 00358-0-5 28 43 33
Helsinki	TLX: 057-12 44 26

FRANCE

ASIA MOS (OMNITECH ELCCTRONIQUE) Bâtiment Evolic 1 165, TEL: 0033-1-47

TEL: 0033-1-47 60 12 47 FAX: 0033-1-47 60 15 82 Boulevard De Valmy F-92705 Colombes TLX: 042-61 38 90

SONEL-ROHE (SCAIB) 6, Rue Le Corbusier Silic 424 F-94583 Rungis, Cedex

TEL: 0033-1-46 86 81 70 FAX: 0033-1-45 60 55 49 TLX: 042-20 69 52

GERMANY (WEST)

SILCOM ELECTRONICS VI Neusser Str. 336-338 D-4050 Mönchengladbach	TEL: (49)-0-2161-6 07 52
TERMOTROL GmbH Pilotystr 4 D-8000 München 22	TEL: (49)-0-89-2303 52 52 FAX: (49)-0-89-2303 52 80 TLX: 17 89 84 53
ING. THEO HENSKES Gm	ьн
Laatzener Str. 19 Postfach 72 12 26	TEL: (49)-0-511-86 50 75 FAX: (49)-0-7249 79 93 TLX: 92 35 09
ASTRONIC GmbH Grünwalder Weg 30 D-8024 Deisenhofen	TEL: (49)-0-89-61 30 303 FAX: (49)-0-89-61 31 668 TLX: 5 21 61 87
MSC VERKAUFSBÜRO MI	TTE
	TEL: (49)-0-62-332 66 43 FAX: (49)-0-332 02 98 TLX: 46 52 30
MICRONETICS GmbH Wail Dur Städter Str. 45 D-7253 Renningen	TEL: (49)-0-7159-60 19 FAX: (49)-0-715 951 19 TLX: 72 47 08
ITALY	
DIS. EL. SPA Via Orbetello 98 I-10148 Torino	TEL: 0039-1-12 20 15 22 FAX: 0039-1-12 16 59 15 TLX: 043-21 51 18
MOXEL S.R.L.	

MOXEL S.R.L.	
Via C. Frova, 34	TEL: 0039-2-61 29 05 21
I-20092 Cinisello Balsamo	FAX: 0039-2-6 17 25 82
	TLX: 043-35 20 45



THE NETHERLANDS

MALCHUS BV HANDEIMIJ.

Fokkerstraat 511-513	TEL: 0031-10-4 27 77 77
Postbus 48	FAX: 0031-10-4 15 48 67
NL-3125 BD Schiedam	TLX: 044-2 15 98

NORWAY

EXATEC ALS Solheimveien 50 TEL: 0047-2-97 29 50 FAX: 0047-2-97 29 53 Postbox 314 N-1473 Skarer

SPAIN

SPAIN			
SEMICONDUCTORES S.A. Ronda General Mitre 240 Bjs E-08006 Barcelona	TEL: 0034-3-2 17 23 40 FAX: 0034-3-2 17 65 98 TLX: 052-9 77 87	ITT MULTI COMPONENTS 346 Edinburgh Avenue Slough SL1 4TU	5 TEL: 0753 824212 FAX: 0753 824160 TLX: 849804
SWEDEN		NELTRONIC LIMITED John F. Kennedy Road,	TEL: (01) 503560 FAX: (01) 552789
MIKO KOMPONENT AB	TEL: 0046 750 80 08 0	Naas Road, Qublin 12, Ireland	TLX: 93556 NELT E
Segers by Vägen 3	TEL: 0046-753-89 08 0	Telana	
P.O. Box 2001	FAX: 0046-753-75 34 0		
S-14502 Norsborg	TLX: 052-9 77 87		
SWITZERI AND			

SWITZERLAND

PANATEL AG
Grundstr. 20
CH-6343 Rotkreuz

TEL: 0041-42 64 30 30 FAX: 0041-42 64 30 35 TLX: 045-86 87 63

UNITED KINGDOM

KORD DISTRIBUTION LTD	
P.O. Box 294, Camberley,	TEL: 0276 685741
Surry GU 153JJ	FAX: 0276 691334
•	TLX: 859919 KORDIS G

BYTECH LTD. 3 The Western Centre, Western Road, Bracknell Berkshire RG121RW

TEL: Sales 0344 482211 Account/Admin 0344 424222 FAX: 0344 420400 TLX: 848215

60 39 LT EI



. 3.3.7

ASIA

HONG KONG

AV, CONCEPT LTD. ROOM 804, Tower A, 8/Fl., Hunghom Commercial Centre, FAX: 7643108 37-39 MA Tau Wai Road, Hunghom, Kowloon, Hong Kong

TEL: 3629325 TLX: 52362 ADVCC HX

PROTECH COMPONENTS LTD. Unit 2, 3/F, Wah Shing Centre, TEL: 7930882 11 Shing Yip Street, Kowloon, FAX: 7930811 Kwun Tong, Hong Kong

WISEWORLD TECHNOLOGY CO.

Room 708, Tower A, 7/Fl., TEL: 7658923 Hunghom Commercial Centre, FAX: 3636203 37-39 MA Tau Wai Road, Kowloon, Hong Kong

RIGHT SYSTEM CO., LTD. Room A19, 6/FI., TEL: 7566331 FAX: 7998985 Proficient Ind. Centre. Block A, 6 Wang Kwun Road, TLX: 52896 OSPCL HX Kowloon Bay, Kowloon, Hong Kong

SOLARBRITE ENTERPRISE CO. (CALCULATOR & WATCH) Room 903, The Kwangtung

Provincial Bank Bldg., 589-591 Nathan Road. Kowloon, Hong Kong

TEL: 7701010 FAX: 7700559 TLX: 52543 SECL HX

SOLARI COMPUTER ENGINEERING LTD.

(4 BIT/8 BIT ONE CHIP SOFTWARE HOUSE) Unit 703-4, 7/FI., Jordan House, TEL: 7213318 6-8 Jordan Road, Kowloon, FAX: 7235288-Hong Kong

CENTRAL SYSTEMS DESIGN LTD. (ASIC DESIGN HOUSE) Room 1704, Westlands Centre, TEL: 5620248 FAX: 5658046 20 Westlands Road. TLX: 73990 CSD HX Quarry Bay, Hong Kong

DATAWORLD INTERNATIONAL LTD. (MIYUKI ELECTRONICS (HK) LTD.)

(ASIC DESIGN HOUSE) Flat No. 3-4. 5/Fl., Yuen Shing Ind. Bldg., 1033, Yee Kuk Street, West, Kowloon, Hong Kong

TEL: 7862611 FAX: 7856213 TLX: 45876 MYK HX

TAIWAN

YOSUN INDUSTRIAL CORP.

7F, No. 76, Chern Kong Rd., Sec. 1, Nan Kang, Taipei, Taiwan R.O.C.

TEL: (02) 788-1991 (Rep.) FAX: (02) 788-1996

KINREX CORP.

2nd. Fl., 514-3, Tun Hwa S. Rd., Taipei, Taiwan, R.O.C.

TEL: 02-700-4686---9 FAX: 02-704-2482 TLX: 20402 KINREX



SANT SONG CORP.

Room A, 8F No. 180, Sec-4, TEL: (02) 775-2506 Chung Hsiao E. Rd., Taipei, FAX: (02) 771-8413 Taiwan, R.O.C.

JAPAN

ADO ELECTRONIC INDUSTRIAL CO., LTD. 7th Fl., Sasage Bldg., 4-6 TEL: 03-257-1618 Sotokanda 2-Chome Chivoda-FAX: 03-257-1579 ku, Tokyo 101, Japan

INTERCOMPO INC.

TEL: 03-406-5612 Ihi Bldg., 1-6-7, Shibuya, Shibuya-ku, Tokyo 150 Japan FAX: 04-409-4834

CHEMI-CON INTERNATIONAL CORP.

Mitauya Toranomon Bldg., 22-14, Toranomon 1-Chome, Minato-ku, Tokyo 105, Japan

TOMEN ELECTRONICS CORP. TEL: 0425-22-6145 1-5, Takamatsu-Cho 3 Chome

Tachikawa, Tokyo 190 FAX: 0425-22-6159

TEL: 03-508-2841

FAX: 03-504-0566

DIA SEMICON SYSTEMS INC.

Wacore 64 1-37-8, Sangenjaya, TEL: 03-487-0386 Setagaya-ku, Tokyo 154 Japan FAX: 03-487-8088

RIKEI CORP.

Nichimen Bldg., 2-2-2, TEL: 06-201-2081 Nakanoshima, Kita-ku, FAX: 06-222-1185 Osaka 530 Japan

SINGAPORE

GEMINI ELECTRONICS PTE LTD.

TEL: 65-5351777 100, Upper Cross Street #09-08 OG Bldg. FAX: 65-5350348 Singapore 0105 TLX: RS-42819

BOSTEX ELECTRONICS PTE LTD.

#05-14 Bylands Bldg. TEL: 65-3395713 135 Middle Road FAX: 65-3389538 Singapore 0718

ASTINA ELECTRONICS (M) SDN BHD

23, Jalan Pantai Jerjak Satu TEL: 04-876697 11900 Bayan Lepas Penang, FAX: 04-876780 West Malaysia

ASTINA ELECTRONICS (S) PTE LTD.

315, Outram Road, TEL: 65-2232221 #11-02 Tan Boon Liat Bldg., FAX: 65-2213776 Singapore 0315

INDIA

COMPONENTS AND SYSTEMS MARKETING ASSOCIATES (INDIA) PVT. LTD. 100, Dadasaheb Phalke Road, Dadar, Bombay 400 TEL: 4114585 014

FAX: 4112546 TLX: 001-4605 PDT IN

TURKEY

ELEKTRO SAN. VE TIC. KOLL. STI. Hasanpasa, Ahmet Rasim Sok TEL: 337-2245 No. 16 Kadiköy Istanbul, FAX: 336-8814 Turkey TLX: 29569 elts tr

THAILAND

VUTIPONG TRADING LTD., PART. 51-53 Pahurat Rd. (Banmoh) TEL: 221-9699-3641 Bangkok 10200 THAILAND 223-4608 FAX: 224-0861 TLX: 87470 Vutipong TH

KOREA

NAEWAE SEMICONDUCTOR CO., LTD.

Room 503, 22-dong, Sunin Bldg., 16-1, Hankangro-2ka, Yongsan-ku, Seoul, Korea Cable: ELECONAEWAE SEOUL C.P.O. BOX 1409

TEL: 717-4065-7 702-4407-9 FAX: 702-3924 TLX: NELCO K27419

SAMSUNG LIGHT-ELECTRONICS CO., LTD.

4th Fl. Room 2-3, Electronics Main Bidg., 16-9, Hankangro-3ka, Yongsan-ku, FAX: 718-9536 Seoul, Korea

TEL: 718-0045, 718-9531-5

NEW CASTLE SEMICONDUCTOR CO., LTD. 4th Fl. Room 10-11, TEL: 718-8531-4 Electronics Main Bldg., 16-9, FAX: 718-8535 Hankangro-3ka, Yongsan-ku, Seoul, Korea

HANKOOK SEMICONDUCTOR &

TELECOMMUNICATIONS CO., LTD. 402 Suite, Sowon Bldg., TEL: 338-2015-8 FAX: 338-2983 354-22, Seokyo-dong, Mapo-ku, Seoul, Korea

SEG YUNG INTERISE CORP.

21-301, Sunin Bidg., 16-1, Hankangro-2ka, Yongsan-ku, Seoul, Korea

TEL: 701-6811-6, 701-6781-4 FAX: 701-6785

SEGYUNG ELECTRONICS

182-2, Jangsa-dong, Jongro-ku, Seoul, Korea TEL: 273-6781-3 FAX: (02) 273-6597 TLX: K24950 SUKSEMT

SAMTEK

Room 704, Euylim Bldg., 16-96, Hankangro-3ka, Yongsan-ku, Seoul, Korea TEL: 703-9656---8 FAX: 703-9659

SUNIN INDUSTRIES CO., LTD.

Sunin Bldg., 7FI., 16-1, Hankangro-2ka, Yongsan-ku, Seoul, Korea

TEL: 718-7113-6 702-1257-9 FAX: 715-1031

SUNG Electronics

១៩១ 1 1 647 334.643 ノごれて εċ

1

JACO

ALABAMA

		2260 Townsgate Road
HAMMOND	(205) 830-4764	Westlake Village, CA 91361
4411-B Evangel Circle, N.W. Huntsville, AL 35816	1. A.	JACO
Humanie, AL 00010		2880 Zanker Road
ARIZONA		Suite 202
		San Jose, CA 95134
ADDED VALUE	(602) 951-9788	
7741 East Gray Road		JACO
Suite #9		23-441 South Pointe Drive Laguna Hills, CA 92653
Scottsdale, AZ 85260		Laguna Hins, CA 92000
CYPRESS/RPS	(602) 966-2256	MICRO GENESIS
2164 E. Broadway Road #310-8	(802) 900-2230	2880 Lakeside Drive
Tempe, AZ 85282		Santa Clara, CA 95054
·		CANADA
CALIFORNIA		CANADA
		ELECTRONIC WHOLESALERS
ADDED VALUE	(209) 734-8861	1935 Avenue De L'Eglise
3320 East Mineral King		Montreal, Quebec, Canada
Unit D		H4E 1H2
Visalia, CA 93291		PETERSON, C.M.
ADDED VALUE	(714) 259-8258	220 Adelaide Street North
1582 Parkway Loop		London, Ontario, Canada
Unit G		N6B 3H4
Tustin, CA 92680		
	(010) 550 0000	SAYNOR VARAH
ADDED VALUE 6397 Nancy Ridge Road	(619) 558-8890	99 Scarsdale Road Don Mills, Ontario, Canada
San Diego, CA 92121		M3B 2R4
San Diego, CA SEIZI		
ADDED VALUE	(818) 889-2861	SAYNOR VARAH
31194 La Baya Drive, #100		1-13511 Crestwood Place
Westlake Village, CA 91362		Richmond, B.C., Canada
ALL AMERICAN	(800) 669-8300	V6V 2G5
369 Van Ness Way #701	(800) 809-8500	WESTBURNE IND. ENT., LTD.
Torrance, CA 90501		300 Steeprock Drive
		Downsview, Ontario, Canada
BELL MICRO PRODUCTS	(714) 963-0667	M3J 2W9
18350 Mt. Langley		COLOBADO
Fountain Valley, CA 92708		COLORADO
BELL MICRO PRODUCTS	(408) 434-1150	ADDED VALUE
550 Sycamore Drive	(400) 404 1100	4090 Youngfield
Milpitas, CA 95035		Wheat Ridge, CO 80033
		CYPRESS/RPS
CYPRESS/RPS	(714) 521-5230	12503 E. Euclid Drive
6230 Descanso Avenue		Englewood, CO 80111
Buena Park, CA 90620		
CYPRESS/RPS	(619) 535-0011	CONNECTICUT
10054 Mesa Ridge Ct		ALMO ELECTRONICS
Suite 118		31 Village Lane
San Diego, CA 92121		Wallingford, CT 06492
CYPRESS/RPS	(408) 980-8400	1400
2175 Martin Avenue	(400) 300-0400	JACO 384 Pratt Street
Santa Clara, CA 95050		Meriden, CT 06450
CYPRESS/RPS	(818) 710-7780	JV
21550 Oxnard, #420		690 Main Street
Woodland Hills, CA 91367		East Haven, CT 06512



393

(805) 495-9998

(408) 432-9290

(714) 837-8966

(408) 727-5050

(514) 769-8861

(519) 434-3204

(416) 445-2340

(604) 273-2911

(416) 635-2950

(303) 422-1701

(303) 792-5829

(203) 288-6556

(203) 235-1422

(203) 469-2321

FLORIDA

FLORIDA		JACO	(301) 995-6620
ALL AMERICAN 16251 N.W. 54th. Avenue Miami, FL 33014	(305) 621-8282	Rivers Center 10270 Old Columbia Road Columbia, MD 21046	
HAMMOND 6600 N.W. 21st. Avenue Fort Lauderdale, FL 33309	(407) 973-7103	MASSACHUSETS ALMO ELECTRONICS 60 Shawmut Avenue	(617) 821-1450
HAMMOND 1230 W. Central Blvd Orlando, FL 32802 MICRO GENESIS	(407) 849-6060 (407) 869-9989	Canton, MA 02021 GERBER 128 Carnegie Row Norwood, MA 02062	(617) 329-2400
2170 W. State Road 434 #324 Longwood, FL 32779 GEORGIA		JACO 222 Andover Street Wilmington, MA 01887	(617) 273-1860
	(10.1) (10.1000	MICHIGAN	
HAMMOND 5680 Oakbrook Parkway #160 Norcross, GA 30093	(404) 449-1996	CALDER 4245 Brockton Drive Grand Rapids, MI 49508	(616) 698-7400
QUALITY COMPONENTS 6145 Northbelt Parkway Suite B Norcross, GA 30071	(404) 449- 95 08	CHELSEA INDUSTRIES 34443 Schoolcraft Livonia, MI 48150	(313) 525-1155
ILLINOIS		MINNESOTA	
GOOLD 101 Leland Court Bensenville, IL 60106	(312) 860-7171	ALL AMERICAN 11409 Valley View Road Eden Prairie, MN 55344	(612) 944-2151
QPS 101 Commerce Dr. #A Schaumburg, IL 60173	(312) 884-6620	CYPRESS/RPS 7650 Executive Drive Eden Prairie, MN 55344	(612) 934-2104
INDIANA		VOYAGER 5201 East River Road Fridley, MN 55421	(612) 571-7766
ALTEX 12744 N. Meridian Carmel, IN 46032	(317) 848-1323	MISSOURI	
CHELSEA INDUSTRIES 8465 Keystone Crossing, #115 Indianapolis, IN 46240	(317) 253-9065	CHELSEA INDUSTRIES 2555 Metro Blvd. Maryland Heights, MO 63043	(314) 997-7709
		NEW JERSEY	5 4 Q 2 4 Q
MARYLAND		ALMO ELECTRONICS	(201) 613-0200
ALL AMERICAN 1136 Taft Street Rockville, MD 20853	(301) 251-1205	12 Connerty Court East Brunswick, NJ 08816	
ALMO ELECTRONICS 8309B Sherwick Court Jessup, MD 20794	(301) 953-2566	GENERAL RADIO SUPPLY 600 Penn St. @ Bridge Plaza Camden, NJ 08102	(609) 964-8560
GENERAL RADIO SUPPLY 6935L Oakland Mills Road Columbia, MD 21045	(301) 995-6744	JACO Ottilio Office Complex 555 Preakness Avenue Totowa, NJ 07512	(201) 942-4000



OKLAHOMA

NEW YORK

ALL AMERICAN 33 Commack Loop Ronkonkoma, NY 11779	(516) 981-3935	QUALITY COMPONENTS 3158 S. 108th East Avenue Suite 274 Tulsa, OK 74146
CAM/RPC 2975 Brighton Henrietta TL Road Rochester, NY 14623	(716) 427-9999	OREGON
JACO 145 Oser Avenue Hauppauge, NY 11788	(516) 273-5500	CYPRESS/RPS 15075 S. Koll Parkway Suite D Beaverton, OR 97006
MICRO GENESIS 90-10 Colin Drive Holbook, NY 11741	(516) 472-6000	PENNSYLVANIA
NORTH CAROLINA		ALMO ELECTRONICS 9815 Roosevelt Blvd. Philadelphia, PA 19114
QUALITY COMPONENTS 3029-105 Stonybrook Drive Raleigh, NC 27604	(919) 467-4897	CAM/RPC 620 Alpha Drive Pittsburgh, PA 15238
DIXIE 2220 South Tryon Street Charlotte, NC 28234	(704) 377-5413	ALMO ELECTRONICS 220 Executive Drive Mars, PA 18046
HAMMOND 2923 Pacific Avenue Greensboro, NC 27420	(919) 275-6391	SOUTH CAROLINA
RESCO/RALEIGH Hwy. 70 West & Resco Court Raleigh, NC 27612	(919) 781-5700	DIXIE 4909 Pelham Road Greenville, SC 29606
оню		DIXIE 1900 Barnwell Street
CAM/RPC 749 Miner Road Cleveland, OH 44143	(216) 461-4700	Columbia, SC 29201 HAMMOND 1035 Lowndes Hill Rd. Greenville, SC 29607
CAM/RPC 15 Bishop Drive #104 Westerville, OH 43081	(614) 888-7777	TEXAS
CAM/RPC 7973-B Washington Woods Drive Centerville, OH 45459	(513) 433-5551	ADDED VALUE 4470 Spring Valley Road Dallas, TX 75244
CHELSEA INDUSTRIES 10979 Reed Hartman, Highway #133	(513) 891-3905	ADDED VALUE 6448 Highway 290 East #A103
Cincinnati, OH 45242		Austin, TX 78723
CHELSEA INDUSTRIES 1360 Tomahawk Maumee, OH 43537	(216) 893-0721	ALL AMERICAN 1819 Firman Drive, #127 Richardson, TX 75081
SCHUSTER 11320 Grooms Road Cincinnati, OH 45242	(513) 489-1400	CYPRESS/RPS 2156 W. Northwest Highwa Dallas, TX 75220
SCHUSTER 20570 East Aurora Road Twinsburg, OH 44087	(216) 425-8134	JACO 1209 Glenville Drive Richardson, TX 75080




CYPRESS/RPS 15075 S. Koll Parkway Suite D Beaverton, OR 97006	(503) 641-2233
PENNSYLVANIA	
ALMO ELECTRONICS 9815 Roosevelt Blvd. Philadelphia, PA 19114	(215) 698-4003
CAM/RPC 620 Alpha Drive Pittsburgh, PA 15238	(412) 782-3770
ALMO ELECTRONICS 220 Executive Drive Mars, PA 16046	(412) 776-9090
SOUTH CAROLINA	
DIXIE 4909 Pelham Road Greenville, SC 29606	(803) 297-1435
DIXIE 1900 Barnwell Street Columbia, SC 29201	(803) 779-5332
HAMMOND 1035 Lowndes Hill Rd. Greenville, SC 29607	(803) 233-4121
TEXAS	
ADDED VALUE 4470 Spring Valley Road Dallas, TX 75244	(214) 404-1144
ADDED VALUE 6448 Highway 290 East #A103 Austin, TX 78723	(512) 454-8845
ALL AMERICAN 1819 Firman Drive, #127 Richardson, TX 75081	(214) 231-5300
CYPRESS/RPS 2156 W. Northwest Highway Dallas, TX 75220	(214) 869-1435
JACO	(214) 235-9575

(918) 664-8812


MICRO GENESIS 9221 LBJ Freeway, #220	(214) 644-5055	VIRGINIA	
Dallas, TX 75243		VIRGINIA ELEC.	(804) 296-4184
OMNIPRO	(04.4) 000 0500	715 Henry Avenue	
4141 Billy Mitchell	(214) 233-0500	Charlottesville, VA 22901	
Dallas, TX 75244		WASHINGTON	
QUALITY COMPONENTS	(214) 733-4300	CYPRESS/RPS	(206) 483-1144
4257 Kellway Circle		22125 17th Avenue	
Addison, TX 75244		Suite 114	
		Bothell, WA 98021	
QUALITY COMPONENTS	(713) 240-2255		
1005 Industrial Blvd.		JACO	(206) 881-9700
Sugar Land, TX 77478		15014 N.E. 40th Street	
QUALITY COMPONENTS	(512) 835-0220	Bldg. "O", Unit 202 Redmond, WA 98052	
2120-M Braker Lane	(512) 055-0220	Reditiona, WA 98052	
Austin, TX 78758		PRIEBE	(206) 881-2363
·····,		14807 N.E. 40th	(
		Redmond, WA 98052	
UTAH		WISCONSIN	
ADDED VALUE	(801) 975-9500	MARSH	(414) 475-6000
1836 Parkway Blvd.	(,)	1563 S. 101st. Street	(+1+) 475-0000
West Valley City, UT 84119		Milwaukee, WI 53214	



NOTES



NOTES



x



Semiconductor Business

HEAD OFFICE:

8/10FL. SAMSUNG MAIN BLDG. 250, 2-KA, TAEPYUNG-RO, CHUNG-KU, SEOUL, KOREA C.P.O. BOX 8233

BUCHEON PLANT:

82-3, DODANG-DONG, BUCHEON, KYUNGKI-DO, KOREA C.P.O. BOX 5779 SEOUL 100

KIHEUNG PLANT: SAN #24 NONGSUH-RI, KIHEUNG-MYUN YONGIN-GUN, KYUNGKI-DO, KOREA C.P.O. BOX 37 SUWON

GUMI BRANCH: 259, GONDAN-DONG, GUMI, KYUNGSANGBUK-DO, KOREA

SAMSUNG SEMICONDUCTOR INC.: 3725 NORTH FIRST STREET SANJOSE, CA 95134-1708, USA

HONG KONG BRANCH:

24FL. TOWER 1 ADMIRALTY CENTER 18 HARCOURT ROAD HONG KONG

TAIWAN OFFICE: RM B. 4FL. NO 581 TUN-HWA S, RD, TAIPEI, TAIWAN

SAMSUNG ELECTRONICS JAPAN CO., LTD. 6F. SUDAMACHI BERDE BLDG. TELE 2-3, KANDA-SUDAMACHI TEL: CHIYODA-KU, TOKYO 101, JAPAN FAX:

SAMSUNG SEMICONDUCTOR EUROPE GMBH: MERGENTHALER ALLEE 38-40 TEL: 0-61 D-6236 ESCHBORN, W/G FAX: 0-6

TEL: 0-6196-90090 FAX: 0-6196-900989 TELEX: 4072678 SSED

SAMSUNG (U.K.) LTD.: SAMSUNG HOUSE 3 RIVERBANK WAY GREAT WEST ROAD BRENTFORD MIDDLESEX TW8 9RE

SINGAPORE OFFICE:

10 COLLYER QUAY #14-07 OCEAN BUILDING S'PORE 0104 TEL: 862-9312 (EXT) 304 862-9323 (EXT) 292 FAX: 862-0096, 862-0097 TELEX: 25823

TEL: 535-2808 FAX: 532-6452

TELEX: KORSST K27970 TEL: (SEOUL) 751-2114 FAX: 753-0967

TELEX: KORSEM K28390 TEL: (SEOUL) 741-0066, 664-0066 FAX: 741-4273

TELEX: KORSST K23813 TEL: (SEOUL) 741-0620/7 FAX: 741-0628

TELEX: SSTGUMI K54371 TEL: (GUMI) 2-2570 FAX: (GUMI) 52-7942

TEL: (408) 434-5400 TELEX: 339544 FAX: (408) 434-5650

TEL: 8626900 TELEX: 80303 SSTC HX FAX: 8661343

TELEX: 2225206 SECJPN J

TEL: (2) 706-6025/7 FAX: (2) 784-0847

TEL: (03) 258-9506

FAX: (03) 258-9695

PRINTED IN KOREA JULY, 1990