

Microprocessor Peripheral Data Book



COPYRIGHT 1988 BY SAMSUNG SEMICONDUCTOR

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electronic, mechanical, photo copying, recording, or otherwise, without the prior written permission of Samsung Semiconductor, Inc.

All information in these specifications is subject to change without notice, for product improvement. The information, circuits, and all other data included herein are believed to be accurate and reliable. However, no responsibility is assumed by Samsung Semiconductor for their use, nor for any infringements of patents or other rights belonging to third parties which may result from their use.

FIRST EDITION

1988 SAMSUNG SEMICONDUCTOR INC.

SAMSUNG SEMICONDUCTOR DATA BOOK LIST

- I. Semiconductor Product Guide
- II. Transistor Data Book
 - Vol. 1: Small Signal TR
 - Vol. 2: Bipolar Power TR

Vol. 3: TR Pellet

III. Linear IC Data Book

Vol. 1: Audio/Video

Vol. 2: Telecom/Industrial/Data Converter IC

- IV. MOS Product Data Book
- V. High Performance CMOS Logic Data Book
- VI. MOS Memory Data Book
- VII. SFET Data Book
- VIII. MPR Data Book
 - IX. CPL Data Book
 - X. Dot Matrix Data Book

MICROPROCESSOR PERIPHERAL

Data Book

CONTENTS

Chapter 1: Product Guide

| Overview | . 13 |
|---------------------------------|------|
| Samsung's Total System Solution | . 14 |
| Alpha Numeric Index | . 15 |
| Cross Reference Guide | 16 |
| | |

Chapter 2: Quality/Reliability 17

Chapter 3: Data Sheets

| KS53C80 | . 41 |
|--------------------------|-------------|
| KS68C45S | 68 |
| KS82C37A | . 72 |
| KS82C50A | 94 |
| KS82C52 | . 117 |
| KS82C54 | 133 |
| KS82C55A | 148 |
| KS82C59A | 166 |
| KS82C84A | 192 |
| KS82C88 | <u>`201</u> |
| KS82C284 | 210 |
| KS82C288 | 212 |
| KS82C289 | 215 |
| KS84C21/C22 | 219 |
| KS85C30 | 248 |
| Chapter 4: Sales Offices | 251 |

• .

| Product Guide | 1 |
|---------------------|---|
| Quality/Reliability | 2 |
| Data Sheets | 3 |
| Sales Offices | 4 |
| | |

--



PRODUCT GUIDE 1

Overview Alpha Numeric Index Selection Guide Cross Reference

• ана стана стан Пода **н**а стана с Пода стана стан

OVERVIEW

Samsung microprocessor peripherals provide a complete solution to increasing complex and performance-oriented applications environment. Standard functions in high performance CMOS technology reduce designers time-to-market by shortening design, testing and debug activities.

At Samsungs world class manufacturing facilities in Korea and San Jose, product reliability and failure rates are carefully monitored. This emphasis on manufacturing products of the highest quality and reliability translates into higher system reliability, reduced down time and reduced repair costs.

Our advanced CMOS technology, CSP II, provides performance levels to match today's high speed microprocessors. CSP II features dual-layer metal, singler-layer poly, and features sizes down to 2µ drawn. This 13 mask process results in cost-effective manufacturing to produce high performance CMOS building blocks at competitive prices. Figure 1 summarizes microprocessor support from Samsung peripheral products.



SAMSUNG'S TOTAL SYSTEM SOLUTION



. . .



PRODUCT GUIDE

ALPHA NUMERIC INDEX

| DEVICE | FUNCTION | PAGE | |
|------------|---|------|--|
| KS82C37A | DMA Controller | 72 | |
| KS82C52 | Serial Controller Interface | 117 | |
| KS82C50A | Asynchronous Communications Controller | 94 | |
| KS82C54A | Interval Timer | 133 | |
| KS82C55A | Programmable Peripheral Interface | 148 | |
| KS82C59A | Interrupt Controller | 166 | |
| KS82C84A | Clock Generator | 192 | |
| KS82C88 | Bus Controller | 201 | |
| KS53C80 | SCSI Bus Controller | 41 | |
| KS84C21/22 | 1M/4M DRAM Controller (Mask Programmable) | 218 | |
| KS85C30 | Serial Communication Controller | 248 | |
| KS82C284 | 80286 Clock Generator | 210 | |
| KS82C288 | 80286 Bus Controller | 212 | |
| KS82C289 | 80286 Bus Arbiter | 215 | |
| KS68C45S | CRT Controller | 68 | |
| | | | |



15

CROSS REFERENCE GUIDE

| AMD | SAMSUNG |
|-----------|-------------|
| AM5380 | KS53C80 |
| D8237A | KS82C37A-5 |
| D8237A-4 | KS82C37A-5 |
| D8237A-5 | KS82C37A-5 |
| D82C54-8 | KS82C54A-8 |
| D82C54-10 | KS82C54A-10 |
| D8255A-2 | KS82C55A-5 |
| D8255A-3 | KS82C55A-5 |
| D8259A-5 | KS82C59A-8 |
| D8259A-8 | KS82C59A-8 |
| D8284A-8 | KS82C84A-8 |
| D8284A-10 | KS82C84A-10 |
| KS82C88-5 | D8288-5 |

| HARRIS | SAMSUNG |
|----------|------------|
| 82C37A-5 | KS82C37A-5 |
| 82C37A-8 | KS82C37A-8 |
| 82C52 | KS82C52 |
| 82C54-8 | KS82C54-8 |
| 82C55A-5 | KS82C55A-5 |
| 82C55A-8 | KS82C55A-8 |
| 82C59A-5 | KS82C55A-8 |
| 82C59A-8 | KS82C55A-8 |
| 82C84A-8 | KS82C54A-8 |
| 82C88-5 | KS82C54A-5 |
| 82C88-8 | KS82C54A-8 |

| INTEL | SAMSUNG |
|------------------|--|
| 82C37A | KS82C37A-5 |
| 82C37A-4 | KS82C37A-5 |
| 8255A 8255A-5 | KS82C55A-5 KS82C55A-5 KS82C55A-5 |
| 82C54A | KS82C54-8 |
| 82C55A-8 | KS82C55A-8 |
| 82C55A-8 | KS82C55A-8 |
| 82C59A | KS82C59A-8 |
| 82C59A-2 | KS82C59A-8 |
| 82C59A-8 | KS82C59A-8 |
| 82C84 | KS82C84A-5 |
| 82C84A | KS82C84A-8 |
| 82C84A-1 | KS82C84A-10 |
| 82C88 | KS82C88-8 |
| 8288 | KS82C88-8 |

| LOGIC DEVICES | SAMSUNG |
|------------------|---------|
| L5380 | KS53C80 |
| L53C80 | KS53C80 |

| MITSUBISHI | SAMSUNG |
|------------|------------|
| 82C37A-4 | KS82C37A-5 |
| 82C37A-5 | KS82C37A-5 |
| 82C54-6 | KS82C54-8 |
| 82C54-8 | KS82C54-8 |
| 82C55A-5 | KS82C55A-5 |
| 82C55A-8 | KS82C55A-8 |
| 82C59A-5 | KS82C59A-8 |
| 82C59A-8 | KS82C59A-8 |

| NATIONAL | SAMSUNG |
|----------|---------|
| DP84C21 | KS84C21 |
| DP84C22 | KS84C22 |

| | NCR | SAMSUNG |
|---|------|---------|
| ļ | 5380 | KS53C80 |

| NEC | SAMSUNG |
|----------|------------|
| 82C37A-5 | KS82C37A-5 |
| 82C54-8 | KS82C54-8 |
| 82C55A-8 | KS82C55A-8 |
| 82C59A-8 | KS82C59A-8 |
| 82C84A-8 | KS82C84A-8 |
| 82C88-8 | KS82C88-8 |

| ОКІ | SAMSUNG |
|-----------|-------------|
| M82C37A-5 | KS82C37A-5 |
| M82C54-8 | KS82C54A-8 |
| M82C54-10 | KS82C54A-10 |
| M82C55A-8 | KS82C55A-8 |
| M82C59A-5 | KS82C59A-8 |
| M82C59A-8 | KS82C59A-8 |
| M82C84A-5 | KS82C84A-5 |
| M82C84A-8 | KS82C84A-8 |
| M82C88-5 | KS82C88-5 |
| M82C88-8 | KS82C88-8 |

| UMC | SAMSUNG |
|--------------|-------------|
| UM8237A-3 | KS8237A-5 |
| UM8237A-4 | KS82C37A-5 |
| UM8237A-5 | KS82C37A-5 |
| UM8250A | KS82C50 |
| UM8250B | KS82C50 |
| UM8254-2 | KS82C54A-8 |
| UM8255A | KS82C55A-5 |
| UM8259A-5 | KS82C59A-8 |
| UM82C84AE-8 | KS82C84A-8 |
| UM82C84AE-10 | KS82C84A-10 |
| UM82C88-5 | KS82C88-5 |





.

INTRODUCTION

Samsung's Microprocessor Peripheral products are among the most reliable in the industry. Extensive qualification, monitor, and outgoing product programs are used to scrutinize all areas of product quality and reliability. Additionally, stringent controls and subsequent supporting documentation are applied to every wafer fabrication and assembly lot.

RELIABILITY THEORY

This section is chiefly concerned with reliability. However, quality will be mentioned briefly, as reliability and quality are strongly interrelated.

The first concern of a customer is with the quality of incoming product. For this reason, Samsung utilizes tight outgoing quality procedures to assure all customers receive quality products. Details are outlined in another section. Additionally, lot-by-lot stressing, regular reliability monitors, exhaustive product qualification testing, and rigorous in-line process controls (details in another section) are all utilized to guarantee Samsung products are of the highest grade. Quality is Samsung's number one priority.

QUALITY AND RELIABILITY PROGRAM

Three topics of prime concern regarding Samsung's quality programs are detailed below:

- A. Qualification Program
- B. Monitor Program
- C. Outgoing Quality Program

Qualification Program

In order for the Microprocessor Peripheral family to be qualified for mass production purposes, extensive reliability information has been compiled. The purpose was to simulate all relevant user conditions, via accelerated and standard methods, prior to customer shipments. In this way, the processing and design of VLSI devices are "wrung-out", and reliability strongly established, to ensure all product is of the highest quality.

The stresses used for qualification are detailed in another section (Reliability Test Results). Very stringent LTPD levels were applied to the various tests to guarantee a product quality level in the upper tier of the Microprocessor Peripheral market.

Monitor Program

Frequently devices duplicate their qualification tests to give long-term reliability data on CSPII technology. In this way historical data is collected and analyzed over all part types and thus assures the customer of ongoing device quality. Not only is the product therefore verified at its initial stages, but trends are noted to track continual process stability. These results are summarized in reliability reports issued periodically by Samsung Semiconductor.

Outgoing Quality Program

All wafer lots are required to pass a "QC-Reliability-Gate" prior to product shipment. The purpose is to track "lot-by-lot" quality and reliability to catch any potential product anomally at the factory site.

The customer can then expect only quality material to be delivered from Samsung. Any lot that fails the procedure listed below is heavily scrutinized, to make sure that corrective action takes place immediately.

By paying such close attention to every lot, product costs are kept at a minimum. Samsung's customer return rate is extremely low, which is where our tough outgoing policy is most powerful. Such a tight clamp to protect our customers is how we can assure that all Samsung's products are released with the highest confidence level possible.

RELIABILITY AND PREDICTOR THEORY

Reliability

Reliability can be loosely characterized as long-term product quality.

There are two types of reliability tests: those performed during design and development, and those carried out in production. The first type is usually performed on a small sample, but for long periods or under very accelerated conditions to investigate wearout failures and to determine tolerances and limits in the design process. The second type of tests is performed periodically during production to check, maintain, and improve the assured quality and reliability levels. All reliability tests performed by Samsung are under conditions more severe than those encountered in the field, and although accelerated, are chosen to simulate stresses that devices will be subjected to in actual operation. Care is taken to ensure that the failure modes and mechanisms are unchanged.



Figure 1: Failure Rate Curve ("Bath Tub Curve")



Fundamentals

A semiconductor device is very dependent on its conditions of use (e.g., junction temperature, ambient temperature, voltage, current, etc.). Therefore, to predict failure rates, accelerated reliability testing is generally used. In accelerated testing, special stress conditions are considered as parametrically related to actual failure modes. Actual operating life time is predicted using this method. Through accelerated stresses, component failure rates are ascertained in terms of how many devices (in percent) are expected to fail for every 1000 hours of operation. A failure rate versus time of activity graph is shown below (the so-called "bath tub curve").

During the initial time period, products are affected by "infant mortality", intrinsic to all semiconductor technologies. End users are very sensitive to this parameter, which causes early assembly/operation failures of their system. Periodically Samsung reviews and publishes life time results. The goal is a steady shift of the limits as shown below.

Figure 2: Failure Rate



Accelerated Humidity Tests

To evaluate the reliability of products assembled in plastic packages. Samsung performs accelerated humidity stressing, such as the Pressure Cooker Test (PCT) and Wet High Temperature Life Test (WHOPL).

Figure 4 shows some results obtained with these tests, which illustrate the improvements in recent years. These improvements result mainly from the introduction of purer molding resins, new process methods, and improved cleanliness.





Accelerated Temperature Tests

Accelerated temperature tests are carried out at temperature in a range from 75° C to 200° C for up to 1000 hours. These tests allow Samsung to evaluate reliability rapidly and economically, as failure rates are strongly dependent on temperature.



The validity of these tests is demonstrated by the good correlation between data collected in the field and laboratory results obtained using the Arrhenius model. Figure 5 shows the relationship between failure rates and temperatures obtained with this model.

Figure 4: Failure Rate versus Temperature



FUNDAMENTAL THEORY FOR ACCELERATED TESTING

The accelerated life test is powerful because of its strong relation to failure physics. The Arrhenius model, which is generally used, is explained below.

1. Arrhenius Model

This model can be applied to accelerated Operating Life Tests and uses absolute (Kelvin) temperatures.

 $L = A + Ea/K \cdot Ti$

- L : Lifetime
- A : Constant
- Ea : Activation Energy
- Tj : Absolute Junction temperature
- K : Boltzman's constant

If life L1 and L2 correspond to T1, T2:

L1 = L2 exp
$$\left\{ \frac{Ea}{K} \left(\frac{1}{T1} - \frac{1}{T2} \right) \right\}$$

The actual junction temperature should be used and can be computed using the following relationship:

 $T_j = T_a + (P \times \theta_j a)$

Where Tj = Junction Temperature

Ta = Ambient Temperature

P = Actual Power Consumption

 θ_{ja} = Junction to Ambient Thermal Resistance (typically 100°C/W for a 16-pin PDIP).

Figure 5: Operating Life Test



2. Activation Energy Estimate

Clearly the choice of an appropriate activation energy, Ea, is of paramount importance. The different mechanisms which could lead to circuit failure are characterized by specific activation energies whose values are published in the literature. The Arrhenius equation describes the rate of many processes responsible for the degradation and failure of electronic components. It follows that the transition of an item from an initially stable condition to a defined degraded state occurs by a thermally activated mechanism. The time for this transition is given by an equation of the form:

MTBF = B EXP (Ea/KT) MTBF = Mean time between failures

The acceleration effect for a 125° C device junction test with respect to 70° C actual device junction operation is equal to 1000 for Ea = 1eV and 7 for Ea = 0.3eV.

Some words of caution are needed about published values of Ea:

- A. They are often related to high-temp tests where a single Ea (with high value) mechanisms has become dominant.
- B. They are specifically related to the devices produced by that supplier (and to its technology) for a given period of time.
- C. They could be modified by the mutual action of other stresses (voltage, mechanical, etc.)
- Field device-application conditions should be considered.





(Activation energy for each failure mode)



Figure 6: Life Hours



Failure Rate Predication

Accelerated testing projects the failure rate of products. By derating the data at different conditions, the life expectancy at actual operating conditions can be predicted. In its simplest form the failure rate (at a given temperature) is:

1

...

Where FR = Failure Rate

N = Number of failures

D = Number of components

H = Number of testing hours

If we intend to determine the FR at different temperatures, an acceleration factor must be considered. Some failure modes are accelerated via temperature stressing based upon the accelerations of the Arrhenius Law.

For two different temperatures:

FR (T1) = FR (T2) exp
$$\left\{ \frac{Ea}{K} \left(\frac{1}{T1} - \frac{1}{T2} \right) \right\}$$

FR (T1) is a point estimate, but to evaluate this data for an interval estimate, we generally use X² (chi square) distribution. An example follows:

Failure Rate Evaluation

Unit: %/1000HR

| Dev.×Hours at 125°C | Fail | Failure Rate at 60% Confidence Level | | | |
|------------------------|------|--------------------------------------|--------|--------|---------|
| 17 × 106 | 2 | Point Estimate | 85°C | 70° C | 55°C |
| | - | 0.18 | 0.0068 | 0.0018 | 0.00036 |

The activation energy, from analysis, was chosen as 1.0 eV based upon test results. The failure rate at the lower operating temperature can be extrapolated by an Arrhenius plot.

RELIABILITY TESTS

Samsung has established a comprehensive reliability program to monitor and ensure the ongoing reliability of the Microprocessor Peripheral family. This program involves not only reliability data collection and analysis on existing parts, but also rigorous in-line quality controls for all products.

Listed below are details of tests performed to ensure that manufactured product continues to meet Samsung's stringent quality standards. In-line quality controls are reviewed extensively in later sections.



The tests run by the Quality Department are accelerated tests, serving to model "real world" applications through boosted temperatures, voltages, and/or 'humidities. Accelerated conditions are used to derive device knowledge through means quicker than that of typical application situations. These accelerated conditions are then used to assess differing failure rate mechanisms that correlate directly with ambient conditions.

Following are summaries of various stresses (and their conditions) run by Samsung on Microprocessor Peripheral devices.

High Temperature Operating Life (V_{CC} = 7V, 125°C, Dynamic)

The high temperature operating life test is used to accelerate failure mechanisms by operating the devices at an elevated temperature. The data obtained by this life test is translated to device temperatures using the Arrhenius relationship; exp (-Ea/kT), where Ea is the activation energy, k is Bolzmann's constant, and T is the absolute temperature for the failure calculation. The important step in predicting the failure rate is to determine the failure mechanism and the corresponding failure activation energy.

Wet High Temperature Operating Life (V_{CC} = 5.5V, 85° C, 85% R.H., Static)

Wet high temperature operating life test is used to accelerate failure mechanisms by applying static bias on alternate pins at high temperature and humidity ambient (85° C/85% R.H.). This test checks for resistance to moisture penetration by using an electrolytic principle to accelerate corrosive mechanisms.

Pressure Cooker Test (Unbiased, 121°C, 15 PSIG, 100% R.H.)

The Pressure Cooker Test checks for resistance to moisture penetration. A highly pressurized vessel is used to force water (thereby promoting corrosion) into packaged devices located within the vessel.

High Temperature Storage (Unbiased, 150°C)

High Temperature Storage is utilized to test for both package and die weaknesses. For example, sensitivities to ionic contamination and bond integrity are closely scrutinized.

Temperature Cycling (Unbiased, -65°C to +150°C, air)

This stress uses a chamber with alternating temperatures of -65°C and +150°C (air ambient) to thermally cycle devices within it. No bias is applied. The cycling checks for mechanical integrity of the packaged device, in particular bond wires and die attach, along with metal/ polysilcon microcracks.

Thermal Shock (Unbiased, -65°C to +150°C, liquid)

This stress uses a chamber with alternating temperatures of -65°C to +150°C (liquid ambient) to thermally cycle devices within it. No bias is applied. The cycling is very rapid, and primarily checks for die/package compatibility.

Wet High Temperature Storage (60°C, 90% R.H.)

Used to evaluate the moisture resistance of plasticencapsulated components. This test independently and collectively looks at molding compounds, lead frames, and passivation, which are all connected via humidity resistances.

Electrostatic Damage Test (ESD) ($1.5K\Omega$, 100pF, 5 stresses per voltage polarity, 100V increments)

ESD stressing tests the integrity of the input protection circuitry to withstand high voltage spikes. High values will ensure adequate resistance to handling, handlers, and other noisy environments where static voltage discharges commonly occur.

PROCESS CONTROL

General Process Control

The general purpose flow in Samsung is shown in Figure 9. This illustration contains the standard process flow from incoming parts and materials to customer shipment.

Wafer Fabrication

Process Controls

The Quality Control program utilizes the following methods of control to achieve its previously stated objectives: process audits, environmental monitors, process monitors, lot acceptance inspections, and process integrity audits.



Definitions

The essential method of the Quality Control Program is defined as follows:

- 1. Process audit-Performed on all operations critical to product quality and reliability.
- Environmental monitor-Monitors concerning the process environment; i.e., water purity, temperature, humidity, particle counts.
- Process monitor-Periodic inspection at designated process steps for verification of manufacturing inspection and maintenance of process average. These inspections provide both attribute and variable data.
- Lot acceptance-Lot-by-lot sampling. This sampling method is reserved for those operations deemed as critical and require special attention.



Figure 7: General Process Flow Chart





Environmental Monitor

| Process | Control Item | Spec. Limit | Insp. Frequency |
|------------|---|---|---|
| Clean Room | Temperature Humidity Particle Air Velocity | Individual Spec. Individual Spec. Individual Spec. Individual Spec. Individual Spec. | 24 Hrs. 24 Hrs. 24 Hrs. 24 Hrs. 24 Hrs. |
| D.I. Water | Particle Bacteria Resistivity | 5 ea/50ml (0.8µ) 50 colonies/100ml (0.45µ) Main (Line): More than 15 Mohm-cm Using point: More than 14 Mohm-cm | 24 Hrs. Weekly 24 Hrs. 24 Hrs. |

* Instruments

- FMS (Facility Monitoring System) HIAC/ROYCO
- CPM (Central Particle Monitoring System-Dan Scientific)
- Liquid Dust Counter Etch Rate
- Filtration System for Bacterial check
- Air Particle counter
- · Air Velocity meter

Process Monitor

| Process | Control Item | Spec. Limit | Insp. Frequency |
|-----------|--|---|--|
| Photo | Aligner N₂ Flow Rate Aligner Vacuum Aligner Air Aligner Pressure Aligner Intensity Coater Soft Bake Temperature Vacuum | Individual Spec. Individual Spec. | Once/Shift Once/Shift Once/Shift Once/Shift Once/Shift Once/Shift Once/Shift |
| Etch | Etchant Temp. Etch Rate Spin Dryer N₂ Flow RPM Hard Bake Temp. N₂ Flow | Individual Spec. | Once/Shift Once/Shift Once/Shift Once/Shift Once/Shift Once/Shift |
| Thin Film | Cooling Water Temp. Thickness | 26 ± 3°C Individual Spec. | Once/Shift Once/Shift |
| CVD | Pin Hole Thickness | Individual Spec.Individual Spec. | Once/Shift Once/Shift |
| Diffusion | Tube Temp. C-V Plot Run Tube Sheet Resistance Thickness | Individual Spec. Individual Spec. Individual Spec. Individual Spec. Individual Spec. | Once/Shift Once/Shift Once/10 days Once/Shift Once/Shift |



Raw Material Incoming Inspection

1. Mask Inspection

| Defect Detection | Pinhole & Clear-extension Opaque Projection & Spots Scratch/Particle/Stain Substrate Crack/Glass-chip Others | All Masks | Defect Size ≤ 1.5µm Defect Density ≤ 0.124EA/cm² |
|--------------------|--|------------------------|--|
| Registration | Run-out (X-Y Coordinate) Orthogonality Drop-in Accuracy Die Fit/Rotation | 20% • All New Masks | ±0.75μm ±0.75μm ±0.50μm ±0.50μm |
| Critical Dimension | Critical Dimension | All Masks | Purchasing Spec. |

- * Instrument
 - Auto mask inspection system for defect-detection (NJS 5MD-44)
 - Comparator for registration (MVG 7X7)
 - Automatic linewidth measuring system for CD (MPV-CD)
- 2. Wafer Inspection

| Purpose | Insp. Items | Sample | Remarks |
|-------------|--|----------|-------------------------|
| Structural | Crystallographic Defect | All Lots | Sirtl Etch |
| Electrical | Resistivity Conductivity | All Lots | Monitor Water |
| Dimensional | Thickness Diameter Orientation Flatness | All Lots | TTV, NTV, Epi-thickness |
| Visual | Surface Quality Cleanliness | All Lots | Purchasing Spec. |

- * Instrument
 - 4 point probe for resistivity (Kokusai VR-40A, Tencor sonogage, ASM AFPP)
 - Flatness measuring system (Siltec)
 - Epi. layer thickness gauge (Digilab FTG-12, Qualimatic S-100)
 - Automatic Surface Insp. System (Aeronca Wis-150)
 - Non-contact thickness gauge (ADE6034)



In-Process Quality Inspection (FAB)

Manufacturing Section

| Process Step | Process Control Insp. | Frequency | |
|-------------------------|---|---|--|
| Oxidation | Oxide Thickness | All Lots | |
| Diffusion | Oxide Thickness Sheet Resistance Visual | All Lots All Lots All Lots | |
| Photo | Critical Dimension Visual Mask Clean Inspection | All Lots (MOS) All Lots All Masks with Spot Light (MOS) or Microscope (BIP) | |
| Etch | Critical Dimension Visual | All Lots All Wafers | |
| Thin Film | Metal Thickness Visual | All Lots All Lots | |
| I _{ON} Implant | Sheet Resistance | All Lots (Test Wafer) | |
| Low Temp. | Thickness | All Lots | |
| Oxide | Visual | All Lots | |
| E-Test | Electrical Characteristics | All Lots | |
| Fab. Out | Visual | All Wafers | |

2. FAB, QC Monitor/Gate

| Process Step | FAB, QC Insp. | Frequency |
|--------------------|---|--|
| Oxidation | Oxide Thickness C-V Test on Tubes Visual | Once/Shift Once/10 Days and After CLN Once/Shift |
| Diffusion | Oxide Thickness C-V Test on Tubes Visual | Once/Shift Once/10 Days and After CLN. Once/Shift |
| Photo | Critical Dimension Visual Mask CLN Inspection | All Lots (MOS) Once/Shift All Masks After 10 Times Use |
| Etch | Critical Dimension Visual | All Lots (MOS) All Lots |
| Thin Film | C-V Test on Tubes on Lots Reflectivity | Once/10 Days and After CLN. Once/Shift Once/Shift |
| Low Temp. Oxide | Refractive Index, Wt% of Phosphorus Visual | 1 Test Wafer/Lot 1 Test Wafer/Lot 1 Test Wafer/Lot |
| E-Test | Measuring Data | All Lots |
| Calibration | Instrument for Thickness and C.D. Measuring | Once/week |



3. Photo/Etch process quality control

| Process Flow | Process Step | MFG. Control Item | QC Monitor/Gate |
|--------------|----------------------------|--|---|
| 0 | Prebake | Oven PM, Temperature Time | Oven-Particle Temp N ₂ Flow Rate |
| | Photo Resist (PR) —spin | Thickness Machine PM | |
| Å | Soft Bake | Oven PM, Temperature Time | Temp. N ₂ Flow Rate |
| 0 | Align/Expose | Light Uniformity Alignment, Focus Test Mask Clean Inspection Mask Clean Exposure Light Intensity | Light Intensity Mask Clean Insp. |
| $ \phi$ | Develop | Equipment PM Solution Control | Vacuum |
| | Develop Check | PRC.D.'S Alignment Particles Mask and Resist Defects | |
| | QC Inspection | · . | Critical Dimension |
| $ \phi$ | Hard Bake | Oven PM, Temperature Time | Temp. N ₂ Flow Rate |
| $ \phi$ | Etch | Etch rate, Equipment PM & Settings, Etch Time to Clear | Etchant Temp. Etch Rate |
| | Inspection | Over/Under | |
| $ \phi$ | PR Strip | Ňachine-PM | |
| | Final Check | C.D.'S Over and under Etch, Particles, PR Residue, Defects, Scratches | |
| \diamond | QC Inspection | | Same as Final Check. However, more intense on limited sample basis. (AQL 6.5%) |

4. Reliability-related Interlayer Dielectric, Metallization, and Passivation Process Quality Control Monitor

| Item | Frequency |
|--|-----------|
| Wt% Phosphorus Content of the Dielectric Glass | 1/Shift |
| Metallization Interconnect | 1/Month |
| Al Step Coverage | 1/Month |
| Metallization Reflectivity | 1/Shift |
| Passivation Thickness and Composition | 1/Shift |
| Thin Film Defect Density | 1/Shift |



Figure 8: General Wafer Fabrication Flow

| Process Flow | Process Step | Major Control Item |
|--------------|--|---|
| Y | Wafer and Mask Input | , |
| \Diamond | Starting Material Incoming Inspection | Mask: (See mask Inspection) Wafer: (See wafer Inspection) |
| 9 | Wafer Sorting and Labelling | Resistivity |
| • | Initial Oxidation | Oxide Thickness |
| | Photo | (See manufacturing section) (See FAB, QC Monitor/gate) |
| | Inspection | Critical Dimension Visual/Mech — Major: AQL 1.0% — Minor: AQL 6.5% |
| Diffn | QC Gate | Critical Dimension |
| | Etch | (See manufacturing section) (See FAB, QC Monitor/gate) |
| | Inspection | Critical Dimension Visual/Mech — Major: AQL 1.0% — Minor: AQL 6.5% |
| | QC Gate | Critical Dimension Visual/Mech |
| | Diffusion Metallization | • (See in-process Quality Inspection) |
| • | E-test | Electrical Characteristics |



Figure 8: General Wafer Fabrication Flow (Continued)

| Process Flow | Process Step | Major Control Item | | |
|--------------|------------------------------|--|--|--|
| \diamond | QC Gate | Electrical Characteristics | | |
| 0 | Back-Lap | • Thickness | | |
| 0 | Back Side Evaporation | Thickness, Time Evaporation Rate | | |
| | Final Inspection | All Wafers Screened (Visual/Mech) | | |
| \diamond | QC Fab. Final Gate | Visual/Mech. Major: AQL 1.0% Minor: AQL 6.5% | | |
| 0 | EDS (Electrical Die Sorting) | | | |
| \diamond | QC Gate | Function Monitor | | |
| ϕ | Sawing | | | |
| | Inspection | Chip Screen | | |
| | QC Final Inspection | AQL 1.0% Fab. Defect Test Defect Sawing Defect | | |
| Die Allach | | · | | |



ASSEMBLY

The process control and inspection points of the assembly operation are explained and listed below:

1. Die Inspection:

Following 100% inspection by manufacturing, inprocess Quality Control samples each lot according to internal or customer specifications and standards.

2. Die Attach Inspection:

Visual inspection of samples is done periodically on a machine/operator basis. Die Attach techniques are monitored and temperatures are verified.

3. Die Shear Strength:

Following Die Attach, Die Shear Strength testing is performed periodically on a machine/operator basis. Either manual or automatic die attach is used.

4. Wire Bond Inspection:

Visual inspection of samples is complemented by a wire pull test done periodically during each shift. These checks are also done on a machine/operator basis and XR data is maintained.

5. Pre-Seat/Pre-Encapsulation Inspection:

Following 100% inspection of each lot, samples are taken on a lot acceptance basis and are inspected according to internal or customer criteria.

6. Seal Inspection:

Periodic monitoring of the sealing operation checks the critical temperature profile of the sealing oven for both glass and metal seals.

7. Post-Seal Inspection:

Subsequent to a 100% visual inspection, In-Process Quality Control samples each for conformance to visual criteria.

Sampling Plans

- Sampling plans are based on an AQL (Acceptable Quality Level) concept and are determined by internal or by customer specifications.
- 2. Raw Material Incoming Inspection.

| Material | Inspection Item | Acceptable Quality Level |
|--------------------|---|---|
| Lead Frame | Visual Inspection Dimension Inspection Function Test Work Test | LTPD 10%, C = 2 LTPD 20%, C = 0 LTPD 20%, C = 0 LTPD 20%, C = 0 |
| Wafer | 1) Visual Inspection | AQL 0.65% |
| Au/AI Wire | Visual Inspection Bond Pull Strength Test Bondability Test Chemical Composition Analysis | n:5, C= 0 n:13, C= 0 Critical Defect: 0.65% Major Defect: 1.0% Minor Defect: 1.5% n:5, C = 0 |
| Molding Compound | 1) Visual Inspection 2) Moldability Test 3) Chemical Composition Analysis | n:5, C = 0 Critical Defect: 0.15% Major Defect: 1.0% Minor Defect: 1.5% n:5, C = 0 |
| Packing Tube & Pin | 1) Visual InspectionLTPD 15%, C = 22) Dimension InspectionLTPD 15% C = 23) Electro-Static Inspection $n:5, C = 0$ 4) Hardness Test $n:5, C = 0$ | |
| Solder | 1) Visual InspectionLTPD 20% C = 02) Weight InspectionLTPD 20% C = 03) Chemical Composition AnalysisLTPD 20% C = 0 | |



| Material | Inspection Item | Acceptable Quality Level |
|----------------------|---|--|
| Flux | Acidity Test Specific Gravity Test Chemical Composition Analysis | LTPD 20% C = 0 LTPD 20% C = 0 LTPD 20% C = 0 |
| Solder Preform | Visual Inspection Work Test Chemical Composition Analysis | AQL 1.0% AQL 1.0% AQL 1.0% |
| Coating Resin | Visual Inspection Work Test Chemical Composition Analysis | AQL 1.0% AQL 1.0% AQL 1.0% |
| Marking Ink | Work Test Mark Permanency Test | Critical Defect: 0.15% Major Defect: 1.0% Minor Defect: 1.5% n:5, C = 0 |
| Chip Carrier | Visual Inspection Dimension Inspection Electro-Static Inspection Hardness Test | LTPD 15% C = 2 LTPD 15% C = 0 n:5, C = 0 n:5, C = 0 |
| Vinyl Pack | Visual Inspection Work Test Electro-Static Inspection | LTPD 20% C = 0 LTPD 20% C = 0 LTPD 15% C = 0 |
| Ад Ероху | Work Test Chemical Composition Analysis | n:8, C = 0 n:8, C = 0 |
| Letter Marking | Visual Inspection Work Test | |
| Spare Parts & Others | Dimension Inspection Visual Inspection | n:5, C = 0 n:5, C = 0 |

2. Raw Material Incoming Inspection (continued)

3. In Process Quality Inspection

A. Assembly Lot Acceptance Inspection

(1) Acceptance quality level for wire bond gate inspection

| Defect Class | Inspection Level | T . | Type of Defect |
|-----------------|------------------|---|---|
| Critical Defect | AQL 0.65% | Missing Metal Chip Crack No Probe Epoxy on Die Mixed Device Wrong Bond Missing Bond | Diffusion Defect Ink Die Exposed Contact Bond Short Die Lift Broken Wire |
| Major Defect | AQL 1.0% | Metal Missing Metal Adhesion Pad Metal Discolored Tilted Die Die Orientation Partial Bond | Oxide Defect Probe Damage Metal Corrosion Incomplete Wetting Weakened Wire |



| Defect Class | Inspection Level | | Type of Defect |
|--------------|------------------|--|--|
| Minor Defect | AQL 1.5% | Adjacent Die Passivation Glass Die Attach Defect Wire Loop Height Extra Wire | Contamination Ball Size Wire Clearance Bond Deformation |

3. In Process Quality Inspection (continued)

(2) Acceptance quality level for Mold/Trim gate inspection

| Defect Class | Inspection Level | Kind of Defect | |
|-----------------|------------------|---|--|
| Critical Defect | AQL 0.15% | Incomplete Mold Void, Broken Package Misalignment | Deformation No Plating Broken Lead |
| Major Defect | AQL 0.4% | Ejector Pin Defect Package Burr Flash on Lead | Crack, Lead Burr Rough Surface Squashed Lead |
| Minor Defect | AQL 0.65% | Lead Contamination Poor Plating Package Contamination | - Bent Lead |

B. In-process monitor inspection

| Inspection Item | Frequency | Reference |
|---|---|---------------------------------|
| Die Shear Test | Each Lot | MIL-STD-883C, 2019-2 |
| Bond Strength Test | Each Lot | MIL-STD-883C, 2011-4 |
| Solderability Test | Weekly | MIL-STD-883C, 2003-3 |
| Mark Permanency Test | Weekly | MIL-STD-883C, 2015-4 |
| Lead Integrity Test | Weekly | MIL-STD-883C, 2004-4 |
| In-Process Monitor Inspection for Product | 4 Times/Shift/Each Process | Identify for Each Control Limit |
| X-Ray Monitor Inspection for Molding | 2 Times/Shift/Mold Press | Identify for Each Control Limit |
| Monitor Inspection for Production Equipment | 2 Times/Shift/Each Unit of Equipment | Identify for Each Control Limit |

4. Outgoing quality inspection plan (LTPD)

| Defect Class | Criteria | Kind of Defect |
|---|----------|--|
| Critical Defect electrical visual | 1% | Open, short Wrong configuration, no marking |
| Major Defect eletrical visual | 1.5% | Items which affect reliability most strongly |
| Minor Defect electrical visual | 2% | Items which minimally or do not affect reliability at all (cosmetic, appearance, etc.) |



Figure 9: General Assembly Flow

| Process Flow | Process Step | Major Control Item |
|-------------------|---------------------------|---|
| ∇ ∇ | Wafer | |
| | Wafer Incoming Inspection | Q.C. Wafer Incoming Inspection AQL 4.0% |
| | Tape Mount | |
| \diamond | Sawing Q.C. Monitor | Q.C. Monitoring: — Scratch — Chip-out — Scratch — Crack — Sawing Discoloration — Sawing-speed — Cut Count — D.I. Purity — CO ₂ Bubble Purity |
| | Visual Inspection | 100% Screen: — FAB Defect — EDS Test Defect — Sawing & Scratch Defect |
| \diamond | Q.C. Gate | 1st AQL 1.0% Reinspection AQL: 0.65% |
| ∇ | Lead Frame (L/F) | |
| | Lead Frame Incoming | * Q.C. L/F Incoming Inspection Acceptance Quality Level — Dimension: LTPD 20%, C = 0 — Visual & Mechanical: LTPD 10%, C = 2 — Functional Work Test: LTPD 10%, C = 2 |
| ¢== | Die Attach (D/A) | |
| | Q.C. Monitor | * Q.C. D/A Monitor Inspection 1. Bond force 2. Frequency: 4 Times/Station/Shift 3. Sample: 24 ea Time 4. Acceptance Criteria |
| | | Defect Acceptance Reject |
| | | Critical 0 1 |
| | | Major 1 2 |
| ϕ | Cure | |

2



| Figure 9: | General | Assembly | Flow | (Continued) |
|-----------|---------|----------|------|-------------|
|-----------|---------|----------|------|-------------|

| Process Flow | Process Step | Major Control Item |
|--------------|--------------------------|--|
| \diamond | Q.C. Monitor | * Q.C. Cure Monitor Inspection 1. Control Item Temperature In/Out Time 2. Frequency 1 Time/Shift |
| ∇ | Au Wire | |
| | Bonding Wire | * Q.C. Au Wire Incoming Inspection 1. Visual Inspection: N = 5, C = 0 2. Bond Pull Test Strength Test: N = 13, C = 0 3. Bond Ability Test Critical Defect: AQL 0.65% Major Defect: AQL 1.0% Minor Defect: AQL 1.5% |
| | Wire Bonding (W/B) | |
| \Box | 100% Visual Inspection | |
| | Q.C. Monitor | * Q.C. W/B Monitor Inspection 1. Frequency: 6 Times/Machine/Shift |
| \diamond | Q.C. Gate | 1. Q.C. Acceptance Quality Level — Critical Defect: AQL 0.65% — Major Defect: AQL 1.0% — Minor Defect: AQL 1.5% |
| $ $ ∇ | Mold Compound | |
| | Incoming Inspection Mold | * Moldability Test — Critical Defect: AQL 0.15% — Major Defect: AQL 1.0% — Minor Defect: AQL 1.5% |
| ϕ | Mold | |
| | Q.C. Monitor | * Q.C. Mold Monitor Inspection 1. In-Process Monitor Inspection Frequency: 4 Times/Station/Shift Sample: 200 Units/Time 2. Acceptance Quality Level Critical Defect: AQL 0.25% Major Defect: AQL 0.4% |



Figure 9. General Assembly Flow (Continued)

| Process Flow | Process Step | Major Control Item |
|------------------------|--------------|--|
| Q | Cure | |
| | Q.C. Monitor | * Q.C. Cure Monitor Inspection 1. Control Item — Temperature — In/Out Time 2. Frequency — 1 Time/Shift |
| \$ | Deflash | |
| | Q.C. Monitor | * Q.C. Cure Monitor Inspection 1. Control Item Pressure Belt Speed Visual/Mechanical Inspection 2. Frequency: 4 Times/Mach/Shift 3. Identify each Defect Control Limit |
| | TRIM/BEND | |
| | Q.C. Monitor | * Q.C. Trim/Bend Monitor Inspection 1. Visual Inspection 2. Frequency: 4 times/Station/Shift |
| | Solder | 100% Visual Inspection |
| | Q.C. Monitor | * Q.C. Solder Monitor Inspection 1. Frequency: 4 Times/Mach/Shift 2. Criteria Critical Defect: AQL 0.65% Major Defect: AQL 1.0% |
| $ \downarrow \rangle$ | Q.C. Gate | * Q.C. Mold Gate — Acceptance Criteria Critical Defect: AQL 0.15% Major Defect: AQL 0.4% Minor Defect: AQL 0.65% |
| | Test | 100% Electrical Test |
| | Q.C. Monitor | Correlation Sample Reading for Initial Device Test |
| \$ | Mark | 100% Visual Inspection |


| Process Flow | Process Step | Major Control Item | | | |
|--------------|---|--|--|--|--|
| \Diamond | PRT Monitoring (Process Reliability Testing) | PRT for Microprocessor Peripheral HTRB (48 Hrs) HTGB (48 Hrs) other (when applicable) Acceptance Criteria: LTPD 10% | | | |
| | Q.C. Monitor | * Q.C. Marking Monitor Inspection — Frequency: 4 Times/Station/Shift — Sample: 24 Units/Time — Identify for Each C.L. — Acceptance Criteria | | | |
| | | Defect Acceptance Reject | | | |
| | | Critical 0 1 | | | |
| | | Major 1 2 | | | |
| | Q.C. Gate | * Q.C. Final Acceptance Level — Critical Defect: AQL 0.15% — Major Defect: AQL 0.4% — Minor Defect: AQL 0.65% | | | |
| | Q.A. Gate | * Q.A. Incoming Inspection for SFET 1. Critical Defect: — Electrical Test: LTPD 2% (N = 116, C = 0) — Visual Test: LTPD 2% (N = 116, C = 0) 2. Major Defect: — Electrical Test: LTPD 3% (N = 116, C = 1) — Visual Test: LTPD 3% (N = 116, C = 1) 3. Minor Defect: — Electrical Test: LTPD 5% (N = 116, C = 2) — Visual Test: LTPD 5% (N = 116, C = 2) | | | |
| | Stock | * Age Control | | | |
| | Q.A. Gate | * Q.A. Outgoing Inspection 1. Quantity 2. Customer 3. Packing 4. Sampling Inspection (when applicable) — Sampling plan is same as incoming Inspection | | | |
| | Shipment | | | | |

Figure 9: General Assembly Flow (Continued)



DATA SHEETS



PRODUCT INDEX

| Device | Function | Page |
|--------------|--|------|
| KS 53C80 | Small Computer System Interface | 41 |
| KS 68C45S | CRT Controller | 68 |
| KS 82C37A | Programmable DMA Controller | 72 |
| KS 82C50A | CMOS Asynchronous Communication Element | 94 |
| KS 82C52 | CMOS Serial Controller Interface (SCC) | 117 |
| KS 82C54 | Programmable Interval Timer | 133 |
| KS 82C55A | Programmable Peripheral Interface | 148 |
| KS 82C59A | Programmable Interrupt Controller | 166 |
| KS 82C84A | Clock Generator and Driver | 192 |
| KS 82C88 | Microprocessor Bus Controller | 201 |
| KS 82C284 | Clock Generator and Ready Interface for | |
| | 80286 Microprocessors | 210 |
| KS 82C288 | Bus Controller for 80286 Microprocessors | 212 |
| KS 82C289 | Bus Arbiter for 80286 Microprocessors Family | 215 |
| KS 84C21/C22 | Dynamic RAM Controllers | 219 |
| KS 85C30 | Serial Communication Controller (SCC) | 248 |

SMALL COMPUTER SYSTEM INTERFACE

Preliminary

PRODUCT FEATURES

- Directly drives the SCSI bus
- Supports asynchronous operation, with data transfer rates of 1.5 or 3.0 megabytes per second
- Supports arbitration, selection/reselection
- Supports initiator and target roles
- Low-power CMOS technology
- Generates parity

Processor Interface

- Supports DMA or programmed I/O
- Generates optional interrupts
- Supports DMA transfers—normal mode or block mode
- Supports memory or I/O mapped interface
- Interfaces directly with the CPU

PRODUCT OVERVIEW

The KS53C80 is a CMOS SCSI controller, designed to provide an interface between a central processing unit, and the physical layer of the Small Computer System Interface (SCSI) bus, as defined by the ANSI X3T9.2 committee. The device can function as both target and initiator, and can be used in host port, host adapter and formatter modes.

The KS53C80 looks like a peripheral device to the microprocessor. It has internal registers, addressed by the CPU as memory mapped I/O ports. By means of these registers, the KS53C80 controls the interface between the CPU and the SCSI bus, with a minimum of intervention from the processor. Figure 1 shows a functional block diagram of the device.

If the KS53C80 detects errors on the SCSI bus, it generates an interrupt to the CPU. The chip also supports direct memory access (DMA), in normal or block mode, providing an easy interface with DMA controllers.

With the high current open collector output driver, the KS53C80 can sink 48mA at 0.5V. The device can thus be connected directly to the SCSI bus. Additional ground lines increase noise immunity, and reduce ground bouncing.



Figure 1. Functional Block Diagram of KS53C80



CMOS VERSUS NMOS FEATURES

The Samsung CMOS KS53C80 has a number of enhancements that differentiate it from NMOS devices. These differences are described below.

Prevents Additional ACK Occurrences

At the end of process, when a valid $\overline{\text{EOP}}$ is received, the NMOS device sets the end of DMA status bit and stops additional DMA requests (DRQs). This means that additional data transmitted without phase change may be lost. The KS53C80 inhibits ACK until the device is instructed to continue by a write operation to the Start DMA Initiator Receive register.

Faster REQ/ACK Transition Times

The KS53C80 achieves faster response times. This is partly a function of the intrinsically faster CMOS cells, but can also be attributed to design features of this particular device, such as the cell-placement priority for the handshaking signals (REQ and ACK), and the increased number of ground lines that minimize the noise factors.

No Spurious RST Interrupt

The KS53C80 has an internal 30μ A pull up on the RST signal. This prevents an unwanted interrupt that can be caused by a floating condition on the input of the RST signal when it is not terminated on the SCSI bus.



The Samsung KS53C80 uses bit 7 of the Target Command Register to indicate that the last byte of the DMA transfer has actually been sent to the SCSI bus. The NMOS device does not have this feature, and if EOP is applied on the last byte, the END OF DMA status bit indicates only that the last byte has been received, and there is nothing to indicate whether this byte has been placed on the SCSI bus.

• Faster Transfer Rates

There are two versions of the KS53C80. The slower version (1.5 megabytes per second) is the same as the N5380 NMOS device. The fast version is twice as efficient (3.0 megabytes per second).

INTERFACE SPECIFICATIONS

The KS53C80 SCSI Bus Controller is available in two packages: the first, shown in Figure 2 is a 44-pin PLCC (plastic leaded chip carrier) device. The second, shown in Figure 3 is a 48-pin DIP device.

Table 1 shows detailed pin allocations for the PLCC device, while Table 2 shows the DIP version. Table 3 provides the input/output signal definitions for the SCSI bus interface, and Table 4 for the CPU interface.



Figure 2. Physical Layout of the KS53C80 SCSI Bus Controller (PLCC Version)



Figure 3. Physical Layout of the KS53C80 SCSI Bus Controller (DIP-48 Version)



Table 1. KS53C80 Pin Allocations PLCC Version

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|-------------------|
| 1 | SDB7 | Data Bit 7 (SCSI) |
| 2 | RST | Reset |
| 3 | V _{SS} | V _{SS} |
| 4 | BSY | Busy |
| 5 | SEL | Select |
| 6 | ATN | Attention |
| 7 | RESET | Reset |
| 8 | IRQ | Interrupt Request |
| 9 | DRQ | DMA Request |
| 10 | EOP | End of Process |
| 11 | DACK | DMA Acknowledge |
| 12 | V _{SS} | V _{SS} |
| 13 | READY | Ready |
| 14 | A0 | Address 0 |
| 15 | A1 | Address 1 |
| 16 | A2 | Address 2 |
| 17 | CS | Chip Select |
| 18 | IOW | I/O Write |
| 19 | IOR | I/O Read |
| 20 | D7 | Data 7 (CPU) |
| 21 | D6 | Data 6 (CPU) |
| 22 | D5 | Data 5 (CPU) |

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|------------------------|
| 23 | V _{CC} | V _{CC} |
| 24 | D4 | Data 4 (CPU) |
| 25 | D3 | Data 3 (CPU) |
| 26 | D2 | Data 2 (CPU) |
| 27 | D1 | Data 1 (CPU) |
| 28 | D0 | Data 0 (CPU) |
| 29 | MSG | Message |
| 30 | C/D | Control/Data |
| 31 | V _{SS} | V _{SS} |
| 32 | 1/0 | Input/Output |
| 33 | ACK | Acknowledge |
| 34 | REQ | Request |
| 35 | SDBP | Data Bit Parity (SCSI) |
| 36 | V _{SS} | V _{SS} |
| 37 | SDB0 | Data Bit 0 (SCSI) |
| 38 | SDB1 | Data Bit 1 (SCSI) |
| 39 | SDB2 | Data Bit 2 (SCSI) |
| 40 | SDB3 | Data Bit 3 (SCSI) |
| 41 | SDB4 | Data Bit 4 (SCSI) |
| 42 | V _{SS} | V _{SS} |
| 43 | SDB5 | Data Bit 5 (SCSI) |
| 44 | SDB6 | Data Bit 6 (SCSI) |



Preliminary

Table 2. KS53C80 Pin Allocations DIP Version

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|-------------------|
| 1 | SDB7 | Data Bit 7 (SCSI) |
| 2 | RST | Reset |
| 3 | V _{SS} | V _{SS} |
| 4 | BSY | Busy |
| 5 | SEL | Select |
| 6 | ATN | Attention |
| 7 | N/C | Not Connected |
| 8 | RESET | Reset |
| 9 | IRQ | Interrupt Request |
| 10 | DRQ | DMA Request |
| 11 | EOP | End of Process |
| 12 | DACK | DMA Acknowledge |
| 13 | V _{SS} | V _{SS} |
| 14 | READY | Ready |
| 15 | A0 | Address 0 |
| 16 | A1 | Address 1 |
| 17 | A2 | Address 2 |
| 18 | N/C | Not Connected |
| 19 | CS | Chip Select |
| 20 | IOW | I/O Write |
| 21 | IOR | I/O Read |
| 22 | D7 | Data 7 (CPU) |
| 23 | D6 | Data 6 (CPU) |
| 24 | D5 | Data 5 (CPU) |

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|------------------------|
| 25 | Vcc | V _{CC} |
| 26 | D4 | Data 4 (CPU) |
| 27 | D3 | Data 3 (CPU) |
| 28 | D2 | Data 2 (CPU) |
| 29 | D1 | Data 1 (CPU) |
| 30 | D0 | Data 0 (CPU) |
| 31 | N/C | Not Connected |
| 32 | MSG | Message |
| 33 | C/D | Control/Data |
| 34 | V _{SS} | V _{SS} |
| 35 | 1/0 | Input/Output |
| 36 | ACK | Acknowledge |
| 37 | REQ | Request |
| 38 | SDBP | Data Bit Parity (SCSI) |
| 39 | V _{SS} | V _{SS} |
| 40 | SDB0 | Data Bit 0 (SCSI) |
| 41 | SDB1 | Data Bit 1 (SCSI) |
| 42 | N/C | Not Connected |
| 43 | SDB2 | Data Bit 2 (SCSI) |
| 44 | SDB3 | Data Bit 3 (SCSI) |
| 45 | SDB4 | Data Bit 4 (SCSI) |
| 46 | V _{SS} | V _{SS} |
| 47 | SDB5 | Data Bit 5 (SCSI) |
| 48 | SDB6 | Data Bit 6 (SCSI) |



Preliminary

Table 3. Interface Signal Definitions—SCSI Bus

Note: I indicates that the signal is an input to the KS53C80 chip. O indicates that the signal is an output from the KS53C80 chip.

| Symbol | Туре | Description |
|--------|------|--|
| SDB0-7 | 1/0 | Data Bits 0-7: Eight-bit bidirectional data bus. SDB7 is the most significant bit, and has highest priority during arbitration. |
| SDBP | 1/0 | Data Bit Parity: This bit is used for parity checking. The bit is always generated when sending information, but parity checking when receiving is optional. Data parity is odd (the number of ones, including parity, is odd). Parity is not valid during arbitration. |
| SEL | 1/0 | Select: This bit is used by the initiator to select a target or by the target to reselect an initiator. |
| BSY | 1/0 | Busy: Indicates that the SCSI bus is being used, and may be driven by both the target and the initiator. |
| ACK | 1/0 | Acknowledge: ACK is asserted by the initiator during information transfer, in response to the assertion of REQ by the target. ACK is deasserted after REQ becomes inactive. |
| ATN | 1/0 | Attention: This signal is driven by the initiator after successful selection of the target. |
| RST | 1/0 | Reset: This input indicates a reset condition on the SCSI bus. |
| 1/0 | 1/0 | Input/Output: This signal indicates the direction of data flow on the SCSI bus, and is controlled by the target. When asserted, the data is transferred to the initiator. When deasserted, data is transferred to the target. The signal also distinguishes between the selection and reselection phases. |
| C/D | 1/0 | Control/Data: This signal is controlled by the target, and indicates that data ($C\overline{D}$ deasserted) or coage phase. |
| REQ | 1/0 | Request: Controlled by the target, REQ is asserted by the target to begin the handshake associated with data transfer. REQ is deasserted on receipt of ACK from the initiator. Data is latched on the falling edge of REQ for the initiator data receive operation. |

Table 4. Interface Signal Definitions-CPU Bus

| Symbol | Туре | Description |
|--------|------|---|
| D0-7 | 1/0 | Data 0-7: This is an eight-bit bidirectional, tri-state data bus between the KS53C80 and the CPU (microprocessor). D7 is the most significant bit. |
| CS | I | Chip Select: This input from the CPU enables reading or writing of the internal register selected by address inputs A0-2. |
| DRQ | 0 | DMA Request: This signal is sent from the KS53C80 to the DMA controller, or the CPU, and requests a direct memory access (DMA) operation. It occurs only when the DMA Mode bit is set in the MODE Register. DRQ is cleared when DACK is asserted. |
| IRQ | 0 | Interrupt Request: Flags the CPU that one of the interrupt conditions has been met. This includes SCSI bus fault conditions, and events requiring CPU intervention. |
| READY | 0 | Ready: This signal is transferred from the KS53C80 to the CPU. It controls the speed of block mode DMA transfer and must be enabled by the CPU. It indicates that the chip is ready to send or receive data, and remains low (inactive) until the last byte has been sent, or until the DMA mode bit has been reset. |
| DACK | 1 | DMA Acknowledge: This input resets DRQ and, in conjunction with IOR or IOW, selects the data register to be accessed for the read or write operation. CS must be high. |
| EOP | 1 | End of Process: This input is sent to the KS53C80 by the CPU or DMA controller, to terminate the DMA transfer. If it is asserted during a DMA cycle, the byte being processed is sent, but no further bytes are requested. The KS53C80 can automatically generate an interrupt in response to receiving EOP. |
| A0-2 | I | Address 0-2: These inputs from the CPU select one of eight internal registers in the KS53C80, in conjunction with IOR, IOW and CS. |
| IOR | I | Input/Output Read: This signal is sent from the CPU, and initiates a read operation in the register selected by A0-2 and CS. |
| ĪŌŴ | t | Input/Output Write: This signal is sent from the CPU, and initiates a write operation in the register selected by A0-2 and CS. |
| RESET | I. | Reset: This input clears all registers. It does not force the SCSI signal RST to become active, and thus affects only the local KS53C80. |



Preliminary

REGISTERS

The KS53C80 is made up of eight physical registers, that are configured and addressed as 16 registers. The controlling CPU can read from or write to these registers to monitor and initiate SCSI bus activities.

There are four groups of registers:

- Three data registers: Input Data Register, Output Data Register, and the Current SCSI Data Register.
- Three control registers: Mode Register, and Initiator Command Register, Target Command Register.
- Three miscellaneous registers: Current SCSI Bus Status Register, ID Select Register, Reset Error/ Interrupts Register.
- Four DMA registers: Start DMA Send Register, Start DMA Target Receive Register, Start DMA Initiator Receive Register, DMA Status Register.

Registers are selected by the address inputs, A0-2, when CS is asserted. A read operation is initiated by $\overline{\text{IOR}}$ and a write operation by $\overline{\text{IOR}}$, so that $\overline{\text{IOR}}$ and $\overline{\text{IOW}}$ act as virtual functional address bits. Table 5 shows the register addresses, and indicates the functions performed by each register. Table 6 is a register reference chart.

| Table 5. Register | Addresses |
|-------------------|-----------|
|-------------------|-----------|

| A2 | A1 | A0 | Reg. | Register Name | Operation |
|----|----|----|------|--------------------------------|------------|
| 1 | 1 | 1 | 7 | Start DMA Initiator Receive | Write |
| 1 | 1 | 1 | 7 | Reset Error/Interrupt | Read |
| 1 | 1 | 0 | 6 | Start DMA Target Receive | Write |
| 1 | 1 | 0 | 6 | Input Data | Read |
| 1 | 0 | 1 | 5 | Start DMA Send | Write |
| 1 | 0 | 1 | 5 | DMA Status | Read |
| 1 | 0 | 0 | 4 | ID Select | Write |
| 1 | 0 | 0 | 4 | Current SCSI Control | Read |
| 0 | 1 | 1 | 3 | Target Command | Read/Write |
| 0 | 1 | 0 | 2 | Mode | Read/Write |
| 0 | 0 | 1 | 1 | Initiator Command | Read/Write |
| 0 | 0 | 0 | 0 | Current SCSI Data | Read |
| 0 | 0 | 0 | 0 | Output Data | Write |



Note: X = Don't Care



Table 6. Register Reference Chart

Data Registers

Data registers are used to transfer data to and from the SCSI bus and the microprocessor bus.

Input Data Register—6 (Read Only)

FUNCTION:

Holds data received from the SCSI bus during a DMA operation. As an option, parity may be checked when the register is loaded.

When this register is functioning as a read-only input data register, data are latched into the register under the following conditions:

- ACK goes low DMA target receive operation.
- REQ goes low DMA initiator operation.
- DMA MODE bit is set.

The register can be read by asserting IOR and DACK at the same time or by a CPU read operation of address location 6. Note that DACK and CS must never be active simultaneously.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|
| х | Х | Х | х | х | X | х | Х |
| SDB7 | SDB6 | SDB5 | SDB4 | SDB3 | SDB2 | SDB1 | SDBO |

Output Data Register-0 (Write Only)

FUNCTION:

Used for sending information to the SCSI bus. It is used to assert the ID bits during the arbitration and selection phases. Data is sent to the register using a normal write operation, or by asserting IOW and DACK at the same time, under DMA control, irrespective of Address and \overline{CS} . In I/ \overline{O} operation, this register is written when IOW is asserted, A0-2 = 000, and \overline{CS} = 0.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|
| х | х | х | х | х | Х | X | Х |
| SDB7 | SDB6 | SDB5 | SDB4 | SDB3 | SDB2 | SDB1 | SDB0 |

Current SCSI Data Register-0 (Read Only)

FUNCTION:

Enables the microprocessor to read the active SCSI data bus of any time. Used during programmed I/O data read, or arbitration. The SCSI bus data are not latched. A read operation of this register is initiated when \overline{CS} is low, and address 0 (A0-2 = 000) is sent from the CPU. \overline{IOR} must be low to enable the read. This register is also read during arbitration to determine whether devices with higher priority are also arbitrating.

If parity checking is enabled, the SCSI bus parity is checked at the beginning of the read cycle. Parity error checking is not guaranteed during arbitration.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|
| Х | х | Х | Х | Х | х | Х | х |
| SDB7 | SDB6 | SDB5 | SDB4 | SDB3 | SDB2 | SDB1 | SDBO |

Control Registers

These registers store the control signals that govern the operation of the CPU and SCSI buses.

Mode Register-2 (Read/Write)

FUNCTION:

Controls the operating modes of the chip, deciding whether the chip is to function as initiator or target; whether DMA transfers are to be used; and whether interrupts are to be generated for a number of error conditions. The register is set during a write operation $(\overline{IOW} = 0)$, and may be sampled during a read operation $(\overline{IOR} = 0)$, to check the value of the internal control bits.

REGISTER CONFIGURATION

| | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---|---|------|-------|---------------|--------------------------|-----------------------------------|---|-----------------------------------|-------------------------------|
| 1 | х | х | х | X | х | х | х | х | |
| | | | Enab | Enab le Pa | Enab le Pa trity (| Moni Ile EC arity I Chec | Enab itor E DP In Interr king | Contro le DM SY iterrupt | ol arbitration A Mode t |
| | | Enac | ne la | rget | vioae | • | | | |

Block Mode DMA

BIT 7-BLOCK MODE DMA

This bit must be used in conjunction with Bit 1 (DMA Mode)

Normal DMA Mode

BLOCK MODE DMA = 0 and DMA MODE bit = 1: The DMA handshake is the normal interlocked handshake. The rising edge of DACK indicates the end of each byte transfer.



Block DMA Mode

BLOCK MODE DMA = 1 and DMA MODE bit = 1: \overrightarrow{DACK} is allowed to remain active during DMA operation, and READY can be used to request the next data transfer. The trailing edge of \overrightarrow{IOW} or \overrightarrow{IOR} indicates the end of each byte transfer.

This mode is compatible with the KS82C37 DMA Controller.

BIT 6-TARGET MODE

TARGET MODE = 1: $\overline{C/D}$, $\overline{I/O}$, \overline{MSG} and \overline{REQ} are asserted on the SCSI bus, and the chip acts as the SCSI device target.

TARGET MODE = 0: ATN, ACK are asserted on the SCSI bus, and the device acts as the SCSI device initiator.

BIT 5 - PARITY CHECK

PARITY CHECK = 1: Parity error is saved in the parity error latch whenever data is received under DMA control, or read out from the Current SCSI Data Register (0).

The state of the parity bit can be determined by reading the DMA status register (5), and can be reset by reading the Reset Error/Interrupt Register (7).

PARITY CHECK = 0: Parity error is not saved in the parity error latch.

BIT 4-ENABLE PARITY INTERRUPT

ENABLE INTERRUPT PARITY = 1: If a parity error is detected when this bit is set, and if PARITY CHECK is set, an interrupt (IRQ) is generated.

ENABLE INTERRUPT PARITY = 0: Disabled.

BIT 3-EOP INTERRUPT

INTERRUPT \overline{EOP} = 1: If this bit is set, an interrupt is generated when the DMA controller asserts \overline{EOP} . \overline{EOP} is valid in conjunction with either \overline{IOR} , \overline{IOW} and \overline{DTACK} .

INTERRUPT EOP = 0: Disabled.

BIT 2-BUSY MONITOR

BUSY MONITOR = 1: If \overrightarrow{BSY} unexpectedly goes inactive for longer than 400 ns, but less than 1200ns, an interrupt is generated. This causes the lower six bits of the Initiator Command Register to be reset (0), and all signals are disabled on the SCSI bus until the Busy Error bit is reset. This feature allows the CPU to respond if the SCSI bus becomes available.

BUSY MONITOR = 0: Busy Monitor is disabled, and no interrupt is generated.

BIT 1-DMA MODE

DMA MODE = 1: If this bit is set, the KS53C80 is in DMA Mode, and the internal state machine controls \overrightarrow{ACK} , REQ and the CPU signals DRQ and READY automatically. ASSERT DATA BUS (register 1, bit 0) must be active for all DMA transfers. TARGET MODE (Register 2, bit 6), must be active (1) for a write operation to port 6, and inactive (0) for a write operation to port 7 (initiator role). BSY must be active when this bit is set.

DMA Mode is not reset when $\overline{\text{EOP}}$ is received, but must be reset by the CPU. However, $\overline{\text{EOP}}$ automatically inhibits additional DMA cycles.

DMA MODE = 0: Stops all DMA transfers.

BIT 0-ARBITRATION

ARBITRATION = 1: Starts the arbitration process. Before this bit is set, the Output Data Register (0) should contain the correct SCSI device ID. The KS53C80 waits for the SCSI bus to be free before starting arbitration. The status of the arbitration phase can be checked by reading bit 5 and 6 in Register 1: Arbitration in Progress (bit 6), Lost Arbitration (bit 5).

ARBITRATION = 0: Disabled

Initiator Command Register-1 (Read or Write)

FUNCTION:

Asserts and monitors certain initiator SCSI bus signals, and monitors bus arbitration.

REGISTER CONFIGURATION



Assert RST

BIT 7 - ASSERT RESET

ASSERT RESET = 1: $\overrightarrow{\text{RST}}$ is asserted on the SCSI bus, initializing all devices on the bus to the reset condition. IRQ goes active (high) indicating a SCSI reset. This interrupt cannot be disabled by masking it out. All control registers and logic are reset to '0' except the RST bit itself, and the Test Mode bit (Register 1, bit 6).

ASSERT RESET = 0: a). \overrightarrow{RST} is disabled. b). External RESET may have been used.



BIT 6-ARBITRATION IN PROGRESS (Read Only)

ARBITRATION IN PROGRESS = 1: The arbitration bit is set, provided that the ARBITRATE bit (Register 2, bit 6) is also set. It indicates that the KS53C80 has detected a bus free phase, and is currently arbitrating for the bus. Resetting the ARBITRATE bit also resets ARBITRATION IN PROGRESS.

BIT 6-TEST MODE (Write Only)

TEST MODE = 1: When this bit is set, all output drivers, including SCSI and CPU signals are tristated. All writable registers can be accessed during Test Mode.

This function is used only during testing. When the bit is reset, the KS53C80 returns to normal operation. It can be reset by CPU signal RESET. It is not affected by RST on the SCSI bus, or by ASSERT RST bit in the Initiator Command Register.

BIT 5-LOST ARBITRATION (Read Only)

LOST ARBITRATION = 1: When this bit is asserted, it indicates that the KS53C80 has arbitrated for the bus, and detected that another device on the bus, with higher priority, has asserted the SEL line. The ARBITRATE bit (Register 2, bit 2) must be active at this time.

BIT 4-ASSERT ACK

ASSERT ACK = 1: When this bit is set, ACK is asserted on the SCSI bus. The TARGET MODE bit (Register 2, bit 6) must be reset at this time, indicating that the KS53C80 is the initiator.

BIT 3-ASSERT BSY

ASSERT BSY = 1: BSY is asserted on the SCSI bus. This only signifies that the process of selection or reselection has been completed.

BIT 2-ASSERT SEL

ASSERT SEL = 1: SEL is asserted on the SCSI bus. SEL is normally asserted after a successful arbitration.

ASSERT SEL = 0: Resetting this bit deasserts the SEL line.

BIT 1-ASSERT ATN

ASSERT ATN = 1: If the KS53C80 is the initiator (TARGET Mode bit, Register 2, bit 6 reset), ASSERT ATN asserts the ATN line to request a message out phase.

BIT 0-ASSERT DATA BUS

ASSERT DATA BUS = 1: If this bit is set, the open drain drives of $\overline{SDB0-7}$ and the parity bit (Output Data Register) are enabled. Data and parity are asserted on the SCSI bus. For this to occur, the following conditions must exist:

- The phase signals (I/O, MSG, C/D) agree with ASSERT I/O, ASSERT C/D, and ASSERT MSG in the Target Command Register, meaning that there is no phase mismatch.
- The i/O is inactive, which means the output is to the target.
- TARGET MODE is inactive.

When the KS53C80 operates as target, the TARGET Mode bit must be set, and the outputs are asserted unconditionally. During arbitration, ASSERT DATA BUS bit has no influence.

Target Command Register—3 (Read/Write)

FUNCTION:

This register controls and monitors the SCSI information transfer phases.

The functions and the conditions governing the functions of this register differ, depending upon whether the KS53C80 is acting as initiator or target.

Initiator (Read):

The Target Command Register allows the target to monitor and set/reset the SCSI lines \overline{REQ} , \overline{MSG} , $\overline{C/D}$ and $\overline{I/O}$. In addition, reading a '1' in bit 7 signals that the last byte has been send to the SCSI bus during a DMA write operation.

Target (Write):

When the device is in Target Mode, the register enables the CPU to control the SCSI bus information transfer phase asserted by the target.

REGISTER CONFIGURATION





BIT 7-LAST BYTE SENT

LAST BYTE SENT = 1: This bit is set to indicate that the last byte in a DMA transfer has been sent to the SCSI bus.

BITS 6-4-NOT USED

BIT 3-ASSERT REQ

ASSERT REQ = 1: REQ is asserted. Note that the REQ line is asserted only if the KS53C80 is in Target Mode (Register 2 bit 6 is set.)

ASSERT REQ = 0: REQ is deasserted.

BITS 2-0-ASSERT REQ, ASSERT MSG, ASSERT C/D

These bits are encoded to control a variety of SCSI bus functions.

| MSG | C/D | 1/0 | Phase | Direction I(nitiator) |
|-----|-----|-----|------------------|--------------------------|
| 0 | 0 | 0 | Data Out | I → T |
| 1 | 0 | 0 | Unspecified | |
| 0 | 1 | 0 | Command Transfer | I → T |
| 1 | 1 | 0 | Message Out | 1 → T |
| 0 | 0 | 1 | Data In | I ← T |
| 1 | 0 | 1 | Unspecified | |
| 0 | 1 | 1 | Status | I ← T |
| 1 | 1 | 1 | Message In | I ← T |

 $\overline{I/O}$ controls the bidirectional SCSI bus, and decides whether it is to function as an input or output bus to the KS53C80. When $\overline{I/O}$ is high, the SCSI bus functions as an input bus to the chip. When $\overline{I/O}$ is low (active) it is an output bus from the chip. The $\overline{I/O}$ line is asserted only if the Target Mode bit is set.

 $\overline{C/D}$ determines whether control information or data is transferred on the bus. When $\overline{C/D}$ is high, control information is transferred on the bus. When $\overline{C/D}$ is low (active) data is transferred on the bus.

MSG selects between Message and Status or Command transfers on the bus. When it is high, status or commands are transferred. When MSG is low (active) messages are transferred.

When the KS53C80 is connected as Initiator and the DMA mode bit is true, a phase mismatch interrupt is generated when $\overrightarrow{\text{REQ}}$ goes active and the phase lines I/O, $\overrightarrow{\text{C/D}}$ and $\overrightarrow{\text{MSG}}$ are in different state than the appropriate bit in the Target command register.

Miscellaneous Registers

Current SCSI Bus Control Register-4 (Read Only)

FUNCTION:

This register is used to monitor seven SCSI bus control signals, and the data parity bit. The SCSI control lines are not latched. The CPU may sample the register to determine the current bus phase, or poll REQ to see if a data transfer is pending. Note that the SCSI signals are true (low) if the appropriate bit is set in the register.

REGISTER CONFIGURATION



BIT 7-RST

 \overline{RST} = 1: SCSI bus is in a reset condition. RST = 0: SCSI bus in not reset.

BIT 6-BSY

BSY = 1: SCSI bus is being used.

BSY = 0: SCSI bus is free.

BIT 5-REQ

 REQ = 1: Indicates a request for a REQ/ACK data transfer

 has been received by the KS53C80.

 REQ = 0: REQ is inactive.

BIT 4-MSG

 \overline{MSG} =.1: The bus transfer is in the message phase. \overline{MSG} = 0: The bus is not in message phase.

BIT 3-C/D

 $\overline{C/D}$ = 1: Data is on the bus.

 $\overline{C/D}$ = 0: Control signals are on the bus.

BIT 2-1/O

 $\overline{I/O}$ = 1: Data is being transferred to the initiator.

1/O = 0: The bus is active as an input bus.



Preliminary

BIT 1-SEL

 SEL = 1: The initiator has selected a target, or a target has reselected an initiator.

SEL = 0: The device is not selected.

BIT 0-SDBP

SDBP = 1/0: Indicates state of parity bit.

Note that parity is odd, so SDBP is set high or low, (depending upon the state of the eight data bits), to force an odd number of ones, including the parity bit.

ID Select Register-4 (Write Only)

FUNCTION:

Monitors a single device ID if selection or reselection is being attempted. An ID number is given to each SCSI device in a system, by assigning one bit of the ID register. If an ID match is found while a bus-free condition exists, BSY false and SEL is active, the KS53C80 will generate an interrupt to indicate a selection or reselection.

Parity is checked in the selected device if ENABLE PARITY CHECKING is appropriately set (active).

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|
| х | х | Х | Х | Х | Х | X | х |
| SDB7 | SDB6 | SDB5 | SDB4 | SDB3 | SDB2 | SDB1 | SDB0 |

Reset Error/Interrupt Register-7 (Read Only)

FUNCTION:

This is a dummy register. When the register is read, the following actions take place:

- Reset Interrupt Request (IRQ) signal.
- Interrupt Latch request bit reset in Register 5.
- Busy Error is reset in Register 5.
- Parity Error is reset in Register 5.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| X | х | Х | х | Х | х | Х | х |

DMA Registers

Three write-only registers initiate all DMA activity. The following Mode bits must be set appropriately, before a write operation is performed in any of these registers. Data (D0-7) are not valid and are meaningless when a write operation is being performed in one of the DMA registers.

| Target Mode | DMA Mode | Block* Mode DMA | Register Selected |
|----------------|-------------|--------------------|-----------------------------|
| х | 1 | 1/0 | Start DMA Send |
| 1 | 1 | 1/0 | Start DMA Target Receive |
| 0 | 1 | 1/0 | Start DMA Initiator Receive |

* This bit is set (1) to enable Block Mode DMA transfer. If it is 0, a normal DMA transfer is initiated.

Start DMA Send Register—5 (Write Only)

FUNCTION:

Initiates a DMA send from the DMA to the SCSI bus, during either a Target or an Initiator operation. The DMA MODE bit (Register 2, bit 1) must be set prior to starting a DMA operation.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| х | х | х | х | х | х | Х | х |

Start DMA Target Receive Register—6 (Write Only)

FUNCTION:

Initiates a DMA receive from the SCSI bus to the DMA, during Target mode only. Both the DMA Mode bit (Register 2, bit 1) and the TARGET Mode bit (Register 2, bit 6) must be set.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| х | х | Х | х | Х | Х | х | Х |

Start DMA Initiator Receive Register-7 (Write Only)

FUNCTION:

Initiates a DMA receive from the SCSI bus to the DMA, during Initiator mode only. The DMA Mode Bit (Register 2, bit 1) must be set, and the TARGET Mode Bit (Register 2, bit 6) must be reset prior to this operation.

REGISTER CONFIGURATION

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---|---|---|---|---|---|---|---|
| х | х | Х | х | х | х | х | Х |



DMA Status Register-5 (Read Only)

FUNCTION:

Monitors the control signals not found in the Current SCSI Bus Status Register (ATN, ACK), and six status bits.

REGISTER CONFIGURATION



BIT 7-END OF DMA TRANSFER

END OF DMA TRANSFER = 1: This bit is set only if a valid EOP has been received: DACK, EOP and either the read initiate (\overline{IOR}) or write initiate (\overline{IOW}) signals are active at the same time. REQ and ACK should be monitored to make sure that the last byte has actually been transferred, since EOP may go active while the last byte is being sent to the Output Data Register.

This bit is reset by whenever the DMA MODE bit is reset in the Mode Register. This may occur when the busy condition is lost. Therefore, the DMA <u>STATUS</u> Register should be read before resetting the <u>ASSERT BSY</u> bit (Register 1, bit 3), at the conclusion of the DMA transfer.

BIT 6-DMA REQUEST

DMA REQUEST = 1: Permits the CPU to read the output pin DRQ.

The bit is cleared by resetting the DMA MODE bit in the Mode Register, or by asserting DACK and IOW for DMA send (write) operations, and DACK and IOR for DMA read operations. It is not reset if a Phase Mismatch Interrupt Occurs

BIT 5-PARITY ERROR

PARITY ERROR = 1: Indicates that a parity error has occurred during device selection, or during receipt of data.

It can be set only when the ENABLE PARITY CHECK bit is active. It is cleared by reading the RESET PARITY/ INTERRUPT Register (7).

BIT 4-INTERRUPT REQUEST ACTIVE

INTERRUPT REQUEST ACTIVE = 1/0: Indicates the current state of the IRQ output.

The bit is cleared by reading the Reset Parity/Interrupt Register.

BIT 3-PHASE MATCH

PHASE MATCH = 1: When active, it indicates whether the lower three bits of the Target Command Register match the Current SCSI bus signals, \overline{MSG} , $\overline{C/D}$, $\overline{I/O}$. This bit must be set before data is transferred on the SCSI bus. The bit is updated constantly, to reflect the current status. It is used by the initiator. (SCSI signals \overline{MSG} , $\overline{C/D}$ and $\overline{I/O}$ indicate the current transfer phases.)

BIT 2-BUSY ERROR

BUSY ERROR = 1: Indicates the loss of the \overrightarrow{BSY} signal. It is set if MONITOR BUSY is active (1) and \overrightarrow{BSY} goes inactive for at least the bus-settle period of 400ns. When this bit is set, SCSI outputs are disabled, and DMA MODE is reset.

BIT 1-MONITOR ATN

BIT 0-MONITOR ACK

MONITOR ACK = 1/0: Indicates the state of the SCSI bus control signal ACK. This bit is monitored by the target device.

DATA TRANSFER MODES

The KS53C80 controls data transfer between SCSI bus devices. It supports four operating modes:

- Programmed Input/Output (I/O) transfer
- Normal Direct Memory Access (DMA) transfer
- Block DMA transfer
- Pseudo DMA transfer.

Programmed I/O Transfer

This transfer mode is used to transfer small data blocks, such as control, message or status.



To start an initiator send operation, bits $\overline{C/D}$, $\overline{I/O}$ and \overline{MSG} in the Target Command Register are set to enable control or data to be placed on the bus; to enable the SCSI bus as an input or an output device; and to determine whether the transfer is a message or non-message transfer.

For an operation to start, there must be a phase match; ASSERT DATA BUS must be active, and the I/O signal must be inactive. The handshake signals REQ and ACK are monitored and asserted individually, by reading the CPU and writing the appropriate register bits.

The data to be transferred is loaded into the Output Data Register (0). The processor waits until \overrightarrow{REQ} is asserted (Register 4, bit 5), and then looks for a Phase Match. If there is an appropriate match, ASSERT ACK is asserted, to complete the handshake. The CPU samples \overrightarrow{REQ} until it becomes inactive, indicating that the request for transfer has been met. At that point, ASSERT ACK is reset.

Normal DMA Transfer

DMA transfers are generally used to transfer large blocks of data. The DMA Mode bit must be set, and the BLOCK Mode bit must be reset.

To initiate a DMA transfer the KS53C80 generates a DMA request (DRQ) to transfer a byte to or from the DMA Controller. This DRQ is output to the DMA Controller. The DMA Controller acknowledges receipt, with the DAGK handshaking signal, and asserts either IOR or IOW, to enable a read or a write operation, respectively. DRQ is terminated when DACK goes active, and DACK is terminated at the end of the minimum pulse width for IOR or IOW. This procedure is followed for each byte transferred. Note that DACK must not be active while CS is active.

DMA Block Transfer

To increase transfer rate, an external DMA device, such as the KS82C37 can go into block mode transfer, and perform sequential DMA transfers, without giving up the bus to the CPU. Block mode transfers are supported for both Target and Initiator roles. In this mode, the BLOCK Mode bit must be set.

At the start of the transfer, DRQ is asserted, as for normal transfer. DACK is then asserted, to acknowledge request, and remains active during the entire transfer. While DACK is active, the CPU cannot gain access to the system bus. IOR or IOW is asserted, to initiate the read or write operation. When the read or write initiate is terminated, READY goes active, indicating that the KS53C80 is ready for another data transfer. READY is used to insert wait states in a read or write cycle as long as READY is low.

To get the best performance in block mode, the DMA logic may optionally use the normal DMA mode DRQ-DACK handshaking.

Block Mode transfers end when IOR or IOW goes inactive. This means that another transfer can be initiated, without waiting for DACK, thus increasing the data throughput rate.

READY will be false (low) whenever the Input Data Register (R6) or the byte in the Output Data Register (R0) is not sent to the SCSI data bus.

Care must be taken when using READY as a DMA request signal. If a phase mismatch error occurs during transfer, READY will remain inactive and INT will be asserted. In this instance, the control has to given back from the DMA Controller to the CPU so that the interrupt can be received.

Emulated DMA Mode Transfer During I/O Transfers

To improve performance during I/O transfers, and avoid continually monitoring and asserting REQ and ACK, the system may be set up to emulate DMA mode during I/O transfers.

The KS53C80 operates in DMA mode, and uses the CPU to generate the DMA handshake signals. DRQ is then monitored by polling the DMA REQ bit (6) in the DMA Status Register (5); by sampling the signal through an external IO port; or by using it to generate a CPU interrupt.

When DRQ is detected, the CPU can proceed with a DMA read or write transfer. External decoding is used to generate the appropriate IOR, IOW and DACK signals. Since external logic is often needed to generate CS, the designer can take advantage of the same logic to generate DACK at no extra cost.

Halting DMA Operation

The DMA operation may be halted in a number of ways, as described below.

Using the EOP Signal

To halt DMA operation, $\overline{\text{EOP}}$ is asserted for the required minimum time while IOR or IOW and DACK are simultaneously active. If $\overline{\text{EOP}}$ goes active and neither IOR or IOW is active, an interrupt is generated, but the DMA transfer continues.

3



The EOP signal does not reset the DMA MODE bit, so provisions must be made to do this. In addition, since EOP may go active during the last byte sent to the Output Data Register, the REQ and ACK signals should be monitored to make sure that the last byte **has actually** been sent. In addition, LAST BYTE SEND (Register 3, bit 7) can be monitored. Note that this bit is not implemented in all 5380-type SCSI controllers.

Bus Phase Mismatch Interrupt

Bus phase mismatch halts a DMA transfer. This method can be used if the KS53C80 is operating as an initiator. It prevents recognition of REQ, and disables all the SCSI data and parity drivers. If REQ becomes active, an interrupt will be generated. The DMA transfer is stopped, however the DMA MODE bit must be reset by the CPU or by a valid EOP signal.

Resetting the DMA MODE Bit

A DMA mode transfer may be terminated at any time by resetting the DMA MODE bit. This bit should also be reset if the operation was halted by EOP or by a phase mismatch interrupt.

If the DMA MODE bit is used instead of EOP during a Target role operation, the time when the bit is reset is critical, and in most instances, it is easier to use EOP when the device is in Target Mode. If the KS53C80 is receiving data as the target device, DMA MODE should be reset when the last DRQ is received, and before DACK is asserted. Otherwise, an additional REQ will occur. When DMA MODE is reset, DRQ is terminated. However, the last byte received will remain in the Input Data Register, and may be obtained either by performing a normal CPU read operation, or by cycling DACK and IOR.

The DMA MODE bit must be set before writing to any of the Start DMA registers for subsequent bus phases.

INTERRUPTS

The KS53C80 generates an interrupt signal (IRQ) which it sends to the processor when a task has been completed or if an abnormal operating condition is detected. The following occurrences will cause IRQ to be asserted:

- The KS53C80 is selected or reselected
- The operation is completed and EOP is asserted during a DMA transfer
- The SCSI bus is disconnected and the BSY signal is lost
- A parity error is detected

- The SCSI bus is reset
- There is a SCSI bus phase mismatch.

When the CPU receives an interrupt (IRQ), it reads the DMA Status Register and the Current SCSI Bus Status Register, to determine what was the cause of the interrupt.

IRQ is reset by writing to the Reset Error/Interrupt Register (7), or by driving RESET active to implement an external reset.

Selection/Reselection Interrupt

A select interrupt occurs when the select signal (SEL) is active; the device ID is valid, and the SCSI bus is not busy (BSY inactive for a bus-settle delay of at least 400 nanoseconds). If 1/O is active, this is considered to be a reselect interrupt.

ID status is decided by a match in the ID Select Register (4). A single-bit match is adequate to enable the interrupt. SCSI bus protocol requires that not more than two devices be active during the selection process. The Current SCSI Data Register (0) is read to make sure that this condition is met.

If parity checking is supported, parity is also expected to be good during the selection phase. So if ENABLE PARITY BIT (Register 2, bit 5) is set, the PARITY ERROR bit should be sampled to make sure that there is no parity error.

The appropriate settings for the DMA Status Register and Current SCSI Bus Register during a selection/ reselection interrupt are shown below.

DMA Status Register-5 Read Only



Preliminary

Current SCSI Bus Status Register-4 Read Only



The select interrupt is disabled by writing all zeros into the ID Select Register (4)

End of Process (EOP) Interrupt

An end of process signal (\overline{EOP}) occurring during a DMA transfer (DMA MODE active), sets the END OF DMA status bit (Register 5, bit 7) and generates an interrupt. ENABLE EOP INTERRUPT bit (Register 2, bit 3) is set. EOP is not recognized unless EOP, DACK and either IOR or IOW are concurrently active time. DMA transfers will still occur if EOP is asserted.

The appropriate settings for the DMA Status Register and the Current SCSI Bus Status Register during an EOP interrupt, are shown below.

DMA Status Register-5 Read Only



Current SCSI Bus Status Register-4 Read Only



This interrupt is disabled by resetting the ENABLE EOP INTERRUPT bit.

Loss of Busy Interrupt

This interrupt is generated if the $\overline{\text{BSY}}$ signal goes false (indicating disconnection of the SCSI bus) for at least a bus-settle delay period of 400 nanoseconds.

The appropriate settings for the DMA Status Register and the Current SCSI Bus Status Register during a loss of BSY interrupt, are shown below.

DMA Status Register-5 Read Only



End of DMA

Current SCSI Bus Status Register—4 Read Only



The Loss of Busy Interrupt is disabled by resetting the MONITOR BUSY bit.

Parity/Error Interrupt

Parity status is checked by reading the Current SCSI Data Register. If the PARITY ERROR bit is set, an interrupt will be generated, provided that the ENABLE PARITY CHECK bit (5) and ENABLE PARITY INTERRUPT bit (Register 2, bit 4) are set in the Mode Register (Register 2, bit 5). The parity checking feature can be used without generating a parity error interrupt if the ENABLE PARITY CHECK bit is disabled.

The appropriate settings for the DMA Status Register and the Current SCSI Bus Status Register during Parity Error interrupt, are shown below.



DMA Status Register-5 Read Only



Current SCSI Bus Status Register-4 Read Only



SCSI Bus Reset Interrupt

RST going active generates the SCSI Bus Reset Interrupt. After a bus clear delay of 800 nanoseconds, the KS53C80 releases all bus signals. This type of interrupt may also be generated by setting ASSERT RST (Register 1, bit 7). Since RST is not latched in the Current SCSI Bus Status Register, this bit may not be set when the register is read. The reset status may then be decided by default.

The appropriate settings for the DMA Status Register and the Current SCSI Bus Status Register during SCSI Bus Reset interrupt, are shown below.





Current SCSI Bus Status Register-4 Read Only



This interrupt may not be disabled.

SCSI Bus Phase Mismatch Interrupt

The SCSI bus phases are controlled by $\overline{I/O}$, $\overline{C/D}$ and \overline{MSG} . These signals are constantly compared with corresponding bits in the Target Command Register (ASSERT I/O, ASSERT C/D, ASSERT MSG). The results of the comparison are stored in DMA Status Register (PHASE MATCH).

If a phase mismatch is detected during a DMA transfer (DMA MODE active) when REQ is active, an interrupt is generated. REQ is not recognized during a phase mismatch, and the KS53C80 is disconnected from the SCSI bus during an initiator send operation. SDB0-7 cannot be driven, even if ASSERT DATA BUS is active.

This interrupt is significant only when the device is acting as initiator. It may occur in Target mode, if another device is driving the phase lines to a different state.

The appropriate settings for the DMA Status Register and the Current SCSI Bus Status Register during Bus Phase Mismatch interrupt, are shown below.

DMA Status Register-5 Read Only





Preliminary

Current SCSI Bus Status Register-4 Read Only



The bus phase mismatch interrupt is disabled by resetting the DMA MODE bit.

RESETS CONDITIONS

There are three ways in which the KS53C80 can be reset.

Chip Reset

The chip is reset when the RESET input from the processor goes active and remains active for a minimum time. The chip is initialized, and all internal registers and control logic are cleared. This signal does not reset the SCSI bus.

SCSI Bus Reset (RST) Received

The RST input from the SCSI bus generates an interrupt (IRQ), and resets all internal logic and registers in the chip, with the exception of the IRQ latch, and the ASSERT RST bit 7 in the Initiator Command Register.

SCSI Bus Reset (RST) Issued

RST may also go active on the SCSI bus if the CPU sets ASSERT RST (bit 7) in the Initiator Command Register. RST clears all internal logic and registers, as described above, with the exception of IRQ and ASSERT RST. RST generated in this way remains active until either ASSERT RST is reset, or until a chip reset is initiated.



DC CHARACTERISTICS

This section provides the DC power characteristics for the KS53C80 SCSI Controller.

Absolute Maximum Ratings

| Supply Voltage | 9 | -0.5V | to | 7.0V |
|----------------|---|-------|----|------|
| Input Voltage | | OV | to | 5.5V |

Power Requirements

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-------------------|---------------------|-----------|-----|-----|-----|------|
| V _{CC} | Supply Voltage | | 4.5 | 5.0 | 5.5 | V |
| I _{DD} * | Supply Current | | _ | 10 | 20 | mA |
| T _A | Ambient Temperature | | 0.0 | 25 | 70 | °C |

* All input pins should not be floating.

Input Requirements

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-----------------|------------------|-------------------------|------|--|------|------|
| VIH | Input High Level | | 2.0 | | 5.25 | v |
| VIL | Input Low Level | | -0.3 | — | 0.8 | V |
| SCSI Bus | | | | •••••••••••••••••••••••••••••••••••••• | | |
| Чн | Input High Level | V _{IH} = 5.25V | - | — | 50 | μA |
| IIL | Input Low Level | V _{IL} = OV | _ | _ | -50 | μA |
| Other Pins | | | | | | |
| l _{ін} | Input High Level | V _{IH} = 5.25V | | | 10 | μA |
| ۱ _{۱L} | Input Low Level | V _{IL} = 0V | _ | - | -10 | μA |

Output Requirements

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|-----------------|-------------------|--|--|--------|---------|------|
| SCSI Bus | | | | | · · · · | |
| V _{OL} | Output High Level | V _{CC} = Min., I _{OL} = 48.0mA | | | 0.5 | V |
| Other Pins | | | ······································ | •••••• | | |
| V _{OH} | Output High Level | V _{SS} = Min., I _{OH} = -3.0mA | 2.4 | _ | | V |
| V _{OL} | Output Low Level | V _{SS} = Min., I _{OL} = 7.0mA | _ | _ | 0.5 | V |

AC SWITCHING CHARACTERISTICS

Figures 4 through 12 provide switching characteristics for a number of typical KS53C80 operations:

- Figure 4. CPU Write Cycle Timing
- Figure 5. CPU Read Cycle Timing
- Figure 6. DMA Read (Block Mode) Target Receive Timing
- Figure 7. DMA Write (Block Mode) Target Send Timing
- Figure 8. DMA Read (Non-Block Mode) Target Receive Timing
- Figure 9. DMA Write (Non-Block Mode) Target Send Timing
- Figure 10. DMA Write (Non-Block Mode) Initiator Receive Timing
- Figure 11. DMA Write (Non-Block Mode) Initiator Send Timing
- Figure 12. Arbitration Timing
- Figure 13. Reset Timing



Preliminary

Figure 4. CPU Write Cycle Timing



| | | | 1.5M/sec | | | ; | | |
|------|------------------------------------|-----|----------|-----|-----|-----|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | Address Setup to Write Enable | 20 | | | 10 | | | ns |
| T2 | Address Hold from End Write Enable | 20 | | | 10 | | | ns |
| Т3 | Write Enable Width | 70 | | | 35 | | | ns |
| T4 | Chip Select Hold from End of IOW | 0 | 1 | | 0 | | | ns |
| T5 | Data Setup to End of Write Enable | 50 | | | 20 | | | ns |
| Т6 | Data Hold Time from End of TOW | 30 | | | 10 | | | ns |

Note: Write enable is the occurrence of \overline{CS} and \overline{IOW} .

Figure 5. CPU Read Cycle Timing



| | | | 1.5M/sec | • | | 3.0M/sec | > | 1 |
|------|-----------------------------------|-----|----------|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | Address Setup to Read Enable | 20 | | | 10 | | - | ns |
| T2 | Address Hold from End Read Enable | 20 | | | 10 | | | ns |
| Т3 | Chip Select Hold from End of IOR | 0 | | | 0 | | | ns |
| T4 | Data Access Time from Read Enable | | | 130 | | | 65 | ns |
| T5 | Data Hold Time from End of IOR | 20 | | | 10 | | | ns |

ţ,

'ę

Note: Read enable is the occurrence of \overline{CS} and \overline{IOR} .

? ;;



Preliminary





| | | | 1.5M/sec | ; | | 3.0M/sec | : | |
|------|-----------------------------------|-----|----------|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | DRQ False from DACK True | | | 130 | | | 60 | ns |
| T2 | IOR Recovery Time | 120 | | | 60 | | | ns |
| ТЗ | Data Access Time from Read Enable | | 100 | 110 | | | 50 | ns |
| T4 | Data Hold Time from End of IOR | 20 | | Γ | 10 | | | ns |
| T5 | Width of EOP Pulse | 100 | | | 50 | | | ns |
| T6 | IOR False to REQ True (ACK False) | | | 190 | | | 70 | ns |
| Т7 | ACK True to REQ False | | | 125 | | | 50 | ns |
| Т8 | ACK False to REQ True (IOR False) | | | 170 | | | 70 | ns |
| Т9 | ACK True to READY True | | | 140 | | | 60 | ns |
| T10 | READY True to Valid CPU Data | | | 50 | | | 20 | ns |
| T11 | IOR False to READY False | 20 | 125 | 140 | | | 70 | ns |
| T12 | SCSI DATA Setup Time to ACK True | 20 | | | 10 | | | ns |
| T13 | SCSI DATA Hold Time from ACK True | 50 | | | 20 | | | ns |

Note: DACK, IOR, and EOP = 1, for at least T5 for EOP pulse recognition. Read enable is DACK and IOR occurrence.







| | | | 1.5M/sec | | | 3.0M/sec | ; | 1 |
|------|-----------------------------------|-----|----------|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | DRQ False from DACK True | 100 | | 130 | | | 60 | ns |
| T2 | Write Enable Width | 100 | | | 50 | | | ns |
| ТЗ | Write Recovery Time | 120 | | | 60 | | | ns |
| T4 | Data Setup to End of Write Enable | 50 | | | 20 | | | ns |
| T5 | Data Hold Time from End of IOW | 40 | 1 | | 20 | | | ns |
| Т6 | Width of EOP Pulse | 100 | | | 50 | | | ns |
| T7 | ACK True to REQ False | | | 125 | | | 60 | ns |
| Т8 | REQ from End of IOW (ACK False) | | | 180 | | | 100 | ns |
| Т9 | REQ from End of ACK (IOW False) | | | 170 | | | 90 | ns |
| T10 | ACK True to READY True | | | 140 | | | 70 | ns |
| T11 | READY True to IOW False | 70 | | | 30 | | | ns |
| T12 | IOW False to READY False | 20 | 130 | 140 | | | 70 | ns |
| T13 | DATA Hold Time from ACK True | 40 | | | 20 | | | ns |
| T14 | Data Setup to REQ True | 60 | | | 30 | | | ns |

Note: DACK, IOW, and EOP = 1, for at least T6 for EOP pulse recognition. Write enable is DACK and IOW occurrence.



-7277 - 7 - 8 - 9 Preliminary





| | | 1.5M/sec | | | | 3.0M/sec | ; | |
|------|---|----------|-----|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | DRQ False from DACK and IOR True | | | 130 | | | 60 | ns |
| T2 | DACK False to DRQ True | 30 | | | 20 | | | ns |
| T3 | DACK Hold Time from End of IOR | 0 | | | 0 | | | ns |
| T4 | Date Access Time from Read Enable (ÎOi and DACK Low) | | | 115 | | | 60 | ns |
| T5 | Data Hold Time from End of IOR | 20 | | | 10 | | | ns |
| T6 | Width of EOP Pulse | 100 | | | 50 | | | ns |
| T7 | ACK True to DRQ True | | | 110 | | | 60 | ns |
| Т8 | DACK False to REQ True (ACK False) | | | 150 | | | 70 | ns |
| Т9 | ACK True to REQ False | | | 125 | | | 60 | ns |
| T10 | ACK False to REQ True (DACK False) | | | 150 | | | 70 | ns |
| T11 | SCSI DATA Setup Time to ACK | 20 | | | 10 | | | ns |
| T12 | SCSI DATA Hold Time from ACK | 50 | | | 20 | | | ns |

Note: DACK, IOR, and EOP = 1, for at least T6 for EOP pulse recognition. Write enable is DACK and IOR occurrence.



62

ļ

Preliminary





| | | | 1.5M/sec | ; | | 3.0M/sec | ; | |
|------|---------------------------------------|-----|----------|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | DRQ False from DACK True | | | 130 | | | 60 | ns |
| T2 | DACK False to DRQ True | 30 | | | 20 | | | ns |
| ТЗ | Write Enable Width | 100 | | 1 | 50 | | | ns |
| T4 | DACK Hold from End of IOW | 0 | | | 0 | | | ns |
| T5 | Data Setup to End of Write Enable | 50 | | | 20 | | | ns |
| Т6 | Data Hold Time from End of IOW | 40 | | | 20 | | | ns |
| T7 | Width of EOP Pulse | 100 | | | 50 | | | ns |
| Т8 | ACK True to REQ False | | | 125 | | | 60 | ns |
| Т9 | REQ from End of DACK (ACK False) | | | 150 | | | 70 | ns |
| T10 | ACK True to DRQ True | | | 110 | | | 50 | ns |
| T11 | REQ from End of ACK (DACK False) | | | 150 | | | 70 | ns |
| T12 | SCSI DATA Hold Time from Write Enable | 15 | | | 10 | | | ns |
| T13 | SCSI DATA Setup to REQ True | 60 | | | 30 | | | ns |

Note: DACK, IOW, and EOP = 1, for at least T7 for EOP pulse recognition. Write enable is DACK and IOW occurrence.



Preliminary





| | | | 1.5M/sec | ; | | 3.0M/sec | ; | |
|------------|-------------------------------------|-----|----------|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | DRQ False from DACK True | | | 130 | | | 60 | 'ns |
| T2 | DACK and IOR False to DRQ True | 30 | | | 20 | | | ns |
| тз | DACK Hold Time from End.of IOR | 0 | | | 0 | | | ns |
| Т4 | Data Access Time from Read Enable | | | 115 | | | 60 | ns |
| T5 | Data Hold Time from End of IOR | 20 | | | 10 | | | ns |
| Т6 | Width of EOP Pulse | 100 | | | 50 | | | ns |
| T 7 | REQ True to DRQ True | | | 150 | | | 70 | ns |
| Т8 | DACK False to ACK (REQ False) | | | 160 | | | 80 | ns |
| Т9 | REQ True to ACK True | | | 160 | | | 80 | ns |
| T10 | REQ False to ACK False (DACK False) | | | 140 | | | 70 | ns |
| T11 | SCSI DATA Setup Time to REQ | 20 | | | 10 | | | ns |
| T12 | SCSI DATA Hold Time from REQ | 50 | | | 20 | | | ns |

Note: DACK, IOR, and EOP = 1, for at least T6 for EOP pulse recognition. Write enable is DACK and IOR occurrence.



Preliminary



| Figure 1 | 1. DMA | Write | (Non-Block | Mode) | Initiator | Send | Timing |
|----------|--------|-------|------------|-------|-----------|------|--------|
|----------|--------|-------|------------|-------|-----------|------|--------|

| | | | 1.5M/sec | ; | | 3.0M/sec | : | |
|------|-----------------------------------|-----|----------|-----|-----|----------|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | DRQ False from DACK True | | | 130 | | | 60 | ns |
| T2 | DACK False to DRQ True | 30 | | | 20 | | | ns |
| Т3 | Write Enable Width | 100 | | | 50 | | | ns |
| Τ4 | DACK Hold from End of IOW | 0 | | | 0 | | | ns |
| T5 | Data Setup to End or Write Enable | 50 | | | 20 | | | ns |
| T6 | Data Hold Time from End of IOW | 40 | | | 20 | | | ns |
| T7 | Width of EOP Pulse | 100 | | | 50 | | | ns |
| Т8 | REQ True to ACK True | | | 160 | | | 80 | ns |
| Т9 | REQ False to DRQ True | | | 110 | | | 50 | ns |
| T10 | DACK False to ACK False | | | 150 | | | 70 | ns |
| T11 | IOW False to Valid SCSI Data | | | 100 | | | 50 | ns |
| T12 | DATA Hold Time from Write Enable | 15 | | | 10 | | | ns |

Note: DACK, IOW, and EOP = 1, for at least T7 for EOP pulse recognition. Write enable is DACK and IOW occurrence.



Preliminary

Figure 12. Arbitration Timing



| | | | 1.5M/sec | | | 3.0M/sec | | | |
|------|--------------------------------|-----|----------|-----|-----|----------|-----|-------|--|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units | |
| T1 | SCSI Bus Clear from SEL True | | | 0.6 | | | 0.6 | μs | |
| T2 | ARBITRATE Start from BSY False | 1.2 | | 2.2 | 1.2 | | 2.2 | μs | |
| Т3 | SCSI Bus Clear from BSY False | 0.4 | | 1.1 | 0.4 | | 1.1 | μs | |

Figure 13. Reset Timing



| | | | 1.5M/sec | | | | | |
|------|------------------------|-----|----------|-----|-----|-----|-----|-------|
| Name | Description | Min | Тур | Max | Min | Тур | Max | Units |
| T1 | Minimum Width of Reset | 100 | | | 50 | | | ns |



PACKAGING

The Samsung KS53C80 SCSI controller is available in two packages. Figure 13 shows the dimensions of the

44-pin PLCC package. Figure 14 shows the dimensions of the 48-pin DIP package.





Figure 15. KS53C80 48-Pin DIP Package



SAMSUNG Semiconductor

KS68C45S

CRT CONTROLLER

Preliminary

FEATURES

- Number of Displayed Characters on the Screen, Vertical Dot Format of One Character, Horizontal and Vertical Sync Signal, Display Timing Signal are Programmable
- 3.7MHz High Speed Display Operation
- Line Buffer-less Refreshing
- 14-bit Refresh Memory Address Output (16K Words max. Access)
- Programmable Interlace/Non-interlace Scan Mode
- Built-in Cursor Control Function
- Programmable Cursor Height and its Blink
- Built-in Light Pen Detection Function
- Paging and Scrolling Capability
- TTL Compatible
- Single +5V Power Supply

DESCRIPTION

The CRTC is a LSI controller which is designed to provide an interface for microcomputers to raster scan type CRT displays. The KS68C45S full compatibility with the 6800 MPU in both data lines and control lines. Its primary function is to generate timing signal which is necessary for raster scan type CRT display according to the specification programmed by the MPU. The CRTC is also designed as a programmable controller, and therefore applicable to wide-range CRT display from small low-functioning character display up to raster type full graphic display as well as large high-functioning limited graphic display.







CRT CONTROLLER Preliminary

Figure 3: Internal Block Diagram of CRTC





FUNCTION OF SIGNAL LINE

The CRTC provides 13 interface signals to MPU and 25 interface signals to CRT display.

Interface Signals to MPU

Bi-directional Data Bus ($D_0 \sim D_7$)

Bi-directional data bus $(D_0 \sim D_7)$ are used for data transfer between the CRTC and MPU. The data bus outputs are 3-state buffers and remain in the high-impedance state unless the MPU performs a CRTC read operation.

Read/Write (R/W)

R/W signal controls the direction of data transfer between the CRTC and MPU. When R/W is at "High" level, data of the CRTC is transferred to the MPU. When R/W is at "Low" level, data of the MPU is transferred to the CRTC.

Chip Select (CS)

Chip Select (\overline{CS}) is used to address the CRTC. When \overline{CS} is at "Low", it enables R/W operation to CRTC internal registers. Normally this signal is derived from decoded address signal of MPU under the condition that VMA signal of MPU is at "High" level.

Register Select (RS)

Register Select (RS) is used to select the address register and 18 control registers of the CRTC. When RS is at "Low" level, the address register is selected and when RS is at "High" level, control registers are selected. This signal is normally a derivative of the lowest bit (A0) of MPU address bus.

Enable (E)

Enable (E) is used as strobe signal in MPU R/W operation with th CRTC internal registers. This signal is normally a derivative of the 6800 system ϕ_2 clock.

Reset (RES)

Reset ($\overline{\text{RES}}$) is an input signal used to reset the CRTC.

When RES is at "Low" level, it forces the CRTC into the following status.

- 1) All the counters in the CRTC are cleared and the device stops the display operation.
- 2) All outputs go to "Low" level.
- 3) Control registers in the CRTC are not affected and remain unchanged.

This signal is different from other 6800 family LSIs in the following functions and has restrictions for usage.

 RES signal is effective only when LPSTB is at "Low" level. 2) The <u>CRTC</u> starts the display operation immediately after RES signal goes "High".

Interface Signals to CRT Display Device

Character Clock (CLK)

CLK is a standard clock input signal which defines character timing for the CRTC display operation. This signal is normally derived from the external high-speed dot timing logic.

Horizontal Sync (HSYNC)

HSYNC is an active "High" level signal which provides horizontal synchronization for display device.

Vertical Sync (VSYNC)

VSYNC is an active "High" level signal which provides vertical synchronization for display device.

Display Timing (DISPTMG)

DISPTMG is an active "High" level signal which defines the display period in horizontal and vertical raster scanning. It is used to enable the video signal only while it is high.

Refresh Memory Address (MA₀ ~ MA₁₃)

 $MA_0 \sim MA_{13}$ are address signals that connect to the refresh memory. They can address as much as 16K words of frame buffer.

Raster Address (RA₀ ~ RA₄)

 $RA_0 \sim RA_4$ are raster address signals which are used to select the raster of the character generator or graphic pattern generator.

Cursor Display (CUDISP)

CUDISP is an active "High" level video signal which is used to display the cursor on the CRT screen. This output is inhibited while DISPTMG is at "Low" level. Normally this output is mixed with the video signal.

Light Pen Strobe (LPSTB)

LPSTB is an active "High" level input signal which accepts a strobe pulse detected by the light pen control circuit. When this signal is activated, the refresh memory address ($MA_0 \sim MA_{13}$) are stored in the 14-bit light pen register. The stored refresh memory address need to be corrected in software, taking the delay time of the display device, light pen, and light pen control circuits into account.



REGISTER DESCRIPTION

Table 1: Internal Registers Assignment

| | | | Ad Re | ldre gis | ess ter | | Regis- | | | | | | Data Bit | | | | | | |
|----|----|---|----------|-------------|------------|---|--------|------------------------------|--|------|-------|-----|---------------------------|-----|-----|-----|-----|-----|-----|
| CS | RS | 4 | 3 | 2 | 1 | 0 | ter # | Register Name | Program Unit | Read | Write | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | х | х | х | Х | х | Х | | | _ | | _ | | | | | | | | |
| 0 | 0 | x | х | Х | х | х | AR | Address Register | — | x | 0 | | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | R0 | Horizontal Total* | Character | X | 0 | | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | R1 | Horizontal Displayed | Character | X | 0 | | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | R2 | Horizontal Sync* Position | Character | x | o | | | | | | | | |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | R3 | Sync Width | Vertical-Raster, Horizontal- Character | x | ο | wv3 | wv2 | wv1 | wv0 | wh3 | wh2 | wh1 | wh0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | R4 | Vertical Total* | Line | х | 0 | | | | | | | | |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | R5 | Vertical Total Adjust | Raster | Х | 0 | | | | | | | | |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | R6 | Vertical Displayed | Line | х | 0 | | | | | | | | |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | R7 | Vertical Sync* Position | Line | x | 0 | | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | R8 | Interlace & Skew | | X | 0 | C1 | C0 | D1 | D0 | | | ٧ | s |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | R9 | Maximum Raster Address | Raster | x | ο | | | | | | | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | R10 | Cursor Start Raster | Raster | х | 0 | | в | Р | | | | | |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | R11 | Cursor End Raster | Raster | х | 0 | | | | | | | | |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | R12 | Start Address (H) | | 0 | 0 | | | | | | | | |
| 0 | 1 | 0 | . 1 | 1 | 0 | 1 | R13 | Start Address (L) | | 0 | 0 | | | | | | | | |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | R14 | Cursor (H) | — | 0 | 0 | | Contraction of the second | | | | | | |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | R15 | Cursor (L) | | 0 | 0 | | | | | | | | |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | R16 | Light Pen (H) | <u> </u> | 0 | x | | | | | | | | |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | R17 | Light Pen (L) | | 0 | х | | | | | | | | |

Notes:

1. The Registers marked *: (Written Value) = (Specified Value) - 1

2. Written Value of R9 is mentioned below.

1) Non-interlace Mode Interlace Sync Mode (Written Value Nr) = (Specified Value) - 1

2) Interlace Sync & Video Mode

(Written Value Nr) = (Specified Value) - 2

- C0 and C1 specify skew of CUDISP output signal.
 D0 and D1 specify skew of DISPTMG output signal.
 When S is "1", V specifies video mode. S specifies the Interlace Sync Mode.
- 4. B specifies the cursor blink. P specifies the cursor blink period.
- 5. wv0 \sim wv3 specify the pulse width of Vertical Sync Signal.
- wh0 \sim wh3 specify the pulse width of Horizontal Sync Signal.
- 6. R0 is ordinally programmed to be odd number in interlace mode.
- 7. O: Yes, X; No
- 8. The X bits are don't care.



KS82C37A

PROGRAMMABLE DMA CONTROLLER

Preliminary

FEATURES/BENEFITS

- Pin and functional compatibility with the industry standard 8237/8237A
- High Speed 5MHz, 8MHz and 10MHz versions available
- Four independent maskable DMA channels with autoinitialize capability
- Independent polarity control for DREQ and DACK signals
- Address increment or decrement selection
- · Cascadable to any number of channels
- Memory-to-memory transfer
- Fixed or rotating DMA request priority
- Low power CMOS implementation
- TTL input/output compatibility
- 8080/85, 8086/88, 80186/286/386 compatible

DESCRIPTION

The KS82C37A is a high performance, programmable Direct Memory Access (DMA) controller offering pinfor-pin functional compatibility with the industry standard 8237/8237A. It features four channels, each independently programmable, and is cascadable to any number of channels. Each channel can be programmed to autoinitialize following DMA termination.

In addition, the KS82C37A supports both memory-tomemory transfer capability and memory block initialization, as well as a programmable transfer mode.

The KS82C37A is manufactured using a proven CMOS technology to produce a powerful, reliable product. It is designed to improve system performance by allowing external devices to transfer data directly from the system memory. High speed and very low power consumption make it an attractive addition in portable systems or systems with low power standby modes.





Preliminary

| Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name |
|-------|----------|-------|-------------------|-------|-------------------|-------|-----------------|-------|-----------------|-------|----------------|
| 1 | IOR | 8 | ADSTB | 15 | DACK ₃ | 22 | DB ₆ | 29 | DB ₁ | 36 | EOP |
| 2 | IOW | 9 | AEN | 16 | DREQ ₃ | 23 | DB ₅ | 30 | DB ₀ | 37 | A ₄ |
| 3 | MEMR | 10 | HRQ | 17 | DREQ ₂ | 24 | DACK1 | 31 | V _{CC} | 38 | A ₅ |
| 4 | MEMW | 11 | CS | 18 | DREQ ₁ | 25 | DACK0 | 32 | A ₀ | 39 | A ₆ |
| 5 | N.C. | 12 | CLK | 19 | DREQ ₀ | 26 | DB4 | 33 | A ₁ | 40 | A ₇ |
| 6 | READY | 13 | RESET | 20 | V _{SS} | 27 | DB ₃ | 34 | A ₂ | | |
| 7 | HLDA | 14 | DACK ₂ | 21 | DB ₇ | 28 | DB ₂ | 35 | A ₃ | | |

Table 1a: 40-Pin DIP Pin Assignment

Table 1b: 44-Pin PLCC Pin Assignment

| Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name |
|-------|----------|-------|----------|-------|-------------------|-------|-------------------|-------|-----------------|-------|----------------|
| 1 | IOR | 9 | HLDA | 17 | N.C. | 25 | DB ₆ | 33 | DB ₁ | 41 | A ₄ |
| 2 | IOW | 10 | ADSTB | 18 | DACK ₃ | 26 | DB ₅ | 24 | DB ₀ | 42 | A ₅ |
| 3 | MEMR | 11 | AEN | 19 | DREQ ₃ | 27 | DACK1 | 35 | V _{CC} | 43 | A ₆ |
| 4 | MEMW | 12 | HRQ | 20 | DREQ ₂ | 28 | DACK ₀ | - 36 | A ₀ | 44 | A ₇ |
| 5 | N.C. | 13 | CS | 21 | DREQ ₁ | 23 | N.C. | 27 | A ₁ | | |
| 6 | READY | 14 | CLK | 22 | DREQ ₀ | 30 | DB4 | 38 | A ₂ | | |
| 7 | N.C. | 15 | RESET | 23 | GND | 31 | DB ₃ | 39 | A ₃ | | |
| 8 | N.C. | 16 | DACK2 | 24 | DB7 | 32 | DB ₂ | 40 | EOP | | |

Table 2: Pin Descriptions

| Symbol | Туре | Name and Function |
|------------------|------|--|
| A ₀₋₃ | I/O | Low Address Bus: Bi-directional, 3-state signals. The 4 least significant address lines. <i>Idle Cycle (Inputs).</i> Addresses the KS82C37A control register to be loaded or read. <i>Active Cycle (Outputs).</i> Lower 4 bits of the transfer address. |
| A ₄₋₇ | 0 | High Address Bus: 3-state output signals. The 4 most significant address lines representing the upper 4 bits of the transfer address. Enabled during DMA service only. |
| ADSTB | 0 | Address Strobe: Active HIGH output signal to control latching of the upper address byte. Drives the strobe input of external transparent octal latches. During block operations, ADSTB is activated only if the upper address byte needs updating, eliminating S_1 states and accelerating operation. |
| AEN | 0 | Address Enable: Active HIGH output signal to enable the 8-bit latch containing the higher order address byte onto the system address bus. During DMA transfers, it can disable other system bus drivers. |
| CLK | l | Clock Input: Generates timing signals to control internal operations and data transfer rate. Input can be driven from DC to maximum frequency. CLK may be stopped in Active or Idle Cycle for standby operation. |


Preliminary

Table 2: Pin Descriptions (Continued)

| Symbol | Туре | Name and Function | | | | | | |
|---------------------|------|---|--|--|--|--|--|--|
| CS | I | Chip Select: Active LOW input signal to select the KS82C37A as an I/O device (Idle Cycle) for CPU communication on the data bus. | | | | | | |
| DACK ₀₋₃ | 0 | DMA Acknowledge: Individual channel active LOW (RESET) or HIGH output lines. Informs a peripheral that the requested DMA transfer has been granted. | | | | | | |
| DB ₀₋₇ | 1/0 | Data Bus: Bi-directional 3-state data lines connected to the system data bus. <i>Idle Cycle.</i> During I/O Read (Program condition), outputs are enabled and contents of KS82C37A internal registers are read by the CPU. In I/O Write, outputs are disabled and data from the data bus are written into the registers. <i>Active Cycle.</i> The upper byte of the transfer address is output to the data bus during DMA I/O device-to-memory transfers. In memory-to-memory transfers, data is read into the KS82C37A Temporary Register from data bus inputs during the read-from-memory transfer, and written to the new memory location by data bus outputs during the write-to-memory transfer. | | | | | | |
| DREQ ₀₋₃ | I | DMA Request: Asynchronous DMA service request input lines from I/O devices. DMA service is requested by activation of the channel from a specific device. DREQ must be maintained until DACK (service acknowledge) is activated. I/O Device Priority. Order of service is programmable. Priority may be fixed (descending order from channel 0 or rotating (most recent channel served gets the lowest priority). | | | | | | |
| EOP | 1/0 | End of Process: Active Low bi-directional 3-state signal. The KS82C37A terminates DMA service when \overline{EOP} is activated. Internal \overline{EOP} (Output). \overline{EOP} is activated when the word count for any channel turns over from 0000(H) to FFFF(H) and a TC pulse is generated. In memory-to-memory transfer, service is terminated when TC for channel 1 occurs. External \overline{EOP} (Input). An external \overline{EOP} signal pulling \overline{EOP} LOW terminates active DMA service. An \overline{EOP} signal also resets the DMA request. If autoinitialize is enabled, the base registers are written to the current register of the channel. If the channel is not programmed for autoinitialize, the mask bit (Mask Register) and TC bit (Status Register) are set for the currently active channel. The mask bit is not changed if the channel is set for autoinitialize. Since \overline{EOP} is driven by an open drain transistor on-chip, it should be maintained HIGH with a pull-up resistor in order to avoid erroneous \overline{EOP} inputs. | | | | | | |
| HLDA | I | Hold Acknowledge: Active HIGH input signal from the CPU, following an HRQ. Notifies the KS82C73A that the CPU has released control of the system buses. | | | | | | |
| HRQ | 0 | Hold Request: Active HIGH output signal to the CPU. Requests control of the system buses. HRQ is issued following a request for DMA service (DREQ) from a peripheral, and is acknowledged by the HLDA signal. | | | | | | |
| IOR | 1/0 | IOR Read: Active LOW bi-directional, 3-state signal. <i>Idle Cycle.</i> CPU input control signal for reading the Control Registers. <i>Active Cycle.</i> Output control signal to read data from a peripheral device during a DMA cycle. | | | | | | |
| ĪOW | 1/0 | IOW Write: Active LOW bi-directional, 3-state signal. <i>Idle Cycle.</i> CPU input control signal for loading information into the KS82C37A. <i>Active Cycle.</i> Output control signal to load data to a peripheral device during a DMA cycle. | | | | | | |



Table 2: Pin Descriptions (Continued)

| Symbol | Туре | Name and Function |
|-----------------|------|--|
| MEMR | 0 | Memory Read: Active LOW 3-state output signal. KS82C37A reads data from a selected memory address during a DMA read or memory-to-memory transfer. |
| MEMW | 0 | Memory Write: Active LOW3-state output signal. KS82C37A writes data to a selected memory address during a DMA write or memory-to-memory transfer. |
| READY | 1 | Ready: A LOW ready signal extends the memory read and write pulse widths from the KS82C37A to accommodate slow I/O peripherals or memories. Transition must not be made during the specified setup/hold time. |
| RESET | 1 | Reset: Active HIGH asynchronous input signal. Clears the Command, Status, Request and Temporary Register, the Mode Register Counter, and the First/Last Flip-Flop. The Mask Register is set to ignore DMA requests. The KS82C37 is in Idle Cycle following Reset. |
| V _{CC} | _ | Power: 5V \pm 10% DC supply. |
| V _{SS} | _ | Ground: 0V |

FUNCTIONAL DESCRIPTION

The KS82C37A DMA controller is a state-driven address and control signal generator designed to accelerate data transfer in systems moving data from an I/O device to memory, or a block memory to an I/O device. Data transfer is direct, bypassing storage in a temporary register.

The KS82C37A also mediates memory-to-memory block transfers and will move data from a single location to a memory block. Temporary storage of data is required, but the transfer rate is significantly faster than CPU processes. The device provides operating modes to carry out both single byte transfers and memory block transfers, allowing it to control data movement with software transparency. An operational flowchart of the KS82C37A is shown in Figure 3.

The organization of the KS82C37A is outlined in the block diagram. It is composed of three logic blocks, a series of internal registers and a counter selection. The logic blocks include the Timing and Control and Priority Encoder circuits.

The Timing Control block generates internal timing signals from the clock input and produces external control signals.

Command Control decodes incoming instructions from the CPU, and the Priority Encoder block regulates DMA channel priority.

The internal registers hold internal states and instruction from the CPU. Addresses and word counts are computed in the counter section:

OPERATIONAL DESCRIPTION

DMA Operation

In a system, the KS82C37A address and control outputs and data bus pins are usually connected in parallel with the system buses with an external latch required for the upper address byte. When inactive, the controller's outputs are in a high impedance state. When activated by a DMA request (and bus control has been relinquished by the host), the KS82C37A drives the buses and generates the control signals to perform the data transfer. The operation performed by activating one of the four DMA request inputs has previously been programmed into the controller via the Command Mode Address, and Word Count Registers.

For example, if a block of data is to be transferred from RAM to an I/O device, the starting address of the data is loaded into the KS82C37A current and Base Address Registers for a particular channel, and the length of the block is loaded into that channel's Word Count Register. The corresponding Mode Register is programmed for a memory-to-I/O operation (read transfer), and various options are selected by the Command Register and other Mode Register bits. The channel's mask bit is cleared to enable recognition of a DMA request (DREQ). The DREQ can be generated by a hardware signal or by a Software Command.

Once initiated, the block DMA transfer proceeds as the controller outputs the data address, simultaneous MEMR and IOW pulses, then selects an I/O device via the DMA acknowledge (DACK) outputs. The data byte flows directly from the RAM to the I/O device. After each byte



Preliminary

Figure 3: Operational Flowchart



is transferred, the address is automatically incremented (or decremented) and the Word Count is decremented. The operation is then repeated for the next byte. The controller stops transferring data when the Word Count Register underflows, or an external EOP is applied.

To better understand KS82C37A operation, consider the states generated by each clock cycle. The DMA controller operates in two major cycles, active and idle. After being programmed, the controller is normally idle until a DMA request occurs on an unmasked channel, or a software request is given. The KS82C37A then requests control of the system buses and enters the active cycle. The active cycle is composed of several internal states, depending on the options that have been selected and the type of operation that has been requested.

When performing I/O-to-memory or memory-to-I/O DMA the KS82C37A can enter seven distinct states, each composed of one full clock period. State 1 (S_1) is the idle state. It is entered when the KS82C37A has no valid DMA requests pending, at the end of a transfer sequence, or when a Reset or Master Clear occurs. While in S_1 , the DMA controller is inactive, though it may be in the process of being programmed by the processor (Program Condition).

State 0 (S₀) is the first state of a DMA service. The KS82C37A has requested a hold but the processor has not yet returned an acknowledge. The KS82C37A may still be programmed until it has received HLDA from the CPU. An acknowledge from the CPU will signal that DMA transfers may begin. S₁, S₂, S₃, and S₄ are the working states of the DMA service. If more time is needed to complete a transfer than is available with normal timing, wait states (S_W) can be inserted prior to the execution of the S₄ cycle by use of the Ready line on the KS82C37A.

Note that the data is transferred directly from the I/O device to memory (or vice versa) with IOR and $\overline{\text{MEMW}}$ (or $\overline{\text{MEMR}}$ and $\overline{\text{IOW}}$) being active at the same time. The data is neither read into nor driven out of the KS82C37A in I/O-to-memory or memory-to-I/O transfers.

| Table | 3: | Memor | y-to-Memory | Transfer | States |
|-------|----|-------|-------------|----------|--------|
|-------|----|-------|-------------|----------|--------|

| Transfer States | State Numbers | Notes | | | |
|------------------|--|---|--|--|--|
| Read-from-Memory | S ₁₁ , S ₁₂ S ₁₃ , S ₁₄ | Memory-to-Memory transfers require 8 states per transfer. 4 states for the Read- | | | |
| Write-to-Memory | S ₂₁ , S ₂₂ S ₂₃ , S ₂₄ | from-Memory portion, and 4 Write- to-Memory states to complete the transfe | | | |

The KS82C37A can enter eight distinct states when performing memory-to-memory DMA, each composed of one full clock period. Four states are required for the read-from-memory step, and four for the write-tomemory operations. Data bytes in transit are stored in the Temporary register.

Idle Cycle

When none of the channels are requesting service, the KS82C37A enters the Idle cycle and performs S_1 states. In this cycle, the KS82C37A samples the DREQ lines on the falling edge of every clock cycle to determine if any channel is requesting a DMA service.

Note that DMA requests will be ignored in standby operation where the clock has been stopped. The device will respond to a \overline{CS} (chip select), in case of an attempt by the microprocessor to write or read the internal registers of the KS82C37A. When \overline{CS} is low and HLDA is low, the KS82C37A enters the Program Condition. The CPU can then establish, change or inspect the internal registers.

The KS82C37A may be programmed with the clock stopped, provided HLDA is low and at least one rising clock edge occurred after HLDA was driven low, so the controller is in an S₁ state. Address lines $A_0 - A_3$ are inputs to the device and select which registers are read or written. The IOR and IOW lines are used to select and time the read or write operations.

Due to the number and size of the internal registers, an internal flip-flop is used to generate an additional address bit. This bit is used to determine the upper or lower byte of the 16-bit Address and Word Count Registers. The flip-flop is reset by a Master Clear or Reset. Separate software commands can also set or reset this flip-flop.

Special software commands can be executed by the KS82C37A in the Program Condition. These commands are decoded as sets of addresses with CS, IOR, IOW, and do not make use of the data bus. The commands include: Set and Clear First/Last Flip-Flop, Master Clear, Clear Mode Register Counter, and Clear Mask Register.

Active Cycle

When the KS82C37A is in the Idle cycle, and a software requests or an unmasked channel requests a DMA service, the device outputs an HRQ to the microprocessor and enters the Active cycle. It is in this cycle that the DMA service will take place, in one of the four modes described below:



Preliminary

Single Transfer Mode

In Single Transfer Mode, the device is programmed to make one transfer only. The Word Count is decremented and the address decremented or incremented following each transfer. When the Word Count rolls over from zero to FFFFH, a terminal count bit in the status register is set, an EOP pulse is generated, and the channel autoinitializes if this option has been selected. If not programmed to Autoinitialize, the mask bit is set, along with the TC bit and an EOP pulse is generated.

DREQ must be held active until DACK becomes active. If DREQ is held active throughout the single transfer, HRQ goes inactive and releases the bus to the system. It again goes active and, upon receipt of a new HLDA, another single transfer is performed, unless a higher priority channel takes over. In 8080A, 8085A, or 8088/86 systems, this ensures one full machine cycle execution between DMA transfers. Details of the timing between the KS82C37A and other bus control protocols depends upon the characteristics of the microprocessor involved.

Block Transfer Mode

In Block Transfer Mode, the KS82C37A is activated by DREQ or software re]quest and continues making data transfers during the service until a TC, caused by word count going to FFFFH, or an external End of Process (\overline{EOP}) is encountered. DREQ need only be held active until DACK becomes active. Again, Autoinitialization occurs at the end of the service if the channel has been programmed for that option.

Demand Transfer Mode

In Demand Transfer Mode the KS82C37A continues making transfers until a TC or an external \overline{EOP} is encountered, or until DREQ goes inactive. Thus, transfers continue until the I/O device has exhausted its data capacity. When the I/O device has caught up, DMA service is reestablished by means of a DREQ. In the interim between services when the microprocessor is allowed to operate, the intermediate values of address and word count are stored in the KS82C37A Current Address and Current Word Count registers.

Higher priority channels may intervene in the demand process, once DREQ has gone inactive. Only an EOP can cause an Autoinitialization at the end of the service. The EOP is generated either by TC or by an external signal.

Cascade Mode

This mode is used to cascade more than one KS82C37A for simple system expansion. The HRQ and HLDA signals from additional KS82C37A devices are connected



Figure 4: Cascaded KS82C37As

to the DREQ and DACK signals respectively of a channel for the initial KS82C37A. This allows the DMA requests of the additional devices to propagate through the priority network circuitry of the preceding device. The priority chain is preserved and the new device must wait for its turn to acknowledge requests. Since the cascade channel of the initial KS82C37A is used only for setting the priority of additional devices, it does not output an address or control signals of its own. These could conflict with the outputs of the active channel in the extra devices.

The KS82C37A will respond to DREQ and generate DACK but all other outputs except HRQ will be disabled. An external EOP will be ignored by the initial device, but will have the usual effect on the added device.

Figure 4 shows two additional devices cascaded with an initial device and using two of the initial device's channels. This forms a two-level DMA system. More KS82C37As could be added at the second level by using the remaining channels of the first level. Additional devices can also be added by cascading into the channels of the second level devices, forming a third level.

When programming cascaded controllers, start with the first level device (the one closet to the microprocessor). After Reset, the DACK outputs are programmed to be active low and are held in the high state. If they are used to drive HLDA directly, the second level device(s) cannot be programmed until DACK polarity is selected as active high on the initial device. In addition, the initial device's mask bits function normally on cascaded channels, so they may be used to inhibit second-level services.



Transfer Types

Each of the three active transfer modes can perform three different types of transfers. These are Read, Write and Verify. Write transfers move data from an I/O device to the memory by activating MEMW and IOR. Read transfers move data from memory to an I/O device by activating MEMR and IOW (refer to Table 4).

Verify transfers are pseudo-transfers. The KS82C37A operates like Read or Write transfers, generating addresses and responding to \overline{EOP} , etc., however the memory and I/O control lines all remain inactive. Verify mode is not allowed for memory-to-memory operation. Note that Ready is ignored during verify transfers.

Autoinitialize

By programming a bit in the mode register, a channel may be set up as an Autoinitialize channel. During Autoinitialization, the original values of the Current Address and Current Word Count Registers are automatically restored from the Base Address and Base Word Count Registers of that channel following EOP. The Base Registers are loaded at the same time as the Current Registers by the microprocessor and remain unchanged throughout the DMA service. The mask bit is not set when the channel is in Autoinitialize. Following Autoinitialization, the channel is ready to perform another DMA service, without CPU intervention, as soon as a valid DREQ is detected, or software request is made.

Memory-to-Memory

The KS82C37A incorporates a memory-to-memory transfer feature, to perform block moves of data from one memory address space to another with minimum of program effort and time. Programming bit 0 in the Command Register selects channels 0 and 1 to operate as memory-to-memory transfer channels.

The transfer is initiated by setting the software or hardware DREQ for channel 0. The KS82C37A requests a DMA service in the normal manner. When HLDA goes high, the device, using four-state transfers in Block Transfer mode, reads data from the memory. The channel 0 Current Address Register is the source for the address used and is decremented or incremented in the normal manner. The data byte read from the memory is stored in the KS82C37A internal Temporary Register. Another four-state transfer moves the data to memory using the address in the channel 1 Current Address Register. The Current Address is incremented or decremented in the normal manner, and the channel 1 Current Word Count is decremented.

When the word count of channel 1 goes to FFFFH, a TC is generated, causing an EOP output which terminates the service. When Channel 0 word count decrements to FFFFH the channel 0 TC bit in the status register is not set nor is an EOP generated in this mode. However, channel 0 is Autoinitialized, if that option has been selected.

| Operational State | Description | Notes |
|--------------------------|---|---|
| S ₁ | AEN High Low Order Bits: A ₀ – A ₇ High Order Bits: DB ₀ – DB ₇ ADSTB High DACK Active | S_1 state is omitted if there is no change in the 8 high order bit transfer address during demand and block mode transfers. |
| S ₂ | TOR Low or MEMR goes Low | S ₂ State (and S ₃) are I/O or memory I/O timing control states. |
| S ₃ | IOW Low or MEMW goes Low | S_3 is omitted when compressed timing is used. |
| S4 | IOR High IOW High MEMR High MEMW High Word Count Register Oddress Register Incremented (or Decremented by 1 | S ₄ state completes the DMA transfer of one word. |

Table 4: I/O-Memory Transfer States*

* In I/O memory transfers, data is transferred directly without being handled by the KS82C37A.



If full Autoinitialization for a memory-to-memory operation is desired, the channel 0 and channel 1 word counts must be set to the same value before the transfer egins. Otherwise, should channel 0 underflow before channel 1, it Autoinitializes and sets the data source address back to the beginning of the block. Should the channel 1 word count underflow before channel 0, the memory-to-memory DMA service terminates, and channel 1 Autoinitializes but not channel 0.

In memory-to-memory mode, Channel 0 may be programmed to retain the same address for all transfers, allowing a single byte to be written to an entire block of memory. This channel 0 Address Hold feature is selected by bit 1 in the command register.

The KS82C37A responds to external EOP signals during memory-to-memory transfers, but only relinquishes the system buses after the transfer is complete (i.e. after an S_{24} state). Data comparators in block search schemes may use this input to terminate the service when a match is found. The timing of memory-to-memory transfers is found in Figure 14b. Memory-to-memory operations can be detected as an active AEN with no DACK outputs.

Priority

The KS82C37A has two types of priority encoding available as software selectable options. The first is Fixed Priority which fixes the channels in priority order based upon the descending value of their numbers. The channel with the lowest priority is 3 followed by 2, 1 and the highest priority channel, 0. After a channel has been recognized for service, the other channels are prevented from interfering with the service until it is completed.

The second scheme is Rotating Priority. The last channel to get service becomes the lowest priority channel with the others rotated accordingly. The next lower channel from the channel serviced has highest priority on the following request: Priority rotates every time control of the system buses is returned to the CPU.

With Rotating Priority in a single chip DMA system, any device requesting service is guaranteed to be recognized after no more than three higher priority services have occurred. Thus any one channel is prevented from monopolizing the system.

Note that regardless of which priority scheme is chosen, priority is evaluated every time a HLDA is returned to the KS82C37A.

Compressed Timing

In order to achieve even greater throughput where system characteristics permit, the KS82C37A can compress the transfer time to two clock cycles. From Figure 3, it can be seen that state S_3 is used to extend the access

time of the read pulse. By removing state S₃, the read pulse width is made equal to the write pulse width and a transfer consists only of state S₂ to change the address and state S₄ to perform the read/write. S₁ states will still occur when A₈ – A₁₅ need updating (see Address Generation). Timing for compressed transfers is found in Figure 3. EOP will be output in S₂ if compressed timing is not allowed for memory-to-memory transfers.

| Priority M | Fixed | Rotating | | | | |
|----------------------------|---------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Service Terminated Channel | | — | CH₀ | CH₁ | CH ₂ | CH ₃ |
| | Highest | CHo | CH1 | CH ₂ | CH₃ | СН₀ |
| Order of | | CH1 | CH ₂ | CH ₃ | Сн₀ | CH₁ |
| DMA | | CH ₂ | CH ₃ | CH₀ | CH₁ | CH ₂ |
| | Lowest | CH ₃ | СН₀ | CH ₁ | CH ₂ | СН₃ |

Table 5: Priority Decision Modes

Address Generation

In order to reduce the pin count, the KS82C37A multiplexes the eight higher order address bits on the data lines. State S₁ is used to output the higher order address bits to an external latch from which they may be placed on the address bus. The falling edge of Address Strobe (ADSTB) is used to load these bits from the data lines to the latch. Address Enable (AEN) is used to enable the bits onto the address bus through a three-state enable. Lower order address bits are output by the KS82C37A directly. Lines A₀ - A₇ should be connected to the address bus. The timing diagram of Figure 3 shows the time relationships between CLK, AEN, ADSTB, DB₀ - DB₇ and A₀ - A₇.

During Block and Demand Transfer mode service, which include multiple transfers, the addresses generated will be sequential. For many transfers the data held in the external address latch will remain the same. This data need only change when a carry or borrow from A_7 to A_8 takes place in the normal sequence of addresses. To save time and speed transfers, the KS82C37A executes the S_1 states only when updating of $A_8 - A_{15}$ in the latch is necessary. This means for long services, S_1 states and ADSTB may occur only once every 256 transfers, a saving of 255 clock cycles for each 256 transfers.

External EOP Operation

The EOP pin is bidirectional and open drain, and can be driven by external signals to terminate DMA operation. It is important to note that the KS82C37A will not accept external EOP signals when it is in an S_I (Idle) state. The controller must be active to latch external EOP. Once



latched, the external $\overrightarrow{\text{EOP}}$ will be acted upon during the next S₂ state, unless the KS82C37A enters an idle state first. In the latter case, the latched $\overrightarrow{\text{EOP}}$ is cleared. External $\overrightarrow{\text{EOP}}$ pulses that occur between active DMA transfers in demand mode are not recognized, since the KS82C37A is in an S₁ state.

INTERNAL REGISTERS

KS82C37A

The KS82C37A contains 27 registers that are used internally for control and temporary data storage. These registers are listed in Table 6 below, and described in the subsections following.

Base Address and Base Word Count Registers

Each of the four (4) channels has a pair of Base Address and Base Word Count Registers. These 16-bit registers store the original value of their associated current registers. During Autoinitialize these values are used to restore the current registers to their original values.

The base registers are written simultaneously with their corresponding current register (in 8-bit bytes) by the microprocessor when in the Program Condition. These registers cannot be read by the microprocessor.

| Name | Number | Size |
|-------------------------------|--------|--------|
| Base Address Registers | 4 | 16-Bit |
| Base Word Count Registers | 4 | 16-Bit |
| Command Register | 1 | 8-Bit |
| Current Address Registers | 4 | 16-Bit |
| Current Word Count Registers | 4 | 16-Bit |
| Mask Register | 1 | 4-Bit |
| Mode Registers | 4 | 6-Bit |
| Request Register | 1 | 4-Bit |
| Status Register | 1 | 8-Bit |
| Temporary Address Register | 1 | 16-Bit |
| Temporary Register | 1 | 8-Bit |
| Temporary Word Count Register | 1 | 16-Bit |

Table 6: Internal Registers

Command Register

The operation of the KS82C37A is controlled by the 8-bit Command Register. It is programmed by the microprocessor and is cleared by a Reset or a Master Clear instruction. Figure 5 lists the function of the command bits, while Table 7 contains the Read and Write addresses.

Figure 5: Command Register



Current Address Register

Each of the channels has a 16-bit Current Address register. This register holds the value of the address used during DMA transfers. The address is automatically incremented or decremented after each transfer, with the values of the address stored in the Current Address register during the transfer.

This register is written or read by the microprocessor in successive 8-bit bytes. It may also be reinitialized (by an Autoinitialize) back to its original value, where an Autoinitialize takes place only after an EOP.

In memory-to-memory mode, the channel 0 current address register can be prevented from incrementing or decrementing by setting the address hold bit in the command register.

Current Word Register

Each of the channels also has a 16-bit Current Word Count register which is used to determine the number of transfers to be performed. The actual number of transfers is one more than the number programmed in the Current Word Count register (i.e. programming a count of 100 will result in 101 transfers). The word count is decremented after each transfer, and when the value in the register goes from zero to FFFFH, a terminal count (TC) is generated.

This register is loaded or read in successive 8-bit bytes by the microprocessor in the Program Condition.



Following the end of a DMA service it may also be reinitialized by an Autoinitialization back to its <u>original</u> value. Autoinitialization can occur only after an EOP or TC. If not Autoinitialized, this register will have a count of FFFFH after TC.

Mask Register

Each of the channels has associated with it one mask bit in the 4-bit Mask register which can be set to disable an incoming DREQ. Each mask bit is set when its associated channel produces an EOP if the channel is not programmed to Autoinitialize. Each Mask register bit may also be set or cleared separately or simultaneously under software control.

The entire register is also set by a Reset or Master Clear. This disables all hardware DMA requests until a clear Mask register instruction allows them to occur. The instruction to separately set or clear the mask bits is similar in form to that used with the Request register. Refer to the Figure 6 and Table 7 for details.

When reading the mask register, bits 4-7 will always read as logical ones, and bits 0-3 will display the mask bits of channel 0-3, respectively. The 4 bits of the mask register may be cleared simultaneously by using the Clear Mask Register command (see software commands section).

Figure 6: Mask Register



Figure 7: All Four Size Bits of the Mask Register May Also Be Written with a Simple Command



Mode Register

Each of the channels has a 6-bit mode register associated with it. When this register is being written to by the microprocessor in the Program Condition, bits 0 and 1 determine which channel Mode register is to be written. When the processor reads a mode register, bits 0 and 1 are both ones. See Figure 8 and Table 7 for mode register functions and addresses.

Figure 8: Mode Register



Request Register

The KS82C37A responds to requests for DMA service initiated by the software and by a DREQ. Each channel has a non-maskable request bit associated with it in the 4-bit Request Register. These are subject to prioritization by the priority Encoder network with each bit set or reset separately under software control. To set or reset a bit, the software loads the proper form of the data word. The entire register is cleared by a Reset. See Table 7 for register address coding, and Figure 9 for request register format.

A software request for DMA operation can be made in block or single modes. For memory-to-memory transfers, the software request for channel 0 should be set. When reading the request register, bits 4-7 will always read as ones, and bits 0-3 will display the request bits of channels 0-3 respectively.



Figure 9: Request Register



Status Register

The KS82C37A Status register can be read by the microprocessor. It contains information about which channels have reached a terminal count and which channels have pending DMA requests.

Bits 0-3 are set every time a TC is reached by that channel or an external EOP is applied. These bits are cleared upon Reset, Master Clear, and on each Status Read.

Bits 4-7 are set whenever their corresponding channel is requesting service, regardless of the mask bit state. If the mask bits are set, software can poll the status register to determine which channels have DREQs, and selectively clear a mask bit, thus allowing user defined service priority. Status bits 4-7 are updated while the clock is high, and latched on the falling edge. Status Bits 4-7 are cleared upon Reset or Master Clear.

Figure 10: Status Register



Temporary Register

The Temporary Register is used to hold data during memory-to-memory transfers. When the transfers are completed, the last word moved can be read by the microprocessor.

Note that the Temporary Register always contains the last byte transferred in the previous memory-to-memory operation, unless cleared by a Reset or Master Clear.

Figure 11: Definition of Register Codes

| | | 1 | | SIC | ANA | _S | | |
|-----------|-----------|----|-----|-----|----------------|----------------|----------------|----------------|
| Register | Operation | CS | IOR | IOW | A ₃ | A ₂ | A ₁ | A ₀ |
| Command | Write | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| Mode | Write | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| Request | Write | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| Mask | Set/Reset | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| Mask | Write | 0 | 1 | 0 | 1 | 1 | 1 - | 1 |
| Temporary | Read | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| Status | Read | 0 | 0 | 1 | 1 | 0 | 0 | 0 |

PROGRAMMING

The KS82C37A accepts programming from the host processor any time that HLDA is inactive, and at least one rising clock edge has occurred after HLDA has gone low. It is necessary for the host processor to ensure that programming and HLDA are mutually exclusive.

Note that a problem can occur if a DMA request occurs on an unmasked channel while the KS82C37A is being programmed. For example: Where the CPU is starting to re-program the two byte address register of channel 1 when channel 1 receives a DMA request: If the KS82C37A is enabled (bit 2 in the Command register is set to 0), and channel 1 is unmasked, then a DMA service will occur after only one byte of the Address register has been reprogrammed. This condition can be avoided by disabling the controller (bit 2 in the Command register is set to 1) or masking the channel before programming any of its registers. Once the programming is complete, the controller can be enabled or the channel unmasked.

Software Commands

There are special software commands which can be executed by reading or writing to the KS82C37A. These commands do not depend on the specific data pattern on the data bus, but are activated by the I/O operation itself.

The KS82C37A Software Commands are summarized below:

Clear First/Last Flip-Flop

This command is executed prior to writing or reading new Address or Word Count information to the KS82C37A. This initializes the flip-flop to a known state so that subsequent accesses to register contents by the micro processor will address upper and lower bytes in the correct sequence.



| Operation | A ₃ | A ₂ | A ₁ | A ₀ | IOR | IOW |
|---------------------------|----------------|----------------|----------------|----------------|-----|-----|
| Read Status Register | 1 | 0 | 0 | 0 | 0 | 1 |
| Write Command Register | 1 | 0 | 0 | 0 | 1 | 0 |
| Read Request Register | 1 | 0 | 0 | 1 | 0 | 1 |
| Write Request Register | 1 | 0 | 0 | . 1 | 1 | 0 |
| Read Command Register | 1 | 0 | 1 | 0 | 0 | 1 |
| Write Single Bit Mask | 1 | 0 | 1 | 0 | 1 | 0 |
| Read Mode Register | 1 | 0 | 1 | 1 | 0 | 1 |
| Write Mode Register | 1 | 0 | 1 | 1 | 1 | 0 |
| Set Byte Pointer F/F | 1 | 1 | 0 | 0 | 0 | 1 |
| CLR Byte Pointer F/F | 1 | 1 | 0 | 0 | 1 | 0 |
| Read Temporary Register | 1 | 1 | 0 | 1 | 0 | 1 |
| Master Clear | 1 | 1 | 0 | 1 | 1 | 0 |
| CLR Mode Register Counter | 1 | 1 | 1 | 0 | 0 | 1 |
| CLR Mask Register | 1 | 1 | 1 | 0 | 1 | 0 |
| Read All Mask Bits | 1 | 1 | 1 | 1 | 0 | 1 |
| Write All Mask Bits | 1 | 1 | 1 | 1 | 1 | 0 |

Table 7: Software Command Codes and Register Codes

Set First/Last Flip-Flop

This command will set the flip-flop to first select the high byte first on read and write operations to Address and Word Count Registers.

Master Clear

This software instruction has the same effect as the hardware Reset. The Command, Status, Request, and Temporary Registers, and Internal First/Last Flip-Flop and Mode Register counter are cleared and the Mask Register is set. The device then enters the Idle cycle.

Clear Mode Register

This command clears the mask bits of all four channels, enabling them to accept DMA requests.

Clear Mode Register Counter

Since only one address location is available for reading Mode Registers, an internal two-bit counter is included to select Mode Registers during read operations.

To read the Mode Registers, first execute the Clear Mode Register Counter Command, then do consecutive reads until the desired channel is read. Read order is channel 0 first, channel 3 last. The lower two bits on all Mode Registers will read as ones.

APPLICATIONS

Figure 12 shows an application for a DMA system utilizing the KS82C37A DMA controller and an 80C88 microprocessor. The KS82C37A DMA controller is used here to improve system performance by allowing an I/O device to transfer data directly to or from the system memory.

Components

The system clock is generated by the KS82C84A clock driver and is inverted to meet the clock high and low times required by the KS82C37A DMA controller. The four OR gates are used to support an 80C88 microprocessor in minimum mode by producing the control signals used by the processor to access memory or I/O. A decoder is used to generate the chip select for the DMA controller and memory.

Since the most significant bits of the address are output on the address/data bus, an octal latch is used to demultiplex the address. Hold Acknowledge (HLDA) and Address Enable (AEN) are ORed together to insure that the DMA controller does not encounter bus contention with the microprocessor.

Operation

A DMA request (DREQ) is generated by the I/O device. After receiving the DMA request, the DMA controller issues a Hold Request (HRQ) to the microprocessor. The system buses are not released to the DMA controller until a Hold Acknowledge signal is returned to the DMA controller from the 80C88 processor. After the Hold Acknowledge has been received, addresses and control signals are generated by the DMA controller to accomplish the DMA transfers. Data is transferred directly from the I/O device to memory (or vice versa) with IOR and MEMW (or MEMR and IOW) being active. Recall that data is not read into or driven out of the DMA controller in I/O-to-memory or memory-to-I/O data transfers.



Table 8: Word Count and Address Register Command Codes

| | | T | SIGNALS | | | | | | Internal | Data Bue | |
|---------|-----------------------------|-----------|---------|-----|-----|----------------|----------------|-----------------------|----------------|-----------|----------------------------------|
| Channel | Register | Operation | CS | IOR | IOW | A ₃ | A ₂ | A ₁ | A ₀ | Flip-Flop | DB ₀ -DB ₇ |
| 0 | Base and Current Address | Write | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | A ₈ - A ₁₅ |
| | Current Address | Read | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | A ₈ - A ₁₅ |
| | Base and Current Word Count | Write | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | W ₈ - W ₁₅ |
| | Current Word Count | Read | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | W ₈ - W ₁₅ |
| 1. | Base and Current Address | Write | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | A ₈ - A ₁₅ |
| | Current Address | Read | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | A ₈ - A ₁₅ |
| ļ | Base and Current Word Count | Write | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | W ₈ - W ₁₅ |
| | Current Word Count | Read | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 0 | 1. | 0 | 0 | 1 | 1 | 1 | W ₈ - W ₁₅ |
| 2 | Base and Current Address | Write | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | A ₈ - A ₁₅ |
| | Current Address | Read | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | A ₈ - A ₁₅ |
| | Base and Current Word Count | Write | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | W ₈ - W ₁₅ |
| | Current Word Count | Read | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | W ₈ - W ₁₅ |
| 3 | Base and Current Address | Write | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | A ₈ - A ₁₅ |
| | Current Address | Read | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | A ₀ - A ₇ |
| | | | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | A ₈ – A ₁₅ |
| | Base and Current Word Count | Write | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | $W_0 - W_7$ |
| | | | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | W ₈ - W ₁₅ |
| | Current Word Count | Read | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | W ₀ - W ₇ |
| | | | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | W ₈ - W ₁₅ |



Preliminary

Figure 12: Application for DMA System



.



Table 9: Recommended Operating Conditions

| DC Supply Voltage | | +4.0V to +6.0V |
|-----------------------------|------------|----------------|
| Operating Temperature Range | Commercial | 0°C to 70°C |
| | Industrial | -40°C to +85°C |

Table 10: Absolute Maximum Ratings

| DC Supply Voltage | +7.0V |
|--------------------------------------|------------------------------------|
| Input, Output or I/O Voltage Applied | V_{SS} – 0.5V to V_{CC} + 0.5V |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1W |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 11: Capacitance (T_A = 25°C, V_{CC} = 0V, V_{IN} = +5V or V_{SS})

| Symbol | Parameter | Test Conditions | Тур | Units |
|------------------|--------------------|--|-----|-------|
| C _{I/O} | I/O Capacitance | | 20 | pF |
| C _{IN} | Input Capacitance | FREQ = 1MHz Unmeasured Pins Returned to Vec | 5 | pF |
| COUT | Output Capacitance | | 15 | pF |

Table 12: DC Characteristics (T_A = 25°C, V_{CC} = 0V, V_{IN} = +5V or V_{SS})

| | | | Lin | nits | |
|-------------------|--|---|------------------------------|-------|--------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| IDD | Operating Power Supply Current | $V_{CC} = 5.5V$ $V_{IN} = V_{CC} \text{ or } V_{SS}$ Outputs Open | - | 2.0 | mA/MHz |
| I _{DDSB} | Standby Power Supply Current | $V_{CC} = 5.5V$ $V_{IN} = V_{CC}$ or V_{SS} Outputs Open | - | 100 | μΑ |
| l _{IL} | Input Leakage Current for Unidirectionals | $0V \le V_{IN} \le V_{CC}$ | -1.0 | +1.0 | μA |
| I _{ILIO} | Input Leakage Current for Bidirectionals | $0V \le V_{IN} \le V_{CC}$ | -10.0 | +10.0 | μA |
| I _{OL} | Output Leakage Current | $0V \le V_{OUT} \le V_{CC}$ | -10.0 | +10.0 | μA |
| VIH | Logical One Input Voltage | | 2.0 | _ | v |
| V _{IL} | Logical Zero Input Voltage | | | 0.8 | v |
| V _{OH} | Output High Voltage | I _{OH} = -2.5mA I _{OH} = -100μA | 2.4 V _{CC} - 0.4 | _ | V V |
| V _{OL} | Output Low Voltage | I _{OL} = +3.2mA | _ | 0.4 | v |

Notes:

1. Input timing parameters assume rise and fall transition times of 20ns or less.

2. The net \overline{IOW} or \overline{MEMW} pulse width for a normal write will be t_{CY} - 100ns, and for an extended write will be 2 · t_{CY} - 100ns.

The net IOR or MEMR pulse width for a normal read will be 2 · t_{CY} - 50ns and for a compressed read will be t_{CY} - 50ns.

3. DREQ should be held active until DACK is returned.

4. DREQ and DACK signals may be active HIGH or active LOW. The timing diagrams assume active HIGH.

 Successive read and/or write operations by the external processor to program or examine the controller must be timed to allow at least 100ns (KS82C37A-10) and 200ns (KS82C37A-5) as recovery time between active read or write pulses.

6. EOP is an open drain output, and requires a pullup resistor to V_{CC}.

7. Pin 5 can be either tied to V_{DD}, or left unconnected.



| | Limits (5 | | (5MHz) | Limits | (8MHz) | Limits (| (10MHz) | |
|-------------------|--|----------------------|--------|---------------------|--------|---------------------|---------|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units |
| tAEL | AEN HIGH from CLK LOW (S1) Delay Time | - | 175 | - | 105 | _ | 90 | ns |
| t _{AET} | AEN LOW from CLK HIGH (S1) Delay Time | - | 130 | _ | 80 | - | 80 | ns |
| t _{AFAB} | ADR Active to Float Delay from CLK HIGH | - | 90 | - | 55 | _ | 55 | ns |
| t _{AFC} | READ or WRITE Float Delay from CLK HIGH | - | 120 | - | 75 | _ | 75 | ns |
| t _{AFDB} | DB Active to Float Delay from CLK HIGH | _ | 170 | — | 135 | — | 100 | ns |
| t _{AHR} | ADR from READ HIGH Hold Time | t _{CY} -100 | _ | t _{CY} -75 | _ | t _{CY} -75 | - | ns |
| t _{AHS} | DB from ADSTB LOW Hold Time | 30 | - | 25 | - | 20 | _ | ns |
| t _{AHW} | ADR from WRITE HIGH Hold Time | t _{CY} -50 | _ | t _{CY} -50 | — | t _{CY} -50 | - | ns |
| | DACK Valid from CLK LOW Delay Time | — | 170 | - | 105 | - | 90 | ns |
| t _{AK} | EOP HIGH from CLK HIGH Delay Time | — | 170 | — | 105 | — | 90 | ns |
| | EOP LOW from CLK HIGH Delay Time | — | 100 | - | 60 | — | 60 | ns |
| t _{ASM} | ADR Stable from CLK HIGH | _ | 110 | | 60 | | 60 | ns |
| t _{ASS} | DB to ADSTB LOW Setup Time | 100 | _ | 85 | _ | 75 | _ | ns |
| t _{CH} | CLK HIGH Time | 70 | _ | 55 | | 45 | — | ns |
| t _{CL} | CLK LOW Time | 70 | - | 50 | - | 40 | - | ns |
| t _{CY} | CLK Cycle Time | 200 | - | 125 | - | 100 | - | ns |
| t _{DCL} | CLK HIGH to READ or WRITE LOW Delay | - | 190 | _ | 120 | | 90 | ns |
| t _{DCTR} | READ HIGH from CLK HIGH (S1) Delay Time | | 190 | _ | 115 | - | 95 | ns |
| t _{DCTW} | WRITE HIGH from CLK HIGH (S1) Delay Time | | 130 | _ | 80 | - | 80 | ns |
| t _{DQ1} | HRQ Valid from CLK HIGH Delay Time | - | 120 | — | 75 | | 75 | ns |
| t _{DQ2} | HRQ Valid from CLK HIGH Delay Time | - | 120 | | 75 | _ | 75 | ns |
| t _{EPS} | EOP LOW from CLK LOW Setup Time | 40 | _ | 25 | — | 25 | - | ns |
| t _{EPW} | EOP Pulse Width (ext. EOP) | 220 | — | 135 | | 80 | - | ns |
| t _{FAAB} | ADR Float to Active Delay from CLK HIGH | - | 110 | — | 60 | - | 60 | ns |
| t _{FAC} | READ or WRITE Active from CLK HIGH | — | 150 | | 90 | — | 90 | ns |
| t _{FADB} | DB Float to Active Delay from CLK HIGH | | 110 | _ | 60 | - | 60 | ns |
| t _{HS} | HLDA Valid to CLK HIGH Setup Time | 75 | - | 45 | _ | 45 | | ns |
| t _{IDH} | Input Data from MEMR HIGH Hold Time | 0 | - | 0 | - | 0 | - | ns |
| t _{IDS} | Input Data to MEMR HIGH Setup Time | 155 | | 90 | - | 80 | - | ns |
| t _{ODH} | Output Data from MEMW HIGH Hold Time | 15 | | 15 | | 15 | | ns |
| todv | Output Data Valid to MEMW HIGH | 125 | | 85 | | 65 | | ns |
| t _{QS} | DREQ to CLK LOW (S1, S4) Setup Time | 0 | - | 0 | - | 0 | - | ns |
| t _{RH} | CLK to READY LOW Hold Time | 20 | - | 20 | | 10 | | ns |
| t _{RS} | READY to CLK LOW Setup Time | 60 | _ | 35 | _ | 35 | - | ns |
| t _{STL} | ADSTB HIGH from CLK LOW Delay Time | - | 80 | _ | 50 | | 50 | ns |
| t _{STT} | ADSTB LOW from CLK LOW Delay Time | | 90 | _ | 90 | _ | 90 | ns |

Table 13: AC Characteristics, DMA (Master) Mode (T_A = 0 to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)



| | | Limits | (5MHz) | Limits | (8MHz) | Limits (10MHz) | | |
|-------------------|---|------------------|--------|------------------|--------|------------------|-----|-------|
| Symbol | Parameter | Min | Max | Min | Max | Min | Max | Units |
| t _{AR} | ADR Valid or CS LOW to READ LOW | 10 | _ | 10 | | 0 | _ | ns |
| t _{AW} | ADR Valid to WRITE HIGH Setup Time | 130 | _ | 100 | _ | 60 | | ns |
| t _{CW} | CS LOW to WRITE HIGH Setup Time | 130 | - | 100 | _ | 85 | | ns |
| t _{DW} | Data Valid to WRITE HIGH Setup Time | 130 | - | 100 | - | 90 | _ | ns |
| t _{RA} | ADR or CS Hold from READ HIGH | 0 | _ | 0 | | 0 | _ | ns |
| t _{RDE} | Data Access from READ | - | 140 | _ | 120 | - | 95 | ns |
| t _{RDF} | DB Float Delay from READ HIGH | 0 | 70 | 0 | 70 | 0 | 70 | ns |
| t _{RSTD} | Power Supply HIGH to RESET LOW Setup Time | 500 | _ | 500 | _ | 500 | | ns |
| t RSTS | RESET to First IOWR | $2 \cdot t_{CY}$ | - | $2 \cdot t_{CY}$ | - | $2 \cdot t_{CY}$ | _ | ns |
| tRSTW | RESET Pulse Width | 300 | - | 200 | | 100 | _ | ns |
| t _{RW} | I/O Read Width | 200 | _ | 155 | - | 120 | | ns |
| t _{WA} | ADR from WRITE HIGH Hold Time | 0 | _ | 0 | | 0 | - | ns |
| twc | CS HIGH from WRITE HIGH Hold Time | 0 | _ | 0 | - | 0 | _ | ns |
| t _{WD} | Data from WRITE HIGH Hold Time | 10 | | 10 | | 10 | - | ns |
| twws | WRITE Width | 150 | _ | 100 | | 90 | _ | ns |

Table 14: AC Characteristics, Peripheral (Slave) Mode (T_A = 0 to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

Figure 13: AC Test Circuits



| PINS | V 1 | R ₁ | C ₁ |
|------------------------|-----------------|----------------|----------------|
| All Outputs Except EOP | 1.7V | 520Ω | 100pF |
| EOP | V _{CC} | 1.6KΩ | 50pF |

Figure 14: AC Testing Input, Output Waveforms





Figure 15: Timing Diagrams (Master Mode)

a) DMA Transfer Timing



b) Memory-to-Memory Transfer Timing





PROGRAMMABLE DMA CONTROLLER

Preliminary

c) Compressed Transfer Timing



d) Ready Timing



e) Reset Timing





Figure 16: Timing Diagrams (Slave Mode)

a) Slave Mode Read Timing



b) Slave Mode Write Timing





PACKAGE DIMENSIONS





Plastic Package

44 Pin PLCC

ORDERING INFORMATION & PRODUCT CODE DIMENSIONS



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



KS82C50A

CMOS ASYNCHRONOUS COMMUNICATION ELEMENT (ACE)

Preliminary

FEATURES/BENEFITS

- Single Chip UART/BRG
- DC to 10MHz Operation, (DC to 625K Baud)
- Crystal or External Clock Input
- On Chip Baud Rate Generator
 1 to 65535 Divisor Generates 16X Clock
- Prioritized Interrupt Mode
- Fully TTL/CMOS Compatible
- Microprocessor Bus Oriented Interface
- 8080/85, 8086/88, 80186/286/386 Compatible
- Low Power CMOS Process
- Low Power 1mA/MHz Typical
- Modem Interface
- Line Break Generation and Detection
- Loopback and Echo Modes
- Doubled Buffered Transmitter and Receiver
- Single 5V Supply

DESCRIPTION

The KS82C50A Asynchronous Communication Element (ACE) is a high performance programmable Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Using Samsung Semiconductor's advanced CMOS Process, the ACE will support data rates from DC to 625K baud (0–10MHz clock).

The ACE's receiver circuitry converts start, data, stop, and parity bits into a parallel data word. The transmitter circuitry converts a parallel data word into serial form and appends the start, parity, and stop bits. The word length is programmable to 5, 6, 7, or 8 data bits. Stop bit selection provides a choice of 1, 1.5, or 2 stop bits.

The Baud Rate Generator divides the clock by a divisor programmable from 1 to $2^{16} - 1$ to provide standard RS-232C baud rates when using any one of three industry standard baud rate crystals (1.8432MHz, 2.4576MHz, or 3.072MHz). A programmable buffered clock output (BAUDOUT) provides either a buffered oscillator or 16X (16 times the data rate) baud rate clock for general purpose system use.

To meet the system requirements of a CPU interfacing to an asynchronous channel, the modem control signals RTS, CTS, DSR, DTR, RI, DCD are provided. Inputs and outputs have been designed with full TTL/CMOS compatability in order to facilitate mixed TTL/NMOS/CMOS system design.





Table 1: Pin Descriptions

| Symbol | Pin(s) | Туре | Name and Function |
|--|------------|----------|--|
| RD, RD | 22, 21 | I | Read , Read : $\overline{\text{RD}}$, $\overline{\text{RD}}$ are read inputs which cause the KS82C50A to output data to the data bus (D ₀ -D ₇). The data output depends upon the register selected by the address inputs A ₀ , A ₁ and A ₂ . The chip select inputs CS0, CS1 and CS2 enable the $\overline{\text{RD}}$, $\overline{\text{RD}}$ inputs. |
| | | | Only an active $\overline{\text{RD}}$ or RD, not both, is used to receive data from the KS82C50A during a read operation. If RD is used as the read input, $\overline{\text{RD}}$ should be tied high. If $\overline{\text{RD}}$ is used as the active read input, RD should be tied low. |
| WR, WR | 19, 18 | l | Write , Write: WR, WR are write inputs which cause data from the data bus (D_0-D_7) to be input to the KS82C50A. The data input depends upon the register selected by the address inputs A_0 , A_1 and A_2 . The chip select inputs CS0, CS1 and CS2 enable the WR, WR inputs. |
| | | | Only an active $\overline{\text{WR}}$ or WR, not both, is used to transmit data to the KS82C50A during a write operation. If WR is used as the write input, $\overline{\text{WR}}$ should be tied high. If $\overline{\text{WR}}$ is used as the write input, WR must be tied low. |
| D ₀ -D ₇ | 1–8 | 1/0 | Data Bus: The Data Bus provides eight, 3-state input/output lines for the transfer of data, control and status information between the KS82C50A and the CPU. For character formats of less than 8 bits, D7, D6 and D5 are <i>don't cares</i> for data write operations and zero for data read operations. These lines are normally in a high impedance state except during read operations. D0 is the Least Significant Bit (LSB) and is the first serial data bit to be received or transmitted. |
| A ₀ , A ₁ , A ₂ | 28, 27, 26 | 1 | Register Select: The address lines select the internal registers during CPU bus operations. |
| XTAL ₁ , XTAL ₂ | 16, 17 | I, O | Crystal/Clock: Crystal connections for the internal Baud Rate Generator. XTAL1 can also be used as an external clock input, in which case XTAL2 should be left open. |
| SOUT | 11 | 0 | Serial Data Output: Serial data output from the KS82C50A transmitter circuitry. A Mark (1) is a logic one (high) and Space (0) is a logic zero (low). SOUT is held in the Mark condition when the transmitter is disabled, MR is true, the Transmitter Register is empty, or when in the Loop Mode. SOUT is not affected by the $\overline{\text{CTS}}$ input. |
| V _{SS} | 20 | _ | Ground: Power supply ground, 0V. |
| CTS | 36 | I | Clear to Send: An active low signal, the logical state of the CTS pin is reflected in the CTS bits of the (MSR) Modem Status Register (CTS is bit 4 of the MSR, written MSR[4]). A change of state in the CTS pin since the previous reading of the MSR causes the setting of DCTS (MSR[0]) of the Modem Status Register. When CTS is active (low), the modem is indicating that data on SOUT can be transmitted on the communications link. If CTS pin goes inactive (high), the KS82C50A should not be allowed to transmit data out of SOUT. CTS pin does not affect Loop Mode operation. |
| DSR | 37 | 1 | Data Set Ready: An active low signal, the logical state of the DSR pin is reflected in MSR[5] of the Modern Status Register. DDSR (MSR[1]) indicates whether the DSR pin has changed state since the previous reading of the MSR. When the DSR pin is active (low), the modern is indicating that it is ready to exchange data with the KS82C50A, while the DSR pin inactive (high) indicates that the modern is not ready for data exchange. The active condition indicates only the condition of the local Data Communications Equipment (DCE), and does not imply that a data circuit has been established with remote equipment. |



Table 1: Pin Descriptions (Continued)

| Symbol | Pin(s) | Туре | Name and Function |
|---------|--------|------|--|
| DTR | 33 | 0 | Data Terminal Ready: An active low signal, the DTR pin can be set (low) by writing a logic one to MCR[0]. Modem Control Register bit 0. This signal is cleared (high) by writing a logic zero to the DTR bit (MCR[0]) or whenever a MR active (high) is applied to the KS82C50A. When active (low), DTR pin indicates to the DCE that the KS82C50A is ready to receive data. In some instances, DTR pin is used as a power on indicator. The inactive (high) state causes the DCE to disconnect the modem from the telecommunications circuit. |
| RTS | 32 | 0 | Request to Send: An active low signal, RTS is an output used to enable the modem. The RTS pin is set low by writing a logic one to MCR[1] bit 1 of the Modem Control Register. The RTS pin is reset high by Master Reset. When active, the RTS pin indicates to the DCE that the KS82C50A has data ready to transmit. In half duplex operations, RTS is used to control the direction of the line. |
| BAUDOUT | 15 | 0 | BAUDOUT: This active low output signal is a 16x clock out used for the transmitter section ($16x = 16$ times the data rate). The BAUDOUT clock rate is equal to the reference oscillator frequency divided by the specified divisor in the Baud Rate Generator Divisor Latches DLL and DLM. BAUDOUT may be used by the receiver section by tying this output to RCLK. |
| OUT1 | 34 | 0 | Output 1: This is an active low general purpose output that can be programmed active (low) by setting MCR[2] (OUT1) of the Modem Control Register to a high level. The OUT1 pin is set high by Master Reset. The OUT1 pin is inactive (high) during loop mode operation. |
| OUT2 | 31 | 0 | Output 2: This is an active low general purpose output that can be programmed active (low) by setting MCR[3] (OUT2) of the Modem Control Register to a high level. The OUT2 pin is set high by Master Reset. The OUT2 signal is inactive (high) during loop mode operation. |
| RI | 39 | I | Ring Indicator : When low, \overline{RI} indicates that a telephone ringing signal has been received by the modem or data set. The \overline{RI} signal is a modem control input whose condition is tested by reading MSR[6] (RI). The Modem Status Register output TERI (MSR[2]) indicates whether the \overline{RI} input has changed from a low to high since the previous reading of the MSR. If the interrupt is enabled (IER[3] = 1) and \overline{RI} changes from a high to low, an interrupt is generated. The active (low) state of \overline{RI} indicates that the DCE is receiving a ringing signal. \overline{RI} will appear active for approximately the same length of time as the active segment of the ringing cycle. The inactive state of \overline{RI} will occur during the inactive segments of the ringing cycle, or when ringing is not detected by the DCE. This circuit is not disabled by the inactive condition of \overline{DTR} . |
| DCD | 38 | Ι | Data Carrier Detect: When active (low), DCD indicates that the data carrier has been detected by the modem or data set. DCD is a modem input whose condition can be tested by the CPU by reading MSR[7] (DCD) of the Modem Status Register, MSR[3] (DDCD) of the Modem Status Register indicates whether the DCD input has changed since the previous reading of the MSR. DCD has no effect on the receiver. If the DCD changes state with the modem status interrupt enabled, an interrupt is generated. |
| | | | indicates that the signal is not within the specified limits, or is not present. |



Table 1: Pin Descriptions (Continued)

| Symbol | Pin(s) | Туре | Name and Function |
|------------------|------------|------|--|
| MR | 35 | I | Master Reset: The MR input forces the KS82C50A into an idle mode in which all serial data activities are suspended. The Modern Control Register (MCR) along with its associated outputs are cleared. The Line Status Register (LSR) is cleared except for the THRE and TEMT bits, which are set. The KS82C50A remains in an idle state until programmed to resume serial data activities. The MR input is a TTL compatible Schmitt trigger. |
| INTRPT | 30 | 0 | Interrupt Request: The INTRPT output goes active (high) when one of the following interrupts has an active (high) condition and is enabled by the Interrupt Enable Register: Receiver Error flag, Received Data Available, Transmitter Holding Register Empty and Modem Status. The INTRPT is reset low upon appropriate service or a MR operation. |
| SIN | 10 | 1 | Serial Data Input: The SIN input is the serial data input from the communication line or modem to the KS82C50A receiver circuits. A Mark (1) is high, and a Space (0) is low. Data inputs on SIN are disabled when operating in the loop mode. |
| V _{CC} | 40 | — | Power Supply: +5V 10% DC Supply. A 0.1 μ F decoupling capacitor from V _{CC} to V _{SS} is recommended. |
| CS0, CS1, CS2 | 12, 13, 14 | I | Chip Select: The Chip Select inputs act as enable signals for the write (\overline{WR}, WR) and read (\overline{RD}, RD) input signals. The Chip select inputs are latched by the \overline{ADS} input. |
| NC | 29 | — | Do Not Connect. |
| CSOUT | 24 | 0 | Chip Select Out: When active (high), this pin indicates that the chip has been selected by active CS0, CS1 and CS2 inputs. No data transfer can be initiated until CSOUT is a logic one, active (high). |
| DDIS | 23 | 0 | Driver Disable: This output is inactive (low) when the CPU is reading data from the KS82C50A. An active (high) DDIS output can be used to disable an external transceiver when the CPU is reading data. |
| ADS | 25 | I | Address Strobe: When active (low), ADS latches the Register Select (A0, A1 and A2) and Chip Select (CS0, CS1 and CS2) inputs. An active ADS is required when the Register Select pins are not stable for the duration of the read or write operation, multiplexed mode. If not required, the ADS input should be tied low, non-multiplexed mode. |
| RCLK | 9 | I | This input is the 16x Baud Rate Clock for the receiver section of the KS82C50A. This input may be provided from the BAUDOUT output or an external clock. |



97

REGISTERS

The three types of internal registers in the KS82C50A used in the operation of the device are control, status and data registers. The control registers are the Bit Rate Select Register DLL and DLM, Line Control Register, Interrupt Enable Register and the Modem Control registers, while the status registers are the Line Status Registers and the Modem Status Registers and the Modem Status Registers and the Modem Control registers, while the status registers are the Line Status Registers and the Modem Status Register and Transmitter Holding Register. The Address, Read and Write inputs are used in conjunction with the Divisor Latch Access Bit in the Line Control Register (LCR[7]) to select the register to be written or read (see Table 2). Individual bits within these registers are referred to by the register mnemonic and the bit number in square brackets. An example, LCR[7] refers to Line Control Register Bit 7.

The Transmitter Buffer Register and Receiver Buffer Register are data registers holding from 5 to 8 data bits. If less than eight data bits are transmitted, data is right justified to the LSB. Bit 0 of data word is always the first serial data bit received and transmitted. The KS82C50A data registers are double buffered so that read and write operations can be performed at the same time the UART is performing the parallel to serial and serial to parallel conversion. This provides the microprocessor with increased flexibility in its read and write timing.

Line Control Register (LCR)

The format of the data character is controlled by the Line Control Register. The contents of the LCR may be read, eliminating the need for separate storage of the line characteristics in system memory. The contents of the LCR are described in Table 3.

LCR[0] and LCR[1] word length select bit 0, word length select bit 1: The number of bits in each transmitted or received serial character is programmed per Table 9.

LCR[2] Stop Bit Select: LCR[2] specifies the number of stop bits in each transmitted character. If LCR[2] is a logic zero, one stop bit is generated in the transmitted data. If LCR[2] is a logic one when a 5-bit word length is selected, 1.5 stop bits are generated. If LCR[2] is a logic one when either a 6-, 7- or 8-bit word length is selected, two stop bits are generated. The receiver checks for two stop bits if programmed.

LCR[3] Parity Enable: When LCR[3] is high, a parity bit between the last data word bit and stop bit is generated and checked.

LCR[4] Even Parity Select: When parity is enabled (LCR[3]=1), LCR[4]=0 selects odd parity, and LCR[4]=1 selects even parity.

| Mnemonic | Register | DLAB | A2 | A1 | A0 |
|----------|---|------|----|----|----|
| RBR | Receiver Buffer Register (read only) | 0 | 0 | 0 | 0 |
| THR | Transmitter Holding Register (write only) | 0 | 0 | 0 | 0 |
| IER | Interrupt Enable Register | 0 | 0 | 0 | 1 |
| IIR | Interrupt Identification Register (read only) | X | 0 | 1 | 0 |
| LCR | Line Control Register | X | 0 | 1 | 1 |
| MCR | Modem Control Register | X | 1 | 0 | 0 |
| LSR | Line Status Register | X | 1 | 0 | 1 |
| MSR | Modem Control Register | X | 1 | 1 | 0 |
| SCR | Scratch Register | X | 1 | 1 | 1 |
| DLL | Divisor Latch (LSB) | 1 | 0 | 0 | 0 |
| DLM | Divisor Latch (MSB) | 1 | 0 | 0 | 1 |

Table 2: Accessing KS82C50A Internal Registers

Notes:

1. X = Don't Care

2. 0 = Logic Low 3. 1 = Logic High



LCR[5] Stick Parity: When LCR[3, 4 and 5] are logic one the Parity bit is transmitted and checked as a logic zero. If LCR[3 and 5] are one and LCR[4] is a logic zero then the parity bits is transmitted and checked as a logic one. If LCR[5] is a logic zero Stick Parity is disabled.

LCR[6] Break Control: When LCR[6] is set to logic one, the serial output (SOUT) is forced to the spacing (logic zero) state. The break is disabled by setting LCR[6] to a logic zero. The Break Control bit acts only on SOUT and has no effect on the transmitter logic. Break Control enables the CPU to alert a terminal in a computer communications system. If the following sequence is used, no erroneous or extraneous characters will be transmitted because of the break.

- 1. Load on all 0s pad character in response to THRE.
- Set break in response to the next THRE.
- Wait for the transmitter to be idle, (TTEMT = 1), and clear break when normal transmission has to be restored.

During the break, the transmitter can be used as a character timer to accurately establish the break duration.

LCR[7] Divisor Latch Access Bit (DLAB): LCR[7] must be set high (logic one) to access the Divisor Latches DLL and DLM of the Baud Rate Generator during a read or write operation. LCR[7] must be input low to access the Receiver Buffer, the Transmitter Holding Register, or the Interrupt Enable Register.

| Bit Number | Function |
|---------------|---------------------------------|
| 0 | Word Length Select Bit 0 (WLS0) |
| 1 | Word Length Select Bit 1 (WLS1) |
| 2 | Stop Bit Select (STB) |
| 3 | Parity Enable (EN) |
| 4 | Even Parity Select (EPS) |
| 5 | Stick Parity |
| 6 | Set Break |
| 7 | Divisor Latch Access Bit (DLAB) |

Table 3: LCR Bit Definitions

Table 4: LCR Word Length Selection

| LCR[1] | LCR[2] | Word Length |
|--------|--------|-------------|
| 0 | 0 | 5 Bits |
| 0 | 1 | 6 Bits |
| 1 | 0 | 7 Bits |
| 1 | 1 | 8 Bits |

Figure 4: Line Control Register



Line Status Register (LSR)

Ths LSR is a single register that provides status indications. The LSR is usually the first register read by the CPU to determine the cause of an interrupt or to poll the status of the KS82C50A.

Three error flags OE, FE and PE provide the status of any error conditions detected in the receiver circuitry. During reception of the stop bits, the error flags are set high by an error condition. The error flags are not reset by the absence of an error condition in the next received character. The flags reflect the last character only if no overrun occurred. The Overrun Error (OE) indicates that a character in the Receiver Buffer Register has been overwritten by a character from the Receiver Shift Register before being read by the CPU. The character is lost. Framing Error (FE) indicates that the last character received contained incorrect (low) stop bits. This is caused by the absence of the required stop bit or by a stop bit too short to be detected. Parity Error (PE) indicates that the last character received contained a parity error based on the programmed and calculated parity of the received character.

The Break Interrupt (BI) status bit indicates that the last character received was a break character. A break character is an invalid data character, with the entire character, including parity and stop bits, logic zero.

The Transmitter Holding Register Empty (THRE) bit indicates that the THR register is empty and ready to receive another character. The Transmission Shift Register



Empty (TEMT) bit indicates that the Transmitter Shift Register is empty, and the KS82C50A has completed transmission of the last character. If the interrupt is enabled (IER[1], an active THRE causes an interrupt (INTRPT).

The Data Ready (DR) bit indicates that the RBR has been loaded with a received character (included Break) and that the CPU may access this data.

Reading LSR clears LSR[1] - LSR[4], (OE, PE, FE and BI).

The contents of the Line Status Register are indicated in Table 10, and are described below.

LSR[0] Data Ready (DR): Data Ready is set high when an incoming character has been received and transferred into the Receiver Buffer Register. LSR[0] is reset low by a CPU read of the data in the Receiver Buffer Register.

LSR[1] Overrun Error (OE): Overrun Error indicates that data in the Receiver Buffer Register was not read by the CPU before the next character was transferred into the Receiver Buffer Register, overwriting the previous character. The OE indicator is reset whenever the CPU reads the contents of the Line Status Register.

LSR[2] Parity Error (PE): PE indicates that the received data character does not have the correct even or odd parity, as selected by the Even Parity Select bit (LCR[4]). The PE bit is set high upon detection of a parity error, and is reset low when the CPU reads the contents of the LSR.

LSR[3] Framing Error (FE): FE indicates that the received character did not have a valid stop bit. LSR[3] is set high when the stop bit following the last data bit or parity bit is detected as a zero bit (spacing level). The FE indicator is reset low when the CPU reads the contents of the LSR.

LSR[4] Break Interrupt (BI): BI is set high when the received data input is held in the spacing (logic zero) state for longer than a full word transmission time (start bit + data bits + parity + stop bits). The BI indicator is reset when the CPU reads the contents of the Line Status Register.

LSR[1]-LSR[4] are the error conditions that produce a Receiver Line Status interrupt (priority 1 interrupt in the Interrupt Identification Register (IIR)) when any of the conditions are detected. This interrupt is enabled by setting IER[2] = 1 in the Interrupt Enable Register.

LSR[5] Transmitter Holding Register Empty: (THRE): THRE indicates that the KS82C50A is ready to accept a new character for transmission. The THRE bit is set high when a character is transferred from the Transmitter Holding Register into the Transmitter Shift Register. LSR[5] is reset low when the CPU loads the Transmitter Holding Register. LSR[5] is not reset by a CPU read of the LSR.

When the THRE interrupt is enabled (IER[1] = 1), THRE causes a priority 3 interrupt in the IIR. If THRE is the interrupt source indicated in IIR, INTRPT is cleared by a read of the IIR.

LSR[6] Transmitter Empty (TEMT): TEMT is set high when the Transmitter Holding Register (THR) and the Transmitter Shift Register (TSR) are both empty. LSR[6] is reset low when a character is loaded into the THR and remains low until the character is transferred out of SOUT. TEMT is not reset low by a CPU read of the LSR.

LSR[7]: This bit is permanently set to logic zero.

| Bit Number | Function | Logic 1 | Logic 0 |
|---------------|--|---------|-----------|
| 0 | Data Ready (DR) | Ready | Not Ready |
| 1 | Overrun Error (OE) | Error | No Error |
| 2 | Parity Error (PE) | Error | No Error |
| 3 | Framing Error (FE) | Error | No Error |
| 4 | Break Interrupt (BI) | Break | No Break |
| 5 | Transmitter Holding Register Empty (THRE) | Empty | Not Empty |
| 6 | Transmitter Empty (TEMT) | Empty | Not Empty |
| 7 | Not Used | | |

Table 5: LSR Bit Definitions

Modem Control Register (MCR)

The MCR controls the interface with the modem or data set as described below. The MCR can be written and read. The RTS, DTR, OUT1 and OUT2 outputs are directly controlled by their control bits in this register. A high input asserts a low (true) at the output pins.

MCR[0]: When MCR[0] is set high, the DTR output is forced low. When MCR[0] is reset low, the DTR output is forced high. The DTR output of the KS82C50A may be input into an EIA inverting line driver as the 1488 to obtain the proper polarity input at the modem or data set.

MCR[1]: When MCR[1] is set high, the <u>RTS</u> output is forced low. When <u>MCR[1]</u> is reset low, the <u>RTS</u> output is forced high. The <u>RTS</u> output of the KS82C50A may be input into an EIA inverting line driver as the 1488 to obtain the proper polarity input at the modem or data set.

MCR[2]: When MCR[2] is set high, the $\overline{OUT1}$ output is forced low. When MCR[2] is reset low, the $\overline{OUT1}$ output is forced high. $\overline{OUT1}$ is a user designated output.



Figure 5: Modem Control Register



MCR[3]: When MCR[3] is set high, the $\overline{OUT2}$ output is forced low. When MCR[3] is reset low, the $\overline{OUT2}$ output is forced high. $\overline{OUT2}$ is a user designated output.

MCR[4]: MCR[4] provides a local loopback feature for diagnostic testing of the KS82C50A. When MCR[4] is set high. Serial Output (SOUT) is set to the marking (logic one) state, and the receiver data input Serial Input (SIN) is disconnected. The output of the Transmitter Shift Register is looped back into the Receiver Shift Register input. The four modem control inputs (CTS, DSR, DCD and RI) are disconnected. The four modem control outputs (DTR, RTS, OUT1 and OUT2) are internally connected to the four modem control inputs. The modem control output pins are forced to their inactive state (high). In the diagnostic mode, data transmitted is immediately received. This allows the CPU to verify KS82C50A transmit and receive data paths.

Table 6: MCR Bit Definitions

| Bit Number | Function | Logic 1 | Logic 0 |
|---------------|------------------------------|--------------------|---------------------|
| 0 | Data Terminal Ready (DTR) | DTR Output Low | DTR Output High |
| 1 | Request to Send (RTS) | RTS Output Low | RTS Output High |
| 2 | OUT1 | OUT1 Output Low | OUT1 Output High |
| 3 | OUT2 | OUT2 Output Low | OUT2 Output High |
| 4 | LOOP | LOOP Enabled | LOOP Disabled |
| 5 | 0 | | |
| 6 | 0 | | |
| 7 | 0 | | |

In the diagnostic mode, the receiver and trasnmitter interrupts are fully operational. The modem control interrupts are also operational, but the interrupt sources are now the lower four bits of the MCR instead of the four modem control inputs. The interrupts are still controlled by the Interrupt Enable Register.

MCR[5]-MCR[7]: Bits are permanently set to logic zero.

Modem Status Register (MSR)

The MSR provides the CPU with status of the modem input lines from the modem or peripheral device. The MSR allows the CPU to read the modem signal inputs by accessing the data bus interface of the KS82C50A. In addition to the current status information, four bits of the MSR indicate whether the modem inputs have changed since the last reading of the MSR. The delta status bits are set high when a control input from the modem changes state, and reset low when the CPU reads the MSR.

The modem input lines are CTS, DSR, RI and DCD. MSR[4]-MSR[7] are status indications follow the status of the input lines. If the modem status interrupt in the Interrupt Enable Register is enabled (IER[3]), a change of state in a modem input signals will be reflected by the modem status bits in the IIR register and an interrupt (INTRPT) is generated. The MSR is a priority 4 interrupt. The contents of the Modem Status Register are described in Table 7.

Note that the state (high or low) of the status bits are inverted versions of the actual input pins.

MSR[0] Delta Clear to Send (DCTS): DCTS indicates that the CTS input to the KS82C50A has changed state since the last time it was read by the CPU.

MSR[1] Delta Data Set Ready (DDSR): DDSR indicates that the DSR input to the KS82C50A has changed state since the last time it was read by the CPU.

MSR[2] Trailing Edge of Ring Indicator (TERI): TERI indicates that the RI input to the KS82C50A has changed state (L \rightarrow H) since the last time it was read by the CPU.

MSR[3] Delta Data Carrier Detect (DDCD): DDCD indicates that the DCD input to the KS82C50A has changed state since the last time it was read by the CPU.

<u>MSR[4]</u> Clear to Send (CTS): CTS is the status of the CTS input from the modem indicating to the KS82C50A that the modem is ready to receive data from the transmitter output (SOUT). If the KS82C50A is in the loop mode (MCR[4] = 1), MSR[4] is equivalent to RTS in the MCR.



KS82C50A

MSR[5] Data Set Ready (DSR): DSR is a status of the DSR input from the modem to the KS82C50A which indicates that the modem is ready to provide received data to the receiver circuitry. If KS82C50A is in the loop mode (MCR[4] = 1), MSR[5] is equivalent to DTR in the MCR.

 $\frac{MSR[6]}{Ring} Indicator (RI): RI indicates the status of the RI input. If the KS82C50A is in the loop mode (MCR[4] = 1), MSR[6] is equivalent to OUT1 in the MCR.$

MSR[7] Data Carrier Detect (DCD): DCD indicates the status of the Data Carrier Detect (\overline{DCD}) input. If the KS82C50A is in the loop mode (MCR[4] = 1), MSR[4] is equivalent to OUT2 of the MCR.

The modem status inputs (RI, DCD, DSR and CTS) reflect the modem input lines with any change of status. Reading the MSR register well clear the delta modem status indications but has no effect on the status bits. The status bits reflect the state of the input pins regardless of the mask control signals. If a DCTS, DDSR, TERI or DDCD are true and a state change occurs during a read operation (DISTR, DISTR), the state change is not indicated in the MSR. If DCTS, DDSR, TERI or DDCD are false and a state change occurs during a read operation, the state change is indicated after the read operation.

For LSR and MSR, the setting of status bits is inhibited during status register read (DISTR, DISTR) operations. If a status condition is generated during a read (DISTR, DISTR) operation, the status bit is not set until the trailing edge of the read (DISTR, DISTR).

If a status bit is set during a read (DISTR, DISTR) operation, and the same status condition occurs, that status bit will be cleared at the trailing edge of the read (DISTR, DISTR) instead of being set again.

Table 7: MSR Bit Definitions

| Bit Number | Function |
|------------|--|
| 0 | Delta Clear to Send (DCTS) |
| 1 | Delta Data Set Ready (DDSR) |
| 2 | Trailing Edge of Ring Indicator (TERI) |
| 3 | Delta Data Carrier Detect (DDCD) |
| 4 | Clear to Send (CTS) |
| 5 | Data Set Ready (DSR) |
| 6 | Ring Indicator (RI) |
| 7 | Data Carrier Detect (DCD) |

Baud Rate Select Register (BRSR)

The KS82C50A contains a programmable Baud Rate Generator (BRG) that divides the clock (DC to 10MHz) by any divisor from 1 to $2^{16} - 1$ (see BRG description). The output frequency of the BRG is 16x the data rate:

Divisor # = Frequency Input (Baud Rate × 16)

Two 8-bit registers store the divisor in 16-bit binary format. These Divisor Latch registers must be loaded during initialization. On loading either of the Divisor Latches, a 16-bit Baud counter is immediately loaded, preventing long counts on initial load.

Sample Divisor Number Calculation:

| Given: | Desired Baud Rate 1200 Baud |
|----------|---|
| | Frequency Input 1.8432MHz |
| Formula: | Divisor # = Frequency Input (Baud Rate × 16) |
| | Divisor # = 1843200 (1200 × 16) |
| Answer: | Divisor # = 96 = 60 _{HEX} → DLL = 01100000 |
| | DLM = 00000000 |
| Check: | The Divisor #96 will divide the input |
| | frequency 1.8432MHz down to 19200 which is |
| | 16 times the desired baud rate. |
| | |

Table 8: Divisor Latch Bit Definitions

| Least Sign | ificant Bit | Most Significant Bit | | |
|------------|-------------|----------------------|----------|--|
| Bit Number | Function | Bit Number | Function | |
| 0 | DLL[0] | 8 | DLM[0] | |
| 1 | DLL[1] | 9 | DLM[1] | |
| 2 | DLL[2] | · 10 | DLM[2] | |
| 3 | DLL[3] | 11 | DLM[3] | |
| 4 | DLL[4] | 12 | DLM[4] | |
| 5 | DLL[5] | 13 | DLM[5] | |
| 6 | DLL[6] | 14 | DLM[6] | |
| 7 | DLL[7] | 15 | DLM[7] | |

Receiver Buffer Register (RBR)

The receiver circuitry in the KS82C50A is programmable for 5, 6, 7 or 8 data bits per character. For words of less than 8 bits, the data is right justified to the least significant bit (LSB = Data Bit 0, RBR[0]). Data Bit 0 of a data word (RBR[0]) is the first data bit received. The unused bits in a character less than 8 bits are output low to the parallel output by the KS82C50A.

Received data at the SIN input pin is shifted into the Receiver Shift Register by the 16x clock provided at the



RCLK input. This clock is synchronized to the incoming data based on the position of the start bit. When a complete character is shifted into the Receiver Shift Register, the assembled data bits are parallel loaded into the Receiver Buffer Register. The DR flag in the LSR register is set.

Double buffering of the received data permits continuous reception of data without losing received data. While the Receiver Shift Register is shifting a new character into the KS82C50A, the Receiver Buffer Register is holding a previously received character for the CPU to read. Failure to read the data in the RBR before complete data in the Receiver Register. The OE flag in the LSR register indicates the overrun condition.

| Bit Number | Function |
|------------|---------------|
| 0 | Data - RBR[0] |
| 1 | Data - RBR[1] |
| 2 | Data - RBR[2] |
| 3 | Data - RBR[3] |
| 4 | Data - RBR[4] |
| 5 | Data - RBR[5] |
| 6 | Data - RBR[6] |
| 7 | Data - RBR[7] |
| | |

Table 9: RBR Bit Definitions

Transmitter Holding Register (THR)

The Transmitter Holding Register (THR) holds paralell data from the data bus (D0-D7) until the Transmitter Shift Register is empty and ready to accept a new character for transmission. The transmitter and receiver word length and number stop bits are the same. If the character is less than eight bits, unused bits at the microprocessor data bus are ignored by the transmitter.

| Table | 10: | THR | Bit | Definitions |
|-------|-----|-----|-----|-------------|
|-------|-----|-----|-----|-------------|

| Bit Number | Function |
|------------|---------------|
| 0 | Data - THR[0] |
| 1 | Data - THR[1] |
| 2 | Data - THR[2] |
| 3 | Data - THR[3] |
| 4 | Data - THR[4] |
| 5 | Data - THR[5] |
| 6 | Data - THR[6] |
| 7 | Data - THR[7] |



Scratchpad Register (SCR)

This 8-bit Read/Write register has no effect on the KS82C50A. It is intended as a scratchpad register to be used by the programmer to hold data temporarily.

Table 11: SCR Bit Definitions

| Bit Number | Function |
|------------|---------------|
| 0 | Data - SCR[0] |
| 1 | Data - SCR[1] |
| 2 | Data - SCR[2] |
| 3 | Data - SCR[3] |
| 4 | Data ~ SCR[4] |
| 5 | Data - SCR[5] |
| 6 | Data - SCR[6] |
| 7 | Data - SCR[7] |

INTERRUPT STRUCTURE

Interrupt Identification Register (IIR)

The KS82C50A has interrupt capability for interfacing to current microprocessors. In order to minimize software overhead during data character transfers, the KS82C50A prioritizes interrupts into four levels:

- Receiver Line Status (priority 1)
- Received Data Ready (priority 2)
- Transmitter Holding Register Empty (priority 3)
- Modem Status (priority 4)

Information indicating that a prioritized interrupt is pending and the type of interrupt is stored in the Interrupt Identification Register (IIR). When addressed during chip select time, the IIR indicates the highest priority interrupt pending. No other interrupts are acknowledged until the interrupt is serviced by the CPU. The contents of the IIR are indicated in Table 17 and are described below.

IIR[0]: IIR[0] can be used in either a hardwired prioritized or polled environment to indicate if an interrupt is pending. When IIR[0] is low, an interrupt is pending, and IIR contents may be used as a pointer to the appropriate interrupt service routine. When is high, no interrupt is pending.



IIR[1] and IIR[2]: IIR[1] and IIR[2] are used to identify the highest priority interrupt pending as indicated in Table 12.

IIR[3]-IIR[7]: These five bits of the IIR are logic zero.

Interrupt Enable Register (IER)

The Interrupt Enable Register (IER) is a Write register used to independently enable the four KS82C50A interrupts which activate the interrupt (INTRPT) output. All interrupts are disabled by resetting IER[0]–IER[3] of the Interrupt Enable Register. Interrupts are enabled by setting the appropriate bits of the IER high. Disabling the interrupt system inhibits the Interrupt Identification Register and the active (high) INTRPT output. All other system functions operate in their normal manner, including the setting of the Line Status and Modem Status Registers. The contents of the Interrupt Enable Register are indicated in Table 13 and are described below. IER[0]: When programmed high (IER[0] = Logic 1), IER[0] enables Received Data Available interrupt.

IER[1]: When programmed high (IER[1] = Logic 1), IER[1] enables the Transmitter Holding Register Empty interrupt.

IER[2]: When programmed high (IER[2] = Logic 1), IER[2] enables the Receiver Line Status interrupt.

IER[3]: When programmed high ([IER[3] = Logic 1), IER[3] enables the Modem Status interrupt.

IER[4]-IER[7]: These four bits of the IER are logic zero.

| | Interrupt Identification | | Interrupt Set and Reset Functions | | | | |
|-------|--------------------------|-------|-----------------------------------|-------------------------|-------------------------|---|--|
| Bit 2 | Bit 1 | Bit 0 | Priority Level | Interrupt Flag | Interrupt Source | Interrupt Reset Control | |
| . X | X | 1 | | None | None | | |
| 1 | 1 | 0 | First | Receiver Line Status | OE, PE, FE or BI | LSR Read | |
| 1 | 0 | 0 | Second | Received Data Available | Receiver Data Available | RBR Read | |
| 0 | 1 | 0 | Third | THRE | THRE | IIR Read if THRE is interrupt source or THR Write | |
| 0 | 0 | 0 | Fourth | Modem Status | CTS, DSR, RI, DCD | MSR Read | |

Table 12: Interrupt Identification Register

Note: X - Don't Care

Figure 6: 82C50A Interrupt Control Structure





Table 13: Register Summary

| Register | Register Bit Number | | | | | | | |
|------------------|--|--------------------------------|---|--------------------------------|---|--|---|---|
| Mnemonic | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| RBR (Read Only) | Data Bit 7 (MSB) | Data Bit 6 | Data Bit 5 | Data Bit 4 | Data Bit 3 | Data Bit 2 | Data Bit 1 | Data Bit 0 (LSB)1 |
| THR (Write Only) | Data Bit 7 | Data Bit 6 | Data Bit 5 | Data Bit 4 | Data Bit 3 | Data Bit 2 | Data Bit 1 | Data Bit 0 |
| DLL | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| DLM | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 |
| IER | 0 | 0 | 0 | 0 | EDSSI (Enable Modem Status Interrupt) | ELSI (Enable Receiver Line Status Interrupt) | ETBEI (Enable Transmitter Holding Register Empty Interrupt) | ERBFI (Enable Received Data Available Interrupt) |
| IIR (Read Only) | 0 | 0 | 0 | 0 | 0 | Interrupt ID Bit 1 | Interrupt ID Bit 0 | '0' - if Interrupt Pending |
| LCR | DLAB (Divisor Latch Access Bit) | Set Break | Stick Parity | EPS (Even Parity Select) | PEN (Parity Enable) | STB (Number of Stop Bits) | WLSB1 (Word Length Select) Bit 1 | WLSB0 (Word Length Select) Bit 0 |
| MCR | 0 | 0 | 0 | LOOP | OUT2 | OUT1 | RTS (Request to Send) | DTR (Data Terminal Ready) |
| LSR | 0 | TEMT (Transmitter Empty) | THRE (Transmitter Holding Register Empty) | BI (Break Interrupt) | FE (Framing Error) | PE (Parity Error) | OE (Overrun Error) | DR (Data Ready) |
| MSR | DCD (Data Carrier Detect | RI (Ring Indicator) | DSR (Data Set Ready) | CTS (Clear to Send) | DDCD (Delta Data Carrier Detect) | TERI (Trailing Edge Ring Indicator) | DDSR (Delta Data Set Ready) | DCTS (Delta Clear to Send) |
| SCR | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |

Note 1: LSB, Data Bit 0 is the first bit transmitted or received.



Transmitter

The serial transmitter section consists fo a Transmitter Holding Register (THR). Transmitter Shift Register (TSR) and associated control logic. The Transmitter Holding Register Empty (THRE) and Transmitter Shift Register Empty (TEMT) are two bits in the Line Status Register which indicate the status of THR and TSR. To transmit a 5-8 bit word, the word is written through D0-D7 to the THR. The microprocessor should perform a write operation only if THRE is high. The THRE is set high when the word is automatically transferred from the THR to the TSR during the transmission of the start bit.

When the transmitter is idle, both THRE and TEMT are high. The first word written causes THRE to be reset to zero. After completion of the transfer, THRE returns high. TEMT remains low for at least the duration of the transmission of the data word. If a second character is transmitted to the THR, the THRE is reset low. Since the data word cannot be transferred from the THR to the TSR until the TSR is empty, THRE remains low until the TSR until the TSR is empty, THRE remains low until the TSR has completed transmission of the word. When the last word has been transmitted out of the TSR, TEMT is set high. THRE is set high one THR to TSR transfer time later.

Receiver

Serial asynchronous data is input into the SIN pin. The idle state of the line providing the input into the SIN is high. A start bit detect circuit continually searches for a $H \rightarrow L$ transition from the idle state. When a transition is detected, a counter is reset, and counts the 16x clock to 7½, which is the center of the start bit. The start bit is valid if the SIN is still low at the mid bit sample of the start bit. The start bit is verified to prevent the receiver from assembling an incorrect data character due to a low going noise spike on the SIN input.

The Line Control Register determines the number of data bits in a character (LCR[0], LCR[1]), number of stop bits LCR[2], if parity is used LCR[3], and the polarity of parity LCR[4]. Status information for the receiver is provided in the Line Status Register. When a character is transferred from the Receiver Shift Register to the Receiver Buffer Register, the Data Received indication in LSR[0] is set high. The CPU reads the Receiver Buffer Register through D0-D7. This read resets LSR[0]. If D0-D7 are not read prior to a new character transfer from the RSR to RBR, the overrun error status indication is set in LSR[1]. The parity check tests for even or odd parity on the parity bit, which precedes the first stop bit. If there is a parity error, the parity error is set in LSR[2]. There is circuitry which tests whether the stop bit is high. If it is not, a framing error indication is generated in LSR[3].

Baud Rate Generator (BRG)

The BRG generates the clocking for the UART function, at standard ANSI/CCITT bit rates. The oscillator driving the BRG may be provided with an external crystal to the XTAL1 and XTAL2 pins, or an external clock into XTAL1. In either case, a buffered clock output, BAUDOUT is provided for other system clocking. If two KS82C50As are used on the same board, one can use a crystal, with the buffered clock output routed directly to XTAL1 of the other KS82C50A.

The data rate is determined by the Divisor Latch registers DLL and DLM and the external frequency or crystal input, with the BAUDOUT providing an output 16x the data rate. The bit rate is selected by programming the two divisor latches, Divisor Latch Most Significant Byte and Divisor Latch Least Significant Byte. Setting DLL = 1 and DLM = 0 selects the divisor to divide by 1 (divide by 1 gives maximum baud rate for a given input frequency at XTAL1). The on-chip oscillator is optimized for a 10MHz crystal.

The BRG can use any of three different popular crystals to provide standard baud rates. The frequency of these three common crystals on the market are 1.8432MHz, 2.4576MHz and 3.072MHz. With these standard crystals, standard bit rates from 50 to 38.5kbps are available. The following tables illustrate the divisors needed to obtain standard rates using these three crystal frequencies.

Reset

After power up, the KS82C50A Master Reset Schmitt trigger input (MR) should be held high for TMRW ns to reset the KS82C50A circuits to an idle mode until initialization. A high on MR causes the following:

- Initializes the transmitter and receiver internal clock counters.
- Clears the Line Status Register (LSR), except for Transmitter Shift Register Empty (TEMT) and Transmit Holding Register Empty (THRE), which are set. The Modem Control Register (MCR) and Line Control Register (LCR) are also cleared. All of the discrete lines, memory elements and miscellaneous logic associated with these register bits are also cleared or turned off. The Divisor Latches, Receiver Buffer Register, Transmitter Buffer Register are not affected.

Following removal of the reset condition (MR low), the KS82C50A remains in the idle mode until programmed.

A hardware reset of the KS82C50A sets the THRE and TEMT status bit in the LSR. When interrupts are subsequently enabled, an interrupt occurs due to THRE.

A summary of the effect of a Master Reset on the KS82C50A is given in Table 17.



| Desired Baud Rate | Divisor Used to Generate 16x Clock | Percentage Error Difference Between Desired and Actual |
|----------------------|--|--|
| 50 | 2304 | _ |
| 75 | 1536 | |
| 110 | 1047 | 0.026 |
| 134.5 | 857 | 0.058 |
| 150 | 768 | _ |
| 300 | 384 | _ |
| 600 | 192 | |
| 1200 | 96 | _ |
| 1800 | 64 | |
| 2000 | 58 | 0.69 |
| 2400 | 48 | _ |
| 3600 | 32 | _ |
| 4800 | 24 | · _ |
| 7200 | 16 | |
| 9600 | 12 | _ |
| 19200 | 6 | — |
| 38400 | 3 | _ |
| 56000 | 2 | 2.86 |

Table 14: Baud Rates with 1.8432MHz Crystal

PROGRAMMING

The KS82C50A is programmed by the control registers LCR, IER, DLL, DLM and MCR. These control words define the character length, number of stop bits, parity, baud rate and modem interface.

While the Control registers can be written in any order, the IER should be written to last because it controls the interrupt enables. Once the KS82C50A is programmed and operational, these registers can be updated any time the KS82C50A is not transmitting or receiving data.

The control signals required to access KS82C50A internal registers are shown below.

Software Reset

A software reset of the KS82C50A is a useful method for returning to a completely known state without a system reset. Such a reset consists of writing to the LCR, Divisor Latches and MCR registers. The LSR and RBR registers should be read prior to enabling interrupts in order to clear out any residual data or status bits which may be invalid for subsequent operation.

| Desired Baud Rate | Divisor Used to Generate 16x Clock | Percentage Error Difference Between Desired and Actual |
|----------------------|--|--|
| 50 | 3072 | |
| 75 | 2048 | — |
| 110 | 1396 | 0.026 |
| 134.5 | 1142 | 0.0007 |
| 150 | 1024 | |
| 300 | 512 | |
| 600 | 256 | |
| 1200 | 128 | _ |
| 1800 | 85 | 0.392 |
| 2000 | 77 | 0.260 |
| 2400 | 64 | — |
| 3600 | 43 | 0.775 |
| 4800 | 32 | _ |
| 7200 | 21 | 1.587 |
| 9600 | 16 | |
| 19200 | 8 | |
| 38400 | 4 | |

Table 15: Baud Rates with 2.4576MHz Crystal

Table 16: Baud Rates with 3.072MHz Crystal

| Desired Baud Rate | Divisor Used to Generate 16x Clock | Percentage Error Difference Between Desired and Actual |
|----------------------|--|--|
| 50 | 3840 | — |
| 75 | 2560 | - |
| 110 | 1745 | 0.026 |
| 134.5 | 1428 | 0.034 |
| 150 | 1280 | _ |
| 300 | 640 | |
| 600 | 320 | — : |
| 1200 | 160 | - |
| 1800 | 107 | 0.312 |
| 2000 | 96 | — |
| 2400 | 80 | |
| 3600 | 53 | 0.628 |
| 4800 | 40 | |
| 7200 | 27 | 1.23 |
| 9600 | 20 | · |
| 19200 | 10 | |
| 38400 | 5 | · - |



Table 17: Reset Operations

| Register/Signal | Reset Control | Reset |
|-----------------------------------|------------------------|---|
| Interrupt Enable Register | Master Reset | All Bits Low (0-3 forced, 4-7 permanent) |
| Interrupt Identification Register | Master Reset | Bit 0 is High, Bits 1 and 2 Low Bits 3-7 Permanently Low |
| Line Control Register | Master Reset | All Bits Low |
| MODEM Control Register | Master Reset | All Bits Low |
| Line Status Register | Master Reset | Bits 5 and 6 High, all other Bits Low |
| MODEM Status Register | Master Reset | Bits 0-3 Low, Bits 4-7 Input Signal |
| SOUT | Master Reset | High |
| Interrupt (RCVR Errors) | Read LSR/MR | Low |
| Interrupt (RCVR Data Ready) | Read RBR/MR | Low |
| Interrupt (THRE) | Read IIR, Write THR/MR | Low |
| Interrupt (Modem Status Changes) | Read MSR/MR | Low |
| OUT2 | Master Reset | High |
| RTS | Master Reset | High |
| DTR | Master Reset | High |
| OUT1 | Master Reset | High |

Crystal Operation

The KS82C50A crystal oscillator circuitry is designed to operate with a fundamental mode, parallel resonant crystal. Table 18 shows the required crystal parameters and crystal circuit configuration, respectively.

When using an external clock source, the XTAL1 input is driven and the XTAL2 output is left open. Power consumption when using an external clock is typically 50% of that required when using a crystal. This is due to the sinusoidal nature of the drive circuitry when using a crystal.

The maximum frequency of the KS82C50A is 10MHz with an external clock or a crystal attached to XTAL1 and XTAL2. Using the external clock or crystal, and a divide by one divisor, the maximum BAUDOUT is 10MHz and the maximum data rate is 625kbps.

Table 18: Typical Crystal Oscillator Circuit

| Parameter | |
|---------------------------|--|
| Frequency | 1.0 to 10MHz |
| Type of Operation | Parallel resonant, Fundamental mode |
| Load Capacitance (CL) | 20 or 32pF (typical) |
| R _{SERIES} (Max) | 100 (f = 10MHz, C _L = 32pF) 200 (f = 10MHz, C _L = 20pF) |

Figure 7: Crystal Oscillator Circuit





Table 19: Operating Conditions

| Operating Voltage Range | | +4.5V to +5.5V | | |
|-----------------------------|------------|----------------|--|--|
| Operating Temperature Range | Commercial | 0°C to +70°C | | |
| | Industrial | -40°C to +85°C | | |

Table 20: Absolute Maximum Ratings

| Supply Voltage | +7.0 Volts |
|--------------------------------------|------------------------------------|
| Input, Output or I/O Voltage Applied | V_{SS} – 0.5V to V_{CC} + 0.5V |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1 Watt |
| Junction Temperature | +150°C |

Table 21: DC Characteristics (T_A = 0°C to +70°C, V_{CC} = 5.0V \pm 10%)

| | | | Limits | | |
|-----------------------|--|---|-----------------------|-------|-------|
| Symbol | Parameter | Test Conditions | Min | Мах | Units |
| V _{iH} | Logical one input voltage | | 2.0 | | V |
| V _{IL} | Logical zero input voltage | | | 0.8 | V |
| V _{TH} | Schmitt trigger logic one input voltage | MR input | 2.0 | | V |
| V _{TL} | Schmitt trigger logic zero input voltage | MR input | _ | 0.8 | V |
| V _{IH} (CLK) | Logical one clock voltage | External Clock | V _{CC} - 0.8 | — | V |
| V _{IL} (CLK) | Logical zero clock voltage | External Clock | - | 0.8 | V |
| V _{OH} | Output high voltage | I _{OH} = -2.5mA | 3.0 | — | V |
| | | I _{OH} = -100μΑ | V _{CC} - 0.4 | — | V |
| V _{OL} | Output low voltage | I _{OL} = +2.5mA | _ | 0.4 | V |
| l _l | Input leakage current | $V_{IN} = V_{SS}$ or V_{CC} | -1.0 | +1.0 | μA |
| I _O | Input/output leakage current | V _{OUT} = V _{SS} or V _{CC} | -10.0 | +10.0 | μA |
| ICCOP | Operating power supply current | External Clock, Frequency = 2.4576MHz, V_{CC} = 5.5V, V_{IN} = V_{CC} or V_{SS} , Outputs Open | | 6 | mA |
| I _{CCSB} | Standby supply current | V_{CC} = 5.5V, V_{IN} = V_{CC} or V_{SS} , Outputs Open | - | 100 | μA |

Table 22: Capacitance (T_A = 25°C, V_{DD} = V_{SS} = 0V, V_{IN} = +5V or V_{SS})

| Symbol | Parameter | Test Conditions | Typical Values | Units |
|------------------|--------------------|-----------------------------|----------------|-------|
| CIN | Input Capacitance | Frequency = 1MHz | 15 | pF |
| C _{OUT} | Output Capacitance | Unmeasured pins | 15 | pF |
| C _{I/O} | I/O Capacitance | returned to V _{SS} | 20 | pF |


CMOS ASYNCHRONOUS COMMUNICATION ELEMENT (ACE)

Preliminary

| | | | Lii | | |
|------------------|---|-----------------|-----|-----|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| t _{ADS} | Address strobe width | | 50 | - | ns |
| t _{AH} | Address hold time | | 0 | _ | ns |
| t _{AR} | RD, RD delay from address | Note 1 | 60 | — | ns |
| t _{AS} | Address setup time | Note 1 | 60 | _ | ns |
| t _{AW} | WR, WR delay from address | Note 1 | 60 | — | ns |
| t _{CH} | Chip select hold time | | 0 | _ | ns |
| t _{CS} | Chip select setup time | Note 1 | 60 | - | ns |
| t _{CSC} | Chip select output delay from select | Note 1 | - | 100 | ns |
| t _{CSR} | RD, RD delay from chip select | Note 1 | 50 | - | ns |
| t _{CSW} | WR, WR delay from select | Note 1 | 50 | - | ns |
| t _{DD} | RD, RD to driver disable delay | | - | 75 | ns |
| t _{DDD} | Delay from RD, RD to data | | - | 120 | ns |
| t _{DH} | Data hold time | | 60 | _ | ns |
| t _{DIW} | RD, RD strobe width | | 150 | | ns |
| t _{DOW} | WR, WR strobe width | | 150 | - | ns |
| t _{DS} | Data setup time | | 90 | - | ns |
| t _{HZ} | RD, RD to floating data delay | | 10 | 75 | : ns |
| t _{RA} | Address hold time from RD, RD | Note 1 | 20 | _ | ns |
| t _{RC} | Read cycle delay | Note 1 | 270 | _ | ns |
| t _{RCS} | Chip select hold time from RD, RD | Note 1 | 20 | - | ns |
| t _{WA} | Address hold time from WR, WR | Note 1 | 20 | | ns |
| t _{WC} | Write cycle delay | Note 1 | 270 | _ | ns |
| twcs | Chip select hold time from WR, WR | Note 1 | 20 | — | ns |
| RC | Read cycle = t _{AR} + t _{DIW} + t _{RC} | | 500 | _ | ns |
| WC | Write cycle = $t_{AW} + t_{DOW} + t_{WC}$ | | 500 | _ | ns |

Table 23a: AC CHARACTERISTICS: Read and Write (T_A = 0°C to +70°C, V_{CC} = 5.0V \pm 10%)

Note 1: When using the KS82C50A in the multiplexed mode (ADS operational), it will operate in 80C86/88 systems with a maximum 3MHz operating frequency.



CMOS ASYNCHRONOUS COMMUNICATION ELEMENT (ACE)

Preliminary

Table 23b: AC CHARACTERISTICS: BRG, RCVR, XMTR & Modem Control (T_A = 0°C to +70°C, V_{CC} = 5.0V \pm 10%)

| | | | Lir | nits | | |
|-------------------|--|-----------------------|-----|---------------------|-------------------|--|
| Symbol | Parameter | Test Conditions | Min | Max | Units | |
| N | Baud divisor | | 1 | 2 ¹⁶ - 1 | | |
| tвнр | Baud output positive edge delay | | _ | 175 | ns | |
| t _{BLD} | Baud output negative edge delay | | | 175 | ns | |
| t _{HW} | Baud output up time | f _X = 3MHz | 250 | _ | ns | |
| t _{LW} | Baud output down time | f _X = 3MHz | 425 | _ | ns | |
| t _{RINT} | Delay from RD, RD (RD RBR or RD LSR to Reset Interrupt) | | _ | 1 | S | |
| t _{SCD} | Delay from RCLK to sample time | | _ | 2 | S | |
| t _{SINT} | Delay from stop to Set Interrupt | | - | 1 | RCLK cycles | |
| t _{HR} | Delay from WR, WR (WR THR) to Reset Interrupt | | _ | 175 | ns | |
| t _{IR} | Delay from RD, RD (RD IIR) to Reset Interrupt (THRE) | | - | 250 | ns | |
| t _{IRS} | Delay from initial INTR reset to Transmit Start | | 24 | 40 | BAUDOUT Cycles | |
| t _{SI} | Delay from initial write to interrupt | | 16 | 24 | BAUDOUT Cycles | |
| t _{STI} | Delay from stop to interrupt (THRE) | | 8 | 8 | BAUDOUT Cycles | |
| t _{MDO} | Delay from WR, WR (WR MCR) to output | | | 200 | ns | |
| t _{RIM} | Delay to Reset Interrupt from RD, RD (RD MSR) | | _ | 250 | ns | |
| t _{SIM} | Delay to Set Interrupt from MODEM input | | 90 | _ | ns | |

Note 1: t_{SI} is a minimum of 16 and a maximum of 48 BAUDOUT Cycles.



3

111

Preliminary

Figure 8: TIMING DIAGRAMS

a) Write Cycle Timing



* APPLICABLE ONLY WHEN ADS IS LOW



* APPLICABLE ONLY WHEN ADS IS LOW



Preliminary

Figure 8: TIMING DIAGRAMS (Continued)

c) Receiver Timing



d) Transmitter Timing



e) Modem Controls Timing





CMOS ASYNCHRONOUS COMMUNICATION ELEMENT (ACE)

Preliminary

Figure 8: Timing Diagrams (Continued)

f) BAUDOUT Timing





CMOS ASYNCHRONOUS COMMUNICATION ELEMENT (ACE)

Preliminary

MECHANICALS







Figure 10: PLCC Package



ORDERING INFORMATION AND PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



KS82C52

CMOS SERIAL CONTROLLER INTERFACE (SCC)

Preliminary

FEATURES/BENEFITS

- Single Chip UART/BRG
- DC to 16MHz Operation
- Crystal or External Clock Input
- On Chip Baud Rate Generator 72 Selectable Baud Rates
- Interrupt Mode with Mask Capability
- 8080/85, 8086/88 80186/286/386 Compatible
- CMOS Process
- Single 5V Power Supply
- Low Power 1mA/MHz Typical
- Modem Interface
- Line Break Generation and Detection
- Loopback and Echo Modes

DESCRIPTION

The KS82C52 is a high performance, programmable, CMOS Universal Asynchronous Receiver/Transmitter (UART) and Baud Rate Generator (BRG) on a single chip. Utilizing an advanced CMOS process, the KS82C52 will support data rates from D.C. to 1M baud asynchronously with a 16X clock (0-16MHz clock frequency).

The on-chip Baud Rate Generator can be programmed for any one of 72 different baud rates using a single, standard crystal or external frequency source. A unique pre-scale divide circuit has been designed to provide standard RS-232-C baud rates when using any one of three industry standard baud rate crystals (1.8432MHz, 2.4576MHz, or 3.072MHz).

A programmable buffered clock output (CO) is available and can be programmed to provide either a buffered oscillator or 16X baud rate clock for general purpose system usage.

Inputs and outputs have been designed with full TTL/ CMOS compatibility in order to facilitate mixed TTL/ NMOS/CMOS system design.



Figure 1: Pin Functions



DIP Pin Assignments



Table 1: Pin Descriptions

| Symbol | Pins 20-Pin DIP | Туре | Description |
|---------------------------------|--------------------|------|---|
| A ₀ , A ₁ | 11, 12 | I | Address Inputs: The address lines select the various internal registers during CPU bus operations. |
| со | 21 | 0 | Clock Out: This output is user programmable to provide either a buffered IX output or a buffered Baud Rate Generator (16X) clock output. The buffered IX (Crystal or external clock source) output is provided when the Baud Rate Select Register (BRSR) bit 7 is set to zero. Writing a logic one to BRSR bit 7 causes the CO output to provide a buffered version of the internal Baud Rate Generator clock which operates at sixteen times the programmed baud rate. |
| CSO | 28 | I | Chip Select: The chip select input acts as an enable signals for the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ input signals. |
| CTS | 17 | 1 | Clear to Send: The logical state of the CTS line is reflected in the CTS bit of the Modem Status Register. Any change of state in CTS causes INTR to be set true when INTEN and MIEN are true. A false level on CTS will inhibit transmission of data on the SDO output and will hold SDO in the Mark (high) state. If CTS goes false during transmission, the current character being transmitted will be completed. CTS does not affect Loop Mode operation. |
| D ₀ -D ₇ | 3-10 | 1/0 | Data Bits 0-7: The Data Bus provides eight, 3-state input/output lines for the transfer of data, control and status information between the KS82C52 and the CPU. For character formats of less than 8 bits, the corresponding D_7 , D_6 and D_5 are considered <i>don't cares</i> for data <i>write</i> operations and are 0 for data <i>read</i> operations. These lines are normally in a high impedance state except during read operations. D_0 is the Least Significant Bit (LSB) and is the first serial data bit to be received or transmitted. |
| DR | 26 | 0 | Data Ready: A true level indicates that a character has been received, transferred to the RBR and is ready for transfer to the CPU. DR is reset on a data READ of the Receiver Buffer Register (RBR) or when RST is true. |
| DSR | 18 | I | Data Set Ready: The logical state of the $\overline{\text{DSR}}$ line is reflected in the Modem Status Register. Any change of state of DSR will cause INTR to be set if INTEN and MIEN are true. The state of this signal does not affect any other circuitry within the KS82C52. |
| DTR | 19 | 0 | Data Terminal Ready: The DTR signal can be set <i>low</i> by writing a logic 1 to the appropriate bit in the Modem Control Register (MCR). This signal is cleared <i>high</i> by writing a logic 0 to the DTR bit in the MCR or whenever a RST (high) is applied to the KS82C52. |
| INTR | 24 | 0 | Interrupt Request: The INTR output is enabled by the INTEN bit in the Modem Control Register (MCR). The MIEN bit selectively enables modem status changes to provide an input to the INTR logic. Figure 15 shows the overall relationship of these interrupt control signals. |
| IX, OX | 13, 14 | 1/0 | Crystal/Clock: Crystal connections for the internal Baud Rate Generator. IX can also be used as an external clock input in which case OX should be left open. |



Table 1: Pin Descriptions (Continued)

| Symbol | Pins 20-Pin DIP | Туре | Description |
|-----------------|--------------------|------|---|
| RD | 1 | I | Read: The $\overline{\text{RD}}$ input causes the KS82C52 to output data to the data bus (D ₀ -D ₇). The data output depends upon the state of the address inputs (A ₀ , A ₁). CSO enables the $\overline{\text{RD}}$ input. |
| RST | 23 | I | Reset: The RST input forces the KS82C52 into an <i>Idle</i> mode in which a serial data activities are suspended. The Modem Control Register (MCR) along with its associated outputs are cleared. The UART Status Register (USR) is cleared except for the TBRE and TC bits, which are set. The KS82C52 remains in an <i>Idle</i> state until programmed to resume serial data activities. The RST input is a Schmitt trigger input. |
| RTS | 20 | 0 | Request to Send: The $\overline{\text{RTS}}$ signal can be set <i>low</i> by writing a logic 1 to the appropriate bit in the MCR. This signal is cleared <i>high</i> by writing a logic 0 to the $\overline{\text{RTS}}$ bit in the MCR or whenever a reset RST (high) is applied to the KS82C52. |
| SDI | 25 | I | Serial Data Input: Serial data input to the KS82C52 receiver circuits. A Mark (1) is high, and a Space (0) is <i>low</i> . Data inputs on SDI are disabled when operating in the loop mode or when RST is true. |
| SDO | 15 | 0 | Serial Data Output: Serial data output from the KS82C52 transmitter circuitry. A Mark (1) is a logic one (<i>high</i>) and Space (0) is a logic zero (<i>low</i>). SDO is held in the Mark condition when the transmitter is disabled, when CTS is false, RST is true, when the Transmitter Register is empty, or when in the Loop Mode. |
| TBRE | 22 | 0 | Transmitter Buffer Register Empty: The TBRE output is set <i>high</i> whenever the Transmitter Buffer Register (TBR) has transferred its data to the Transmitter Register. Application of a reset (RST) to the KS82C52 will also set the TBRE output. TBRE is cleared <i>low</i> whenever data is written to the TBR. |
| V _{DD} | 27 | | Power: 5V \pm 10% DC Supply. |
| V _{SS} | 16 | | Ground: 0V. |
| WR | 2 | I | Write: The \overline{WR} input causes data from the data bus (D ₀ -D ₇) to be input to the KS82C52. Addressing and chip select action is the same as for read operations. |



4

FUNCTIONAL DESCRIPTION

The KS82C52 UART contains a programmable baud rate generator that provides clocking for the transmitter and receiver circuits. The clock output, CO, is a buffered version of either the clock input (IX) to the device or a clock rate that is 16x the actual baud generated.

The transmitter is used for sending serial data out through the SDO pin. The Transmitter Buffer Register accepts 5- to 8-bit wide parallel data from the data bus and transfers it to the Transmitter Register which then shifts the data out serially through the SDO pin. This form of double buffering technique allows continuous data flow transmission.

The receiver accepts serial data via the SDI pin and converts it to parallel form for the system CPU to read. Data is received serially into the Receiver Shift Register from the SDI pin, then sent to the Receiver Buffer Register for access by the CPU. The receiver also detects parity errors, overrun errors, frame errors and break characters.

The Modem Control and Status block provides the means for communicating with the modem or data set. The Modem Control Register is used to select one of four modes of communication: normal mode, loop mode, echo mode and transmit break. The Modem Control Register defines which interrupts will be enabled and will also set the modem control output lines, RTS and DTR. The Modem Status Register keeps track of any changes in the modem control input lines, CTS and DSR, as well as allowing the CPU to read their inputs.

The format of the data character being transmitted (eg: number of data bits, parity control and the number of stop bits) is controlled by the UART Control Register. Changes in the status of the device at any given time is reflected in the UART Status Register.

Operating Modes

Normal Mode: Configures the KS82C52 for normal full or half-duplex communications. Data will not be looped back in any form between the serial data input pin and the serial data output pin (see Figure 3a).

Transmit Break: This mode of operation causes the transmitter to transmit break characters only. A break character is composed of all logical zeros for the start, data, parity and stop bits.

Echo Mode: When selected, echo mode causes the KS82C52 to re-transmit data received on the SDI pin out to the SDO pin. In this mode of operation, any data written to the Transmitter Buffer Register will not be sent out on the SDO pin (Figure 3b).

Loop Test Mode: This mode internally re-directs data that would normally be transmitted back to the receiver circuitry. The transmitted data will not appear at the SDO pin. Also, data that is received on the SDI pin will be ignored by the device. This mode of operation is useful for performing self test(s) on the device (Figure 3c).

Figure 3: Operating Modes





PROGRAMMING INSTRUCTIONS

Reset

During and after power-up, the KS82C52 Reset input (RST) should be held high for at least two IX clock cycles in order to initialize and drive the KS82C52 circuits to an idle mode until proper programming can be done. A high on RST causes the following events to occur:

- Resets the internal Baud Rate Generator (BRG) circuits, clock counters and bit counters. The Baud Rate Select Register (BRSR) is not affected.
- Clears the UART Status Register (USR) except for Transmission Complete (TC) and Transmit Buffer Register Empty (TBRE) which are set. The Modem Control Register (MCR) is also cleared. All of the discrete lines, memory elements and miscellaneous logic associated with these register bits are also cleared or turned off. Note that the UART Control Register (UCR) is not affected.

Following removal of the reset condition (RST = low), the KS82C52 remains in the idle mode until programmed to its desired system configuration.

Control Words

The complete functional definition of the KS82C52 is programmed by the systems software. A set of control words (UCR, BRSR and MCR) must be sent out by the CPU to initialize the KS82C52 to support the desired communication format. These control words will program

| Table | 2: | Control | Signals |
|-------|----|---------|---------|
|-------|----|---------|---------|

the character length, number of stop bits, even/odd/no parity, baud rate etc. Once programmed, the KS82C52 is ready to perform its communication functions.

The control registers can be written to in any order. However, the MCR should be written to last because it controls the interrupt enables, modem control outputs and the receiver enable bit. Once the KS82C52 is programmed and operational, these registers can be updated any time the KS82C52 is not immediately transmitting or receiving data. Table 2 shows the control signals required to access the KS82C52 internal registers.

UART Control Register (UCR)

The UCR is a write only register which configures the UART transmitter and receiver circuits. Data bits D_7 and D_6 are not used but should always be set to a logic zero (0) in order to ensure software compatibility with future product upgrades. During the Echo Mode, the transmitter always repeats the received word and parity, even when the UCR is programmed with different or no parity.

Baud Rate Select Register (BRSR)

The KS82C52 is designed to operate with a single crystal or external clock driving the IX input pin. The Baud Rate Select Register is used to select the divide ratio (one of 72) for the internal Baud Rate Generator circuitry. The internal circuitry is separated into two separate counters, a Prescaler and a Divisor Select. The Prescaler can be set to any one of four division rates: $\div 1$, $\div 3$, $\div 4$ or $\div 5$.

| CSO | A ₁ | A ₀ | WR | RD | Operation |
|-----|----------------|----------------|----|----|--|
| 0 | 0 | 0 | 0 | 1 | Data Bus Transmitter Buffer Register (TBR) |
| 0 | 0 | 0 | 1 | 0 | Receiver Buffer Register (RBR) Data Bus |
| 0 | 0 | 1 | 0 | 1 | Data Bus UART Control Register (UCR) |
| 0 | 0 | 1 | 1 | 0 | UART Status Register Data Bus |
| 0 | 1 | 0 | 0 | 1 | Data Bus Modem Control Register (MCR) |
| 0 | 1 | 0 | 1 | 0 | Modem Control Register (MCR) Data Bus |
| 0 | 1 | 1 | 0 | 1 | Data Bus Bit Rate Select Register (BRSR) |
| 0 | 1 | 1 | 1 | 0 | Modem Status Register (MSR) Data Bus |



Figure 4: UCR



The prescaler design has been optimized to provide standard baud rates using any one of three popular crystals. Using one of these system clock frequencies: 1.8432MHz, 2.4576MHz or 3.072MHz and Prescaler divide ratios of 3, 4, or 5 respectively, the Prescaler output will provide a constant 614.4KHz. When this frequency is further divided by the Divisor Select counter, any of the standard baud rates from 50 Baud to 38.4KBaud can be selected (Table 3). Non-standard baud rates up to 1Mbaud can be selected using different input frequencies (crystal or external frequency input up to 16MHz) and/or different Prescaler and Divisor Select ratios.

Regardless of the baud rate, the baud rate generator provides a clock which is 16 times the desired baud rate. For example, in order to operate at a 1Mbaud data rate, a 16MHz crystal, a Prescale rate of 1, and a Divisor Select rate of *external is* used. This provides a 16MHz clock as the output of the Baud Rate Generator to the Transmitter and Receiver circuits.

The CO select bit in the BRSR determines if the buffered version of the external frequency input (IX input) or the Baud Rate Generator output (16x baud rate clock) is output on the CO output. The Baud Rate Generator output is always a 50% nominal duty cycle except when *external* is selected and the Prescaler is set to \div 3 or \div 5.

Modem Control Register

The MCR is a general purpose control register which can be written to and read from. The RTS and DTR outputs are directly controlled by their associated bits in this register. Note that a logic one asserts a true logic

Figure 5: BRSR



level (low) at these output pins. The Interrupt Enable (INTEN) bit is the overall control for the INTR output pin. When INTEN is false, INTR is held false (low).

The Operating Mode bits configure the KS82C52 into one of four possible modes. "Normal" configures the KS82C52 for normal full or half duplex communications. "Transmit Break" enables the transmitter to only transmit break characters (Start, Data and Stop bits are all logic zero). The Echo Mode causes any data that is received on the SDI input pin to be re-transmitted on the SDO output pin. Note that this output is a buffered version of the data seen on the SDI input and is not a resynchronized output. Also note that normal UART transmission via the Transmitter Register is disabled when operating in the Echo mode (Figure 7). The Loop Test Mode internally



Table 3: Baud Rate Divisors

| Baud Rate | Divisor |
|-----------|----------|
| 38.4K | external |
| 19.2K | 2 |
| 9600 | 4 |
| 7200 | 16/3 |
| 4800 | 8 |
| 3600 | 32/3 |
| 2400 | 16 |
| 2400* | 58/3 |
| 1800 | 22 |
| 1200 | 32 |
| 600 | 64 |
| 300 | 128 |
| 200 | 192 |
| 150 | 256 |
| 134.5* | 288 |
| 110* | 352 |
| 75 | 512 |
| 50 | 768 |

Note: These baud rates are based upon the following input frequency/ Prescale divisor combinations: 1.8432MHz and Prescale = ÷3

2.4576MHz and Prescale = ÷4

Table 4: Baud Rate % Error

| Baud Rate | Actual | Percent Error |
|-----------|--------|---------------|
| 2000 | 1986.2 | 0.69% |
| 134.5 | 133.33 | 0.87% |
| 110 | 109.71 | 0.26% |

routes transmitted data to the receiver circuitry for the purpose of self test. The transmit data is disabled from the SDO output pin. The Receiver Enable (REN) bit gates off the input to the receiver circuitry when in the false state.

Modem Interrupt Enable will permit any change in modem status line inputs (\overline{CTS} , \overline{DSR}) to cause an interrupt when this bit is enabled. Bit D_7 must always be written to with a logic zero to ensure correct KS82C52 operation.

Figure 6: MCR



*SEE MODEM STATUS REGISTER DESCRIPTION FOR A DESCRIPTION OF REGISTER FLAG IMAGES WITH RESPECT TO OUTPUT PINS.



Figure 7: Loop and Echo Mode Functionality

UART Status Register (USR)

The USR provides a single register that the controlling system can examine to determine if errors have occurred or if other status changes in the KS82C52 require attention. For this reason, the USR is usually the first register read by the CPU to determine the cause of an interrupt or to poll the status of the KS82C52.

Three error flags OE, FE and PE report the status of any error conditions detected in the receiver circuitry. These error flags are updated with every character received during reception of the stop bits. The Overrun Error (OE) indicates that a character in the Receiver Register has been received and cannot be transferred to the Receiver Buffer Register (RBR) because the RBR was not read by the CPU. Framing Error (FE) indicates that the last character received contained improper stop bits. This could be caused by the absence of the required stop



bit(s) or by a stop bit(s) that was too short to be properly detected. Parity Error (PE) indicates that the last character received contained a parity error based on the programmed parity of the receiver and the calculated parity of the received character data and parity bits.

The Received Break (RBRK) status bit indicates that the last character received was a break character. A break character would be considered to be an invalid data character in that the entire character including parity and stop bits are a logic zero.

The Modem Status bit is set whenever a transition is detected on any of the modem input lines (CTS or DSR). A subsequent read of the Modem Status Register will show the state of these two signals. Assertion of this bit will cause an interrupt (INTR) to be generated if the MIEN and INTEN bits in the MCR register are enabled.

The Transmission Complete (TC) bit indicates that both the TBR and Transmitter Registers are empty and the KS82C52 has completed transmission of the last character it was commanded to transmit. The assertion of this bit will cause an interrupt (INTR) if the INTEN bit in the MCR register is true.

The Transmitter Buffer Register Empty (TBRE) bit indicates that the TBR register is empty and ready to receive another character.

The Data Ready (DR) bit indicates that the RBR has been loaded with a received character (including Break) and that the CPU may access this data.

Assertion of the TBRE or DR bits do not affect the INTR logic and associated INTR output pin since the KS82C52 has been designed to provide separate requests via the DR and TBRE output pins. If a single interrupt for any status change in the KS82C52 is desired this can be accomplished by "ORing" DR, TBRE and INTR together. Reading the USR clears all of the status bits in the USR register but does not affect associated output pins.

Modem Status Register (MSR)

The MSR allows the CPU to read the modem signal inputs by accessing the data bus interface of the KS82C52. Like all of the register images of external pins in the KS82C52, true logic levels are represented by a high (1) signal level. By following this consistent definition, the system software need not be concerned with whether external signals are high or low true. In particular, the modem signal inputs are low true, thus a 0 (true assertion) at a modem input pin is represented by a 1 (true) in the MSR.

Figure 8: USR



Any change of state in any modem input signals will set the Modem Status (MS) bit in the USR register. When this happens, an interrupt (INTR) will be generated if the MIEN and INTEN bits of the MCR are enabled.

The Data Set Ready (DSR) input is a status indicator from the modem to the KS82C52 which indicates that the modem is ready to provide received data to the KS82C52 receiver circuitry.

Clear to Send (CTS) is both a status and control signal from the modem that tells the KS82C52 that the modem is ready to receive transmit data from the KS82C52 transmitter output (SDO). A high (false) level on this input will inhibit the KS82C52 from beginning transmission and if asserted in the middle of a transmission will only permit the KS82C52 to finish transmission of the current character.

Figure 9: MSR





Receiver Buffer Register (RBR)

The receiver circuitry in the KS82C52 is programmable for 5, 6, 7 or 8 data bits per character. For words of less than 8 bits, the data is right justified to the Least Significant Bit (LSB = D_0). Bit D_0 of a data word is always the first data bit received. The unused bits in a less than 8 bit word, at the parallel interface, are set to a logic zero (0) by the KS82C52.

Received data at the SDI input pin is shifted into the Receiver Register by an internal 1x clock which has been synchronized to the incoming data based on the position of the start bit. When a complete character has been shifted into the Receiver Register, the assembled data bits are parallel loaded into the Receiver Buffer Register. Both the DR output pin and DR flag in the USR register are set. This double buffering of the received data permits continuous reception of data without losing any of the received data.

While the Receiver Register is shifting a new character into the KS82C52, the Receiver Buffer Register is holding a previously received character for the system CPU to read. Failure to read the data in the RBR before complete reception of the next character can result in the loss of the data in the Receiver Register. The OE flag in the USR register indicates the overrun condition.

Transmitter Buffer Register (TBR)

The Transmitter Buffer Register (TBR) accepts parallel data from the data bus (D_0-D_7) and holds it until the Transmitter Register is empty and ready to accept a new character for transmission. The transmitter always has the same word length and number of stop bits as the receiver. For words of less than 8 bits the unused bits at the microprocessor data bus are ignored by the transmitter.

Figure 10: RBR



Note: The LSB, Bit 0 is the first serial data bit received.

Bit 0, which corresponds to D_0 at the data bus, is always the first serial data bit transmitted. Provision is made for the transmitter parity to be the same or different from the receiver. The TBRE output pin and flag (USR register) reflect the status of the TBR. The TC flag (USR register) indicates when both the TBR and TR are empty.

INTERRUPT STRUCTURE

The KS82C52 has provisions for software masking of interrupts generated for the INTR output pin. Two control bits in the MCR register, MIEN and INTEN, control modem status interrupts and overall KS82C52 interrupts respectively. Figure 15 illustrates the logical control function provided by these signals.

The modem status inputs (DSR and CTS) will trigger the edge detection circuitry with any change of status. Reading the MSR register will clear the detect circuit but has no effect on the status bits themselves. These status bits always reflect the state of the input pins regardless of the mask control signals. Note that the state (high or low) of the status bits are inverted versions of the actual input pins.

The edge detection circuits for the USR register signals will trigger only for a positive edge (true assertion) of these status bits. Reading the USR register not only clears the edge detect circuit but also clears (sets to 0) all of the status bits. The output pins associated with these status bits are not affected by reading the USR register.

A hardware reset of the KS82C52 sets the TC status bit in the USR. When interrupts are subsequently enabled an interrupt can occur due to the fact that the positive edge detection circuitry in the interrupt logic has detected the setting of the TC bit. If this interrupt is not desired the USR should be read prior to enabling interrupts. This



Note: The LSB, Bit 0 is the first serial data bit transmitted.



Figure 12: Interrupt Structure



action resets the positive edge detection circuitry in the interrupt control logic (Figure 12).

Note: For USR and MSR, the setting of status bits is inhibited during status register READ operations. If a status condition is generated during a READ operation, the status bit is not set until the trailing edge of the RD pulse.

If the bit was already set at the time of the READ operation, and the same status condition occurs, that status bit will be cleared at the trailing edge of the RD pulse instead of being set again.

SOFTWARE RESET

A software reset of the KS82C52 is a useful method for returning to a completely known state without exercising a complete system reset. Such a reset would consist of writing to the UCR, BRSR and MCR registers. The USR and RBR registers should be read prior to enabling interrupts in order to clear out any residual data or status bits which may be invalid for subsequent operation.

CRYSTAL OPERATION

The KS82C52 crystal oscillator circuitry is designed to operate with a fundamental mode, parallel resonant crystal. To summarize, Table 5 and Figure 13 show the required crystal parameters and crystal circuit configuration respectively.

When using an external clock source, the IX input is driven

Table 5: Crystal Specifications

| Parameter | Typical Crystal Specs | |
|----------------------------|--|--|
| Frequency | 1.0 to 16MHz | |
| Type of Operation | Parallel resonant, Fundamental mode | |
| Load Capacitance (CL) | 20 or 32pF (typ.) | |
| R _{series} (Max.) | 100Ω (f = 16MHz, C_L = 32pF) 200Ω (f = 16MHz, C_L = 20pF) | |

Figure 13: Typical Crystal Circuit



* C1 = C2 = 20pF for C_L = 20pF * C1 = C2 = 47pF for C_L = 32pF



APPLICATIONS

The following example (Figure 14) shows the interface for an KS82C52 in an 80C86 system.

Use of the Samsung Interrupt Controller (KS82C59A) is optional and necessary only if an interrupt driven system is desired.

By using the Samsung KS82C84A clock generator, the system can be built with a single crystal providing both the processor clock and the clock for the 82C52. The

Figure 14: 80C86/KS82C52 Interface

82C52 has special divider circuitry which is designed to supply industry standard baud rates with a 2.4576MHz input frequency. Using a 15MHz crystal as shown, results in less than a 2% frequency error which is adequate for many applications. For more precise baud rate requirements, a 14.7456MHz crystal will drive the 80C86 at 4.9MHz and provide the 82C52 with the standard baud rate input frequency of 2.4576MHz. If baud rates above 156Kbaud are desired, the OSC output can be used instead of the PCLK (6) output for asynchronous baud rates up to 1





Table 6: Recommended Operating Conditions

| Operating Voltage Range | +4.0V to +6.0V | |
|--|----------------|----------------|
| Operating Temperature Range Commercial | | 0°C to 70°C |
| | Industrial | -40°C to +85°C |

Table 7: Absolute Maximum Ratings

| Power Supply Voltage (V _{DD}) | +7.0V |
|---|------------------------------------|
| Input (V _{IN}) or I/O Voltage Applied | V_{SS} – 0.5V to V_{DD} + 0.5V |
| Output (V _{OUT}) Voltage Applied | V_{SS} - 0.5V to V_{DD} + 0.5V |
| Maximum Power Dissipation | 1 Watt |
| Storage Temperature | -65°C to +150°C |

Table 9: DC Characteristics (T_A = 0°C to 70°C, V_{DD} = 5V \pm 10%, V_{SS} = 0V)

| | | | Limits | | |
|-----------------------|------------------------------------|---|----------------------|----------------------|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| I _{DD} | Operating Power Supply Current | External Clock F = 2.45576MHz V_{DD} = 5.5V, V_{IN} = V_{DD} or V_{SS} Outputs Open | | 3 | mA |
| I _{IL} | Input Leakage Current | $V_{IN} = V_{DD}$ or V_{SS} on input pins | -1.0 | +1.0 | μA |
| I _{OL} | I/O Leakage Current | V_{OUT} = V_{DD} or V_{SS} on 3-state pins | -10.0 | +10.0 | μA |
| VIH | Input HIGH Voltage | | 2.0 | | v |
| V _{IH} (CLK) | Input HIGH Voltage Clock | External Clock | V _{DD} 0.5 | | v |
| V _{IL} | Input LOW Voltage | | | 0.8 | v |
| V _{IL} (CLK) | Input LOW Voltage Clock | External Clock | | V _{SS} +0.5 | v |
| N | | I _{OH} = -2.5mA | 3.0 | | v |
| ∨он | Output HIGH voltage | $I_{OH} = -100\mu A$ | V _{DD} -0.4 | | v |
| V _{OL} | Output LOW Voltage | I _{OL} = +2.5mA | | 0.4 | V |
| V _{TH} | Schmitt Trigger Input HIGH Voltage | Reset Input | V _{DD} -0.5 | | v |
| V _{TL} | Schmitt Trigger Input LOW Voltage | Reset Input | | V _{SS} +0.5 | V |

* I_{DD} is typically ≤ 1 mA/MHz

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



Table 9: AC Characteristics (T_A = 0°C to 70°C, V_{DD} = 5V \pm 10%, V_{SS} = 0V)

| | | | Limits | (16MHz) | |
|--------------------------------|---|---|--------|---------|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| FC | Clock Frequency | t_{CHCL} + t_{CLCH} must be \geq 62.5ns | 0 | 16 | MHz |
| t _{CHCL} | Clock High Time | | 25 | | ns |
| t _{CLCH} | Clock Low Time | | 25 | | ns |
| tстнсть | Control Disable to Control Enable | | 100 | | ns |
| t _{CTHSX} | Select Hold from Control Trailing Edge | 50 | | ns | |
| t _{CTLCTH} | Control Pulse Width | Control consists of RD or WR | 150 | | ns |
| t _{DVWH} | Data Setup Time | | 50 | | ns |
| t _{FCO} | Clock Output Fall Time | C _L = 50pF | | 15 | ns |
| t _{RCO} | Clock Output Rise Time | C _L = 50pF | | 15 | ns |
| t _{RHDZ} | Read Disable | 2 | 0 | 60 | ns |
| t _{RLDV} | Read Low to Data Valid | 1 | | 120 | ns |
| T _R /T _F | IX Input Rise/Fall Time (External Clock) | tx 1/6 FC or 50ns, whichever is smaller | | tx | ns |
| t _{SVCTL} | Select Setup to Control Leading Edge | | 30 | | ns |
| t _{WHDX} | Data Hold Time | | 20 | | ns |

Table 10: Capacitance (T_A = 0°C to 70°C, V_{DD} = 5V \pm 10%, V_{SS} = 0V)

| | | | Lin | | |
|------------------|--------------------|-----------------------------------|-----|-----|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| C _{IN} | Input Capacitance | Frequency = 1MHz | | 10 | pF |
| C _{I/O} | I/O Capacitance | Unmeasured pins are | | 20 | pF |
| COUT | Output Capacitance | returned to V _{SS} (GND) | | 15 | pF |







Figure 15: AC Test Circuits



| • | TEST CONDITION | V ₁ | R ₁ | R ₂ | CL |
|---|-------------------|-----------------|----------------|----------------|-------|
| 1 | Propagation Delay | 1.7V | 520Ω | 8 | 100pF |
| 2 | Disable Delay | V _{DD} | 5ΚΩ | 5K | 50pF |

Figure 16: AC Testing I/O Waveform



A.C. TESTING: ALL INPUT SIGNALS MUST SWITCH BETWEEN VIL - 0.4V AND VIH + 0.4V. TR AND TF MUST BE 15ns.



MECHANICALS









Figure 18: Plastic Packaging





ORDERING INFORMATION AND PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



KS82C54

PROGRAMMABLE INTERVAL TIMER

Preliminary

FEATURES/BENEFITS

- A high performance device featuring pin and functional compatibility with the industry standard 8254
- High Speed 8MHz and 10MHz versions
- Low power CMOS implementation
- TTL input/output compatibility
- Compatible with 8080/85, 8086/88, 80286/386 and 680X0µP families
- Fully static operation
- Three independent 16 bit counters
- Six programmable counter modes
- Status read-back command
- · Binary or BCD counting

DESCRIPTION

The KS82C54 is a counter/timer device that includes complete pin and functional compatibility with the industry standard 8254. Designed for fast 10MHz operation, it has three independently programmable 16 bit counters and six programmable counter modes. Counting can be performed in both binary and BCD formats.

The KS82C54 offers a very flexible, hardware solution to the generation of accurate time delays in microprocessor systems. A general purpose, multi-timing element, it can be used to implement event counters, elapsed time indicators, waveform generators plus a host of other functions.

The low power consumption of the KS82C54 makes it ideally suited to portable systems or those with low power standby modes. It is manufactured using proven CMOS process technology to produce a solid, reliable product.



Figure 2: KS82C54 Block Diagram



Figure 1a: Plastic Leaded Chip Carrier

| D | | $\neg \mathcal{F}$ | | Ц., |
|-------------------|----|--------------------|----|-------|
| | 2 | | 24 | |
| D ₅ | 3 | | 22 | 65 |
| D4 🗖 | 4 | | 21 | Πīcs |
| D3 🗖 | 5 | | 20 | |
| D2 | 6 | | 19 | |
| D1 🗖 | 7 | KS82C54 | 18 | CLK2 |
| Do 🗖 | 8 | | 17 | |
| CLK0 🗖 | 9 | | 16 | |
| Ουτο 🖂 | 10 | | 15 | |
| GATE0 | 11 | | 14 | GATE1 |
| v _{ss} 🖂 | 12 | | 13 | |
| | | | | |

Figure 1b: 24-Pin Configuration



| Pin # | I/O | Pin Name | Pin # | I/O | Pin Name |
|-------|-----|----------------|-------|-----|-----------------|
| 1 | | NC | 15 | — | NC |
| 2 | 1/0 | D ₇ | 16 | 0 | OUT1 |
| 3 | 1/0 | D ₆ | 17 | I | GATE1 |
| 4 | I/O | D ₅ | 18 | Ì | CLK1 |
| 5 | 1/0 | D ₄ | 19 | I | GATE2 |
| 6 | I/O | D ₃ | 20 | 0 | OUT2 |
| 7 | 1/0 | D ₂ | 21 | I | CLK2 |
| 8 | 1/0 | D ₁ | 22 | I | A ₀ |
| 9 | 1/0 | D ₀ | 23 | I | A ₁ |
| 10 | I | CLK0 | 24 | I | CS |
| 11 | — | NC | 25 | — | NC |
| 12 | 0 | OUT0 | 26 | I | RD |
| 13 | I | GATE0 | 27 | I | WR |
| 14 | — | GND | 28 | _ | V _{CC} |

Table 1a: 28-Pin PLCC Pin Assignment

Table 1b: 24-Pin DIP Pin Assignment

| Pin # | I/O | Pin Name | Pin # | I/O | Pin Name |
|-------|-----|-----------------|-------|-----|-----------------|
| 1 | 1/0 | D ₇ | 13 | 0 | OUT1 |
| 2 | 1/0 | D ₆ | 14 | I | GATE1 |
| 3 | I/O | D ₅ | 15 | i | CLK1 |
| 4 | I/O | D ₄ | 16 | Ī | GATE2 |
| 5 | I/O | D ₃ | 17 | 0 | OUT2 |
| 6 | I/O | D ₂ | 18 | I | CLK2 |
| 7 | 1/0 | D ₁ | 19 | I | A ₀ |
| 8 | 1/0 | D ₀ | 20 | I | A ₁ |
| 9 | I | CLK0 | 21 | I | CS |
| 10 | 0 | OUT0 | 22 | I | RD |
| 11 | I | GATE0 | 23 | Ι | WR |
| 12 | — | V _{SS} | 24 | | V _{CC} |

Table 2: Pin Descriptions

| Symbol | Туре | | Name and Function | | | | | | | |
|---------------------------------|------|----------------------------------|---|-----------------------------|-----------------------------|--|--|--|--|--|
| A ₀ , A ₁ | I | Address: write ope address | Address: These two address pins are used to select the Control Word Register (for read or write operations), or one of the three counters. They are normally connected to the system address bus. | | | | | | | |
| | | A | A ₀ | Selects | | | | | | |
| | | 0 | . 0 | Counter 0 | | | | | | |
| 1. | | 0 | 0 | Counter 1 | | | | | | |
| | | 0 | 1 | Counter 2 | | | | | | |
| | | 1 | 1 | Control Word Register | | | | | | |
| CS | I | Chip Sel signals. | Chip Select: Active LOW control signal to enable the KS82C54 to respond to RD and WR signals. If CS is not LOW, RD and WR are ignored. | | | | | | | |
| D ₇ - D ₀ | 1/0 | Data: Bi- | directiona | 3-state data bus lines, cor | nnected to system data bus. | | | | | |
| CLK0 | Ĩ | Clock 0: | Clock inp | ut of Counter 0. | | | | | | |
| CLK1 | I | Clock 1: | Clock 1: Clock input of Counter 1. | | | | | | | |
| CLK2 | 1 | Clock 2: | Clock 2: Clock input of Counter 2. | | | | | | | |
| GATE0 | I | Gate 0: 0 | Gate input | of Counter 0. | | | | | | |
| GATE1 | I | Gate 1: 0 | Gate input | of Counter 1. | | | | | | |



| Symbol | Туре | Name and Function |
|-----------------|------|---|
| GATE2 | 1 | Gate 2: Gate input of Counter 2. |
| OUTO | 0 | Output 0: Output of Counter 0. |
| OUT1 | 0 | Output 1: Output of Counter 1. |
| OUT2 | 0 | Output 2: Output of Counter 2. |
| RD | 1 | Read Control: Active LOW control signal used to enable the KS82C54 for read operations by the CPU. |
| WR | 1 | Write Control: Active LOW control signal used to enable the KS82C54 to be written to by the CPU. |
| V _{CC} | - | Power: 5V \pm 10% DC Supply. |
| V _{SS} | _ | Ground: 0V. |

Table 2: Pin Descriptions (Continued)

FUNCTIONAL DESCRIPTION

The KS82C54 is a versatile programmable interval timer/ counter designed for use in high speed 8, 16 and 32-bit microprocessor systems. It provides a means of generating accurate time delays in hardware that is fully software configurable. It can be treated as an array of I/O ports, with minimal software overhead.

The internal structure of the KS82C54 is illustrated in the block diagram of Figure 2. Major functional blocks include a data bus buffer, read/write logic, control word register, and three programmable counters.

Data bus Buffer Block

The 8-bit, 3-state data bus buffer provides controllable, bidirectional interface between the KS82C54 and the microprocessor system bus.

Read/Write Logic Block

The read/write logic block generates internal control signals for the different functional blocks using address and control information obtained from the system. The active LOW signals: \overline{CS} , \overline{RD} and \overline{WR} are used to select the KS82C54 for operation, read a counter, and write to a counter (or the control word register) respectively. \overline{CS} must be LOW for \overline{RD} or \overline{WR} to be recognized. Note that \overline{RD} and \overline{WR} must not be active at the same time.

The inputs A_0 and A_1 are used to select the Control Word Register, or one of the three counters that is to be written to or read from (see Table 4). A_0 and A_1 connect directly to the corresponding signals of the microprocessor address bus, while CS is derived from the address bus using either a linear select method, or an address decoder device.

Control Word Register

The Control Word Register is a write only register that is selected by the read/write logic block when A_0 and $A_1 = 1$. When \overline{CS} and \overline{WR} are LOW, data is written into the KS82C54 Control Word Register from the CPU via the data bus buffer. Control word data is interpreted as a number of different commands which are used to program the various device functions. For example, status information is available with the Read-Back Command. These are discussed further in the section on programming.

Counter Blocks

The KS82C54 contains three identical, independent counter blocks. Each counter provides the same functions, but can be programmed to operate in different modes relative to each other. A typical KS82C54 counter is illustrated in Figure 3, and contains the following functional elements: control logic, counter, output latches, count registers and status register.

The Control Logic provides the interface between the Counter Element, the program instructions contained in the Control Word Register and the external signals CLKn, GATEn and OUTn. It also keeps the Status Register information current, controls the access of OL and CR to the internal data bus, and the loading of CE from the CR registers.

The Counter Element (shown in the Figure 3 as CE, for Counting Element) is a 16-bit presettable synchronous down counter.



The Output Latches (shown as OL_M and OL_L) provide a mechanism whereby the CPU can read the current contents of the CE. These two 8-bit latches (M for most significant byte and L for least significant byte) together form a 16-bit latch capable of holding the complete content of the CE. Note that this arrangement is also used for communicating 16-bit values over the 8-bit internal data bus.

During normal operation, the contents of OL track with the contents of CE. When a Counter Latch Command is issued by the CPU to a particular counter, its OL latches the current value of CE so that it can be read by the CPU (the CE cannot be read directly). OL then returns to tracking with CE. Note that only one latch (OL_M followed by OL_L) at a time is enabled by the counter's control logic.

The Count Registers (shown as CR_M and CR_L) behave as input latches to the CE, and provide a mechanism whereby the initial count value can be downloaded from the CPU to the CE. Similar in operation to OL, CR is controlled by the counter control logic. When a two byte initial count is to be downloaded, it is transferred one byte at a time across the internal KS82C54 data bus to the appropriate register (CR_M if the most significant byte, CR_L otherwise). CE is loaded by transferring both bytes simultaneously from CR. Note that CR is the interface between CE and the data bus, since CE cannot be accessed directly.

Both CR_M and CR_L are cleared automatically when the counter is programmed and a new initial count is to be written. Thus, regardless of the counter's previous



Figure 3: Block Diagram of a Counter

programming, both CR bytes will be initialized to a known zero state. This is important in the case where one byte counts are programmed (either most significant or least significant byte), so that the unused byte is always zero, and won't corrupt the initial count value loaded into CE.

The Status Register and Status Latch is used to hold the current contents of the Control Word Register and the status of the output and null count flag (see section on Programming). The contents of the Status Register must be latched to become available to the data bus, where they can be read by the CPU.

Note that the Control Word Register is also shown in the Counter block diagram. While not a part of the Counter Element, its contents determine the functional operation of the counter, including mode selection programmed.

OPERATIONAL DESCRIPTION

The following operations are common to all modes.

Control Word: When a Control Word is written to a Counter, all Control Logic is Reset, and OUT is initialized to a known state. No CLK pulses are needed.

Gate: The GATE input is always sampled on the rising edge of CLK. In modes 0, 2, 3, and 4 the GATE input is level sensitive, and the logic level is sampled on the rising edge of CLK. In modes 1, 2, 3, and 5 the GATE input is rising-edge sensitive. In these modes, a rising edge of GATE (trigger) sets an edge-sensitive flip-flop in the Counter. This flip-flop is sampled on the next rising edge of CLK, then is immediately reset. In this way, a trigger will be detected no matter when it occurs and a high logic level does not have to be maintained until the next CLK pulse. A summary is given in Table 5.

Note that in Modes 2 and 3, the GATE input is both edge-and level-sensitive. If a CLK source other than the system clock is used in modes 2 and 3, GATE should be pulsed immediately after the WR for a new count value.

Counter: New Counts are loaded, with the largest possible initial COUNT being 0; (equivalent to 2^{16} for binary counting and 10^4 for BCD counting, as in Table 3)

Counters decremented on the falling edge of CLK do not stop when they reach zero. In Modes 0, 1, 4, and 5 the Counters wrap around to the highest count (either FFFF hex for binary counting or 9999 for BCD counting), then continue counting. Modes 2 and 3 are periodic; the Counters reload themselves with the initial count, then continue counting from there.



Table 3: MIN and MAX Initial Counts

| Mode | Minimum Count | Maximum Count* |
|------|------------------|-------------------|
| 0 | 1 | 0 |
| 1 | 1 | 0 |
| 2 | 2 | 0 |
| 3 | 2 | 0 |
| 4 | 1 | 0 |
| 5 | 1 | 0 |

* 0 is equivalent to 216 for binary counting and 104 for BCD counting.

| CS | RD | WR | A1 | A ₀ | |
|----|----|----|----|----------------|------------------------|
| 0 | 1 | 0 | 0 | 0 | Write into Counter 0 |
| 0 | 1 | 0 | 0 | 1 | Write into Counter 1 |
| 0 | 1 | 0 | 1 | 0 | Write into Counter 2 |
| 0 | 1 | 0 | 1 | 1 | Write Control Word |
| 0 | 0 | 1 | 0 | 0 | Read from Counter 0 |
| 0 | 0 | 1 | 0 | 1 | Read from Counter 1 |
| 0 | 0 | 1 | 1 | 0 | Read from Counter 2 |
| 0 | 0 | 1 | 1 | 1 | No-Operation (3-State) |
| 1 | х | х | х | х | No-Operation (3-State) |
| 0 | 1 | 1 | Х | Х | No-Operation (3-State) |

Table 5: Gate Pin Operations Summary

If both the Count and Status Registers of a counter are latched, the first read operation of that counter will return the latched status, regardless of which was latched first. The next one or two reads (the counter can be programmed for one or two type counts) will return the latched count. Subsequent reads will return an unlatched count. Read and write operations are summarized in Table 4.

PROGRAMMING THE KS82C54

The KS82C54 is programmed by writing a Control Word into the Control Word Register (selected by A_0 , A'1, 1') and an initial count to the Counter to be written into. A_0 and A_1 are used to select the appropriate Counter. The format of the count depends on the Control Word used.

Write Operation

As mentioned previously, programming of the KS82C54 is performed in two steps:

- Each counter requires a Control Word before the initial count can be written into the selected Counter.
- The initial count must follow the convention in the Control Word for the particular Counter; i.e., LSB or MSB only or LSB and then MSB.

The instruction sequence has to be followed as shown above, however, the sequence of programming the Counter can be random, since every Counter has its associated Control Word Register. A new initial count may be written to the Counter without rewriting the Control Word for that Counter. Of course, the new count must follow the programmed count format.

| Signal Status Modes | Low, or Going Low | Rising | High |
|------------------------|--|---|--------------------------------------|
| 0 | — | Disables counting | Enables counting |
| 1 | _ | Initiates countingResets output after next clock | _ |
| 2 | Disables countingSets output immediately high | Initiates counting | Enables counting |
| 3 | Disables countingSets output immediately high | Initiates counting | Enables counting |
| 4 | Disables counting | _ | Enables counting |
| 5 | | Initiates counting | |



Figure 4: Control Word Format



If a Counter is programmed as a 16 bit counter, the Control Register should not be accessed between writing the first and second byte count. Otherwise, the Counter will be loaded incorrectly.

Read Operation

There are three methods of reading the Counters:

- · by a simple read operation
- by a Counter Latch Command
- by a Read-Back Command

The first method is performed just by performing a read of the desired Counter Register. The value read is the current status and may be changing if the CLK input is not inhibited.

Counter Latch Command

This method of reading the Counter requires a write command to the Control Word Register of the Counter selected by SC0 and SC1 in the Control Word and RW0 and RW1 = '0'. See Figure 5. The selected counter output will be latched in the OL latch of the Counter at the time the Control Word is received and is held until it is read by the CPU or the Counter is reprogrammed. The OL latch is then loaded according to the Counter Element. This allows reading the Counter at any time without affecting counting. More than one Latch Command may be issued since all counter blocks are built identical. Latching the count by the Latch Command does not influence the programmed Mode of the Counter. Multiple successive Latch Commands do not overwrite the value latched at the first Latch Command. Only a read of the OL or reprogramming of the Counter will alter the latched Counter value. It is also important that two read commands have to be issued if the Counter is programmed as a 16 bit counter. A program may not transfer commands between the two read cycles. Otherwise, an incorrect count value will be read.

Read-Back Command

A third method of reading the count value requires issuing a Read-Back Command prior to the read operation. See Figure 6. If the COUNT bit is set, the appropriate count values of the Counter selected by CNT0, 1, 2 are latched. The status of the Counter are latched if the STATUS bit is '1'. Multiple counters may be selected.

The Counter Status format is shown in Figure 7. D0 to D5 contain the Mode of the counter as programmed by the last Control Word.

D6 (Null Count) indicate when the last Count Register (CR) has been loaded into the Counting Element (CE). See also Mode Definition.







- '1' After a write to the Word Control Register (Note 1)
- '1' After a write to the Counter Register (CR) (Note 2)
- '0' After a new count is loaded into the Count Element (CR \rightarrow CE).

Note 1: Only the Counter specified by the Control Word is affected. Note 2: If the Counter is programmed for two byte counts, the COUNT bit goes to '1' after the second byte is written.

The output OUT of the selected counter can be read by <u>D7 (OUTPUT)</u> of the Status byte. If both $\overrightarrow{\text{COUNT}}$ and STATUS has been selected, the first read operation of that Counter will return the latched status and the next one or two read will return the latched count. Subsequent reads return unlatched counts.

Figure 6: Read-Back Command Format



Figure 7: Status Byte



MODE DEFINITIONS

The following terms are useful in describing the operation of the KS82C84.

- CLK pulse: A rising edge, followed by a falling edge, of a Counter's CLK input.
- Trigger: A rising edge of a Counter's GATE input.
- Counter loading: Transfer of a count from the CR to the CE (see Functional Description)

Mode 0: Interrupt on Terminal Count

Mode 0 is typically used for event counting. After the Control Word is written, OUT is set low, and remains low until the Counter reaches zero. OUT then goes high and remains high until a new count or a new Mode 0 Control Word is written into the Counter.

GATE = 1 enables counting while GATE = 0 disables counting. GATE has no effect on OUT.

After a Control Word and initial count are written to a Counter, the initial count is loaded on the next CLK pulse. Since this CLK pulse does not decrement the count, OUT does not go high until N+1 CLK pulses after the initial count is written (where N is the initial count value).

If a new count is written to the Counter, it is loaded on the next CLK pulse and counting continues from the new count. If a two-byte count is written, the following happens:

- 1. Writing the first byte disables counting. OUT is set low immediately (no clock pulse required).
- 2. Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the counting sequence to be synchronized by software. Again, OUT does not go high until N + 1 CLK pulses after the new count of N is written.

If an initial count is written while GATE = 0, it will still be loaded on the next CLK pulse. When GATE goes high, OUT will go high N CLK pulses later. A CLK pulse is not required to load the Counter as this has already been done.

Mode 1: Hardware Retriggerable One-Shot

OUT is initially high. To begin the one-shot pulse, OUT goes low on the CLK pulse following a trigger and remains low until the Counter reaches zero. OUT then goes high and remains high until the CLK pulse following the next trigger.



KS82C54

After a Control Word and intial count have been written, the Counter is armed. A trigger causes the Counter to be loaded and OUT to be set low on the next CLK pulse, starting the one-shot pulse. An initial count of N results in a one-shot pulse N CLK cycles long. Since the oneshot is retriggerable, OUT remains low for N CLK pulses after any trigger. The one-shot pulse can be repeated without rewriting the same count into the counter. GATE has no effect on OUT.

Figure 8: Mode 0 Timing



Notes: These conventions apply to all mode timing diagrams: 1. Counters are programmed for binary (not BCD) counting and for

- reading/writing least significant byte (LSB) only.
- 2. The counter is always selected (CS always low).
- 3. CW stands for Control Word; CW = 10 means a control word of 10, hex is written to the counter.
- 4. LSB is the Least Significant Byte of count.
- 5. Numbers below diagrams are count values. The lower number is the least significant byte. The upper number is the most significant byte. Since the counter is programmed to read/write only, the most significant byte cannot be read.
- 6. N stands for an undefined count. Vertical lines show transitions between count values.

If a new count is written to the Counter during a oneshot pulse, the current one-shot is not affected unless the Counter is retriggered. In this case, the new count is loaded into the Counter and the one-shot pulse continues for the duration of the count.

Mode 2: Rate Generator

This mode functions like a divide-by-N counter and is typically used for generating Real Time Clock Interrupts. OUT is initially high. When the initial count has decremented to 1, OUT goes low for one CLK pulse, then high again. The Counter reloads the initial count and the process is repeated. Mode 2 is periodic, with the same sequence repeated indefinitely. For an initial count of N, the sequence repeats every N CLK cycles.

GATE = 1 enables counting; GATE = 0 disables counting. If GATE goes low during an output pulse, OUT is set high immediately. A trigger reloads the initial count into the Counter on the next CLK pulse; OUT goes low N CLK pulses after the trigger. Thus the GATE input can be used to synchronize the Counter.

Figure 9: Mode 1 Timing





3

After a Control Word and intial count have been written, the Counter is loaded on the next CLK pulse. OUT goes low N CLK pulses after the initial count is written, which allows the Counter to be synchronized by software.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after a new count is written but before the end of the current period, the Counter is loaded with the new count on the next CLK pulse and counting continues from the new count. Otherwise, the new count is loaded at the end of the current counting cycle. In Mode 2, a COUNT of 1 is illegal.

Mode 3: Square Wave Mode

Mode 3 is typically used for Baud rate generation, and is similar to Mode 2 except for the duty cycle of OUT. OUT is initially high. When half the initial count has expired, OUT goes low for the remainder of the count. Mode 3 is also periodic, with the sequence above repeated indefinitely. An initial count of N results in a square wave with a period of N CLK cycles.

Figure 10: Mode 2 Timing



Note: A gate transition should not occur one clock cycle prior to reaching the terminal count (TC).

Semiconductor

GATE = 1 enables counting; GATE = 0 disables counting. If GATE goes low while OUT is low, OUT is set high immediately (no CLK pulse is needed). A trigger reloads the Counter with the initial count on the next CLK pulse. Thus the GATE input can be used to synchronize the Counter.

The Counter is loaded on the next CLK pulse after a Control Word and initial count have been written. This allows the Counter to be synchronized by software.

Writing a new count while counting does not affect the current counting sequence. If a trigger is received after writing a new count but before the end of the current half-cycle of the square wave, the Counter is loaded with the new count on the next CLK pulse and counting continues from the new count. Otherwise, the new count is loaded at the end of the current half-cycle.

Mode 3 is implemented as follows according to whether the initial count value is even or odd:



Note: A gate transition should not occur one clock cycle prior to reaching the terminal count (TC).

Figure 11: Mode 3 Timing

Even counts: OUT is initially high. The initial count is loaded on one CLK pulse and then decremented by two on succeeding CLK pulses. When the count expires, OUT goes low and the counter is reloaded with the initial count. The above process is repeated indefinitely.

Odd counts: OUT is initially high. The initial count minus one (to given an even number) is loaded on one CLK pulse and then decremented by two on succeeding CLK pulses. One CLK pulse after the count expires, OUT goes low and the Counter is reloaded with the initial count minus one. Succeeding CLK pulses decrement the count by two. When the count expires, OUT goes high again and the Counter is reloaded with the initial count minus one. The above process is repeated indefinitely. So for odd counts, OUT is high for (N + 1)/2counts and low for (N - 1)/2 counts.

Figure 12: Mode 4 Timing



Mode 4: Software Triggered Strobe

OUT is initially high. When the initial count expires, OUT goes low for one CLK pulse and then goes high again. The counting sequence is triggered by writing the initial count.

GATE = 1 enables counting; GATE = 0 disables counting. GATE has no effect on OUT.

The Counter is loaded on the next CLK pulse after a Control Word and initial count have been written. This CLK pulse does not decrement the count, so for an initial count of N, OUT does not strobe low until N + 1 CLK pulses after the initial count is written.

If a new count is written during counting, it is loaded on the next CLK pulse and counting continues from the new count. If a two-byte count is written, the following events occur:







PROGRAMMABLE INTERVAL TIMER

KS82C54

1. Writing the first byte has no effect on counting.

2. Writing the second byte allows the new count to be loaded on the next CLK pulse.

This allows the sequence to be retriggered by software. OUT strobes low N + 1 CLK pulses after the new count of N is written.

OUT is initially high. Counting is triggered by a rising edge of GATE. When the initial count has expired, OUT goes low for one CLK pulse, then goes high again.

After a Control Word and initial count has been written, the counter is loaded on the first CLK pulse following a trigger. This CLK pulse does not decrement the count, so, given an initial count of N, OUT does not strobe low until N + 1 CLK pulses after a trigger.

A trigger causes the Counter to be loaded with the initial count on the next CLK pulse. The counting sequence is retriggerable, so OUT will not go low until N + 1 CLK pulses after any trigger. GATE has no effect on OUT.

If a new count is written during counting, the current counting sequence will not be affected. If a trigger occurs after the new count is written, but before the current count expires, the Counter will be loaded with the new count on the next CLK pulse and counting will continue from there.



Table 6: Recommended Operating Conditions

| DC Supply Voltage | | +4.0V to +6.0V | | |
|-----------------------------|------------|----------------|--|--|
| Operating Temperature Range | Commercial | 0°C to 70°C | | |
| | Industrial | -40°C to +85°C | | |

Table 7: Absolute Maximum Ratings

| DC Supply Voltage | +7.0V | | |
|--------------------------------------|------------------------------------|--|--|
| Input, Output or I/O Voltage Applied | V_{SS} – 0.5V to V_{CC} + 0.5V | | |
| Storage Temperature Range | -65°C to +150°C | | |
| Maximum Package Power Dissipation | 1W | | |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8: Capacitance ($T_A = 25^{\circ}C$, $V_{CC} = 0V$, $V_{IN} = +5V$ or V_{SS})

| Symbol | Parameter | Test Conditions | Тур | Units |
|------------------|--------------------|--|-----|-------|
| C _{I/O} | I/O Capacitance | FREQ = 1MHz Unmeasured Pins Returned to V _{SS} | 20 | pF |
| CIN | Input Capacitance | | 10 | pF |
| Соит | Output Capacitance | | 20 | pF |

Table 9: DC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

| | | | L | Limits | |
|-----------------|--------------------------------|--|------------|-----------------------|--------|
| Symbol | Parameter | Test Conditions | Min | Max | Units |
| Icc | V _{CC} Supply Current | | _ | 20 | mA |
| ICCSB | Standby Supply Current | | - | 10 | μA |
| łıL | Input Load Current | $V_{IN} = V_{CC}$ to 0V | _ | ±20 | μA |
| IOFL | Output Float Leakage | $V_{OUT} = V_{CC}$ to 0.45V | _ | ±10 | μA |
| VIH | Input High Voltage | | 2.0 | V _{CC} +0.5V | v |
| VIL | Input Low Voltage | · · · | -0.5 | 0.8 | v |
| V _{OH} | Output High Voltage | I _{OH} = ~400µA I _{OH} = ~2.5mA | 3.0 2.4 | _ | v v |
| V _{OL} | Output Low Voltage | I _{OL} = 2.5mA | - | 0.4 | v |



Table 10: AC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V) Bus Parameters¹

| | | | Limits (8MHz) | | Limits (10MHz) | | |
|-------------------|-----------------------------|---------------------------------------|---------------|-----|----------------|----------|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Min | Max | Units |
| t _{AD} | Data delay from address | | - | 220 | | 185 | ns |
| t _{AR} | Address stable before RD | | 45 | _ | 30 | _ | ns |
| t _{AW} | Address stable before WR | | 0 | _ | 0 | - | ns |
| t _{CL} | CLK setup for count latch | | -40 | 45 | -40 | 40 | ns |
| t _{CLK} | Clock pěriod | | 125 | DC | 100 | DC | ns |
| t _{DF} | RDt to data floating | | 5 | 90 | 5 | 65 | ns |
| t _{DW} | Data setup time before WRt | · · · · · · · · · · · · · · · · · · · | 120 | _ | 95 | _ | ns |
| t _F | Clock fall time | | - | 25 | _ | 25 | ns |
| t _{GH} · | Gate hold time after CLK1 | Note 2 | 50 | | 50 | - | ns |
| t _{GL} | Gate width low | | 50 | _ | 50 | _ | ns |
| t _{GS} | Gate setup time to CLKt | | 50 | — | 40 | - | ns |
| t _{GW} | Gate width high | | 50 | _ | 50 | _ | ns |
| t _{OD} | Output delay from CLKI | | _ | 150 | - | 100 | ns |
| t _{ODG} | Output delay from GATE | | - | 120 | _ | 100 | ns |
| t _{PWH} | High pulse width | Note 3 | 60 | _ | 30 | _ | ns |
| t _{PWL} | Low pulse width | Note 3 | 60 | _ | 50 | — | ns |
| t _R | Clock rise time | | _ | 25 | _ | 25 | ns |
| t _{RA} | Address hold time after RDt | | 0 | _ | 0 | — | ns |
| t _{RD} | Data delay from RDI | | - | 120 | - | 85 | ns |
| t _{RR} | RD pulse width | | 150 | - | 95 | - | ns |
| t _{RV} | Command recovery time | | 200 | - | 165 | _ | ns |
| t _{SR} | CS stable before RDI | | 0 | _ | 0 | <u> </u> | ns |
| tsw | CS stable before WR | | 0 | | 0 | | ns |
| t _{WA} | Address hold time WRt | | 0 | _ | 0 | — | ns |
| twc | CLK delay for loading | | 0 | 55 | 0 | 55 | ns |
| t _{WD} | Data hold time after WRt | | 0 | . — | 0 | - | ns |
| t _{WG} | Gate delay for sampling | | -5 | 50 | -5 | 40 | ns |
| t _{wo} | OUT delay from Mode Write | | - | 260 | - | 240 | ns |
| tww | WR pulse width | | 150 | — | 95 | — | ns |

Notes:

 AC timings measured at V_{OH} = 2.0V, V_{OL} = 0.8V.
 In modes 1 and 5, triggers are sampled on each rising clock edge. A second trigger within 120ns of the rising clock edge may not be detected (70ns for KS82C54-10).

3. Low-going glitches that violate t_{PWH}, t_{PWL} may cause errors requiring counter reprogramming.


Figure 14: Timing Diagrams



b) Read Timing



c) Recover Timing



d) Clock and Gate Timing





PROGRAMMABLE INTERVAL TIMER

Preliminary

PACKAGE DIMENSIONS







Figure 16: PLCC Package



ORDERING INFORMATION & PRODUCT CODE

SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



PROGRAMMABLE PERIPHERAL INTERFACE

Preliminary

FEATURES/BENEFITS

- Pin and functional compatibility with the industry standard 8255A
- Provides support for 8080/85, 8086/8 and 80186 286/386
- Very high speed 5MHz, 8MHz and 10MHz version
- Low power CMOS implementation
- TTL input/output compatibility
- 24 programmable I/O pins
- Direct bit set/reset capability
- Bidirectional bus operation
- · Enhanced control word read capability
- Bus-hold circuitry on all I/O ports eliminates
 pull-up resistors

DESCRIPTION

The KS82C55A Programmable Peripheral Interface is a high performance CMOS device offering pin for pin functional compatibility with the industry standard 8255A. It includes 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. Bus hold circuitry on all I/O ports together with TTL compatibility over the full temperature range eliminates the need for pull-up resistors.

The KS82C55A is a general purpose programmable I/O device designed for use with many different microprocessors. Also makes it an attractive addition in portable systems or systems with low power standby modes.



Figure 2: KS82C55A Block Diagram

Figure 1b: 40-Pin DIP Configuration



Table 1a: 44-Pin PLCC Pin Assignment

| Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name |
|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|----------------|-------|-----------------|
| 1 | NC | 9 | A ₁ | 17 | PC ₁ | 25 | PB ₄ | 33 | D ₄ | 41 | PA ₇ |
| 2 | PA ₃ | 10 | A ₀ | 18 | PC ₂ | 26 | PB ₅ | 34 | NC | 42 | PA ₆ |
| 3 | PA ₂ | 11 | PC7 | 19 | PC ₃ | 27 | PB ₆ | 35 | D ₃ | 43 | PA ₅ |
| 4 | PA ₁ | 12 | NC | 20 | PB ₀ | 28 | PB7 | 36 | D ₂ | 44 | PA4 |
| 5 | PA ₀ | 13 | PC ₆ | 21 | PB ₁ | 29 | V _{CC} | 37 | D ₁ | | |
| 6 | RD | 14 | PC ₅ | 22 | PB ₂ | 30 | D ₇ | 38 | D ₀ | | |
| 7 | CS | 15 | PC ₄ | 23 | NC | 31 | D ₆ | 39 | RESET | | |
| 8 | V _{SS} | 16 | PC ₀ | 24 | PB3 | 32 | D ₅ | 40 | WR | | |

Table 1b: 40-Pin DIP Pin Assignment

| Pin # | Pin Name | Pin # | Pin Name | Pin # | Pin Name |
|-------|-----------------|-------|-----------------|-------|-----------------|-------|-----------------|-------|----------------|-------|-----------------|
| 1 | PA ₃ | 8 | A ₁ | 15 | PC ₁ | 22 | PB ₄ | 29 | D ₅ | 36 | WR |
| 2 | PA ₂ | 9 | A ₀ | 16 | PC ₂ | 23 | PB ₅ | 30 | D ₄ | 37 | PA7 |
| 3 | PA ₁ | 10 | PC7 | 17 | PC ₃ | 24 | PB ₆ | 31 | D ₃ | 38 | PA ₆ |
| 4 | PA ₀ | 11 | PC ₆ | 18 | PB ₀ | 25 | PB ₇ | 32 | D ₂ | 39 | PA ₅ |
| 5 | RD | 12 | PC ₅ | 19 | PB ₁ | 26 | V _{CC} | 33 | D ₁ | 40 | PA ₄ |
| 6 | CS | 13 | PC ₄ | 20 | PB ₂ | 27 | D ₇ | 34 | D ₀ | | |
| 7 | V _{SS} | 14 | PC ₀ | 21 | PB ₃ | 28 | D ₆ | 35 | RESET | | |

FUNCTIONAL DESCRIPTION

General

The KS82C55A is a programmable peripheral interface device designed for use in high speed, low power microcomputer systems. It is a general purpose *I/O* component which functions to interface peripheral equipment to the microcomputer system bus. The functional configuration of the KS82C55A is programmed by the system software such that no external logic is necessary to interface peripheral devices.

Data Bus Buffer

This 3-state bidirectional 8-bit buffer is used to interface the KS82C55A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. The data bus buffer also transfers control words and status information.

Read/Write and Control Logic

This block manages all of the internal and external transfers of both Data and Control or Status Words. It accepts inputs from the CPU Address and Control buses and issues commands to both of the Control Groups.

Group A and Group B Controls

The functional configuration of each port is programmed by the system software. The CPU outputs a Control Word to the KS82C55A. The Control Word contains information such as code, bit set, bit reset, etc., that initializes the functional configuration of the KS82C55A.

Each of the Control blocks (Group A and Group B) accepts commands from the Read/Write Control Logic, receives Control Words from the internal data bus and issues the proper commands to its associated ports.

- Control Group A Port A and Port C upper (C7-C4)
- Control Group B Port B and Port C lower (C₃-C₀)



3

Table 2: Pin Descriptions

| Symbol | Туре | Name and Function | | | | | | |
|---------------------------------|-----------------------------------|---|--|-----------------------|------------------------|--------------------|--|-------------------|
| A ₀ , A ₁ | I | Address the thre | s: These e ports | input sig | gnals in Control N | conjunc Nord Re | tion with $\overline{\text{RD}}$ and $\overline{\text{WR}}$, control the se | lection of one of |
| | | A1 | Ao | RD | WR | CS | Input Operation (Read) | |
| | | 0 | 0 | 0 | 1 | 0 | Port A - Data Bus | |
| | | 0 | 1 | 0 | 1 | 0 | Port B - Data Bus | |
| | 1 0 0 1 0 Port C - Data Bus | | Port C - Data Bus | | | | | |
| | 1 1 0 1 0 Control Word - Data Bus | | Control Word - Data Bus | | | | | |
| | | A1 | A ₀ | RD | WR | CS | Output Operation (Write) | |
| | | 0 | 0 | 1 | 0 | 0 | Data Bus - Port A | |
| | | 0 | 1 | 1 | 0 | 0 | Data Bus - Port B | |
| ļ |] | 1 | 0 | 1 | 0 | 0 | Data Bus - Port C | |
| 1 1 1 0 0 Data Bus - Control | | | | | | | | |
| | | A 1 | A ₀ | RD | WR | CS | Disable Function | |
| | | X | х | X | X | 1 | Data Bus - 3-State | |
| | | X | х | 1 | 1 | 0 | Data Bus - 3-State | |
| CS | I | Chip Se and WR | lect: A lo | ow on thi lored ot | is input e herwise. | enables | the KS82C55A to respond to $\overline{\text{RD}}$ and | WR signals. RD |
| D ₀₋₇ | 1/0 | Data Bu | is: Bi-di | rectiona | I, 3-state | e data b | us lines, connected to system data | bus. |
| PA ₀₋₇ | 1/0 | Port A, | Pins 0- | 7: An 8- | bit data | output | latch/buffer and an 8-bit data inpu | t buffer. |
| PB ₀₋₇ | 1/0 | Port B, | Pins 0- | 7: An 8- | bit data | output | latch/buffer and an 8-bit data inpu | t buffer. |
| PC ₀₋₃ | 1/0 | Port C, I (no latcl 4-bit po signal ir | Port C, Pins 0–3: Lower nibble of an 8-bit data output latch/buffer and an 8-bit data input buffer (no latch for input). This port can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B. | | | | | |
| PC ₄₋₇ | 1/0 | Port C, | Pins 4- | 7: Uppe | r nibble | of Port | C. | · |
| RD | I | Read C | ontrol: 7 | This inp | ut is low | during | CPU read operations. | |
| WR | I | Write C | ontrol: 7 | This inpu | ut is low | during | CPU write operations. | |
| RESET | 1 | Reset: A | high or | n this ing | out clear | s the co | ntrol register and all ports are set to | the input mode. |
| V _{CC} | - | Power: | 5V ± 10 | % DC S | Supply. | | | ······ |
| V _{SS} | | Ground | : OV. | | | | | |



The Control Word Register can be both written and read as shown in the address decode table in the pin descriptions (Table 2). The Control Word format for both read and write operations is shown in Figure 8. Bit D_7 will always be a logic ONE when the Control Word is read, as this implies control word mode information.

Ports A, B, and C

The KS82C55A contains three 8-bit ports (A, B, and C). All three ports can be configured in a wide variety of functional characteristics by the system software, but each also has its own special features.

Port A: One 8-bit data output buffer and one 8-bit input buffer. Both pull-up and pull-down bus-hold devices are present on Port A.

Port B: One 8-bit data output buffer and one 8-bit data input buffer. Only pull-up bus-hold devices are present on Port B.

Port C: One 8-bit data output buffer and one 8-bit data input buffer (no latch for input). Port C can be divided into two 4-bit ports under the mode control. Each 4-bit port contains a 4-bit latch and it can be used for the control signal outputs and status signal inputs in conjunction with ports A and B. Only pull-up bus-hold devices are present on Port C.

See Figure 3 for the bus-hold circuit configuration for Ports A, B, and C.



Figure 3: Port A, B, C, Bus-Hold Configuration

OPERATIONAL DESCRIPTION

Mode Selection

There are three basic modes of operation that can be selected by the system software:

- Mode 0 Basic Input/Output
- Mode 1 Strobed Input/Output
- Mode 2 Bidirectional Bus

When the Reset input goes high, all ports will be set to the input mode with all 24 port lines held at a logic one level by the internal bus hold devices. After the reset is removed, no additional initialization is required for the KS82C55A to remain in the input mode. No pull-up or pull-down devices are required. During execution, any of the other modes may be selected by using a single output instruction. This allows a single KS82C55A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined such that their functional definition can be tailored to almost any I/O structure. For example, Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, and Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.

Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using a single output instruction. This feature reduces the software requirements in control-based applications.

When Port C is being used as status/control for Port A or B, these bits can be set or reset by using the Bit Set/Reset operation as if they were data output ports.

Interrupt Control Functions

When the KS82C55A is operating in Mode 1 or Mode 2, control signals are provided for use as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop using the Bit Set/Reset function of Port C.

This function allows the Programmer to Enable or Disable a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.



Figure 4: Mode Definitions & Bus Interface



Figure 5: Mode Definition Format



INTE Flip-Flop Definition:

(Bit-Set) - INTE is Set - Interrupt enable (Bit-Reset) - INTE is Reset - Interrupt disable

Note: All mask flip-flops are automatically reset during mode selection and device reset.

Mode 0 (Basic Input/Output)

This mode provides simple input and output operations for each of the three ports. No handshaking is required. Data is simply written to or read from a specified port.

Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports
- · Any port can be input or output
- · Outputs are latched
- Inputs are not latched
- 16 different Input/Output configurations are possible in this mode.

Mode 1 (Strobed Input/Output)

This mode transfers I/O data to or from a specified port in conjunction with strobes or handshaking signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these handshaking signals.

Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B).
- Each group contains one 8-bit data port and one 4-bit control/data port.
- The 8-bit data port can be either input or output. Both inputs and outputs are latched.
- The 4-bit port is used for control and status of the 8-bit data port.

Figure 6: Bit Set/Reset Format





Input Control Signal Definitions

STB (Strobe Input): A LOW on this input loads data into the input latch.

IBF (Input Buffer Full F/F): A HIGH on this output indicates that the data has been loaded into the input latch. IBF is set by the STB input being LOW and is RESET by the rising edge of the RD input.

Figure 7: Mode 0 Configuration



Table 3: Mode 0 Port Definition

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by the STB being a ONE, IBF is a ONE, and INTE is a ONE. It is RESET by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the Port.

INTE A: Controlled by bit Set/Reset of PC4.

INTE B: Controlled by bit Set/Reset of PC2.

Output Control Signal Definition

OBF (Output Buffer Full F/F): The OBF output will go LOW to indicate that the CPU has written data out to the specified port. The OBF F/F will be set by the rising edge of the WR input and reset by the ACK input being low.

ACK (Acknowledge Input): A LOW on this input informs the KS82C55A that the data from Port A or Port B has been accepted. (i.e., a response from the peripheral device indicating that it has received the data output by the CPU).

| | Control Word Bits | | | | | | | | Port Direction | | | |
|---------|-------------------|----------------|----------------|----------------|----------------|-------------------------|----------------|----------------|----------------|--------------|---------|---------|
| Control | | Group A | | | G | Group B Group A Group I | | | up B | | | |
| Word # | D7 | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | PA7-PA0 | PC7-PC4 | PC3-PC0 | PB7-PB0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | OUTPUT | OUTPUT | OUTPUT | OUTPUT |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | OUTPUT | OUTPUT | INPUT | OUTPUT |
| 2 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | OUTPUT | OUTPUT | OUTPUT | INPUT |
| 3 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | OUTPUT | OUTPUT | INPUT | INPUT |
| 4 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | OUTPUT | OUTPUT INPUT | | OUTPUT |
| 5 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | OUTPUT | INPUT | INPUT | OUTPUT |
| 6 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | OUTPUT | INPUT | OUTPUT | INPUT |
| 7 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | OUTPUT | INPUT | INPUT | INPUT |
| 8 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | INPUT | OUTPUT | OUTPUT | OUTPUT |
| 9 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | INPUT | OUTPUT | INPUT | OUTPUT |
| 10 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | INPUT | OUTPUT | OUTPUT | INPUT |
| 11 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | INPUT | OUTPUT | INPUT | INPUT |
| 12 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | INPUT | INPUT | OUTPUT | OUTPUT |
| 13 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | INPUT | INPUT | INPUT | OUTPUT |
| 14 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | INPUT | INPUT | OUTPUT | INPUT |
| 15 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | INPUT | INPUT | INPUT | INPUT |



INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set when ACK is a ONE, OBF is a ONE and INTE is a ONE. It is Reset by the falling edge of WR.

INTE A: Controlled by bit Set/Reset of PC4.

INTE B: Controlled by bit Set/Reset of PC2.

Mode 2 (Strobed Bidirectional Bus I/O)

This mode provides a means for communicating with a peripheral device on a single 8-bit bus to facilitate both transmitting and receiving of data (bi-directional bus I/O). Handshaking signals maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable/disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-Bit, bi-directional bus port (Port A) and a 5-bit control port (Port C).
- Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status of the 8-bit, bi-directional bus port (Port A).

Figure 8: Mode 1 Input



Bidirectional Bus I/O Control Signal Definition

INTR (Interrupt Request): A HIGH on this output can be used to interrupt the CPU for input or output operations.

Output Operations

OBF (Output Buffer Full): The OBF output will go LOW to indicate that the CPU has written data into Port A.

ACK (Acknowledge): A LOW on this input enables the 3-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high impedance state.

INTE1 (The INTE Flip-Flop Associated with OBF): Controlled by bit Set/Reset of PC_6 .

Input Operations

STB (Strobe Input): A LOW on this input loads data into the input latch.

IBF (Input Buffer Full F/F): A HIGH on this output indicates that data has been loaded into the input latch.

INTE2 (The INTE Flip-Flop Associated with IBF): Controlled by bit Set/Reset of PC₄.



Figure 9: Mode 1 Output



Special Mode Combination Considerations

Several combinations of modes are possible. For any combination, some or all of the Port C lines are used for control or status. The remaining bits are either inputs or outputs as defined by a Set Mode command.

The state of all the Port C lines, except the ACK and $\overline{\text{STB}}$ lines, will be placed on the data bus during a read of Port C. In place of the ACK and $\overline{\text{STB}}$ line states, flag status will appear on the data bus in the PC₂, PC₄, and PC₆ bit positions as shown in Table 4.

Through a Write Port C command, only the Port C pins programmed as outputs in a Mode 0 group can be written. No other pins can be affected by a Write Port C command, and the interrupt enable flags cannot be accessed. The Set/Reset Port C Bit command must be used to write to any Port C output programmed as an output in a Mode 1 group or to change an interrupt enable flag.

With a Set/Reset Port C Bit command, any Port C line programmed as an output (including INTR, IBF and OBF) can be written, or an interrupt enable flag can be set or reset. Port C lines programmed as inputs, including



Figure 10: Combinations of Mode 1

ACK and STB lines, are not affected by a Set/Reset Port C Bit command. Writing to the corresponding Port C bit positions of the ACK and STB lines with the Set/Reset Port C Bit command will affect the Group A and Group B interrupt enable flags (see Table 5).

Current Drive Capability

Any output on Port A, B or C can sink or source 2.5mA. Thus the KS82C55A can directly drive Darlington type drivers and high-voltage displays that require such sink or source current.

Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the KS82C55A is in Modes 1 or 2, Port C generates or accepts handshaking signals with the peripheral device. Reading Port C allows the programmer to test or verify the status of each peripheral device and change the program flow accordingly.

There is not special instruction to read the status information from Port C. This function is performed by executing a normal read operations of Port C.

Figure 11: Mode Control Word



Figure 12: Mode 2





Preliminary

Figure 13: Mode 1/4 Combinations



Figure 14: Mode 1 Status Word Format



Figure 15: Mode 2 Status Word Format





Table 4: Mode Definition Summary

| POF | T | MODE 0 | | | MODE 2 | | | | |
|-----------|--|--|--|--|--|---|---|--|--|
| PORT A | PA ₀ PA ₁ PA ₂ PA ₃ PA ₄ PA ₅ PA ₆ PA ₇ | All IN or All OUT | | All IN or All OUT | | | | | |
| PORT B | PB ₀ PB ₁ PB ₂ PB ₃ PB ₄ PB ₅ PB ₆ PB ₇ | All IN or All OUT | | MODE 0 or MODE 1 only | | | | | |
| | | | A IN, B IN | A IN, B OUT | a out, b in | A OUT, B OUT | | | |
| PORT C | $\begin{array}{c} PC_0 \\ PC_1 \\ PC_2 \\ PC_3 \\ PC_4 \\ PC_5 \\ PC_6 \\ PC_7 \end{array}$ | All IN or All OUT All IN or All OUT | INTR _B IBF _B STB _B INTR _A STB _A IBF _A I/O I/O | INTR _B OBF _B ACK _B INTR _A STB _A IBF _A I/O I/O | INTR _B IBF _B STB _B INTR _A I/O I/O ACK _A OBF _A | INTR _B OBF _B ACK _B INTR _A I/O I/O I/O ACK _A OBF _A | I/O I/O INTR _A STB _A IBF _A ACK _A OBF _A | | |

Table 5: Interrupt Enable Flags in Modes 1 and 2

| Interrupt Enable Flag | Position | Alternate Port C Pin Signal (Mode) |
|-----------------------|-----------------|---|
| INTEB | PC ₂ | ACK _B (Output Mode 1) or STB _B (Input Mode 1) |
| INTE _{A2} | PC ₄ | STB _A (Input Mode 1 or Mode 2) |
| INTE _{A1} | PC ₆ | ACK _A (Output Mode 1 or Mode 2) |



3

Preliminary

APPLICATIONS

The KS82C55A is a very powerful device for interfacing peripheral equipment to the microcomputer system. It is flexible enough to interface almost any I/O device without the need for additional external logic.

Each peripheral device in a microcomputer system usually has a service routine associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the KS82C55A is programmed by the I/O service routine and becomes an extension of the system software. By examining the interface characteristics of the I/O device for both data transfer and timing, and matching this information to the examples and tables in the Operational Description, a Control Word can easily be developed to initialize the KS82C55A to exactly fit the application. Figures 16 through 22 illustrate a few examples of typical KS82C55A applications.



Figure 17: Printer Interface



Figure 18: Keyboard and Terminal Address Interface





PROGRAMMABLE PERIPHERAL INTERFACE

Preliminary

Figure 19: D/A, A/D



Figure 21: Basic CRT Controller Interface





Figure 22: Machine Tool Controller



Figure 20: Basic Floppy Disc Interface



Table 6: Recommended Operating Conditions

| DC Supply Voltage | +4.0V to +6.0V | |
|-----------------------------|----------------|----------------|
| Operating Temperature Range | Commercial | 0°C to 70°C |
| | Industrial | -40°C to +85°C |

Table 7: Absolute Maximum Ratings

| DC Supply Voltage | +7.0V |
|--------------------------------------|------------------------------------|
| Input, Output or I/O Voltage Applied | V_{SS} – 0.5V to V_{CC} + 0.5V |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1W |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8: Capacitance ($T_A = 25^{\circ}C$, $V_{CC} = 0V$, $V_{IN} = +5V$ or V_{SS})

| Symbol | Parameter | Test Conditions | Тур | Units |
|------------------|-------------------|---------------------------------|-----|-------|
| C _{I/O} | I/O Capacitance | Unmeasured Pins Beturned to Voc | 20 | pF |
| CIN | Input Capacitance | | 10 | pF |

Table 9: DC Characterisitcs (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

| | | | Lin | nits | |
|-------------------|--|---|------------------------------|-----------------|--------|
| Symbol | Parameter | Test Conditions | Min | Max | Unit |
| I _{CC} | V _{CC} Supply Current | (Note 3) | | 10 | mA |
| Іссяв | V _{CC} Supply Current-Standby | $V_{CC} = 5.5V, V_{IN} = V_{CC} \text{ or } V_{SS}$ Port Conditions: If I/P = Open/High O/P = Open Only With Data Bus = High/Low CS = High Reset = Low Pure Inputs = Low/High | | 10 | μΑ |
| IDAR | Darlington Drive Current | Ports A, B, C R _{EXT} = 750 Ω , V _{EXT} = 1.5V | ±2.5 | | mA |
| l _{IL} | Input Leakage Current | V _{IN} = V _{CC} to 0V (Note 1) | | ±1 | μA |
| I _{OFL} | Output Float Leakage Current | V _{IN} = V _{CC} to 0V (Note 2) | | ±10 | μA |
| I _{PHH} | Port Hold High Leakage Current | V _{OUT} = 3.0V (Ports A, B, C) | -50 | -300 | μA |
| I _{PHHO} | Port Hold High Overdrive Current | V _{OUT} = 3.0V | +350 | | μA |
| I _{PHL} | Port Hold Low Leakage Current | V _{OUT} = 1.0V (Port A Only) | +50 | +300 | μA |
| I _{PHLO} | Port Hold Low Overdrive Current | V _{OUT} = 0.8V | -350 | | μA |
| VIH | Input High Voltage | | 2.0 | V _{CC} | v |
| VIL | Input Low Voltage | | -0.5 | 0.8 | v |
| V _{OH} | Output High Voltage | I _{OH} = -2.5mA I _{OH} = -100µA | 3.0 V _{CC} - 0.4 | - | v v |
| V _{OL} | Output LOW Voltage | I _{OL} = 2.5mA | | 0.4 | v |

Notes: 1. Pins A1, A0, CS, WR, RD, Reset. 2. Data Bus; Ports B, C. 3. Outputs Open.



| | ······································ | | Limits | (8MHz) | Limits | (10MHz) | |
|------------------|--|-----------------------|----------|--------|----------|---------|----------|
| Symbol | Parameter | Test Conditions | Min | Max | Min | Max | Units |
| t _{AD} | ACK = 0 to Output | | | 175 | | 125 | ns |
| t _{AIT} | ACK = 1 to INTR = 1 | | | 150 | | 100 | ns |
| t _{AK} | ACK Pulse Width | | 200 | | 100 | | ns |
| t _{AOB} | $\overline{ACK} = 0$ to $\overline{OBF} = 1$ | | | 150 | | 100 | ns |
| t _{AR} | Address Strobe Before RDI | | 0 | | 0 | | ns |
| t _{AW} | Address Strobe Before WRI | | 0 | | 0 | | ns |
| t _{DF} | RD ≠ Data Floating RD† to Data Floating | | 10 | 75 | 10 | 75 | ns |
| t _{DW} | Data Setup Time Before WRt | | 100 | | 50 | | ns |
| t _{HR} | Peripheral Data After RD | | 0 | | 0 | | ns |
| t _{IR} | Peripheral Data Before RD | | 0 | | 0 | | ns |
| t _{KD} | ACK = 1 to Output Float | | 20 | 250 | 20 | 175 | ns |
| t _{PH} | Peripheral Data After STB High | | 50 | | 40 | - 1 | ns |
| t _{PS} | Peripheral Data Before STB High | | 20 | | 20 | | ns |
| t _{RA} | Address Hold Time After RDt | | 0 | | 0 | | ns |
| t _{RD} | Data Delay from RDI | | | 120 | | 95 | ns |
| t _{RES} | Reset Pulse Width | See Note 2 | 500 | | 400 | | ns |
| t _{RIB} | \overline{RD} = 1 to IBF = 0 | | | 150 | | 120 | ns |
| t _{RIT} | RD = 0 to INTR = 0 | | | 200 | | 160 | ns |
| t _{RR} | RD Pulse Width | | 150 | | 100 | | ns |
| t _{RV} | Recovery Time Between RD/WR | | 200 | | 100 | | ns |
| t _{SIB} | STB = 0 to IBF = 1 | | | 150 | | 100 | ns |
| t _{SIT} | STB = 1 to INTR = 1 | | | 150 | | 100 | ns |
| t _{ST} | STB Pulse Width | | 100 | | 50 | | ns |
| twa | Address Hold Time After WRt | Ports A & B Port C | 20 20 | | 10 10 | | ns ns |
| t _{WB} | WR = 1 to Output | | | 350 | | 150 | ns |
| t _{WD} | Data Hold Time After WR1 | Ports A & B Port C | 30 30 | | 20 20 | | ns ns |
| t _{WIT} | $\overline{WR} = 0$ to INTR = 0 | See Note 1 | | 200 | | 160 | ns |
| t _{woв} | $\overline{WR} = 1$ to $\overline{OBF} = 0$ | | | 150 | | 120 | ns |
| tww | WR Pulse Width | | 100 | | 70 | | ns |

Table 10: AC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

Notes: 1. INTR1 may occur as early as WR1.

2. Width of initial Reset pulse after power on must be at least 50/sec. Subsequent Reset pulses may be 500ns minimum.



Preliminary

Figure 23: Timing Diagrams

a) Mode 0 (Basic Input)



b) Mode 0 (Basic Output)



c) Mode 1 (Strobed Input)





Preliminary

d) Mode 1 (Strobed Output)



e) Mode 2 (Bidirectional)





f) Write Timing



g) Read Timing



Figure 24: AC Testing I/O Waveform



Figure 25: AC Testing Load Circuit





Preliminary

PACKAGE DIMENSIONS





Plastic Package

PLCC Package

ORDERING INFORMATION & PRODUCT CODE DIMENSIONS



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



PROGRAMMABLE INTERRUPT CONTROLLER

Preliminary

FEATURES

- Pin and functional compatibility with the industry standard 8259/8259A
- TTL input/output compatibility
- Low power CMOS implementation
- Compatible with 8080/85, 8086/88, 80286/386 and 68000 family microprocessor systems
- Eight level priority controller
- Expandable to 64 levels
- Programmable interrupt modes, with each interrupt maskable
- Edge- or level-triggered interrupt request inputs
- Polling operation
- Fully static design

DESCRIPTION

The KS82C59A is a high performance, completely programmable interrupt controller. It can process eight interrupt request inputs, assigning a priority level to each one, and is cascadable up to 64 interrupt requests. Individual interrupting sources are maskable. Its two modes of operation (Call and Vector) allow it to be used with a wide variety of microprocessors.

Featuring fully static, very high speed operation, the KS82C59A is designed to relieve the system CPU from polling in a multi-level priority interrupt system. Its very low power consumption makes it useful in portable systems and systems with low power standby modes.





1 IR7 D6 25 05 24 🗆 IR6 D4 🛛 1R5 23 🛛 IR4 D3 [8 K682C59A 22 🛛 IR3 D2 | 9 21 D1 0 10 20 1R2 🗄 181 19 D0 i 11 12 13 14 15 16 17 18 GND CAS2 SP/EN 8 SAS CAS1 ž

A0 CS SI A0

Figure 2a: 28-Lead PLCC



Figure 2b: Pin Configuration



Table 1: Pin Descriptions

| Symbol | Pin (28-Pin DIP) | Туре | Name and Function | |
|--------------------------------|---------------------|------|---|--|
| A ₀ | 27 | I | A₀ Address Line: This signal acts in conjunction with the \overline{CS} , \overline{WR} and \overline{RD} signals. It is used by the KS82C59A to decipher various Command Words written by the CPU, and Status information read by the CPU. It is typically connected to the CPU-A ₀ address line. | |
| CAS ₀₋₂ | 12, 13, 15 | 1/0 | Cascade Line: These signals are outputs for the master KS82C59A, and inputs for slaved KS82C59As. The CAS lines are used as a private bus by a KS82C59A master to control a multiple KS82C59A system structure. | |
| CS | . 1 | I | Chip Select: An active LOW signal used to enable \overline{RD} and \overline{WR} communication between the CPU and the KS82C59A. Note that INTA functions are independent of \overline{CS} . | |
| D ₇ -D ₀ | 4-11 | 1/0 | Data Bus: Bidirectional, 3-state, 8-bit data bus for the transfer of control, status and interrupt vector information. | |
| INT | 17 | 0 | Interrupt: This signal goes HIGH when a valid interrupt request is asserted. It is used to interrupt the CPU, thus, it is connected to the CPU's interrupt pin. | |
| INTA | 26 | I | Interrupt Acknowledge: Signal used to enable the KS82C59A interrupt vect data onto the data bus by a sequence of interrupt acknowledge pulses issu by the CPU. | |
| IR ₀₋₇ | 18–25 | I | Interrupt Requests: Asynchronous input signals. An interrupt request is executed by raising an IR input (LOW to HIGH), and holding it HIGH until it is acknowledged (Edge Triggered Mode), or just by a HIGH level on an IR input (Level Triggered Mode). | |
| RD | 3 | I | Read: Active LOW signal used to enable the KS82C59A to output status information onto the data bus for the CPU. | |
| SP/EN | 16 | 1/0 | Slave Program/Enable Buffer: Active LOW, dual function control signal. When in the Buffered Mode its can be used as an output to control buffer transceivers (\overline{EN}) . When not in the buffered mode it is used as an input to designate a master (SP = 1) or a slave (SP = 0). | |
| V _{CC} | 28 | — | Power: 5V \pm 10% DC Supply. | |
| V _{SS} | 14 | _ | Ground: 0V. | |
| WR | 2 | I | Write: Active LOW signal used to enable the KS82C59A to accept command words from the CPU. | |



FUNCTIONAL DESCRIPTION

The KS82C59A Programmable Interrupt Controller is designed for use in interrupt-driven micro-computer systems. Acting as an overall peripherals manager, its functions include:

- Accepting interrupt requests from assorted peripheral devices
- · Determining which is the highest priority
- Establishing whether or not the new interrupt is of a higher priority than any interrupt which might be currently being serviced, and if so,
- · Issuing an interrupt to the CPU
- Then providing the CPU with the *interrupt service* routine address of the interrupting peripheral

Each peripheral device usually has a specific interrupt service routine which is particular to its operational or functional requirements within the system. The KS82C59A can be programmed to hold a pointer to the service routine addresses associated with each of the peripheral devices under its control. Thus when a peripheral interrupt is passed through to the CPU, the KS82C59A can set the CPU Program Counter to the interrupt service routine required. These *pointers* (or vectors) are addresses in a vector table.

The KS82C59A is intended to run in one of two major operational modes, according to the type of CPU being used in the system. The *CALL Mode* is used for 8085 type microprocessor systems, while the *VECTOR Mode* is reserved for those systems using more sophisticated processors such as the 8088/86, 80286/386 or 68000 family.

In either mode, the KS82C59A can manage up to eight interrupt request levels individually, with a maximum capability of up to 64 interrupt request levels when cascaded with other KS82C59As. A selection of priority modes is also available such that interrupt requests can be processed in a number of different ways to meet the requirements of a varity of system configurations.

Priority modes can be changed or reconfigured dynamically at any time during system operation using the operation command words (OCWs), allowing the overall interrupt structure to be defined for a complete system. Note that the KS82C59A is programmed by the system software as an I/O peripheral. The major functional components of the KS82C59A are laid out in the block diagram of Figure 1. Vector data and device programming information are transferred from the system bus to the KS82C59A via the 3-state, bidirectional Data Bus Buffer which is connected to the internal bus of the controller. Control data between the KS82C59A and the CPU, and between master and slave KS82C59A devices, is managed by one of three functional blocks:

- The Read/Write Control block processes CPU-initiated reads and writes to the KS82C59A registers
- The Control Logic block receives and generates the signals that control the sequence of events during an interrupt
- The Cascade Control block is used to operate a private bus (CAS₀-CAS₂) connecting a master and up to 8 slave KS82C59As.

Programming data passed over the system bus is saved in the initialization and Command Word Registers. Note that the contents of these registers cannot be read back by the CPU.

Peripheral interrupt requests (IR₀-IR₇) are handled by the functional blocks comprising the Interrupt Request Register (IRR), the Interrupt Mask Register (IMR), the In-Service Register (ISR) and the Priority Decision Logic block. Interrupt requests are received at the IRR, the IMR masks those interrupts which cannot be accepted by the KS82C59A, and the ISR shows those interrupt priority levels which are being serviced. These three registers can all be read by the CPU under software control. The Priority Decision Logic block determines which interrupt will be processed next according to a variety of indicators which include the current priority, mode status, current interrupt mask and interrupt service status.

The actual operation of the KS82C59A and its many modes are described in the section following device specifications and characteristics.

OPERATIONAL DESCRIPTION

The KS82C59A is designed to operate in one of two mutually exclusive modes, selected according to the type of system processor used: **Call Mode** for 8080/85 type processors, and **Vector Mode** for 8088/86 and 80286/386 type processors. The major difference between



these two modes is the way in which interrupt service routine address data is passed to the system CPU. Unless specifically programmed to the contrary, the KS82C59A defaults to the CALL Mode of operation, (see section on Programming).

Call Mode

In CALL mode, the *interrupt service routine address* is passed in two steps, in response to three Interrupt Acknowledge (INTA) signals sent by the CPU to the KS82C59A. In a system containing a single Interrupt Controller, the sequence of steps to respond to a peripheral interrupt request is outlined below, and shown graphically in Figure 4. The interrupt service routine addresses are loaded into the KS82C59A during the initialization procedures.

Step Event Sequence

- 1 One or more interrupt request lines (IR₀-IR₇) are raised HIGH, setting corresponding IRR bits.
- 2 The requests are evaluated by the KS82C59A, and if their priority is high enough, and if they are not masked, the INT signal is sent to the CPU.
- 3 The CPU acknowledges the INT with an interrupt acknowledge (INTA).
- 4 On receipt of the first INTA, the KS82C59A sets the highest priority ISR bit, and resets the corresponding IRR bit. In addition, the KS82C59A sends a CALL instruction 0CDH) to the CPU via the data bus.
- 5 The CALL instruction causes the CPU to send two more INTA signals to the KS82C59A.
- 6 On receipt of the second INTA signal, the KS82C59A sends the low order 8-bit address byte to the CPU via the data bus. On receipt of the third INTA, the high order address byte is sent to the CPU.
- 7 This completes the 3-byte CALL instruction procedure. The ISR bit is reset at the end of the interrupt sequence by EOI command, except in the Automatic EOI mode, where the ISR bit is reset automatically at the end of the third INTA.

Vector Mode

In VECTOR mode, the interrupt service routine address is calculated by the CPU from a one byte *interrupt vector* supplied by the KS82C59A. The significant bits T_{7-3} of the interrupt vectors are loaded into the KS82C59A during the initialization procedures.

Note that no data is transferred by the KS82C59A to the CPU at the first INTA signal (the KS82C59A data bus buffers are disabled). It is similar to the CALL mode in that this cycle is used for internal operations that freeze the state of the interrupts for priority resolution and leaves the data bus buffers disabled or, in cascaded mode: to issue the interrupt code on the cascade lines (CAS_{0-2}) .

The sequence of steps that occur to respond to a peripheral interrupt request in Vector mode are outlined below and illustrated in Figure 7.

Step Event Sequence

- 1 One or more interrupt request lines (IR₀-IR₇) are raised HIGH, setting corresponding IRR bits.
- 2 The requests are evaluated by the KS82C59A, and if their priority is high enough, and if they are not masked, an INT signal is sent to the CPU.
- 3 The CPU acknowledges the INT with an interrupt acknowledge (INTA).
- 4 Upon receipt of the first INTA signal from the CPU, the KS82C59A sets the highest priority ISR bit and resets the corresponding IRR bit. The KS82C59A data bus buffer is *not* active during this cycle (high impedance state).
- 5 Upon receipt of the second INTA signal generated by the CPU, the KS82C59A sends an 8-bit *interrupt vector* to the CPU via the data bus.
- 6 This completes the 1-byte VECTOR mode procedure. In the Automatic End-of-Interrupt (AEOI) mode, the ISR bit is reset at the end of the second INTA.

In EOI mode, the ISR bit remains set until an appropriate EOI command is received at the end of the interrupt sequence.

The interrupt sequence procedures, when several KS82C59As are cascaded together, is shown for both CALL and VECTOR modes in Figures 5 and 8, respectively.



Preliminary

Figure 4: CALL Mode Operation (Single KS82C59A Systems)





Figure 5: CALL Mode Operation (Cascaded KS82C59A Systems)





Figure 6: CALL Mode Address Byte Sequence

CONTENTS OF FIRST INTERRUPT VECTOR BYTE

| | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| CALL | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |

The lower address of the appropriate service routine is enabled onto the data bus during the second INTA pulse.

When the Interval = 4, bits $A_5\text{--}A_7$ are programmed, and $A_0\text{--}A_4$ are inserted automatically by the KS82C59A.

When the Interval = 8, bits A_6 and A_7 only are programmed, with $A_0\text{-}A_5$ inserted automatically by the KS82C59A.

| IR | INTERVAL = 4 | | | | | | | | |
|----|----------------|----------------|----------------|----|----------------|----------------|----------------|----------------|--|
| | D ₇ | D ₆ | D ₅ | D4 | D ₃ | D ₂ | D ₁ | D ₀ | |
| 7 | A ₇ | A ₆ | A ₅ | 1 | 1 | 1 | 0 | 0 | |
| 6 | A ₇ | A ₆ | A ₅ | 1 | 1 | 0 | 0 | 0 | |
| 5 | A ₇ | A ₆ | A ₅ | 1 | 0 | 1 | 0 | 0 | |
| 4 | A ₇ | A ₆ | A ₅ | 1 | 0 | 0 | 0 | 0 | |
| 3 | A ₇ | A ₆ | A_5 | 0 | 1 | 1 | 0 | 0 | |
| 2 | A ₇ | A ₆ | A ₅ | 0 | ٦ | 0 | 0 | 0 | |
| 1 | A ₇ | A ₆ | A ₅ | 0 | 0 | 1 | 0 | 0 | |
| 0 | A ₇ | A ₆ | A ₅ | 0 | 0 | 0 | 0 | 0 | |

CONTENTS OF SECOND INTERRUPT VECTOR BYTE

| | | | | INTER | VAL = 8 | | | |
|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|
| IR | D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | Do |
| 7 | A ₇ | A ₆ | 1 | 1 | 1 | 0 | 0 | 0 |
| 6 | A ₇ | A ₆ | 1 | 1 | 0 | 0 | 0 | 0 |
| 5 | A ₇ | A ₆ | 1 | 0 | 1 | 0 | 0 | 0 |
| 4 | A ₇ | A ₆ | 1 | 0 | 0 | 0 | 0 | 0 |
| 3 | A ₇ | A ₆ | 0 | 1 | 1 | 0 | 0 | 0 |
| 2 | A ₇ | A ₆ | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | A ₇ | A ₆ | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | A- | Ac | 0 | 0 | 0 | 0 | 0 | 0 |

During the third INTA pulse, the higher address of the appropriate service routine is enabled onto the bus. This address was initially programmed as byte 2 of the initialization sequence $(A_{\rm g}-A_{\rm 15})$.

CONTENTS OF THIRD INTERRUPT VECTOR BYTE

| | D7 | D ₆ | D_5 | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ |
|---|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|
| ſ | A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A ₉ | A ₈ |



Preliminary

Figure 7: Vector Mode Operation (Single KS82C59A Systems)





Preliminary

Figure 8: Vector Mode Operation (Cascaded KS82C59A Systems)





PROGRAMMABLE INTERRUPT CONTROLLER

KS82C59A

Figure 9: Vector Mode Address Byte

CONTENTS OF FIRST INTERRUPT VECTOR BYTE 8086, 8088, 80286 MODE

| IR | D ₇ | D ₆ | D ₅ | D4 | D ₃ | D ₂ | D ₁ | Do |
|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|
| 7 | т, | T ₆ | T ₅ | T ₄ | Тз | 1 | 1 | 1 |
| 6 | т, | T ₆ | T ₅ | T ₄ | Тз | 1 | 1 | 0 |
| 5 | Т, | T ₆ | T ₅ | T ₄ | T ₃ | 1 | 0 | 1 |
| 4 | τ, | τ ₆ | τ _s | Τ4 | Тз | 1 | 0 | 0 |
| 3 | т, | T ₆ | T ₅ | T ₄ | Тз | 0 | 1 | 1 |
| 2 | т, | T ₆ | T ₅ | Т4 | Тз | 0 | 1 | 0 |
| 1 | Т, | T ₆ | T ₅ | Т4 | T ₃ | 0 | 0 | 1 |
| 0 | τ, | T ₆ | T ₅ | T ₄ | Тз | 0 | 0 | 0 |

The value T₇ to T₃ is programmed during byte 2 of the initialization (ICW₂). During the second INTA pulse, the interrupt vector of the appropriate service routine is enabled onto the bus. The low order three bits are supplied by the KS82CS9A according to the IR input causing the interrupt.

Table 7: KS82C59A Registers

REGISTERS

The KS82C59A contains a number of registers, used to keep track of interrupts which are being serviced, or pending, as well as those which are masked. These registers are described in Table 7. They can be written to using the *command word* structure, or in the case of IRR, are set by external peripheral devices requesting interrupt service. The contents of all registers can be read by the CPU for status updates (see Table 9).

| Symbol | Name | Function |
|--------|----------------------------|---|
| IMR | Interrupt Mask Register | An 8-bit wide register that contains the interrupt request lines which are masked. |
| IRR | Interrupt Request Register | An 8-bit wide register that contains the levels requesting an interrupt to be acknowledged. The highest request level is reset from the IRR when an interrupt is acknowledged, (not affected by IMR). |
| ISR | In-Service Register | An 8-bit wide register that contains the priority levels which are being serviced. The ISR is updated when an <i>End of Interrupt</i> Command (EOI) is received. |

Table 8: Register Read/Write Operations

| Operations | ÷ 1 | | Bit Programming | | | |
|---|--|---|-----------------|--------|--------|-------------|
| KS82C59A | CPU | Other Conditions | CS | RD | WR | A 0: |
| IRR to Data Bus ISR to Data Bus | IRR Read ISR Read | IRR set by OCW ₃ ISR set by OCW ₃ | 0 | 0 | 1 | 0 |
| Polling data to Data Bus | Polling | Polling data is read instead of IRR and ISR | | | | |
| IMR to Data Bus | IMR Read | | 0 | 0 | 1 | 1 |
| Data Bus to ICW ₁ Reg. Data Bus to OCW ₂ Reg. Data Bus to OCW ₃ Reg. | ICW ₁ Write OCW ₂ Write OCW ₃ Write | Set ICW_1 (D ₄ = 1) Set OCW_2 (D ₄ , D ₃ = 0) Set OCW_3 (D ₄ = 0, D ₃ = 1) | 0 | 1 | 0 | 0 |
| Data Bus to ICW_2 Reg. Data Bus to ICW_3 Reg. Data Bus to ICW_4 Reg. | ICW ₂ Write ICW ₃ Write ICW ₄ Write | Refer to section on Control Words for ICW ₂ -ICW ₄ writing procedure | 0 | 1 | 0 | 1 |
| Data Bus to IMR | OCW ₁ Write | After initialization | | | | |
| Data Bus set to High Impedance State | | | 0 1 | 1 X | 1 X | X X |
| Illegal State | | | 0 | 0 | 0 | х |



175

PROGRAMMING COMMANDS

The KS82C59A is initialized and programmed with special command words issued by the CPU. These commands fall into two major categories: *Initialization Command Words* (ICW_1 – ICW_4), and *Operational Command Words* (OCW_1 – OCW_3). Initialization commands are used to bring the KS82C59A to a known state when the system is first activated, or after a system restart.

Operational commands are used once the KS82C59A is in operation (and *after* it has been initialized), to set, or alter specific interrupt program modes. The format and use of these two command types is described below.

INITIALIZATION COMMANDS

The KS82C59A is initialized by a sequence of 2 to 4 command words (ICWs), where the actual number of commands sent depends on the system configuration, and the initial operating modes to be programmed. Note that *each* KS82C59A in the system *must* be initialized before operations begin in earnest (Figure 11).

The initialization sequence is started when the CPU sends $A_0 = 0$ and ICW₁ with $D_4 = 1$ (Figure 10). During initialization, the events below occur automatically:

- Edge sense circuit is reset. Thus, after initialization, an interrupt request must make a LOW-to-HIGH transition to be recognized.
- IMR is cleared (Interrupts enabled).
- The priority of IR7 is set to 7 (the lowest priority).
- Special Mask Mode is reset.
- · Status read is set to IRR.
- If SNGL bit of ICW₁ = 1, then no ICW₃ will be issued.
- If IC₄ bit of ICW₁ = 0, then functions selected in ICW₄ are reset: Non-buffered Mode, no Automatic EOI, Call Mode operation.
- If IC₄ = 1, then KS82C59A will expect ICW₄.

Bit Definitions (ICW₁, ICW₂)

- IC₄ Set if ICW₄ is to be issued. This bit *must* be set for systems operating in Vector Mode.
- SNGL Set if this KS82C59A is not cascaded to other KS82C59As in the system (ICW₃ not issued). When KS82C59As are cascaded, SNGL is reset and ICW₃ is issued.
- ADI CALL Address Interval. If ADI = 1, then interval ≈ 4. If ADI = 0, then interval = 8.

• LTÍM

Level Trigger Mode. If LTIM = 1, edge detect logic on the IR inputs is disabled, and the KS82C59A operates in level triggered mode.

 A₅₋₁₅ Service routine Page Starting Address (Call Mode). In a single KS82C59A system, the 8 interrupt request levels generate CALLs to 8 equally spaced locations in memory. These are spaced at intervals of either 4 or 8 memory locations according to the ADI value. Thus, the vector tables associated with each KS82C59A in the system occupy pages of 32 or 64 byte, respectively.

> Bits A_0 - A_4 are automatically inserted to give an address length of 2 bytes (A_0 - A_{15}).

> Note that the 8-byte interval is compatible with KS80C85B restart instructions.

A₁₁₋₁₅ Service routine Vector Address Byte. In the vector mode, bits A₁₁-A₁₅ are inserted in the five most significant places of the vector byte. The three least significant bits are inserted by the KS82C59A according to the interrupt request level. The ADI (Address Interval) and A₅-A₁₀ bits are ignored.

Bit Definitions (ICW₃)

This word is read only when SNGL = 0 in ICW_1 (cascading is used).

 Master Mode: Sent to the master KS82C59A, each bit of ICW₃ represents a potential slave device connected to an IR input. If a slave exists, the corresponding bit in ICW₃ is set. Where a slave is not attached to an IR input of the master, the corresponding bit is reset.

In operation, the master outputs byte 1 of the interrupt sequence to the bus, then enables the appropriate slave (via the cascade bus CAS_{0-2}) to output bytes 2 and 3 (Call Mode) or byte 2 only (Vector Mode).

 Slave Mode: When sent to a slave KS82C59A, bits ID₀₋₂ contain the slave address on the cascade bus. Each slave device in the system *must* be initialized with a unique address. Remaining bits are not used.

In operation, the slave compares the cascade input to its 3-bit address and if they match, outputs byte 2 and 3 (Call Mode), or byte 2 only (Vector Mode) to the bus.

Bit Definitions (ICW₄)

This word is used only when bit IC_4 in ICW_1 is set. Note that only five bits are used.



Preliminary

- μ PM Microprocessor System Mode: μ PM = 0 for Call Mode, μ PM = 1 for Vector Mode.
- AEOI This bit is set if the Automatic End of Interrupt Mode is to be programmed.
- M/S When the Buffered Mode is selected, the M/S bit is used to determine the master/slave programming. That is: $M/\overline{S} = 1$ indicates the device is a master, while $M/\overline{S} = 0$ indicates a slave. If the BUF bit is not set, M/\overline{S} is not used.
- BUF The Buffered Mode is programmed by setting <u>BUF</u> = 1. In buffered mode, the output pin <u>SP/EN</u> becomes an enable output, and the M/S bit determines whether the device is a master or a slave.
- SFNM Special Fully Nested Mode is programmed by setting SFNM = 1.



Figure 10: Initialization Flow Chart

OPERATIONAL COMMANDS

Once the KS82C59A has been initialized, it can accept and process interrupt requests received on its IR input lines. Interrupts are processed according to the modes programmed during the initialization process. A number of commands, sent to the KS82C59A from the CPU, allow the programmed modes or the interrupt request priorities to be changed on the fly during operation. These commands are described below (and Figure 12):

Bit Definitions (OCW₁)

OCW₁ is used to set and clear mask bits in the IMR, thus enabling or disabling specific IR inputs. In the *Special Mask Mode*, the ISR is also masked.

• M_{0-7} Bits M_{0-7} correspond to the 8 IR inputs. If bit $M_n = 1$, the IR_n input is disabled. If $M_n = 0$, the IR_n input is enabled.

Bit Definitions (OCW₂)

OCW₂ is used to program the different End of Interrupt (EOI) Modes, and alter the interrupt request priorities.

- L_{0-2} These bits determine the interrupt level to be acted upon when bit SL = 1 (active).
- EOI The End of Interrupt command is issued by the CPU, rather than by the KS82C59A (in automatic EOI mode). Note that this bit is used in conjunction with bits R and SL to control the interrupt priority assignments and rotations.
- SL Set Interrupt Level bit. This lowest priority interrupt is assigned to the IR input corresponding to the octal value of L₀₋₂.
- R This bit determines if interrupt priority rotation is in effect. R = 1 indicates priorities will be rotated, perhaps combined with other modes.

Bit Definitions (OCW₃)

 OCW_3 is used to program the Special Mask Mode, the Polling Mode, and select internal registers to be read by the CPU.

- RIS If RIS = 1, select ISR. IF RIS = 0, select IRR.
- RR Read Register bit. If RR = 1, output the contents of the register selected by bit RIS onto the bus. The register selection is retained, so OCW₃ does not have to be reissued in order to read the same register again.



- P If P = 1, the Polling Mode is selected for this KS82C59A. In this mode the CPU will poll for new interrupt requests, rather than having the KS82C59A actively set the CPU INT input.
- SMM If Special Mask Mode is enabled (ESMM = 1), then SMM = 1 programs the special mask mode, and SMM = 0 clears the special mask mode.
- ESMM If ESMM = 1, then the special mask mode is enabled, and can be set or reset by the SMM bit. If ESMM = 0, the special mask mode is disabled and SMM is ignored.

OPERATIONAL MODES

The KS82C59A can be programmed to operate in a number of different modes which are summarized and described below. Depending on the mode, some are set during initialization, and some during operation.

| Mode | Location Set | |
|---|---|--|
| Buffer Mode | BUF, M/S | (ICW ₄) |
| Cascaded Mode • Master Mode • Slave Mode | SNGL S ₀₋₇ ID ₀₋₂ | (ICW ₁) (ICW ₃) (ICW ₃) |
| End of Interrupt (EOI) Modes • Automatic EOI Mode • Non-specific EOI • Specific EOI | eoi Aeoi Eoi, SL, R Eoi, SL, R | (OCW ₂) (ICW ₄) (OCW ₂) (OCW ₂) |
| Nested Modes Fully Nested Mode Special Fully Nested Mode | default mode SFNM AEOI | (ICW ₄) (ICW ₄) |
| Polling Mode | Р | (OCW ₃) |
| Rotation ModesAutomatic Rotation ModeSpecific Rotation Mode | R, SL, EOI R, SL, L ₀₋₂ | (OCW ₂) (OCW ₂) |
| Special Mask Mode | ESMM, SMM | (OCW ₃) |
| System Modes CALL Mode VECTOR Mode | μΡΜ μΡΜ IC4 | (ICW ₄) (ICW ₄) (ICW ₁) |
| Trigger Modes Edge Triggered Mode Level Triggered Mode | LTIM | (ICW ₁) (ICW ₁) |

Buffer Mode

In larger systems the KS82C59A may be required to drive the data bus through a buffer. To handle this situation, the *Buffer Mode* is programmed during initialization (using the BUF and M/S bits in ICW₄).

When in buffer mode, SP/EN is used to enable the data bus buffers, and determine the direction of data flow through the buffer (Figure 13). This signal is active when the output ports of the KS82C59A are activated.

Note that when cascaded KS82C59As are required to be used in the buffer mode, the master/slave selection is done using the M/S bit of ICW₄, (and SNGL bit of ICW₁ is set to 1). M/S is set to 1 for the master mode and 0 for the slave mode.

Figure 13: Buffer Mode



Cascaded Mode

In systems that contain more than 8 priority interrupt levels, several KS82C59A devices can be easily cascaded together to handle a maximum of 64 interrupt levels. In a cascaded configuration, one KS82C59A serves as a *master*, controlling up to 8 *slaves* (able to handle 8 interrupts each). The master selects the slaves via the cascade local bus (CAS₀₋₂), enabling the corresponding slave to output the interrupt service routine address (or vector) following each of the second and third INTA signals (second INTA signal only in Vector mode). At the end of the interrupt cycle, the EOI command must be issued *twice*, one for the master, and one for the appropriate slave.



Figure 11. Initialization Command Word Format





Preliminary

Figure 12. Operation Command Word Format





The CAS_{0-2} bus lines are normally held in a LOW state, and activated only for slave inputs (non-slave inputs to the master do not affect the cascade bus). The slave address will be <u>held</u> on the cascade bus from the trailing <u>edge</u> of the first INTA signal to the trailing edge of the last INTA signal (either second or third depending on the system mode).

Within the system, each slave can be programmed to operate in a different mode (except AEOI), independently of other slave devices. The interrupt output (INT) of each slave is tied to one of the interrupt request lines (IR_{0-7}) of the master device. Unused IR pins on the master device can be connected to other peripheral devices (as in the single standalone mode of operation), or left unconnected.

Note that an address decoder is required to activate the chip select $\overline{(CS)}$ input of each KS82C59A in the system.

Master Mode

A KS82C59A operating in the *Master Mode* can be controlling both peripheral interrupts as well as other KS82C59A slave devices. Since both types of interrupts are connected to the IR₀₋₇ pins, it is necessary to differentiate between the two. This is accomplished in the initialization control word (ICW₃) sent out to the master. ICW₃ sets the S_n bits corresponding to IR_n pins connected to slaves equal to one (1), while S_m bits corresponding to IR_m pins connected to peripheral inputs are reset to zero (0).

Peripheral interrupt requests to IR_m pins ($S_m = 0$) are handled by the master as if it were operating singly. That is, the CAS line remain LOW, and the master provides the interrupt or vector as required.

Slave interrupt requests to IR_n pins ($S_n = 1$) are handled as follows: the master sends an interrupt to the CPU if the slave requesting the interrupt has priority. If so, the master outputs the slave address *n* to the CAS bus on the first INTA signal, then lets the slave complete the remainder of the interrupt cycle. Note that two EOI commands are required to terminate the sequence, one each for the master and slave.

Slave Mode

When a slave KS82C59A receives a peripheral interrupt request, and it has no higher interrupt requests pending, the slave sends an interrupt request to the master via its INT output. This interrupt request is passed by the master to the CPU, which then initiates the interrupt cycle, in turn causing the master to output the slave's address on the CAS bus. Each slave in the system continuously monitors the CAS bus, comparing the addresses thereon until a match is found with its own address. When the slave initiating the interrupt request finds an address match, it completes the interrupt sequence as though it were a single KS82C59A.

Note: Since the master holds the CAS bus LOW (corresponding to CAS address 0) when processing peripheral interrupt requests, address 0 should not be used as a slave address unless the system contains the full complement of 8 slaves.

End of Interrupt (EOI) Modes

The EOI Modes are used to terminate teh request for interrupt service sequence, update the ISR register and alter the interrupt priorities. The EOI mode selected depends on the nesting mode currently programmed. The options are discussed below:

Automatic EOI (AEOI) Mode

In AEOI Mode, the ISR bit corresponding to the interrupt is set and reset automatically during the final INTA signal. This means that the CPU does not have to issue an EOI command at the end of the interrupt routine.

Caution is urged in using AEOI however, as the ISR does not save the *routine currently in service* in this mode. Thus, unless the interrupts are disabled by the interrupt service routine, a stack overflow situation can result from newly generated interrupts (which bypass the priority structure), or from level triggered interrupts.

The Automatic EOI mode is programmed by setting the AEOI bit in ICW₄.

Non-specific (Normal) EOI Mode

When the KS82C59A is operated in the *Fully Nested Mode*, it can easily determine which ISR bit is to be reset at the conclusion of an interrupt sequence. In this case, the non-specific EOI command is used to reset the highest priority level selected from the interrupts in service, (the valid assumption is made that the last interrupt level acknowledged and serviced necessarily corresponds to the highest priority ISR bit set).

A Non-specific EOI Mode is selected via OCW_2 , where EOI = 1, SL = 0 and R = 0. Refer to Figure 14a, c.

Specific EOI Mode

The Specific EOI Mode is required when the fully nested (normal) mode is not used, and the KS82C59A is unable to determine the last interrupt level acknowledged (such as might be encountered if the Special Mask Mode is programmed). The Specific EOI command identifies the ISR bit (interrupt level) to be reset using bits L_{0-2} of OCW₂, which also has the following bit settings: EOI = 1, SL = 1 and R = 0. Refer to Figure 14b, d.


Figure 14: EOI Commands



d) Rotate on Specific Command

Mask Modes

The *Mask Modes* are used to selectively enable or disable interrupt requests. This is distinct from the automatic disabling of an interrupt which is in effect while a request from the same interrupt is being serviced.

Normal Mask Mode

Interrupt request lines IR_{0-7} can be individually masked in the Interrupt Mask Register (IMR), using OCW₁. Each bit in IMR masks one interrupt request line if it is set, with no effect on the other interrupt request lines. Bit 0 masks IR_0 , bit 1 masks IR_1 etc.

Special Mask Mode

The Special Mask Mode is used to dynamically alter the interrupt priority structure under software control during program execution. In this mode, when a mask bit is set in OCW_1 , it disables further interrupts at that level, and enables interrupts from all other levels that are not masked. This includes those interrupts which are lower (as well as higher) in priority.

The Special Mask Mode is set by ESMM = 1 and SMM = 1 in OCW₃. To clear this mode, the CPU must issue another OCW₃ with ESMM = 1 and SMM = 0. Setting ESMM = 0 alone has no effect. To correctly enter the Special Mask Mode, use the following procedure:

- 1. CPU reads the ISR
- 2. CPU writes the ISR data from (1) to the IMR (OCW₁)
- 3. CPU selects Special Mask Mode by issuing OCW_3 with ESMM = 1 and SMM = 1.

This procedure ensures that all interrupt requests not currently in service will be enabled.

Note that if IMR is not set equal to ISR when *Special Mask Mode* is selected, bits which may be set in the ISR will be ignored. If a corresponding bit is not set in IMR, that interrupt request may be serviced, causing all interrupts of lower, priority to be effectively disabled. This is illustrated in Figure 15.

When the Special Mask Mode is selected, the Specific EOI Mode must be used to terminate the interrupt sequence, so the CPU can explicitly specify which ISR bit is to be reset.

Figure 15: Special Mask Mode



Interrupt request IR_6 and IR_7 cannot be accepted when $IMR \neq ISR$, even with the Special Mask Mode set



All interrupt requests, except those being serviced can be accepted when IMR = ISR, and the Special Mask Mode is set

Priority Levels That Can Interrupt (White Boxes)

Nested Modes

The nesting modes are used to determine, and change, the priority of incoming interrupt requests.

Fully Nested Mode

This is the default nesting mode which is entered automatically after initialization, unless another mode has been programmed. In the *Fully Nested Mode*, the interrupt request priorities are set in descending order from 0 to 7. That is; IR_0 is the highest priority interrupt, IR_7 the lowest.



When an interrupt is acknowledged, the highest priority request is selected, the corresponding ISR bit is set, and the service routine address information is output to the data bus. The ISR bit is reset by the EOI command from the CPU, or automatically if *AEOI Mode* is programmed, at the completion of the interrupt sequence. While the ISR bit is set, all interrupt requests of equal or lower priority are inhibited. Interrupt requests of higher priority will generate an interrupt to the CPU, but whether or not these will be acknowledged depends on the system software. Interrupt priorities can be altered in this mode using one of the *Rotation Modes*.

Note that fully nested interrupt priorities are not necessarily preserved in those systems containing cascaded KS82C59As, as it is possible for interrupts of higher priority than the one being serviced to be ignored. This situation occurs when a slave accepts a peripheral interrupt request (and passes the request to the master). When the master accepts the request, it locks out further interrupts from that slave. Should an interrupt of higher priority come in to the same slave, it will not be recognized until the interrupt being serviced has completed processing. To preserve interrupt priorities in this situation, use the Special Fully Nested Mode.

Figure 16: Fully Nested Mode



Interrupt requests IR₄ can be accepted after IR₂ has been completely serviced. The HIGH level is maintained at IR₄ until IR₄ is accepted.



Special Fully Nested Mode

This mode is very similar to the *Fully Nested Mode*, but is used in systems with cascaded KS82C59's, so as to preserve the interrupt priorities within each slave, as well as within the master. The *Special Fully Nested Mode* is programmed by setting the SFNM bit in the ICW₄ word in both the master and the slave during initialization. This allows interrupt requests of a higher level than the one being serviced to be accepted by the master from the same slave. That is, the slave is not locked out from the priority logic in the master, and higher priority interrupts within the slave will be recognized by the master, which will generate an interrupt to the CPU.

Caution should be exercised in this mode during the End Of Interrupt processing. It is essential that the system software check whether or not the interrupt just serviced was the *only* one from that slave. After the first nonspecific EOI has been issued to the slave, the CPU should read the slave's ISR and check that no other bits are set (ISR = 0). Only if the slave ISR is zero, *can a non-specific EOI be sent to the master to complete the interrupt sequence*. If bits are set in the slave ISR, no EOI should be sent to the master.

Polling Mode

The *Polling Mode* is used to bypass the KS82C59A Interrupt control logic in favour of PCU software control over interrupt request processing. This allows systems to be built up with more than one master KS82C59A, and consequently, the system can contain more than 64 interrupt priority levels (since each master can handle 64 levels individually). In this case, the CPU polls each master looking for the highest priority interrupt request within the realm of each master.

In the Polling Mode, the INT outputs of the KS82C59A masters, and the INT input of the CPU are disabled. Interrupt service to individual peripheral devices is accomplished by system software using the Poll Command (Bit 'P' = 1 in OCW₃). When a poll command has been issued, the KS82C59A waits for the CPU to perform a register read. This read is treated by the KS82C59A as an interrupt acknowledge, and it sets the appropriate ISR bit and determines the priority level if there is an interrupt request pending. It then outputs the polling data byte onto the data bus (see Figure 17). including the binary code of the highest priority level requesting service. The CPU then processes the interrupt according to the polling data read, terminating the interrupt sequence with an EOI. Interrupt is frozen from WR to RD.

Figure 17: Poll Command



Notes:

1. Wo-W2 is binary code of highest priority level requesting service. 2. INT is equal to one (1) if there is an interrupt.

Rotation Modes

The different Rotation Modes allow the interrupt request priorities to be changed either automatically, or under software control. This is particularly useful for situations where there are a number of equal priority devices, or where a particular application may call for a specific priority change.

Automatic Rotation Mode

The Automatic Rotation Mode is recommended where there are a number of equal priority devices. In this mode the device is assigned the lowest priority immediately after it has had an interrupt request serviced. Its priority is subsequently increased as other devices have their interrupt requests serviced, and are then rotated to the bottom of the priority list. In the worst case, a device would have to wait for a maximum of seven other device interrupts of equal priority to be serviced once, before it was serviced. The effect of rotation on interrupt priority is illustrated in Figure 18.

Automatic Rotation can be activated in one of two ways, both using the command word OCW₂, and both combined with EOI modes:

- Rotation in Non-specific EOI Mode (R = 1, SL ≥0 and EOI = 1)
- Rotation in Automatic EOI Mode (R = 1, SL = 0 and EOI = 0). This mode must be cleared by the CPU (accomplished by sending OCW₂ with: R = 0, SL = 0 and EOI = 1.

Specific Rotation Mode

The Specific Rotation Mode provides a mechanism to arbitrarily change interrupt priority assignments. This is accomplished by programming the lowest priority interrupt request line (specified by bits L0-2 in OCW2), thereby fixing the other priorities. That is, if IR4 is programmed as the lowest priority device, then IR5 will have the highest priority.

Caution: because this change in priority levels is different from the normal Fully Nested Mode, it is essential that the user manage the interrupt nesting via the system software.

Specific rotation can be activated in one of two ways, both using the command word OCW2:

Preliminary

The Set Priority command is issued in OCW₂ with: R =

SL = 1 and L_{0-2} equal to the binary code of the lowest priority device.

 As part of the Specific EOI Mode, with OCW₂, (Rotate) on Specific EOI command) values: R = 1, SL = 1, EOI = 1 and Lop equal to the binary priority level code of the lowest priority device. When the specific EOI is issued by the CPU, the KS82C59A resets the ISR bit designated by bits L₀₋₂ in OCW₂, then rotates the priorities so that the interrupt just reset becomes the lowest priority.

Figure 18: Effect of Rotation



BEFORE ROTATE: IR₄ is the highest priority requiring service

AFTER ROTATE: IR4 was serviced, all other priorities have been rotated correspondingly



Figure 18: Rotation Commands



a) Rotate in Automatic EOI Mode (Set)

OCW2

- 0 0 0 0 0 X X X
- b) Rotate in Automatic EOI Mode (Reset)

c) Rotate on Non-specific EOI Command

- OCW2 1 1 0 0 L₂ L₁ L₀ 1
- d) Rotate on Specific Command
 - OCW-1 1 0 0 0 L2 L1 L0
- e) Set Priority Command (Specific Rotation)



KS82C59A

System Modes

The KS82C59A *must* operate in the system mode that corresponds to the processor type used in the system. *Call Mode* is used for 8085 type systems (and features an interrupt cycle controlled by three INTA signals), while *Vector Mode* is used for more sophisticated 8088/86 and 80286/386 type systems (and features an interrupt cycle controlled by only two INTA signals). These modes are described in more detail back in the Operational Description section.

Trigger Modes

In the KS82C59A, the interrupt request lines (IR_{0-7}) can be programmed for either edge or level triggering sensitivity, with the requirement that all IR lines must be in the same mode. That is, all edge triggered, or all level triggered. Figure 21 illustrates the priority cell diagram which shows a conceptual circuit of the level sensitive and edge sensitive input circuitry of the IR lines.

Note that to ensure a valid interrupt request is registered by the KS82C59A, it is essential that the IR input remain HIGH until after the first INTA has been received. In both modes, if the IR input goes LOW before this time, the interrupt will be registered as a *default* IR₇ regardless of which IR input initiated the interrupt request. This *default* IR₇ can be used to detect (and subsequently ignore) spurious interrupt signals such as those caused by glitches or noise on the IR input lines. The technique is described below:

- If the IR₇ input is not used, it can be assigned solely to intercepting spurious interrupt requests, invoking a simple service routine that contains a return only, thus effectively ignoring the interrupt.
- If IR₇ is used for a peripheral interrupt, a default IR₇ is detected with the extra step of reading the ISR. A normal IR₇ interrupt causes the corresponding bit to be set in the ISR, while a default IR₇ interrupt does not. It is necessary that the system software keep track of whether or not the IR₇ service routine has been entered. In the event that another IR₇ interrupt occurs before servicing is complete, it will be a default IR₇ interrupt (and should be ignored).

Edge Triggered Mode

Programmed by setting the LTIM bit in ICW₁: LTIM = 0 for *low-to-high-transition* edge triggering. An interrupt request is detected by a rising edge on an IR line. The IR line <u>must</u> remain HIGH until after the falling edge of the first INTA signal has been received from the CPU. This is required to latch the corresponding IRR bit. It is recommended that the IR line be kept HIGH to help filter out noise spikes that might cause spurious interrupts. To send the next interrupt request, temporarily lower the IR line, then raise it.

Level Triggered Mode

Programmed by setting the LTIM bit in ICW₁: LTIM = 1 for level triggering. An interrupt request is detected by a HIGH level on an IR line. This HIGH level must be maintained until the falling edge of the first INTA signal (as in the edge-triggered mode), to ensure the appropriate IRR bit is set. However, in the level triggered mode, interrupts are requested as long as the IR line remains HIGH. Thus, care should be exercised so as to prevent a stack overflow condition in the CPU.

Figure 20: Trigger Mode Timing







Figure 21: Priority Cell Structure



KS82C59A

Figure 24: Multiple KS82C59A Masters in a Polled System

APPLICATION DIAGRAMS

Figure 22: KS82C59A in Standard System Configuration





1. Master KS82C59As in Poll Mode

- 2. Maximum of 64 Inputs per System
- 3. Total Capacity Limited by CPU

Figure 23: Multiple KS82C59As in a Cascaded System





Table 5: Recommended Operating Conditions

| DC Supply Voltage | | +4.0V to +6.0V |
|------------------------------|------------|----------------|
| Operating Temperature Ranges | Commercial | 0°C to 70°C |
| | Industrial | –40°C to +85°C |

Table 6: Absolute Maximum Ratings

| DC Supply Voltage | -0.5 to +7.0V |
|--------------------------------------|------------------------------------|
| Input, Output or I/O Voltage Applied | V_{SS} – 0.5V to V_{CC} + 0.5V |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1W |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 7: Capacitance (T_A = 25°C, V_{CC} = 0V, V_{IN} = +5V or V_{SS})

| Symbol | Parameter | Test Conditions | Тур | Units |
|------------------|--------------------|-----------------|-----|-------|
| C _{I/O} | I/O Capacitance | | 20 | pF |
| C _{IN} | Input Capacitance | FREQ = 1MHz | 7 | pF |
| COUT | Output Capacitance | | 15 | pF |

Table 8: DC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%)

| | | | | nits | |
|-------------------|--------------------------------|---|------------------------------|-----------------------|----------|
| Symbol | Parameter | Test Conditions | Min | Max | Unit |
| Icc | V _{CC} Supply Current | $V_{IN} \approx 0V/V_{CC}, C_L = 0pF$ | | 1 | mA/MHz |
| I _{CCSB} | Standby Power Supply Current | $CS = V_{CC}, IR = V_{CC}$ $V_{IL} = 0V, V_{IH} - V_{CC}$ | - | 10 | μA |
| l _u | Input Leakage Current | $0V \le V_{IN} \le V_{CC}$ | -1.0 | +1.0 | μA |
| I _{LIR} | IR Input Load Current | $V_{IN} = 0V$ $V_{IN} = V_{CC}$, All temp ranges | - | -300 10 | μΑ μΑ |
| ILOL | Output Leakage Current | $0V \le V_{OUT} \le V_{CC}$ | -10.0 | +10.0 | μA |
| VIH | Input HIGH Voltage | | 2.2 | V _{CC} + 0.5 | v |
| VIL | Input LOW Voltage | | -0.5 | 0.8 | v |
| V _{он} | Output HIGH Voltage | I _{OH} = -2.5mA I _{OH} ≈ -100μA | 3.0 V _{CC} - 0.4 | - | V V |
| V _{OL} | Output LOW Voltage | I _{OL} = +2.5mA | | 0.4 | v |



Table 9: AC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%)

| · · · · · | | | Limits | (8MHz) | Limits (| (10MHz) | |
|--------------------|--|--------------------------------|--------|--------|----------|---------|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Min | Max | Units |
| t _{AHDV} | Data Valid from Stable Address | | · | 200 | — | 160 | ns |
| t _{AHRL} | A ₀ /CS Setup to RD/INTA | | 10 | _ | 10 | — | ns |
| t _{AHWL} | A ₀ /CS Setup to WRI | | 0 | _ | 0 | - | ns |
| ^t CHCL | End of Command to next Command (Not same command type) End of INTA Sequence to Next INTA sequence (same as T_{RV2}) | Note 1 | 200 | - | 160 | - | ns |
| t _{CVDV} | Cascade Valid to Valid Data | Slave, C _L = 100pF | _ | 200 | _ | 130 | ns |
| t _{CVIAL} | Cascade Setup to Second or Third INTA (Slave only) | Slave | 40 | _ | 30 | - | ns |
| t _{DVWH} | Data Setup to WRt | | 160 | _ | 100 | — | ns |
| t _{IAIAH} | INTA Pulse Width HIGH | INTA Sequence | 160 | | 100 | _ | ns |
| t _{IAIAL} | INTA Pulse Width LOW | | 160 | - | 100 | _ | ns |
| tIALCV | Cascade Valid from First INTAL (Master Only) | Master, C _L = 100pF | | 260 | - | 160 | ns |
| t _{JHIH} | Interrupt Output Delay | C _L = 100pF | | 200 | _ | 120 | ns |
| t _{JLJH} | Interrupt Request Width (LOW) | Note 2 | 100 | _ | 100 | - | ns |
| t _{RHAX} | A0/CS Hold After RD/INTAt | | 0 | | 0 | _ | ns |
| t _{RHDZ} | Data Float After RD/INTAt | C _L = 100pF | 10 | 85 | 10 | 65 | ns |
| t _{RHEH} | Enable Inactive from RDt or INTAt | | - | 50 | - | 50 | ns |
| t _{RHRL} | End of RD to next RD End of INTA to next INTA within INTA sequence only | | 160 | _ | 100 | | ns |
| t _{RLDV} | Data Valid from RD/INTA | C _L = 100pF | - | 120 | - | 95 | ns |
| t _{RLEL} | Enable Active from RDI or INTAI | | | 100 | - | 70 | ns |
| t _{RLRH} | RD Pulse Width | | 160 | - | 100 | - | ns |
| t _{RV1} | Command Recovery Time | Note 3 | 200 | _ | 160 | | ns |
| t _{RV2} | INTA Recovery Time | Note 4 | 200 | _ | 160 | _ | ns |
| twhax | A0/CS Hold After WRt | | 0 | - | 0 | - | ns |
| t _{wHDX} | Data Hold After WRt | | 0 | _ | 0 | | ns |
| t _{WHWL} | End of WR to next WR | | 160 | | 100 | _ | ns |
| t _{WLWH} | WR Pulse Width | | 160 | _ | 100 | - | ns |

Notes:

1. The time to move INTA to/from command (read/write).

2. The time to clear the input latch in edge-triggered mode.

3. The time to move from read to write operation.

4. The time to move to the next INTA operation.



KS82C59A

Preliminary

Figure 25: Timing Diagrams

a) Interrupt Cycle (CALL Mode)



b) Interrupt Cycle (VECTOR Mode)



Note that IR input should remain at a high level until the leading edge of the first INTA pulse.



KS82C59A

Preliminary

c) Read Cycle



d) Write Cycle



e) Other Timing





PACKAGE DIMENSIONS

Figure 26: Plastic Packaging DIP-28

Figure 27: PLCC-28 Package







ORDERING INFORMATION AND PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Product Group.



CLOCK GENERATOR AND DRIVER

Preliminary

FEATURES

- Pin and functional compatibility with the industry standard 82C84/82C84A
- Very high speed 8 and 10MHz
- Low power CMOS implementation
- TTL input/output compatibility
- 5V \pm 10% power supply
- Provides Local READY and Multibus[™] READY Synchronization
- Generates System Reset Output from Schmitt Trigger Input
- Capable of Clock Synchronization with other 8284As
- Uses a Crystal or a TTL signal for frequency source

DESCRIPTION

The KS82C84A is a high performance, single chip clock generator/driver for the 8088/86 type processors, offering pin-for-pin functional compatibility with the industry standard 8284/8284A. It features a crystal-controlled oscillator, a divide-by-three counter, complete Multibus[™] Ready synchronization, and reset logic.

The KS82C84A is manufactured using CMOS technology. Its very low power consumption also makes it suitable for portable systems and systems with low power standby modes.





Figure 1a: 20-Pin PLCC Configuration



18-Pin DIP Configuration

Figure 2: KS82C84A Block Diagram

Multibus is a trademark of Intel



Table 1a: 20-Pin PLCC Pin Assignment

| Pin # | 1/0 | Pin Name | Pin # | 1/0 | Pin Name |
|-------|-----|-----------------|-------|-----|-----------------|
| 1 | 1 | CSYNC | 11 | 0 | RESET |
| 2 | 0 | PCLK | 12 | 1 | RES |
| 3 | I | AEN1 | 13 | 0 | OSC |
| 4 | I | RDY1 | 14 | _ | NC |
| 5 | 0 | READY | 15 | 1 | F/C |
| 6 | 1 | RDY2 | 16 | ł | EFI |
| 7 | I | AEN2 | 17 | 1 | ASYNC |
| 8 | — | NC | 18 | 1 | X2 |
| 9 | 0 | CLK | 19 | 1 | X1 |
| 10 | _ | V _{SS} | 20 | | V _{CC} |

Table 1b: 18-Pin DIP Pin Assignment

| Pin # | I/O | Pin Name | Pin # | I/O | Pin Name |
|-------|-----|-----------------|-------|-----|-----------------|
| 1 | I | CSYNC | 10 | 0 | RESET |
| 2 | 1 | PCLK | 11 | 0 | RES |
| 3 | I | AEN1 | 12 | 0 | OSC |
| 4 | 0 | RDY1 | 13 | 0 | F/C |
| 5 | 0 | READY | 14 | Т | EFI |
| 6 | 1 | RDY2 | 15 | 0 | ASYNC |
| 7 | 0 | AEN2 | 16 | 0 | X2 |
| 8 | 0 | CLK | 17 | 1 | X1 |
| 9 | | V _{SS} | 18 | - | V _{CC} |

Table 2: Pin Descriptions

| Symbol | Туре | Name and Function |
|------------|------|--|
| AEN1, AEN2 | I | Address Enable: AEN is an active LOW signal which qualifies its respective Bus Ready Signal. AEN1 validates RDY1 while AEN2 validates RDY2. Two AEN signal inputs are useful in system configurations with two multi-master System Buses. In non-multi-master configurations the AEN signal inputs are tied true (LOW). |
| ASYNC | I | Ready Synchronization Select: ASYNC defines the synchronization mode of the READY logic. When ASYNC is LOW, two stages of READY synchronization are provided. When HIGH or open a single stage of READY synchronization is provided. |
| CLK | 0 | Processor Clock: CLK is used by the processor and all devices which connect directly to the processor's local bus. CLK has an output frequency of 1/3 the crystal or EFI input frequency and a 1/3 duty cycle. An output HIGH of 4.5 volts (V_{CC} = 5V) is provided to drive MOS devices. |
| CSYNC | I | Clock Synchronization: CSYNC is an active HIGH signal which allows multiple 8284As to be synchronized to provide clocks that are in phase. When CSYNC is HIGH the internal counters are reset. When CSYNC goes LOW the internal counters are allowed to resume counting. CSYNC must be externally synchronized to EFI. When using the internal oscillator, CSYNC should be hardwired to ground. |
| EFI | 1 | External Frequency: When F/\overline{C} is strapped HIGH, CLK is generated from the input frequency appearing on this pin. This input signal is a square wave 3x the frequency of the desired CLK output. EFI should be connected to V _{CC} or V _{SS} if F/\overline{C} is LOW. |
| F/C | I | Frequency/Crystal Select: F/\overline{C} is a strapping option. When strapped LOW, F/\overline{C} permits the processor clock to be generated by the crystal. When strapped HIGH, CLK is generated form the EFI input. |
| OSC | 0 | Oscillator Output: OSC is the TTL level output of the internal oscillator circuitry. Its frequency is equal to that of the crystal. |
| PCLK | 0 | Peripheral Clock: PCLK is a TTL level peripheral clock signal whose output frequency is 1/2 that of CLK and has a 50% duty cycle. |



| Table | 2: | Pin | Descriptions | (Continued) |
|-------|----|-----|--------------|-------------|
|-------|----|-----|--------------|-------------|

| Symbol | Туре | Name and Function |
|-----------------|------|--|
| RDY1, RDY2 | I | Bus Ready: (Transfer Complete) RDY is an active HIGH signal which indicates that data from a device located on the system data bus has been received, or is available. RDY1 is qualified by AEN1 while RDY2 is qualified by AEN2. |
| READY | 0 | Ready: READY is an active HIGH signal which is synchronized to the RDY signal input. READY is cleared after the guaranteed hold time to the processor has been met. |
| RES | I | Reset In: RES is an active LOW signal used to generate RESET. The KS82C84A provides a Schmitt trigger input so that an RC connection can be used to establish the power-up reset of proper duration. |
| RESET | 0 | Reset: RESET is an active HIGH signal which is used to reset the 8086 family processors. Its timing characteristics are determined by $\overline{\text{RES}}$. |
| X1, X2 | 1 | Crystal In: X1 and X2 are the pins to which a crystal is attached. The crystal frequency is 3x the desired processor clock frequency. (If no crystal is attached, then X1 should be tied to V_{CC} or V_{SS} and X2 should be left open.) |
| V _{CC} | — | Power: 5V \pm 10% DC Supply. |
| V _{SS} | _ | Ground: 0V. |

FUNCTIONAL DESCRIPTION

Oscillator

The oscillator of the KS82C84A is designed for use with an external parallel resonant, fundamental mode crystal from which the basic operating frequency is derived.

The crystal frequency should be selected to be 3X the required CPU clock frequency. X1 and X2 are the two crystal inputs. For the most stable operation of OSC, two capacitors (C1 = C2), as shown in the waveform figures, are recommended. The output of the oscillator is buffered and brought out on OSC so that other system timing signals can be derived from this stable, crystal-controlled source.

Capacitors C1, C2 are chosen such that their combined capacitance:

 $CT = \frac{C1 \cdot C2}{C1 + C2}$ (Including Stray Capacitance)

matches the load capacitance as specified by the crystal manufacturer. This insures operation within the frequency tolerance specified by the crystal manufacturer.

Clock Generator

The clock generator consists of a synchronous divideby-three counter with a special clear input that inhibits the counting. This clear input (CSYNC) allows the output clock to be synchronized with an external event (such as another KS82C84A clock). The ASYNC input to the EFI clock external to the KS82C84A is synchronized using two Schottky flip-flops. The counter output is a 33% duty cycle clock at one-third the input frequency.

The F/C input is a strapping pin that selects either the crystal oscillator or the EFI input as the clock for the $\div 3$ counter. If the EFI input is selected as the clock source, the oscillator section can be used independently for another clock source with output taken from OSC.

Clock Outputs

The CLK output is a 33% duty cycle clock driver designed to drive the 8088/86 processors directly. PCLK is a TTL level peripheral clock signal with a frequency of 1/2 CLK, and a 50% duty cycle.







Reset Logic

The reset logic provides a Schmitt trigger input (RES) and a synchronizing flip-flop to generate the reset timing. The reset signal is synchronized to the falling edge of CLK. Utilizing this function, a simple RC network can be used to provide a power-on reset.

READY Synchronization

Two READY Inputs (RDY1, RDY2) are provided to accommodate two multi-master system buses. Each input has a qualifier (AEN1 and AEN2, respectively). The AEN signals validate their respective RDY signals. If a multi-master system is not being used, the AEN pin should be tied LOW.

Synchronization is required for all asynchronous activegoing edges of either RDY input to guarantee that the RDY setup and hold times are met. Inactive-going edges of RDY in normally ready systems do not require synchronization, but must satisfy RDY setup and hold. The ASYNC input defines two modes of READY synchronization operation: When ASYNC is LOW, two stages of synchronization are provided for active READY input signals. Positive-going asynchronous READY inputs are first synchronized to flip-flop one at the rising edge of CLK, and then synchronized to flip-flop two at the next falling edge of CLK, after which the READY output goes active (HIGH). Negative-going asynchronous READY inputs are synchronized directly to flip-flop two at the falling edge of CLK, after which the READY output goes inactive. This mode of operation is intended for asynchronous (normally not ready) devices in the system which cannot be guaranteed by design to meet the required RDY setup timing, t_{R1VCL}, on each bus cycle.

When ASYNC is HIGH or open, the first READY flip-flop is bypassed in the READY synchronization logic. READY inputs are synchronized by flip-flop two on the falling edge of CLK before they are presented to the processor. This mode is available for synchronous devices that can be guaranteed to meet the required RDY setup time.

ASYNC can change at every bus cycle to set the correct synchronization mode for each device in the system.



Table 3: Recommended Operating Conditions

| DC Supply Voltage | | +4.0V to +6.0V |
|---------------------------------------|------------|----------------|
| Operating Temperature Range | Commercial | 0°C to 70°C |
| · · · · · · · · · · · · · · · · · · · | Industrial | -40°C to +85°C |

Table 4: Absolute Maximum Ratings

| DC Supply Voltage | +7.0V |
|--------------------------------------|------------------------------------|
| Input, Output or I/O Voltage Applied | V_{SS} – 0.5V to V_{CC} + 0.5V |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1W |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 5: DC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

| | | | | Lir | | | |
|-----------------|---|--------------------|---|----------------------|-----------------------|----------|--|
| Symbol | Parameter | | Test Conditions | Min | Max | Unit | |
| C _{IN} | Input Capacitance | | freq = 1MHz | | 7 | pF | |
| Icc | Operating Supply Current: 5MHz 10MHz | | 15MHz xtal, $C_L = 0$ 30MHz xtal, $C_L = 0$ | | 10 40 | mA mA | |
| Iccs | Standby Supply Current (| Note 1) | | | 100 | μA | |
| lLi | Input Leakage Current: (Note 2) | ASYNC Only | ASYNC = V _{CC} | | 10 | μA | |
| | | | ASYNC = V _{SS} | | -130 | μA | |
| | | All Other Pins | $0V \le V_{IN} \le V_{CC}$ | | ±1.0 | μA | |
| VIH | Input HIGH Voltage | Input HIGH Voltage | | 2.2 | V _{CC} + 0.5 | V | |
| VIHR | Reset Input HIGH Voltage | | | 0.6V _{CC} | | v | |
| VIHR-VILR | RES Input Hysteresis | | | 0.25 | | v | |
| VIL | Input LOW Voltage | | | | 0.8 | v | |
| V _{OH} | Output HIGH Voltage | | CLK: I _{OH} = -4mA Others: I _{OH} = -2.5mA | V _{CC} -0.4 | | v | |
| V _{OL} | Output LOW Voltage | | CLK: I _{OL} = 4mA Others: I _{OL} = 2.5mA | | 0.4 | v | |

Notes:

1. V_H, F/C X1 \ge V_{CC} - 0.2V; V_{IL} X2 \le 0.2V; ASYNC = V_{CC} or ASYNC = Open. 2. An internal pull-up resistor is implemented on the ASYNC input.



Table 6: AC Characteristics, DMA (Master) Mode (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

| | | | Limits (| Limits (8MHz) | | 10MHz) | |
|--|-----------------------------------|-------------------------|--------------------------|---------------|---|--------|-------|
| Symbol | Parameter | Test Conditions | Min | Max | Min | Max | Units |
| t _{A1VR1V} | AEN1, AEN2 Setup to RDY1, RDY2 | | 15 | | 15 | , | ns |
| t _{AYVCL} | ASYNC Setup to CLK | | 50 | | 50 | | ns |
| t _{CH1CH2} t _{CL2CL1} | CLK Rise or Fall Time | 1.0V to 3.5V | | 10 | | 10 | ns |
| t _{CHCL} | CLK HIGH Time | | ⅓t _{CLCL} +2 | | ⅓t _{CLCL} +2 | | ns |
| t _{CLA1X} | AEN1, AEN2 Hold to CLK | | 0 | | 0 | | ns |
| t _{CLAYX} | ASYNC Hold to CLK | | 0 | | 0 | | ns |
| t _{CLCH} | CLK LOW Time | | ²⁄₃t _{CLCL} -15 | | ² / ₃ t _{CLCL} -15 | | ns |
| t _{CLCL} | CLK Cycle Period | | 125 | | 100 | | ns |
| t _{CLI1H} | RES Hold to CLK | (Note 2) | 10 | | 10 | | ns |
| t _{CLIL} | CLK to Reset Delay | | | 40 | | 40 | ns |
| t _{CLR1X} | RDY1, RDY2 Hold to CLK | | 0 | | 0 | | ns |
| t _{CLPH} | CLK to PCLK HIGH Delay | | | 22 | | 22 | ns |
| t _{CLPL} | CLK to PCLK LOW Delay | | | 22 | | 22 | ns |
| t _{EHEL} | External Frequency HIGH Time | 90%-90% V _{IN} | 13 | | 13 | | ns |
| t _{EHYL} | CSYNC Hold to EFI | | 10 | | 10 | | ns |
| t _{ELEH} | External Frequency LOW Time | 10%-10% V _{IN} | 13 | | 13 | | ns |
| t _{ELEL} | EFI Period | (Note 1) | 36 | | 33 | | ns |
| t _{I1HCL} | RES Setup to CLK | (Note 2) | . 65 | | 65 | | ns |
| t _{iHIL} | Input Fall Time | (Note 1) | | 15 | - | 15 | ns |
| t _{ILIH} | Input Rise Time | (Note 1) | | 15 | | 15 | ns |
| t _{OLCH} | OSC to CLK HIGH Delay | | -5 | 22 | -5 | 22 | ns |
| t _{OLCL} | OSC to CLK LOW Display | | 2 | 35 | 2 | 35 | ns |
| t _{OLOH} | Output Rise Time (except CLK) | From 0.8V to 2.0V | | 15 | | 15 | ns |
| t _{OHOL} | Output Fall Time (except CLK) | From 2.0V to 0.8V | | 15 | | 15 | ns |
| t _{PHPL} | PCLK HIGH Time | | t _{CLCL} -20 | | t _{CLCL} -20 | | ns |
| t _{PLPH} | PCLK LOW Time | | t _{CLCL} -20 | | t _{CLCL} -20 | | ns |
| t _{R1VCH} | RDY1, RDY2 Active Setup to CLK | ASYNC = LOW | 35 | | 35 | | ns |
| t _{R1VCL} | RDY1, RDY2 Active Setup to CLK | ASYNC = HIGH | 35 | | 35 | | ns |
| t _{RYHCH} | Ready Active to CLK | (Note 3) | ²⁄₃t _{CLCL} -15 | | ²∕₃t _{CLCL} −15 | | ns |
| t _{RYLCL} | Ready Inactive to CLK | (Note 4) | -8 | | -8 | | ns |
| t _{YHEH} | CSYNC Setup to EFI | | 20 | | 20 | | ns |
| t _{YHYL} | CSYNC Width | | 2·t _{ELEL} | | 2·t _{ELEL} | | ns |
| | XTAL Frequency | | 2.4 | 25 | 2.4 | 30 | MHz |

Notes:

1. Transition between V_{IL} (Max) – 0.4V and V_{IH} (Min) + 0.4V.

2. Setup and hold necessary only to guarantee recognition at next clock. 3. Applies only to ${\rm T}_3$ and ${\rm T}_W$ states.

4. Applies only to T₂ states.



Preliminary

Figure 4: Timing Diagrams

a) Clocks and Reset Signals



b) Ready Signals (for Asynchronous Devices)



c) Ready Signals (for Synchronous Devices)





Preliminary

Figure 5: AC Testing I/O Waveform











Notes: 1. $C_L = 100pF$ 2. $C_L = 30pF$



Figure 8: Clock High & Low Time (Using EFI)









CLOCK GENERATOR AND DRIVER

Preliminary

PACKAGE DIMENSIONS





ALL DIMENSIONS IN INCHES

Plastic Package

ORDERING INFORMATION AND PRODUCT CODE

PLCC Package



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Product Group.



200

MICROPROCESSOR BUS CONTROLLER

Preliminary

FEATURES/BENEFITS

- Pin and functional compatibility with the Industry standard 8288
- Very high speed --- 8MHz and 10MHz
- Low power CMOS implementation
- Bipolar drive capability
- TTL I/O compatibility
- 3-state command output drivers
- · Configurable for use with an I/O bus
- Facilitates interface to one or two multi-master buses

DESCRIPTION

The KS82C88 Bus Controller is a 20-pin CMOS component which includes command and control timing generation as well as a bipolar bus drive capability while optimizing system performance. A strapping option on the bus controller configures it for use with a multimaster system bus and separate I/O bus.

The KS82C88 is manufactured using advanced CMOS technology. Fully static, with very high speed operation, the KS82C88 is designed for use in medium-to-large 8088/86 microprocessor systems.



Figure 2: KS82C88 Block Diagram





Semiconductor

3

| Pin # | I/O | Pin Name | Pin # | 1/0 | Pin Name |
|-------|-----|-----------------|-------|-----|------------------|
| 1 | 1 | IOB | 11 | 0 | IOWC |
| 2 | ł | CLK | 12 | 0 | AIOWC |
| 3 | - | S ₁ | 13 | 0 | IORC |
| 4 | 0 | DT/R | 14 | 0 | INTA |
| 5 | 0 | ALE | 15 | I | CEN |
| 6 | | AEN | 16 | Ó | DEN |
| 7 | 0 | MRDC | 17 | 0 | MCE/PDEN |
| 8 | 0 | AMWC | 18 | 1 | \overline{S}_2 |
| 9 | 0 | MWTC | 19 | I | S ₀ |
| 10 | _ | V _{SS} | 20 | _ | V _{CC} |

Table 1a: PLCC Pin Assignment

Table 1b: 20-Pin DIP Pin Assignment

| Pin # | I/O | Pin Name | Pin # | 1/0 | Pin Name |
|-------|-----|-----------------|-------|-----|------------------|
| 1 | I | IOB | 11 | 0 | IOWC |
| 2 | I | CLK | 12 | 0 | AIOWC |
| 3 | I | ¯S₁ | 13 | 0 | IORC |
| 4 | 0 | DT/R | 14 | 0 | INTA |
| 5 | 0 | ALE | 15 | Ι | CEN |
| 6 | I | AEN | 16 | 0 | DEN |
| 7 | 0 | MRDC | 17 | 0 | MCE/PDEN |
| 8 | 0 | AMWC | 18 | I | \overline{S}_2 |
| 9 | 0 | MWTC | 19 | I | S ₀ |
| 10 | 1 | V _{SS} | 20 | 1 | V _{CC} |

Table 2: Pin Descriptions

| Symbol | Туре | Name and Function |
|--------|------|--|
| ĀĒN | I | Address Enable: $\overline{\text{AEN}}$ enables the KS82C88 command outputs at least t_{AELCV} (Table 4) after it becomes active (LOW). When $\overline{\text{AEN}}$ goes inactive, the command output drivers are immediately 3-stated. $\overline{\text{AEN}}$ does not affect the I/O command lines if the KS82C88 is in the I/O Bus mode (IOB tied HIGH). |
| AIOWC | 0 | Advanced I/O Write Command: The AIOWC issues an I/O Write command earlier in the machine cycle to give I/O devices an early indication of a write instruction. Its timing is the same as a read command signal. This signal is active LOW. |
| ALE | 0 | Address Latch Enable: This signal serves to strobe an address into the address latches. It is active HIGH and latching occurs on the falling (HIGH to LOW) transition. ALE is intended for use with transparent D type latches. |
| AMWC | 0 | Advanced Memory Write Command: This active LOW signal is used to issue a memory write command earlier in the machine cycle to give memory devices an early indication of a write instruction. Its timing is the same as a read command signal. |
| CEN | 1 | Command Enable: When LOW all KS82C88 command outputs, and the control outputs DEN and PDEN are forced to the inactive state. When HIGH, these outputs are enabled. |
| CLK | I | Clock: This clock signal from the KS82C88 clock generator is used to determine when command and control signals are generated. |
| DEN | 0 | Data Enable: This active HIGH signal enables data transceivers onto either the local or system data bus. |
| DT/R | 0 | Data Transmit/Receive: This signal establishes the direction of data flow through the transceivers. HIGH indicates Transmit (write to I/O or memory), LOW indicates Receive (Read). |
| INTA | 0 | Interrupt Acknowledge: This active LOW signal tells an interrupting device that its interrupt has been acknowledged and that it should drive vector information onto the data bus. |
| IOB | | Input/Output Bus Mode: When IOB is strapped HIGH the KS82C88 functions in the I/O Bus mode. When strapped LOW, the KS82C88 functions in the System Bus mode. (See sections on I/O Bus and System Bus modes) |

Table 2: Pin Descriptions (Continued)

| Symbol | Туре | Name and Function |
|-----------------|------|--|
| IORC | 0 | I/O Read Command: This active LOW signal instructs an I/O device to drive its data onto the data bus. |
| IOWC | 0 | I/O Write Command: This active LOW signal instructs an I/O device to read the data on the data bus. |
| MCE/PDEN | 0 | MCE (IOB is tied LOW): Master Cascade Enable occurs during an interrupt sequence and serves to read a Cascade Address from a master PIC (Priority Interrupt Controller) onto the data bus. The MCE signal is active HIGH. |
| | | PDEN (IOB is tied HIGH): Peripheral Data Enable enables the data bus transceiver for the I/O bus that DEN performs. |
| MRDC . | | Memory Read Command: This active LOW signal instructs the memory to drive its data onto the data bus. |
| MWTC | | Memory Write Command: This active LOW signal instructs the memory to record the data present on the data bus. |
| \$0, \$1, \$2 | | Status Input Pins: These are status input pins from 8088/86/89 processors. The KS82C88 decodes these inputs to generate command and control signals at the appropriate time. These pins are HIGH when not in use. Internal pull-up resistors hold these lines HIGH when no other driving source is present. |
| V _{CC} | | Power: 5V \pm 10% DC Supply. |
| V _{SS} | | Ground: 0V. |

FUNCTIONAL DESCRIPTION

Command and Control Logic

The KS82C88 decodes the status line signals $(\overline{S}_0, \overline{S}_1, \overline{S}_2)$ common to the 8086/88/89 processors to determine what command is to be issued, (Table 3).

Table 3: KS82C88 Commands

| S ₂ | - \$ 1 | S ₀ | Processor State | 8288 Command |
|----------------|---------------|----------------|-----------------------|--------------|
| 0 | 0 | 0 | Interrupt Acknowledge | INTA |
| 0 | 0 | 1 | Read I/O Port | IORC |
| 0 | 1 | 0 | Write I/O Port | IOWC, AIOWC |
| 0 | 1 | 1 | Halt | None |
| 1 | 0 | 0 | Code Access | MRDC |
| 1 | 0 | 1 | Read Memory | MRDC |
| 1 | 1 | 0 | Write Memory | MWTC, AMWC |
| 1 | 1 | 1 | Passive | None |

Operating Modes

The KS82C88 can be operated in one of two modes, I/O Bus Mode or System Bus Mode according to the system hardware configuration.

I/O Bus Mode: (IOB Strapped HIGH)

In the I/O Bus (IOB) mode the I/O command lines (IORC, IOWC, AIOWC, INTA) are always enabled (not dependent on AEN). When an I/O command is initiated by the processor, the KS82C88 immediately activates the command lines using PDEN and DT/R control the I/O bus transceiver. Since no arbitration is present, the I/O bus transceiver. Since no arbitration is present, the I/O command lines should not be used to control the sytem bus in this mode. This mode allows one KS82C88 to handle two external buses. No waiting is involved when the CPU wants to gain access to the I/O bus. Normal memory access requires a Bus Ready signal (AEN LOW) before proceeding. The IOB mode is aimed at applications where I/O or peripherals dedicated to one processor exist in a multi-processor system.

System Bus Mode: (IOB Strapped LOW)

In this mode no commands are issued until t_{AELCV} (Table 4) after the AEN Line is activated (LOW). This mode assumes that bus arbitration logic will inform the bus controller (on the AEN line) when the bus is free for use. Both memory and I/O commands wait for bus arbitration. This mode is used when only one bus exists, and both I/O and memory are shared by more than one processor.



| Table | 4: | Command | Outputs |
|-------|----|---------|---------|
|-------|----|---------|---------|

| MRDC | Memory Read Command |
|-------|-------------------------------|
| MWTC | Memory Write Command |
| IORC | I/O Read Command |
| IOWC | I/O Write Command |
| AMWC | Advanced Memory Write Command |
| AIOWC | Advanced I/O Write Command |
| INTA | Interrupt Acknowledge |

Command Outputs

Advanced write commands prevent the processor from entering unnecessary wait states. They are available to initiate write procedures early in the machine cycle.

INTA (Interrupt Acknowledge) acts as an I/O read during an interrupt cycle. INTA informs an interrupting device that it should place service vectors onto the data bus.

Control Outputs

KS82C88 control outputs include Data Enable (DEN), Data Transmit/Receive (DT/ \overline{R}) and Master Cascade Enable/Peripheral Data Enable (MCE/ \overline{PDEN}). DEN determines when the external bus should be enabled onto the local bus and DT/ \overline{R} determines the direction of data transfer. These two signals are usually connected to the transceiver chip select and direction pins. MCE/PDEN alters its function with the operating mode. In the IOB mode, the PDEN signal serves as a dedicated data enable signal for the I/O or Peripheral System Bus.

In the System Bus Mode, MCE is used during interrupt acknowledge cycles. Two interrupt acknowledge cycles occur back to back during interrupt sequences, with no data or address transfers during the first cycle. Thus logic should be provided to mask off MCE. Just before the second cycle, MCE gates a master Priority Interrupt Controller's (PIC) cascade address onto the processor's local bus where ALE strobes it into the address latches. On the leading edge of the second interrupt cycle, the addressed slave PIC gates an interrupt vector onto the system data bus where it is read by the processor.

If the system contains only one PIC, MCE is not used and the second Interrupt Acknowledge signal gates the interrupt vector onto the processor bus.

Address Latch Enable (ALE) and Halt

ALE occurs every machine cycle and strobes the current address into the address latches. ALE also strobes \overline{S}_0 , \overline{S}_1 , \overline{S}_2 into a latch for halt state decoding.

Command Enable (CEN)

CEN is a command qualifier for the KS82C88. If CEN is HIGH, the KS82C88 functions normally, and all command lines are held in their inactive state (not 3-state). This feature can be used to implement memory partitioning and to eliminate address conflicts between system bus and resident bus devices.



Table 5: Recommended Operating Conditions

| DC Supply Voltage | +4.0V to +6.0V | |
|-----------------------------|----------------|----------------|
| Operating Temperature Range | Commercial | 0°C to 70°C |
| | Industrial | -40°C to +85°C |

Table 6: Absolute Maximum Ratings

| DC Supply Voltage | +7.0V |
|--------------------------------------|--|
| Input, Output or I/O Voltage Applied | V _{SS} -0.5V to V _{CC} +0.5V |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Package Power Dissipation | 1W |

Note: Stresses beyond those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

| | | | | Limits | | 1 |
|-------------------|--|-------------------|--|-----------------------------|----------------------|--------|
| Symbol | Parar | neter | Test Conditions | Min | Max | Units |
| C _{IN} | Input Capacitance | | Freq. = 1MHz | | 5 | pF |
| C _{OUT} | Output Capacitance | | Unmeasured pins at V _{SS} | | 15 | pF |
| I _{ВНН} | Input Leakage Curren | t (Bus Hold High) | V _{IN} = 2.0V (Notes 3, 4) | -50 | -300 | μA |
| I _{BHHO} | Bus Hold High Overd | rive | (Notes 3, 5) | -600 | | μA |
| Icc | Operating Supply Current | | $V_{IN} = V_{CC}$ or V_{SS} , $V_{CC} = 5.5V$ Outputs Unloaded, Freq 5MHz | | 5 | mA |
| Iccs | Standby Supply Current | | $V_{IN} = V_{CC}$ or V_{SS} , $V_{CC} = 5.5V$ Outputs Unloaded | | 100 | μA |
| ارا | Input Leakage Current | | $0V \leq V_{\text{IN}} \leq V_{\text{CC}}$ (Notes 1, 2) | | ±10 | μA |
| ILO | Output Leakage Current | | $0V \le V_{OUT} \le V_{CC}$ | | ±10 | μA |
| V _{CH} | V_{IH} for Clock, \overline{S}_0 , \overline{S}_1 , \overline{S}_2 | | | 3.0 | V _{CC} +0.3 | V |
| V _{CL} | V_{IL} for Clock, \overline{S}_0 , \overline{S}_1 , | S ₂ | | | $0.2V_{CC}$ | V |
| VIH | Input High Voltage | | | 2.2 | V _{CC} +0.3 | v |
| VIL | Input Low Voltage | | | -0.3 | 0.8 | V |
| V _{OH} | Output High Voltage | Command Outputs | I _{OH} = -5mA I _{OH} = -1mA | 3.7 3.7 | | V V |
| | | Control Outputs | I _{OH} | 3.0 V _{CC} -0.4 | - | V V |
| VOL | Output LOW Voltage | | I _{OL} = 12mA I _{OL} = 8mA | | 0.45 0.44 | V V |

Table 7: DC Characteristics (T_A = 0°C to 70°C, V_{CC} = 5V \pm 10%, V_{SS} = 0V)

Notes: 1. Except \$\overline{S}_0\$, \$\overline{S}_1\$, \$\overline{S}_2\$.
2. During input leakage test, maximum input rise and fall time should be 15ns between V_{CC} and V_{SS}.
3. \$\overline{S}_0\$, \$\overline{S}_1\$, \$\overline{S}_2\$ only.
4. Raise inputs to V_{CC}, then lower to 2.0V.
5. An external driver must sink at least I_{BHHO} to toggle a status line from HIGH to LOW.



| | · · · · · | | | | PRELIM | AINARY | |
|--------------------------|--------------------------------------|-----------------------|----------------------|-----------------------|---------------------|-------------------|-------|
| | Limits (8MHz) | | | | Limits (10MHz) | | |
| Symbol | Parameter | Test Conditions | Min | Max | Min | Max | Units |
| tAEHCZ | Command Disable Time | D (Note 2) | | 40 | | 40 | ns |
| tAELCH | Command Enable Time | C (Note 1) | | 40 | | 40 | ns |
| tAELCV | Enable Delay Time | В | 110 | 250 | 115 | 200 | ns |
| t_{AEVNV} | AEN to DEN | A | | 25 | | 20 | ns |
| t _{CELRH} | CEN to Command | B | | t _{CLML} +10 | | t _{CLML} | ns |
| t _{CEVNV} | CEN to DEN, PDEN | A | | 25 | | 25 | ns |
| tCHCL | CLK High Time | | 40 | | 30 | | ns |
| tснотн | Direction Control Inactive Delay | A | | 30 | | 30 | ns |
| t CHDTL | Direction Control Active Delay | A | | 50 | | 50 | ns |
| tCHLL | ALE Inactive Delay | A (Note 3) | 4 | 25 | 4 | 15 | ns |
| t _{CHSV} | Status Inactive Hold Time | | 10 | | 10 | | ns |
| t _{CLCH} | CLK Low Time | | 66 | | 50 | | ns |
| tCLCL | CLK Cycle Period | | 125 | | 100 | | ns |
| t _{CLLH} | ALE Active Delay (from CLK) | A | | 20 | | 20 | ns |
| t _{CLMCH} | MCE Active Delay (from CLK) | A | | 25 | | 20 | ns |
| t _{CLMH} | Command Inactive Delay . | В | 5 | 35 | 10 | 35 | ns |
| t _{CLML} | Command Active Delay | В | 5 | 35 | 10 | 35 | ns |
| tCLSH | Status Active Hold Time | | 10 | | 10 | | ns |
| t _{CVNV} | Control Active Delay | A | 5 | 45 | 5 | 45 | ns |
| t _{CVNX} | Control Inactive Delay | A | 10 | 45 | 10 | 45 | ns |
| t _{MHNL} | Command Inactive to DEN Low Delay | Command: B, DEN: E | t _{CLCH} -5 | | t _{CLCH} 5 | | ns |
| tOHOL | Output, Fall Time | From 2.0V to 0.8V | | 15 | | 20 | ns |
| tOLOH | Output, Rise Time | From 0.8V to 2.0V | | 15 | | 12 | ns |
| t _{SHCL} | Status Inactive Setup Time | | 35 | | 35 | | ns |
| tSVCH | Status Active Setup Time | | 35 | | 35 | | ns |
| tSVLH | ALE Active Delay (from Status) | Α | | 20 | | 20 | ns |
| tsvмсн | MCE Active Delay (from Status) | A | | 30 | | 20 | ns |

| Table 8: | AC | Characteristics, | DMA | (Master) | Mode | (T _A | = 0°C | to 70°C, | V _{CC} : | = 5V ± | 10%, | $V_{SS} = 0V)$ |
|----------|----|------------------|-----|----------|------|-----------------|-------|----------|-------------------|--------|------|----------------|
| | | | | | | | | | | | | |

Refer to Figure 5 for Test Conditions Definition Table.

Notes: 1. $t_{\mbox{\scriptsize AELCH}}$ measurement is between 1.5V and 2.5V.

3. In 5MHz 80C86/88 systems, minimum ALE HIGH time = t_{CLCL} - (t_{CHSV}(max) + t_{SVLH}) + t_{CHLL}(min) = 74ns.



Figure 3: Timing Diagrams

a) Read/Write Timing



- Notes: 1. Address/Data bus is shown only for reference purposes.
 - 2. Leading edge of ALE and MCE is determined by the falling edge of CLK or STATUS going active, whichever occurs last.



.

Preliminary

Figure 3: Timing Diagrams (Continued)

b) DEN, PDEN Qualification Timing



c) Address Enable Timing (3-State Enable/Disable)



Note: CEN must be LOW or valid prior to S₂ to prevent the command from being generated.





Figure 5: Test Load Circuits 3-State Command **Output Test Load**

| Ť | Test Condition | юн | IOL | V (V) | R (Ω) | C (pF) |
|----------------|-------------------|--------|---------|----------|-----------------|-----------|
| | Α | -4.0mA | +8.0mA | 2.13 | 220 | 80 |
| ₿R . | В | -8.0mA | +20.0mA | 2.29 | 91 | 300 |
| 1 | С | -8.0mA | — | 1.5 | 187 | 300 |
| † ° | D | -8.0mA | | 1.5 | 187 | 50 |
| ÷ | E | -1.0µA | +1.0µA | 2.13 | 870K | 30 |



PACKAGE DIMENSIONS



Plastic Package

PLCC Package

ORDERING INFORMATION & PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



CLOCK GENERATOR AND READY INTERFACE FOR 80286 MICROPROCESSORS

Preliminary

FEATURES/BENEFITS

- Generates System Clock for 80286 Microprocessors
- Uses Crystal or TTL Signal for Frequency Source
- Low Power-CMOS Process
- Provides Local READY and MULTIBUS® READY Synchronization
- Available in 18-Lead PLCC & PDIP Package
- Single +5V Power Supply
- Generates System Reset Output from Schmitt Trigger Input
- Available in 12.5MHz and 16MHz versions

DESCRIPTION

The KS82C284 is a clock generator/driver which provides clock signals for 80286 processors and support components. It also contains logic to supply READY to the CPU from either asynchronous or synchronous sources and synchronous RESET from an asynchronous input with hysteresis.



Figure 1. KS82C284 Block Diagram



Figure 2a. KS82C284 PLCC Pin Diagram



Figure 2b. KS82C284 Pin Diagram

Multibus is a registered trademark of Intel Corp.



Table 1. Pin Description

The following pin function descriptions are for the KS82C284 clock generator.

| Symbol | Туре | Name and Function |
|-----------------|------|---|
| CLK | 0 | System Clock is the signal used by the processor and support devices which must be synchronous with the processor. The frequency of the CLK output has twice the desired internal processor clock frequency. CLK can drive both TTL and MOS level inputs. |
| F/C | I | Frequency/Crystal Select is a strapping option to select the source for the CLK output. When F/\overline{C} is strapped LOW, the internal crystal oscillator drives CLK. When F/\overline{C} is strapped HIGH, the EFI input drives the CLK output. |
| X1, X2 | I | Crystal In are the pins to which a parallel resonant fundamental mode crystal is attached for the internal oscillator. When F/C is LOW, the internal oscillator will drive the CLK output at the crystal frequency. The crystal frequency must be twice the desired internal processor clock frequency. |
| EFI | 1 | External Frequency In drives CLK when the F/\overline{C} input is strapped HIGH. The EFI input frequency must be twice the desired internal processor clock frequency. |
| PCLK | 0 | Peripheral Clock is an output which provides a 50% duty cycle clock with 1/2 the frequency of CLK. PCLK will be in phase with the internal processor clock following the first bus cycle after the processor has been reset. |
| ARDYEN | 1 | Asynchronous Ready Enable is an active LOW input which qualifies the ARDY input. ARDYEN selects ARDY as the source of ready for the current bus cycle. Inputs to ARDYEN may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. |
| ARDY | 1 | Asynchronous Ready is an active LOW input used to terminate the current bus cycle. The ARDY input is qualified by ARDYEN. Inputs to ARDY may be applied asynchronously to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. |
| SRDYEN | I | Synchronous Ready Enable is an active LOW input which qualifies SRDY. SRDYEN selects SRDY as the source for READY to the CPU for the current bus cycle. Setup and hold times must be satisfied for proper operation. |
| SRDY | 1 | Synchronous Ready is an active LOW input used to terminate the current bus cycle. The SRDY input is qualified by the SRDYEN input. Setup and hold times must be satisfied for proper operation. |
| READY | 0 | Ready is an active LOW output which signals the current bus cycle is to be completed. The SRDY, SRDYEN, ARDY, ARDYEN, S1, S0 and RES inputs control READY as explained later in the READY generator section. READY is an open collector output requiring an external pullup resistor. |
| <u>50, 51</u> | I | Status inputs prepare the KS82C284 for a subsequent bus cycle. S0 and S1 synchronize PCLK to the internal processor clock and control READY. These inputs have pullup resistors to keep them HIGH if nothing is driving them. Setup and hold times must be satisfied for proper operation. |
| RESET | 0 | Reset is an active HIGH output which is derived from the RES input. RESET is used to force the system into an initial state. When RESET is active, READY will be active (LOW). |
| RES | I | Reset In is an active LOW input which generates the system reset signal RESET. Signals to RES may be applied asynchronously to CLK. A Schmitt trigger input is provided on RES, so that an RC circuit can be used to provide a time delay. Setup and hold times are given to assure a guaranteed response to synchronous inputs. |
| V _{CC} | | System Power: +5V power supply. |
| GND | ļ | System Ground: 0 volts. |



BUS CONTROLLER FOR 80286 MICROPROCESSORS Preliminary

FEATURES/BENEFITS

- Provides Commands and Control for Local and System Bus
- Offers Wide Flexibility in System Configurations
- Low Power-CMOS Process
- Flexible Command Timing
- **Optional MULTIBUS® Compatible Timing** .
- Control Drivers with 16mA I_{OL} and 3-State Command Drivers with 32mA Iou
- Single +5V Supply .

STATUS

so

S1

M/IO

- Available in 20 pin DIP and PLCC Package •
- Available in 12.5MHz and 16MHz Versions

DESCRIPTION

The KS82C288 Bus Controller is a 20-pin CMOS component for use in 80286 Microprocessor systems. The bus controller provides command and control outputs with flexible timing options. Separate command outputs are used for memory and I/O devices. The data bus is controlled with separate data enable and direction control signals.

Two modes of operation are possible via a strapping option: MULTIBUS compatible bus cycles, and high speed bus cycles.



Figure 2a. KS82C288 PLCC Pin Configuration



Figure 2b. KS82C288 Pin Configuration

[®] Multibus is a registered trademark of Intel Corp.



COMMAND OUTPUT LOGIC MRDC MWTC STATE MACHINE CONTROL INPUTS CONTROL OUTPUTS CEN/AEN DT/R CONTROL OUTPUT LOGIC CENL ONTROI DEN CMDLY LOGIC ALE READY MCE мв

STATUS

ECODE

3-STATE COMMAND OUTPUTS

INTA

IORC

IOWC

Figure 1. KS82C288 Block Diagram

Table 1. Pin Description

The following pin function descriptions are for the KS82C288 bus controller.

| Symbol | Туре | Name and Function | | | | | | | |
|---------------|------|--|--|---|--|--|--|--|--|
| CLK | 1 | System Clock systems. Its fr input signal es | System Clock provides the basic timing control for the KS82C288 in an 80286 Microprocessor systems. Its frequency is twice the internal processor clock frequency. The falling edge of this input signal establishes when inputs are sampled and command and control outputs change. | | | | | | |
| <u>S0, S1</u> | I | Bus Cycle Status starts a bus cycle and, along with M/\overline{IO} , defines the type of bus cycle. These inputs are active LOW. A bus cycle is started when either S1 or S0 is sampled LOW at the falling edge of CLK. Setup and hold times must be met for proper operation. | | | | | | | |
| | | iAPX | 286 Bus (| Cycle Status Definition | | | | | |
| | | M/IO S1 | SO | Type of Bus Cycle | | | | | |
| | | 0 0 0 1 0 1 1 0 1 0 1 1 1 1 1 1 | 0 1 0 1 0 1 0 1 | Interrupt acknowledge I/O Read I/O Write None; idle Halt or shutdown Memory read Memory write None; idle | | | | | |
| M/IO | I | Memory or I/O Select determines whether the current bus cycle is in the memory space or I/O space. When LOW, the current bus cycle is in the I/O space. Setup and hold times must be met for proper operation. | | | | | | | |
| МВ | I | MULTIBUS Mode Select determines timing of the command and control outputs. When HIGH, the bus controller operates with MULTIBUS compatible timings. When LOW, the bus controller optimizes the command and control output timing for short bus cycles. The function of the CEN/AEN input pin is selected by this signal. This input is typically a strapping option and not dynamically changed. | | | | | | | |
| CENL | 1 | Command En respond to th internally at th each bus cycle connected to Setup and ho | Command Enable Latched is a bus controller select signal which enables the bus controller to respond to the current bus cycle being initiated. CENL is an active HIGH input latched internally at the end of each T_S cycle. CENL is used to select the appropriate bus controller for each bus cycle in a system where the CPU has more than one bus it can use. This input may be connected to V_{CC} to select this KS82C288 for all transfers. No control inputs affect CENL Setup and hold times must be met for proper operation. | | | | | | |
| CMDLY | I | Command Delay allows delaying the start of a command. CMDLY is an active HIGH input. If sampled HIGH, the command output is not activated and CMDLY is again sampled at the next CLK cycle. When sampled LOW the selected command is enabled. If READY is detected LOW before the command output is activated, the KS82C288 will terminate the bus cycle, even if no command was issued. Setup and hold times must be satisfied for proper operation. This input may be connected to GND if no delays are required before starting a command. This input has no effect on KS82C288 control outputs. | | | | | | | |
| READY | I | READY indicates mode requires must be LOW must be met | READY indicates the end of the current bus cycle. READY is an active LOW input. MULTIBUS mode requires at least one wait state to allow the command outputs to become active. READY must be LOW during reset, to force the KS82C288 into the idle state. Setup and hold times must be met for proper operation. The KS82C284 drives READY LOW during RESET. | | | | | | |



| Table 1. | Pin | Description | (Continued) |
|----------|-----|-------------|-------------|
|----------|-----|-------------|-------------|

| Symbol | Туре | Name and Function |
|-----------------|------|--|
| CEN/AEN | I | Command Enable/Address Enable controls the command and DEN outputs of the bus controller. CEN/AEN inputs may be asynchronous to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. This input may be connected to V_{CC} or GND. |
| | | When MB is HIGH this pin has the AEN function. AEN is an active LOW input which indicates that the CPU has been granted use of a shared bus and the bus controller command outputs may exit 3-state OFF and become inactive (HIGH). AEN HIGH indicates that the CPU does not have control of the shared bus and forces the command outputs into 3-state OFF and DEN inactive (LOW). AEN would normally be controlled by an KS82C289 bus arbiter which activates AEN when that arbiter owns the bus to which the bus controller is attached. |
| | | When MB is LOW this pin has the CEN function. CEN is an unlatched active HIGH input which allows the bus controller to activate its command and DEN outputs. With MB LOW, CEN LOW forces the command and DEN outputs inactive but does not tristate them. |
| ALE | 0 | Address Latch Enable controls the address latches used to hold an address stable during a bus cycle. This control output is active HIGH. ALE will not be issued for the halt bus cycle and is not affected by any of the control inputs. |
| MCE | 0 | Master Cascade Enable signals that a cascade address from a master 8259A interrupt controller may be placed onto the CPU address bus for latching by the address latches under ALE control. The CPU's address bus may then be used to broadcast the cascade address to slave interrupt controllers so only one of them will respond to the interrupt acknowledge cycle. This control output is active HIGH. MCE is only active during interrupt acknowledge cycles and is not affected by any control input. Using MCE to enable cascade address drivers requires latches which save the cascade address on the falling edge of ALE. |
| DEN | 0 | Data Enable controls when data transceivers connected to the local data bus should be enabled. DEN is an active HIGH control output. DEN is delayed for write cycles in the MULTIBUS mode. |
| DT/R | 0 | Data Transmit/Receive establishes the direction of data flow to or from the local data bus. When HIGH, this control output indicates that a write bus cycle is being performed. A LOW indicates a read bus cycle. DEN is always inactive when DT/ \overline{R} changes states. This output is HIGH when no bus cycle is active. DT/ \overline{R} is not affected by any of the control inputs. |
| IOWC | 0 | I/O Write Command instructs an I/O device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive. |
| IORC | 0 | I/O Read Command instructs an I/O device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive. |
| MWTC | 0 | Memory Write Command instructs a memory device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive. |
| MRDC | 0 | Memory Read Command instructs the memory device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive. |
| ΙΝΤΑ | 0 | Interrupt Acknowledge tells an interrupting device that its interrupt request is being acknowledged. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive. |
| V _{CC} | ¥ | System Power: +5V power supply. |
| GND | | System Ground: 0 volts. |



2

BUS ARBITER FOR 80286 MICROPROCESSORS FAMILY

Preliminary

FEATURES/BENEFITS

- Supports Multi-master System Bus Arbitration Protocol
- Synchronizes 80286 Processor with Multi-master Bus
- Low Power-CMOS Process
- Compatible with Intel Bus Standard MULTIBUS[®] (IEEE 796 Standard)
- Three Modes of Bus Release Operation for Flexible System Configuration
- Supports Parallel, Serial, and Rotating Priority Resolving Schemes
- Available in 10MHz and 12MHz Versions

PROCESSOR

STATE MACHINE

Available in 20 Pin Plastic DIP and PLCC Packages

DESCRIPTION

LLOCK

BREO

BCLK

BPRN

BPRO

BUSY

INIT

MULTIBUS

INTERFACE

MULTIBUS®

STATE

ACHIN

The KS82C289 Bus Arbiter is a 5-Volt, 20-pin CMOS component for use in multiple bus master 80286 Microprocessor systems. The KS82C289 provides a compact solution to system bus arbitration for the 80286 CPU.

The complete IEEE 796 Standard bus arbitration protocol is supported. Three modes of bus release operation support a number of bus usage models.



Figure 2a. KS82C289 PLCC Pin Diagram





BUS REQUEST

AND RELEASE LOGIC

Figure 2b. KS82C289 Pin Diagram

® Multibus is a registered trademark of Intel Corp.



STATUS

50/HOLD

51

M/IO

CLK

READ

LOCK ALWAYS CBQLCK

RESET

ÄEN

SYS/RESE

LOCAL

SYSTEM

215

Table 1. KS82C289 Pin Definition

| Symbol | Pin(s) | Туре | | | Name and Function | | |
|------------------|--------|------|---|--|---|--|--|
| CLK | 17 | I. | System Clock the timing re- | caccepts the C ference for the | CLK signal from the KS82C284 Clock Generator chip as bus arbiter and processor interface signals. | | |
| SO/HOLD | 18 | I | Status Input S0 or HOLD is either the $\overline{S0}$ status signal from 80286 or the HOLD signal from some other bus master. The function of this input is established during the processor reset of the KS82C289 Bus Arbiter. The 80286 $\overline{S0}$ pin meets the setup and hold time requirements of this pin. | | | | |
| | | | The $\overline{S0}$ pin function is selected by forcing this input high during the falling edge of processor reset. If the KS82C289 is used to support an 80286 processor, the $\overline{S0}$ output of the processor will be high during reset. | | | | |
| | | | In supporting the 80286 processor, the KS82C289 decodes the $\overline{S0}$ pin together with the other status input pins, $\overline{S1}$ and M/IO, to determine the beginning of a processor bus cycle and initiate bus request and surrender actions. | | | | |
| | | | The HOLD fu the falling edg the KS82C289 | nction of the S ge of processo) monitors the H | 0/HOLD pin is selected by holding this input low during r reset. When supporting a bus master other than 80286, HOLD signal to initiate bus request and surrender actions. | | |
| <u>51</u> , m/io | 19, 1 | 1 | Status Inputs are the status input signal pins from the 80286 processor. The arbiter decodes these inputs together with $\overline{S0}$ /HOLD input to initiate bus request and surrender actions. A bus cycle is started when either $\overline{S1}$ or $\overline{S0}$ is sampled LOW at the falling edge of CLK. The 80286 $\overline{S1}$ and M/IO pins meet the setup and hold time requirements of these pins. | | | | |
| | | | 80286 Bus C | ycle Status En | coding | | |
| | | | M/IO S1 0 0 0 1 0 1 1 0 1 1 1 1 | S0/HOLD 0 1 0 1 0 1 0 1 | Type of Bus Cycle Interrupt acknowledge I/O Read I/O Write None; bus idle Halt or shutdown Memory read Memory write None; bus idle | | |
| | | | When suppor | ting the HOLD H during T _S , th | output of another bus master, the $\overline{S1}$ and M/\overline{IO} pins must ne Status Cycle, for proper operation. | | |
| SYSB/ RESB | 3 | I | System Bus/F system bus i address map address and s system bus w During an inte | Resident Bus is s required for ping circuitry s status pins. The hen the SYSB/ errupt acknowl | an input signal which determines when the multi-master the current bus cycle. The signal can originate from such as a decoder or PROM attached to the processor <i>arbiter</i> will request or retain control of the multi-master RESB pin is sampled HIGH at the end of the T_S bus state. edge cycle, this input is sampled on every falling edge of | | |
| | | | bus cycle is te be met for p | at the end of the erminated by the roper operation | I state until either SYSB/HESB is sampled HiGH or the ne READY signal. Setup and hold times for this pin must n. | | |
| READY | 2 | 1 | READY is an halt or shutdo hold times fo | acitve-LOW sig wn cycle does r this pin mus | anal which indicates the end of the bus cycle. The 80286 not require READY to terminate the bus cycle. Setup and t be met for proper operation. | | |



Table 1. KS82C289 Pin Definition (Continued)

| Symbol | Pin(s) | Туре | Name and Function |
|-------------------|--------|-------------------------|---|
| LOCK | 16 | I | Lock is a processor-generated signal which when asserted (LOW) prevents the arbiter from surrendering the multi-master system bus to any other bus arbiter, regardless of its priority. LOCK is sampled by the arbiter at the end of the T_S (status) bus state. Setup and hold times for this pin must be met for proper operation. |
| ALWAYS/ CBQLCK | 15 | I | Always Release or Common Bus Request Lock can be programmed at processor reset to be either the ALWAYS RELEASE (ALWAYS) strapping option or the COMMON BUS REQUEST LOCK (CBQLCK) control input. Setup and hold times for this pin must be met for proper programming. |
| | | | When this pin is LOW during the falling edge of processor reset (ALWAYS option) the arbiter is programmed to surrender the multi-master system bus after each bus transfer cycle. The KS82C289 will remain in the ALWAYS RELEASE mode until it is reprogrammed during the next processor reset. |
| | | | The bus arbiter is programmed to support the COMMON BUS REQUEST LOCK function by forcing this input pin HIGH during the falling edge of the processor reset. |
| | | | $\begin{tabular}{lllllllllllllllllllllllllllllllllll$ |
| RESET | 4 | I | Processor Reset is an active-HIGH input synchronous to the system clock (CLK). RESET is the processor initialization of the arbiter to release the multi-master bus and clear any pending request. |
| INIT | 6 | I | Initialize is an active-low MULTIBUS® signal used to reset all arbiters on the MULTIBUS system. It will cause the release of the multi-master bus, but will not clear the pending bus master request so that the arbiter can again request the multi-master bus. No arbiters have the use of the multi-master bus immediately after initialization. INIT is an asynchronous signal to CLK. |
| BCLK | 5 | 1 | Bus Clock is the multi-master system bus clock to which the multi-master bus interface signals are synchronized. BCLK can be asynchronous to CLK. |
| BREQ | 7 | 0 | Bus Request is an active-LOW output signal used in the parallel and rotating priority resolving schemes. The arbiter activates BREQ to request the use of the multi-master system bus. The arbiter holds BREQ active as long as it is requesting or has possession of the multi-master system bus. |
| CBRQ | 12 | I/O (open- drain) | Common Bus Request is a MULTIBUS signal that indicates when an arbiter is requesting the MULTIBUS. This pin is an open-drain input/output requiring an external pullup resistor. |
| | | | As an input $\overline{\text{CBRQ}}$ indicates that another arbiter is requesting the multi-master system bus. The input function of this pin is enabled by the $\overline{\text{CBQLCK}}$ signal. Setup and hold times for this pin must be met for proper operation. |
| | | | As an output \overrightarrow{CBRQ} is asserted to indicate that this arbiter is requesting the MULTIBUS. The arbiter pulls \overrightarrow{CBRQ} low when it issues a \overrightarrow{BREQ} . The arbiter release \overrightarrow{CBRQ} when it obtains the MULTIBUS. |
| BPRN | 9 | I | Bus Priority In is an active-low input indicating that this arbiter has the highest priority of any arbiter requesting the system bus. BPRN HIGH signals the arbiter that a higher priority arbiter is requesting or has possession of the system bus. Setup and hold times for this pin must be met for proper operation. |


Table 1. KS82C289 Pin Definition (Continued)

| Symbol | Pin(s) | Туре | Name and Function | | | | |
|-----------------|--------|--------|---|--|--|--|--|
| BPRO | 8 | 0 | Bus Priority Out is an active-low output signal used in the serial priority resolving scheme. BPRO is connected to BPRN of the next lower priority to grant or revoke priority from that arbiter. | | | | |
| BUSY | 11 | 1/0 | Busy is a MULTIBUS signal which is asserted when the system bus is in use. | | | | |
| | | (open- | BUSY is an open drain input/output requiring an external pullup resistor. | | | | |
| | | | As an input $\overline{\text{BUSY}}$ asserted indicates when the MULTIBUS is in use. Setup and hold times must be met for proper operation. | | | | |
| | | | As an output $\overline{\text{BUSY}}$ is asserted to signal when this arbiter has taken control of the MULTIBUS. | | | | |
| AEN | 13 | 0 | Address Enable is the output of the arbiter which goes directly to the processor's address latches, the KS82C288 Bus Controller and the KS82C284 Clock Generator. AEN asserted causes the bus controller and address latches to enable their output drivers. AEN also drives the clock generator ARDYEN input to enable its asynchronous ready input (ARDY). | | | | |
| | | | $\overline{\text{AEN}}$ can also be used as an active-LOW Hold Acknowledge to a bus master other than 80286. It signals to the bus master that control of the system bus has been relinquished when $\overline{\text{AEN}}$ is inactive (HIGH). | | | | |
| | | | Note that AEN goes active relative to BCLK and goes inactive relative to CLK. | | | | |
| LLOCK | 14 | 0 | Level Lock is an active-low output signal decoded from processor LOCK signal. LLOCK can be used as MULTIBUS LOCK when buffered with a tri-state buffer enabled by the AEN signal. LLOCK1 will be cleared by RESET but not by INIT. | | | | |
| V _{CC} | 20 | 1 | +5 volts supply voltage. | | | | |
| GND | 10 | I | Ground. | | | | |



....

DYNAMIC RAM CONTROLLERS

Preliminary

FEATURES

- Direct drive for 256K, 1Mbit and 4Mbit DRAMs
- Page, nibble and static column accesses
- Interleaved or non-interleaved accesses to maximize system performance
- Programmable or mask-programmed versions
- Programmable refresh operations
- Staggered and burst refresh
- Refresh operations virtually transparent to the CPU
- Programmable wait states
- Byte operation with four independent CAS outputs
- Easy interface to all major microprocessors
- Built in delay line
- Synchronous and asynchronous operation
- On-chip capacitive load drivers
- Can be used with 25MHz clock
- CMOS technology for low power consumption
- TTL-compatible inputs
- 68-pin PLCC package (KS84C21)
- 84-pin PLCC package (KS84C22)

Figure 1. KS84C21/C22 Block Diagram

PRODUCT OVERVIEW

The Samsung KS84C21 and KS84C22 are high performance dynamic RAM (DRAM) controllers. They simplify the interface between the microprocessor and the DRAM array, while also significantly reducing the required design time. The KS84C21 supports the 256K DRAM and the 1MBit DRAM, while the KS84C22 supports the 256K DRAM, 1MBit DRAM and 4MBit DRAM.

Both devices are available in either externally programmable or masked programmable versions. The externally programmable version is an economic and flexible design solution for small-scale applications and prototyping. A 23-bit programmable Mode Register allows the selection of various options and features, including synchronous or asynchronous operation; interleaved or non-interleaved operation; burst or non-burst access; insertion of Wait States into the CPU cycle; a variety of refresh options; as well as the ability to fine tune the control signals.

A mask-programmed version of the chip offers the same Mode Register options. However, the chip is programmed at the factory to customer specifications. This version offers maximum system reliability and eliminates the need for external logic.

Both chips have a drive capability of 500pF, sufficient to drive memory arrays of up to 88 DRAMs under worst case conditions. Figure 1 shows a block diagram of the chips.





INTERFACE SPECIFICATIONS

The Dynamic Ram Controller is available in two packages. The KS84C21, shown in Figure 2 is a 68-pin device and supports the 256K DRAM and 1Mbit DRAM. The KS84C22, shown in Figure 3 is an 84-pin device designed for use with the 256K DRAM 1 and 4Mbit DRAM.

Figure 2. Pin Configuration of the KS84C21 DRAM Controller





Table 1 shows detailed pin allocations for the KS84C21, while Table 2 shows the KS84C22. Table 3 provides the input/output signal definitions.

Note on Conventions:

A bar over the signal name is used to denote an active low signal (ADS). Active high signals are shown with no bar (ALE).

Table 1. KS84C21 Pin Allocations

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|---|
| 1 | V _{CC} | V _{cc} |
| 2 | Q5 | Multiplexed Address 5 |
| 3 | V _{SS} | V _{SS} |
| 4 | Q6 | Multiplexed Address 6 |
| 5 | Q7 | Multiplexed Address 7 |
| 6 | Q8 | Multiplexed Address 8 |
| 7 | Q9 | Multiplexed Address 9 |
| 8 | R0 | Row Address 0 |
| 9 | CO | Column Address 0 |
| 10 | R1 | Row Address 1 |
| 11 | C1 | Column Address 1 |
| 12 | R2 | Row Address 2 |
| 13 | C2 | Column Address 2 |
| 14 | R3 | Row Address 3 |
| 15 | СЗ | Column Address 3 |
| 16 | R4 | Row Address 4 |
| 17 | C4 | Column Address 4 |
| 18 | R5 | Row Address 5 |
| 19 | C5 | Column Address 5 |
| 20 | R6 | Row Address 6 |
| 21 | C6 | Column Address 6 |
| 22 | R7 | Row Address 7 |
| 23 | C7 | Column Address 7 |
| 24 | R8 | Row Address 8 |
| 25 | C8 | Column Address 8 |
| 26 | R9 | Row Address 9 |
| 27 | C9 | Column Address 9 |
| 28 | ECAS0 | Enable CAS0 |
| 29 | ECAS1 | Enable CAS1 |
| 30 | ECAS2 | Enable CAS2 |
| 31 | ECAS3 | Enable CAS3 |
| 32 | B0 | Bank Select 0 |
| 33 | B1 | Bank Select 1 |
| 34 | ALE/ADS | Address Latch Enable/ Address Strobe |

| Pin | Signal | · · · · · · · · · · · · · · · · · · · |
|-----|-----------------|---------------------------------------|
| No. | Abbrev. | Signal Name |
| 35 | V _{CC} | V _{CC} |
| 36 | RFRQ/WE | Refresh Request/Write Enable |
| 37 | V _{SS} | V _{SS} |
| 38 | RAS0 | Row Address Strobe 0 |
| 39 | RAS1 | Row Address Strobe 1 |
| 40 | RAS2 | Row Address Strobe 2 |
| 41 | RAS3 | Row Address Strobe 3 |
| 42 | CAS0 | Column Address Strobe 0 |
| 43 | CAS1 | Column Address Strobe 1 |
| 44 | CAS2 | Column Address Strobe 2 |
| 45 | CAS3 | Column Address Strobe 3 |
| 46 | WIN | Write Enable Input |
| 47 | AREQ | Access Request |
| 48 | CS | Chip Select |
| 49 | V _{CC} | V _{CC} |
| 50 | V _{SS} | V _{SS} |
| 51 | V _{SS} | V _{SS} |
| 52 | ML | Mode Load |
| 53 | V _{SS} | V _{SS} |
| 54 | COLINC | Column Increment |
| 55 | V _{CC} | V _{CC} |
| 56 | CLK | Clock |
| 57 | RFCLK | Refresh Clock |
| 58 | DISRFSH | Disable Internal Refresh |
| 59 | RFSH | External Refresh Request |
| 60 | WAITIN | Add Wait State |
| 61 | RFIP | Refresh in Progress |
| 62 | WAIT/DTACK | Wait/Data Transfer Acknowledge |
| 63 | Q0 | Multiplexed Address 0 |
| 64 | Q1 | Multiplexed Address 1 |
| 65 | Q2 | Multiplexed Address 2 |
| 66 | Q3 | Multiplexed Address 3 |
| 67 | V _{SS} | V _{SS} |
| 68 | Q4 | Multiplexed Address 4 |



Preliminary

Table 2. KS84C22 Pin Allocations

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|---|
| 1 | V _{cc} | V _{CC} |
| 2 | Q5 | Multiplexed Address 5 |
| 3 | V _{SS} | V _{SS} |
| 4 | Q6 | Multiplexed Address 6 |
| 5 | Q7 | Multiplexed Address 7 |
| 6 | Q8 | Multiplexed Address 8 |
| 7 | Q9 | Multiplexed Address 9 |
| 8 | Q10 | Multiplexed Address 10 |
| 9 | R0 | Row Address 0 |
| 10 | - | N.C. |
| 11 | _ | N.C. |
| 12 | - | N.C. |
| 13 | C0 | Column Address 0 |
| 14 | R1 | Row Address 1 |
| 15 | C1 | Column Address 1 |
| 16 | R2 | Row Address 2 |
| 17 | C2 | Column Address 2 |
| 18 | R3 | Row Address 3 |
| 19 | СЗ | Column Address 3 |
| 20 | R4 | Row Address 4 |
| 21 | C4 | Column Address 4 |
| 22 | R5 | Row Address 5 |
| 23 | C5 | Column Address 5 |
| 24 | R6 | Row Address 6 |
| 25 | C6 | Column Address 6 |
| 26 | R7 | Row Address 7 |
| 27 | C7 | Column Address 7 |
| 28 | R8 | Row Address 8 |
| 29 | C8 | Column Address 8 |
| 30 | R9 | Row Address 9 |
| 31 | C9 | Column Address 9 |
| 32 | _ | N.C. |
| 33 | R10 | Row Address 10 |
| 34 | C10 | Column Address 10 |
| 35 | ECAS0 | Enable CAS0 |
| 36 | ECAS1 | Enable CAS1 |
| 37 | ECAS2 | Enable CAS2 |
| 38 | ECAS3 | Enable CAS3 |
| 39 | B0 | Bank Select 0 |
| 40 | B1 | Bank Select 1 |
| 41 | ALE/ADS | Address Latch Enable/ Address Strobe |
| 42 | V _{CC} | V _{cc} |

| Pin No. | Signal Abbrev. | Signal Name |
|------------|-------------------|-----------------------------------|
| 43 | RFRQ/WE | Refresh Request/Write Enable |
| 44 | Vss | V _{SS} |
| 45 | RAS0 | Row Address Strobe 0 |
| 46 | RAS1 | Row Address Strobe 1 |
| 47 | RAS2 | Row Address Strobe 2 |
| 48 | RAS3 | Row Address Strobe 3 |
| 49 | CAS0 | Column Address Strobe 0 |
| 50 | CAS1 | Column Address Strobe 1 |
| 51 | CAS2 | Column Address Strobe 2 |
| 52 | CAS3 | Column Address Strobe 3 |
| 53 | | N.C. |
| 54 | WIN | Write Enable Input |
| 55 | AREQ | Access Request |
| 56 | | N.C. |
| 57 | | N.C. |
| 58 | CS | Chip Select |
| 59 | V _{CC} | V _{CC} |
| 60 | V _{SS} | V _{SS} |
| 61 | V _{SS} | V _{SS} |
| 62 | ML | Mode Load |
| 63 | V _{SS} | V _{SS} |
| 64 | V _{SS} | V _{SS} |
| 65 | COLINC | Column Increment |
| 66 | V _{CC} | V _{CC} |
| 67 | CLK | Clock |
| 68 | RFCLK | Refresh Clock |
| 69 | DISRFSH | Disable Internal Refresh |
| 70 | RFSH | External Refresh Request |
| 71 | WAITIN | Add Wait State |
| 72 | RFIP | Refresh in Progress |
| 73 | _ | N.C. |
| 74 | - | N.C. |
| 75 | _ | N.C. |
| 76 | _ | N.C. |
| 77 | _ | N.C. |
| 78 | WAIT/DTACK | Wait/Data Transfer Acknowledge |
| 79 | Q0 | Multiplexed Address 0 |
| 80 | Q1 | Multiplexed Address 1 |
| 81 | Q2 | Multiplexed Address 2 |
| 82 | Q3 | Multiplexed Address 3 |
| 83 | V _{SS} | V _{SS} |
| 84 | Q4 | Multiplexed Address 4 |



Table 3. Interface Signal Definitions

Note: I indicates an input signal. O indicates an output signal. Timing notations (t12) etc. are referenced to the timing diagrams at the end of the product description.

| Symbol | Туре | Description |
|-------------------|------|---|
| ADS/ALE | I | Address Strobe/Address Latch Enable: This input latches row, column and bank addresses, and initiates DRAM access. Addresses are strobed independently of CS, however CS must be low to initiate an access. While ADS or ALE is high, the on-chip address latches are transparent to the input. |
| | | In Mode 0: This input functions as address latch enable ALE. |
| | | In Mode 1: This input is active low, and functions as address strobe signal. The falling edge of $\overline{\text{ADS}}$ also starts an access, if $\overline{\text{CS}}$ is low for the set-up time t12. |
| , | | (Mode is selected by Bit B1 in the Mode Register. See PROGRAMMING THE KS84C21/C22.) |
| AREQ | I | Access Request: This input terminates an access. In non-interleave mode: it brings \overline{RAS} high. In interleave mode: it brings \overline{CAS} and \overline{RAS} high. |
| B0, B1 | I | Bank Select: These inputs are bank addresses, and allow one of up to four memory banks to be selected. Selection depends upon how C4, C5 and C6 in the Mode Register are set. |
| C0-9, 10 | I | Column Address Inputs: These column address bits are usually connected to the high order address bits of the microprocessor. They select columns in the DRAM cell configuration. |
| CAS0-3 | 0 | Column Address Strobe: These inputs strobe the column address. They go low after the programmed Column Address Set-up time of 0 or 10ns. |
| CLK | 1 | Clock: This is the system clock. It is used for bus arbitration and timing purposes. Synchronous access requests must be synchronized with the system clock. The duty cycle is significant if 1/2 Wait State is programmed. |
| CS | I | Chip Select: The \overline{CS} input must be low to enable a DRAM access. Row, column and bank address are strobed independently of \overline{CS} . There is a pre-access setup time. |
| | | In Mode 0 this is the rising edge of CLK, and in Mode 1 the falling edge of ADS. |
| COLINC/ EXTDRF | I | Column Increment/Extend Refresh: This input has two functions. During a DRAM access, toggling COLINC increments the latched column address, which can be used to access incremental memory locations within a row. |
| | | During refresh, EXTDRF extends a refresh cycle, to allow a read-modify-write cycle to be performed in a system with error correction. See ERROR SCRUBBING. |
| DISRFSH | 1 | Disable Internal Refresh: When low, this input disables Internal Refresh. |
| ECAS0-3 | I | Enable CAS0-3: These inputs are used to enable or disable individual \overline{CAS} outputs, or delay \overline{CAS} from going low. They are useful when accessing bytes, nibbles or pages. |
| | | ECASO also programs output WE (RFRQ), and sets the trailing edge of CAS. |



Table 3. Interface Signal Definitions (Continued)

| Symbol | Туре | Description |
|------------|------|---|
| ML | I | Mode Load: This input latches the row, column, $\overline{\text{ECAS0}}$, and bank address inputs into the Mode Register. |
| Q0-9, 10 | 0 | Address Outputs: These outputs are the multiplexed address bits (R0-10, C0-10). They access the memory for read, write and refresh operations. The output load may be as high as 500pF. |
| R0-9, 10 | 1 | Row Address Inputs: These address inputs are usually connected to the low order address bits of the microprocessor. They select rows in the DRAM cell configuration. |
| RAS0-3 | 0 | Row Address Strobe: These row address strobe signals are used to strobe the row addresses into the DRAM. |
| RFCLK | I | Refresh Clock: This input determines the timing of the refresh cycles for the DRAMs. It should be a multiple of 2MHz. It is divided according to bits C0, 1, 2, and C3 in the Mode Register, so that the refresh cycles occur at 15μ s or 13μ s intervals. |
| RFIP | 0 | Refresh in Progress: This output indicates that a refresh cycle is in progress. RFIP goes low one CLK cycle prior to the start of a refresh cycle. |
| RFSH | I | External Refresh Request: Refresh cycles can be requested externally by driving the RFSH signal low. |
| WAITIN | I | Add Wait State: If this input is low, one or two extra Wait States will be added to the access cycle at an external event, e.g. memory read. |
| WAIT/DTACK | 0 | Wait/Data Transfer Acknowledge: This output inserts Wait States into CPU access cycles. The output is controlled by bits R2, R3, R4, R5 and R7, in the Mode Register. |
| WE/RFRQ | 0 | Write Enable/Refresh Request: After Power up reset and in interleave mode, this output functions as refresh request. In non-interleave mode it can be programmed to function as the WE output if ECASO is low in the Mode Register. |
| WIN | I | Write Enable Input: This input controls the \overline{WE} output, and delays \overline{CAS} , if programmed to do so by bit C9 in the Mode Register. |



KS84C21/22 OPERATION

Introduction

The KS84C21/22 support both synchronous and asynchronous operations; interleaved or non-interleaved accesses; burst and non-burst accesses, and a variety of refresh operations. They generate all the signals required to control these various functions, by means of the Mode Register. (See PROGRAMMING THE KS84C21/22.) Timing characteristics for typical operations are shown under AC SWITCHING CHARACTERISTICS.

Reset

Power Up Reset

The KS84C21/22 on-chip power-up reset logic generates a reset pulse:

- At power up;
- If V_{CC} falls well below +3.0V, and reaches V_{CC} min. (Short spikes below the minimum V_{CC} will not reset the chip. However, correct functionality is guaranteed only within the operating conditions.)

When the chip is reset, all internal flip-flops, counters, and the Mode register are reset, and the output lines are inactive: $\overrightarrow{RAS0-3}$, $\overrightarrow{CAS0-3}$, \overrightarrow{WAIT} (\overrightarrow{DACK}), \overrightarrow{RFIP} , \overrightarrow{WE} (\overrightarrow{RFRQ}) are high, while Q0-9, 10 are low. Note that there are no tri-state buffers on any of the outputs.

The chip does not need any time to synchronize after power up, it is operable after 200 microseconds, as required by most DRAMs.

After power-up reset, the Mode Register must be reprogrammed in the programmable version of the chip.

External Reset

The Mode Load signal (\overline{ML}) can also be used to reset the chip. When \overline{ML} is driven low, all counters and flip-flops are reset, and the Mode Register is enabled to receive the mode bit inputs.

Programming the KS84C21/22

The KS84C21/22 has a Mode Register that can be programmed by the user, or mask-programmed at the factory. The outputs from the register control the internal program modes.

Mode Register

Figure 4 shows data flow to and from the Mode Register.

Figure 4. Mode Register Data Flow



The Mode Register receives inputs from the CPU on the address lines: Row addresses R0–9, Column address C0–9, and Bank addresses B0, B1 and ECAS0. These bits are loaded into the Register when Mode Load (\overline{ML}) goes low. Alternatively, the Mode Register may be programmed by initiating a 'dummy' access, as shown in the Mode Load Timing Characteristics (Figure 11, AC Switching Characteristics). \overline{ML} , \overline{CS} and \overline{AREQ} are asserted, the addresses are loaded into the Mode Register on the falling edge of \overline{AREQ} , while \overline{ML} and \overline{CS} are low, or when \overline{ML} goes high (whichever occurs first).

It is necessary to program the chip after power up, and before using it in normal operation. The inputs to the register are encoded to control a variety of functions, as shown in Table 4. Note that inputs R10 and C10 of the KS84C22 do not program the Mode Register.



Table 4. Programming the Mode Register

| ADDRESS LAT | ГСН | | · | | | | | | |
|-------------|--|---------------------------|---|--|---|--|--|--|--|
| B0 | B0 all addre | ows t ess lat | he user to decide whet ches should be perma | ther address inputs shou nently transparent and m | Id be latched by ADS/ALE, or whether the erely allow passage of the address inputs. | | | | |
| | B0 | | | | | | | | |
| | 0 | Addı | ress bits latched. | | | | | | |
| | 1 | Add | ress latches transparent | | | | | | |
| ACCESS MOD | ES | | | | | | | | |
| B1 | B1 al | lows | the user to select eith | her synchronous or asy | nchronous access modes. | | | | |
| | In Mo on the acces | ode 0 (e risin ss. | synchronous), access g edge of the first cloc | s is controlled by the syst k input after ALE goes hi | tem clock, and the access \overline{RAS} is initiated gh. \overline{AREQ} is used to hold \overline{RAS} low during | | | | |
| | In Mo edge | ode 1 of AF | (asynchronous), the lead terminates RAS. | eading edge of ADS init | ates access immediately, and the trailing | | | | |
| | B1 | | | | | | | | |
| | 0 | Acce | ess Mode 0 (synchrono | us) | | | | | |
| | 1 | Acce | ess Mode 1 (asynchrono | ous) | | | | | |
| ENABLE COL | UMN A | DDR | ESS STROBE | · · · · · · · · · · · · · · · · · · · | | | | | |
| ECAS0 | Contr | rols th | ne CAS outputs. Only | one ECAS Mode Reg | ister. | | | | |
| | ECAS | 50 | | . <u> </u> | | | | | |
| | 0 | | ASn outputs are negate E output is selected. | ed with AREQ in non-inter | rleave mode. | | | | |
| | 1 | C in R | ASn outputs can be he terleave mode. FRQ is selected. | ld low until the rising edg | e of CLK, after $\overline{\text{RAS}}$ is deasserted in non- | | | | |
| RAS LOW ANI | D RAS | PRE | CHARGE TIME | | | | | | |
| R0, R1 | These bits control the period of time that RAS is low during refresh operations, and also determine the guaranteed RAS precharge time. The time interval shown (T) is equivalent to one Clock (CLK) cycle. | | | | | | | | |
| | RO | R 1 | RAS Low Time | RAS Precharge Time | | | | | |
| | 0 | 0 | 2T | 1T | | | | | |
| | 0 | 1 | 2T | 2T | | | | | |
| | 1 | 0 | ЗT | 2T | | | | | |
| | 1 | 1 | 4T | 3Т |] | | | | |



Table 4. Programming the Mode Register (Continued)

| WAIT OR DTACK GENERATION FOR NON-BURST MODE ACCESSES | | | | | | | | | |
|--|------------------------|--|--|-------------------------------------|------------------------------------|---------------------------|--|--|--|
| R2, R3, R7 | Thes selec cycle | These bits control the WAIT or DTACK generation modes for R7 non-burst accesses. Bit R7 is set to select either WAIT or DTACK type of output. The time interval shown (T) is equal to one Clock cycle. | | | | | | | |
| | R7 | R2 | WAIT High from Access RAS Low. WAIT High from Access R3 Non-delayed Access DTACK Low from Delayed Access | | | | | | |
| | 0 | 0 | 0 | No wait states | ОТ | | | | |
| | 0 | 0 | 1 | No wait states | 1/2T | | | | |
| | 0 | 1 | 0 | 1/2T | 1/2T | - | | | |
| | 0 | 1 | 1 | 1T | 1T | | | | |
| | 1 | 0 | 0 | | _ | ОТ | | | |
| | 1 | 0 | 1 | | | 1/2T | | | |
| | 1 | 1 | 0 | | _ | 1T | | | |
| - | 1 | 1 | 1 | | _ | 1-1/2T | | | |
| WAIT OR DTA | CK GI | ENER | ATIO | N FOR BURST MODE AC | CESSES | | | | |
| R4, R5 | R4 a | nd R5 | 5 Cont | rol WAIT or DTACK gene | ration modes during burst | mode accesses. | | | |
| | R4 | R5 | | · | Condition | | | | |
| | 0 | 0 | No v | vait states. WAIT stays high | and DTACK stays low from | previous access. | | | |
| | 0 | 1 | 1/2T. | WAIT goes high | on the falling edge of the n | ext CLK. | | | |
| | 1 | 0 | 1T. | WAIT goes high click cycle after | on the rising edge of the nex CAS. | t CLK. DTACK goes low one | | | |
| | 1 | 1 | 0Т. | WAIT (DTACK) fo | ollows CAS. | | | | |
| ADDS WAIT S | TATE | | · · · | | | | | | |
| R6 | R6 ad | dds w | ait sta | ates to the current access | if WAITIN is low. | | | | |
| | R6 | | | Condition | | | | | |
| | 0 | Hold | | low (DTACK high) for one e | extra clock period. | | | | |
| | 1 | Hold | | low (DTACK high) for two e | extra clock periods. | | | | |
| | | | | | | | | | |



Table 4. Programming the Mode Register (Continued)

| INTERLEAVIN | G | | | ~~~ | | | | | | | |
|-------------|---|-------------------------|---------------------------|---|--|--|--|--|--|--|--|
| R8 | R8 Determines whether the DRAM is accessed in interleaved or non-interleaved mode. | | | | | | | | | | |
| | In interleaved mode, the row addresses are multiplexed to the DRAM controller address outputs, after the column addresses have been held for a sufficient time (35ns minimum) after CAS has gone low. | | | | | | | | | | |
| | In non-interleaved mode, the column addresses are held on the DRAM controller address until CAS goes high. | | | | | | | | | | |
| | R8 | | | | | | | | | | |
| | 0 | Inte | rleave | d mode | | | | | | | |
| | 1 | Non | -interl | eaved mode | | | | | | | |
| STAGGEBED | REFRE | SH (| PER | ATIONS | | | | | | | |
| 89 | B9 d | eterm | ines | whether the refr | esh operation is standard, or stangered | | | | | | |
| | Durir | | tanda | rd refresh cycle | all \overline{PAS} outputs will be asserted and deasserted at the same time | | | | | | |
| | Duin | iyas | anua | | All RAS outputs will be asserted and deasserted at the same time. | | | | | | |
| | One selec | or tw ted b | ed ref vo RA vy the | setting of C4-C | the RAS outputs will go low in sequence, at one clock intervals. elected at a time, depending upon the RAS/CAS configuration 6. There is no error scrubbing during this type of refresh. | | | | | | |
| | R9 | | | | | | | | | | |
| | 0 | Star | ndard | refresh | | | | | | | |
| | 1 | Stag | gered | refresh | | | | | | | |
| | FR | | | | | | | | | | |
| C0, C1, C2 | Thes inter clock | e bits nal RE (RE | allow EFRES | the user to sele 6H clock is gene H). | ct the divider for the refresh clock input (RFCLK), from which the rated. Select divider such that the result is an approximately 2MHz | | | | | | |
| | CO | C1 | C2 | | | | | | | | |
| | 0 | 0 | 0 | Divide by 10 | | | | | | | |
| | 0 | 0 | 1 | Divide by 6 | | | | | | | |
| | 0 | 1 | 0 | Divide by 8 | | | | | | | |
| | 0 | 1 | 1 | Divide by 4 | | | | | | | |
| | 1 | 0 | 0 | Divide by 9 | | | | | | | |
| | 1 | 0 | 1 | Divide by 5 | | | | | | | |
| | 1 | 1 | 0 | Divide by 7 | | | | | | | |
| | 1 | 1 | 1 | Divide by 3 | | | | | | | |



Table 4. Programming the Mode Register (Continued)

| REFRESH CL | оск с | NVIDI | ER | | | | |
|------------|--|------------------------------------|--|--|---|--|---|
| C3 | C3 al time. | lows | the us | er to divide the internal refresh | clock (REFRESH), to get th | ne required i | efresh cycle |
| | C3 | | | | ······································ | | |
| | 0 | Divi | de by | 30. Divides the internal REFRES clock period every 15 micros | H clock (usually 2MHz) by 3 seconds. | 80, to produc | e a refresh |
| | 1 | Divi | de by | 26. Divides the internal REFRES clock period every 13 micros | H clock (usually 2MHz) by 2 seconds. | 6, to produc | e a refresh |
| RAS AND CA | S CON | IFIGL | JRATI | ONS | | | |
| C4, C5, C6 | Thes and f array deter | e bits our C , rega mine: | , in co AS or rdless s whe | njunction with B0 and B1 contr utputs, that can be grouped so s of whether the array is arrang ther error scrubbing and inter | rol the RAS and CAS config that each RAS and CAS wi led in 1, 2 or 4 banks. The releaving can be supported | gurations. The setting of the setting | here are four fourth of the ese bits also |
| | C4 | C5 | C6 | RAS and CAS Con | iguration Modes | Error Scrubbing | Support Interleaving |
| | 0 | 0 | 0 | RAS0-3 are brought low during selected during an access but corresponding ECAS can go lo | Yes | No | |
| | 0 0 1 RAS groups are selected by B1. B0 is not used. All CAS outputs are selected, making this mode useful for byte writing via ECASO-3 inputs and the CASO-3 outputs | | B1 B0 0 RAS0, 1 1 RAS2,3 | No | No | | |
| | 0 | 1 | 0 | RAS, CAS pairs selected by B0, A particular CAS cannot go low unless its ECAS is also low. | B1 B0 0 0 RAS0 and CAS0 0 1 RAS1 and CAS1 1 0 RAS2 and CAS2 1 1 RAS3 and CAS3 | Yes | Yes |
| | 0 | 1 | 1 | RASn is selected by B0 and B1. CAS outputs are selected, making this mode useful for byte writing via ECAS0-3 inputs and the CAS0-3 outputs. | B1 B0 0 0 RAS0 0 1 RAS1 1 0 RAS2 1 1 RAS3 | No | No |
| | 1 | 0 | 0 | RAS, CAS groups selected by B1. A particular CAS cannot go low unless its ECAS is also low. | B1 B0 0 — RAS0, 1 and CAS0, 1 1 — RAS2, 3 and CAS2, 3 | Yes | Yes |



Preliminary

Table 4. Programming the Mode Register (Continued)

RAS AND CAS CONFIGURATIONS (Continued)

| | r | | I | | | | | | |
|-------------|------------------------|-----------------------|------------------------|---|-----------------------|---------------------|---|---------------------------------------|----------------------------|
| | C4 | C5 | C6 | RAS and CAS Con | ligura | ation | Modes | Error Scrubbing | Support Interleaving |
| } | 1 | 0 | 1 | RAS, CAS groups are selected | | 1 | ······ | No | Yes |
| | | | | by B1. A particular CAS cannot go low unless its ECAS is also | BI | BO | | | |
| | | | | low. | 0 | _ | RAS0, 1 and CAS0, 1 | | |
| | | - | | | 1 | - | RAS2, 3 and CAS2, 3 | | |
| | 1 | 1 | 0 | RAS0-3 and CAS0-3 are all sel mode is useful for byte writing CAS0-3 outputs. B0 and B1 | ectec via E are | I dur CAS not | ing an access. This 50-3 inputs and the used. | No | No |
| | 1 | 1 | 1 | RASn and CASn are selected by | D1 | DO | | No | Yes |
| | | Ì | | cannot go low unless its ECAS | | 0 | BAS0 and CAS0 | | |
| | i i | | | is also low. | 0 | 1 | RAS1 and CAS1 | | |
| | | | | | 1 | 0 | RAS2 and CAS2 | | |
| | | | | | 1 | 1 | RAS3 and CAS3 | | |
| | L | | - | | | | | I | |
| COLUMN ADE | DRESS | SET | UP T | IME SELECTION | | | | | |
| C7 | C7 all | owst | he us | er to select a minimum guarante | eed s | etup | o time (t _{ASC}) for the | column ad | dress inputs. |
| | C7 | | | | | | | | |
| | 0 | Sele | cts 10 | ns setup time. | | | | ر د | |
| | 1 | Sele | cts On | s setup time. | | | 5 | | |
| ROW ADDRES | S HO | | ME S | ELECTION | | | | | |
| C8 | C8 al | lows | the u | ser to select a minimum guara | ntee | d ho | old time (t _{RAH}) for t | the row add | tress inputs. |
| | C8 | | | | | | | | |
| | 0 | Sele | cts 25 | ns hold time. | | | | | |
| | 1 | Sele | cts 15 | ns hold time. | | | | | |
| DELAY CAS D | URING | G WR | ITE A | ACCESSES | | | | | |
| С9 | C9 all same edge | ows t way after | he us for re RAS | er to delay CAS during write op ad and write operations. If del goes low. | erati ay is | ons. sele | If no delay is select ected, CAS is delay | ed, CAS is t yed for one | reated in the rising clock |
| | C9 | | | | | | | | |
| | 0 | No | delay. | | | | | | |
| | 1 | Dela | y sele | cted. | | | | · · · · · · · · · · · · · · · · · · · | |



Standard Access Operations

The versatile KS84C21/C22 chips support a variety of DRAM operations. They enable read and write accesses, in synchronous or asynchronous mode, with or without interleaving, and in burst or non-burst mode. Typical operations are illustrated in the timing diagrams at the end of this Product Description.

Operating Features

DRAM performance is optimized under the control of the KS84C21/C22, as a function of the special operating features designed into the chips. This section describes some of the features that enhance DRAM performance.

Controlling Precharge Time

The precharge time of the DRAM, or the time the chip takes to stabilize between accesses, negatively impacts the overall access speed of the memory devices. Since the DRAM performance is generally trailing CPU throughput time, the DRAM controller can play an important role in improving overall system performance.

RAS Low and **RAS** Precharge Time. RAS precharge time can be programmed using bits R0 and R1 in the Mode Register. The precharge time is guaranteed during access and refresh. RAS low and RAS precharge times are counted by the rising edges of the CLK input. Each bank of memory devices has its own precharge counter. This is an important feature, since the KS84C21/C22 allows memory interleaving of 2 or 4 memory banks.

AREQ must go high at tC22 with respect to the rising edge of the CLK input, to be counted as 1T of the programmed precharge time. (This means that 1T can be somewhat less than one clock period.)

The KS84C21/C22 inserts Wait States as required, to keep the CPU and DRAM interactions in step. The system designer is responsible, however, for making sure that the appropriate numbers of Wait States are inserted to keep RAS low for the period of time required by the DRAM specification.

CAS Precharge Time. The ECASn input controls CAS precharge time during a burst access. The CASn output is a direct function of the ECASn input. The KS84C21/C22 does not monitor precharge time t_{CP} or t_{NCP} in a page or nibble access.

Access Features

The KS84C21/C22 enables a number of types of DRAM access, that either enhance DRAM performance, or increase the DRAM's flexibility in specific applications.

Static Column Access. With this type of access, a specific memory row is accessed, and the column addresses to that row are toggled, enabling sequential accesses, without invoking a succession of RAS and CAS signals. The input addresses can be either latched or fall-through, as programmed by bit B0 in the Mode Register. This feature does not support random row accesses.

Page Access. For such applications as frame buffer, or printer buffer, the KS84C21/C22 support fast page accesses, in which a specific row is accessed, and incremental column addresses within that row are accessed sequentially. The built in column counter provides the column address. If the row changes, a new access must be initiated with ADS or ALE. This feature does not support random row accesses.

Memory Interleaving. Performance is similarly enhanced if consecutive accesses are made to different memory banks by hiding the precharge time in the access of subsequent access cycle. The KS84C21/C22 supports access to up to 88 DRAMs, arranged in up to four banks, each containing 16 memory devices for data and 6 for error correction. The bank address bits, B0 and B1 are the least significant bits, as seen by the CPU. The KS84C21/C22 ensures that the DRAM will be precharged for the programmed number of CLK cycles by inserting Wait States. The precharge counter, as programmed by R0 and R1, keeps track of the CLK inputs, and after reaching the programmed number, the rising edge of the next CLK input is used to complete the current cycle. The precharge counter starts with the rising edge of the first CLK input (which is counted as 1T) that occurs after the low-to-high transition of AREQ. There is a required setup time to the rising edge of CLK of tC22.

Delay CAS

An early write cycle to a DRAM is useful if the input data is not stable at the falling edge of \overline{WE} , or if bidirectional data buffers are used. With this sort of access, \overline{WE} goes low before CAS is low. The column address bits and data are stored in the DRAM latches on the falling edge of CAS. The data output buffer of the DRAM is tri-stated during the entire RAS cycle.



Preliminary

To achieve an early write cycle, the CAS output of the KS84C21/C22 can be delayed one CLK cycle, if bit C9 of the Mode Register is set appropriately. CAS will go low tC24 after the rising edge of CLK. If CAS has been delayed in this way, and requires further delay, this can be done by holding ECASn high, which prevents CAS from going low.

Conversely, a late write access may be required, in which \overline{WE} is asserted after \overline{CAS} . In this case, the column address bits are latched into the DRAMs on the falling edge of \overline{CAS} and the input data is latched on the falling edge of \overline{WE} .

Wait States

Wait states are required when a relatively slow DRAM is operating with a fast CPU. The KS84C21/C22 generates the WAIT signal, and sends it back to the CPU instructing it to insert a Wait. This means that the CPU will not look for data prematurely, and during a Refresh operation, an access is deferred. Bit R7 of the Mode Register must be set to '0' to instigate this feature.

If the Wait state is not selected, the KS84C21/C22 generates a handshaking signal, DTACK, which is returned to the CPU to acknowledge transfer of data.

Refresh Operations

The KS84C21/22 provide a number of refresh options, as described below.

Automatic Internal Refresh

Internal refresh is generated by an internal refresh counter, which keeps track of the refresh intervals, and also supplies the row address bits required to refresh the memory area. (Internal refresh is a RAS-only operation.) The refresh period is selected by bits C0, C1, C2 and C3 of the Mode Register.

The refresh period for most DRAMs is 15 microseconds. This means that the one megabit DRAM has to be refreshed every eight milliseconds, during which time, 512 rows must be accessed. This calls for a 9-bit refresh counter. The KS84C21 has a 10-bit counter, and the C22 has an 11-bit counter. The extra bits are used for error scrubbing over the whole address range.

If a refresh is requested by the on-chip Refresh counter, while an access is in progress, that access is finished before the refresh cycle is initiated. The next access is deferred until the refresh cycle is complete. The wait logic automatically inserts Wait States.

Internal refresh is possible in both interleaved and noninterleaved modes.

Automatic Internal Staggered Refresh

Staggered refresh, during which the RAS signals are staggered at one CLK intervals, can be selected by appropriately setting bit R9 in the Mode Register. This type of cycle allows the memory area to be refreshed in two or four refresh operations that are interspersed with regular memory accesses. Staggering refresh operations reduces the switching current.

External Controlled Refresh

Refresh operations can be controlled externally and can be either 'all RAS' or staggered. As for internal refresh, the row address bits are supplied by the on-chip refresh counter.

Internal refresh must be disabled by driving DISRFSH low. RFSH must go low at setup time tR1.

Refresh Request Divider

The refresh request divider (derived from the programmable divider asserts RFRQ externally, if internal or external refresh has been selected by DISRFSH.

Clearing the Refresh Counter (Row Address)

The refresh counter is cleared by driving DISRFSH high and RFSH low, with a setup time of tR1 to the rising edge of CLK. This procedure does not invoke a refresh of the DRAM.

Error Scrubbing

In a system with error correction, transparent error scrubbing is one method of increasing data integrity. A full access is performed during refresh, during which data and ECC bits are continuously updated and checked, and random bit errors corrected. The error scrubbing option is selected by appropriately setting bits C4, C5 and C6 of the Mode Register.

When the KS84C21/22 are programmed for error scrubbing, a complete memory access is performed during the refresh cycle. The 12- or 13-bit internal scrubbing counter provides the column address bits, and the 10- or 11-bit refresh counter provides the row address bits. Error scrubbing is done by word, not by byte.

If the error correction circuitry detects an error, the error is corrected by writing the corrected word to the DRAM by means of the read-modify-write operation. (The data is read and checked during the read portion, and modified/corrected data is written back during the write portion.)



To enable this type of cycle, EXTDRF must be asserted while RAS is low. RAS and CAS remain low until the rising edge of the next CLK, after EXTDRF has gone low again.

Although the KS84C21/22 control the error scrubbing, they do not provide the error correction circuitry.

Access Modes

The KS84C21/22 supports both synchronous and asynchronous operations. The user can select the mode most suited to the microprocessor with which the DRAM is interfacing, by means of bit B1 in the Mode Register.

Mode 0 — Synchronous Access

Mode 0 is selected when B1 = 0. To initiate a Mode 0 operation, ALE must pulse high t02 before the rising edge of the clock input (CLK). Provided that the chip select signal (\overline{CS}) has been established at t01 before the rising edge of the next CLK input, access will start on the rising edge of that CLK.

Since ALE is high, the address latch is transparent to the address inputs, and, if the chip is programmed in Address Latch Mode (B0 = 0), the latch stores the address bits that were present one setup time (t06) before the high-to-low transition of ALE. If the chip is not in Latch Mode (B0 = 1), the address inputs have to meet the setup time of t05 to the rising edge of CLK, to make sure that the row address bits are on the Q output when row address strobe (\overrightarrow{RAS}) is asserted.

Mode 1 — Asynchronous Access

Mode 1 is selected when B1 = 1. To initiate a Mode 1 operation, \overline{CS} must be low for t12 before \overline{ADS} goes low. If the chip is programmed in Address Latch Mode, the address latch, which is transparent to address inputs while \overline{ADS} is high, stores the address that was present one set up time t14 before the high-to-low transition of the \overline{ADS} signal.

Interleaving

The KS84C21/22 support both interleaved and noninterleaved memory operation. Interleaving is controlled by the R8 input to the Mode Register.

Interleaving

With R8 set at 0, the chip supports interleaved accessing of the DRAM. This is a way of reducing access cycle time. In interleaved mode, access cycles (read or write) are overlapped, so that before an access cycle is completed in one memory bank location, another access may be started in a different memory bank. Since the precharge time of most DRAMs is between 80 and 100 nanoseconds (about the same length as t_{RAS}), interleaving can save up to 50% of cycle time.

Memory accesses can only be overlapped in physically separated banks of memory, and may occur during precharge time.

Interleaving can take place in either Mode 0 or Mode 1.

Non-Interleaving

When R8 is set at 1, the chip does not support interleaving. The address lines from the microprocessor are connected to the Row (R), Column (C), and Bank (B) inputs of the KS84C21. B0 and B1 (bank address bits) may be connected to the most significant or the least significant address bits.

Access starts in Mode 0 if ALE pulses high t02 before the edge of the CLK input. In 1, access starts when CS remains low for t12 before the falling edge of ADS. In both cases, access is terminated when AREQ goes high, terminating RAS. CAS goes high or stays low until the rising edge of the next CLK, as programmed by ECAS0



DC ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings

| DC Supply Voltage 7V | All Input and Output Voltage V _{SS} - 0.5V to +7V |
|-----------------------------------|--|
| Temperature Under Bias 0°C + 70°C | Power Dissipation at 25MHz 0.6W |
| Storage Temperature | E.S.D |

Note: If the device is used beyond the maximum rating, permanent damage may occur. Operation should be limited to those conditions specified under DC Electrical Characteristics.

DC Electrical Characteristics ($T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 4.5V$ to 5.5V, $V_{SS} = 0V$)

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|------------------|-----------------------------|--|------|-----|----------------------|--------|
| VIH | Input High Voltage | Tested with limited Test pattern | 2.0 | | V _{CC} +0.5 | V |
| VIL | Input Low Voltage | Tested with limited Test pattern | -0.5 | | 0.8 | V |
| V _{OH1} | Q and WE Outputs | I _{OH} = -10mA | 2.4 | | | V |
| V _{OL1} | Q and WE Outputs | I _{OL} = 10mA | | | 0.5 | V |
| V _{OH2} | All outputs except Q and WE | I _{OL} = -3mA | 2.4 | | | V |
| V _{OL2} | All outputs except Q and WE | I _{OL} = 3mA | | | 0.5 | V |
| lin | Input Leakage Current | V _{IN} = V _{CC} or V _{SS} | | | ±10 | μA |
| HLML | ML Input Current | V _{IN} = V _{SS} | | | 200 | μA |
| I _{CC1} | Quiescent Current | CLK at 25MHz Inputs Inactive | | | 15 | mA |
| I _{CC2} | Supply Current | Inputs Active (I load = 0) | | | 2.5 | mA/MHz |
| C _{IN} | Input Capacitance | f _{IN} at 1MHz | | 5 | 10 | pF |

AC SWITCHING CHARACTERISTICS

Figure 5 shows a typical test circuit, while Figure 6 shows the output drive levels. Figures 7 through 14 provide switching characteristics for a number of typical KS84C21/C22 operations:

- Figure 7. Mode 0 Interleave
- Figure 8. Mode 0 Wait State, Non-Interleave
- Figure 9. Mode 1 Interleave, Address Latch
- Figure 10. Burst Access, Page Mode
- Figure 11. Non-Interleave, Delay CAS
- Figure 12. Mode Load
- Figure 13. CLK, RFCLK Timing
- Figure 14. Internal Refresh
- Figure 15. Refresh and Extend Refresh
- Figure 16. Staggered Refresh

Unless otherwise stated V_{CC} = 4.5V to 5.5V, $0 < T_A < 70^{\circ}C$

 $\label{eq:load_capacitance: Q0-Q9, Q10} \begin{array}{c} C_L \approx 500 \text{pF} \\ \hline WE & C_L \approx 700 \text{pF} \\ \hline RAS0-3, \ CAS0-3 & C_L \approx 175 \text{pF} \\ \hline All \ other \ Outputs & C_L \approx 50 \text{pF} \end{array}$

All minimum and maximum values are measured in nanoseconds.



KS84C21/C22

CAPACITIVE LOAD SWITCHING

Figure 5. Switching Test Circuit



*Ipd SPECIFIED AT C_L = 500pF ALL Q OUTPUTS C_L = 175pF RAS AND CAS OUTPUTS C_L = 700pF WE OUTPUT

TYPICAL SWITCHING CHARACTERISTICS

Figure 6a. Output Drive Levels

Figure 6b. Simplified Output Driver Schematic





AC Testing inputs are driven at 3.0V for a logic "1" and 0.0V for a logic "0". Timing measurements are made at 2.4V for a logic "1" and 0.8V for a logic "0" at the outputs.



Preliminary

Figure 7. Mode 0 Interleave



| No. | Parameter | Min | Max |
|--------|--|-----|-----------|
| 01 | CS Low to CLK Rising Edge | 10 | |
| 02 | ALE High to CLK Rising Edge | 15 | 1T |
| 03 | Address Hold Time from CLK Rising Edge not using the on-Chip Address Latch | t08 | |
| 04 | ALE Pulse Width | 15 | |
| 05 | Address Set-up to CLK Rising Edge not using the On-Chip Address Latch | 20 | |
| 06 | Address Set-up to ALE Falling Edge using the On-Chip Address Latch | 3 | |
| 07 | CLK Rising Edge to RAS Low | | 35 |
| 08 | CLK Rising Edge to CAS Low (non- delayed access) | | |
| а | t _{RAH} = 15ns, t _{ASC} = 0ns | | 85 |
| b | $t_{RAH} = 15ns, t_{ASC} = 10ns$ | | 95 |
| c d | $t_{RAH} = 25ns, t_{ASC} = 0ns$ $t_{RAH} = 25ns, t_{ASC} = 10ns$ | | 95 105 |
| 09 | ALE Low to CLK Rising Edge Setup | 15 | |
| 010 | CS Low while AREQ Low | 0 | |
| 012 | Address Hold Time from ALE falling edge using the On-Chip Address Latch | 10 | |

| No. | Parameter | Min | Max |
|-----|---|-----|-----|
| C2 | Address to Q output | | 35 |
| СЗ | Row Address Hold Time, t _{RAH} = 15ns | 15 | |
| C4 | Row Address Hold Time, t _{RAH} = 25ns | 25 | |
| C5 | Column Address Set-up Time t _{ASC} = 0ns | 0 | |
| C6 | Column Address Set-up Time t _{ASC} = 10ns | 10 | |
| C7 | CLK Rising Edge to \overline{RAS} active after delayed access | | 35 |
| C8 | CLK Rising Edge to CAS active after delayed access | | |
| а | t _{RAH} = 15ns, t _{ASC} = 0ns | | 85 |
| b | t _{RAH} = 15ns, t _{ASC} = 10ns | | 95 |
| C | t _{RAH} = 25ns, t _{ASC} = 0ns | | 95 |
| d | t _{RAH} = 25ns, t _{ASC} = 10ns | | 105 |
| C12 | AREQ High to RAS High | 35 | |
| C17 | AREQ High to CASn High | 25 | |
| C20 | Column Address Hold Time in Interleave | 35 | |
| C22 | AREQ High to CLK Rising Edge to recognized as 1T of RAS precharge | 15 | 1T |
| W03 | CS Low to WAIT Low if No Wait State programmed | | 25 |
| W5 | CLK Rising Edge to WAIT High | | 25 |
| | CLK High to DTACK Low | | 35 |



Preliminary





| No. | Parameter | Min | Max |
|-----|--|-----|-----|
| C12 | AREQ High to RAS High | | 35 |
| C13 | ECASn High to CASn High or ECASn Low to CASn Low | | 25 |
| C21 | AREQ Rising Edge to ECAS Rising Edge in order not to start a Wait State | 20 | |
| C25 | CLK Rising Edge to CASn High if ECASn low at AREQ Rising Edge (if Delay Programmed by ECAS0) | | 30 |
| C26 | ECAS Low Set-up to CLK Rising Edge during burst access | 20 | |

| No. | Parameter | Min | Max |
|-----|--|-----|-----|
| W01 | WAITIN Low to CLK Rising Edge to Add Wait State (s) if no Wait State is programmed | 5 | |
| W02 | ALE Rising Edge to \overline{WAIT} Low (\overline{CS} must be Low) | | 25 |
| W1 | CLK to WAIT High | _ | 30 |
| W2 | CLK to DTACK Low | | 30 |
| WЗ | AREQ Rising Edge to DTACK High | | 25 |
| W4 | ECAS Rising Edge to WAIT Low | | 25 |
| W5 | CLK Rising Edge to WAIT High | | 25 |
| | CLK High to DTACK Low 0T Programmed | | 35 |
| W6 | WAITIN Low to ECAS Rising Edge to Add Wait State(s) | 5 | |
| W7 | ECAS High to DTACK High during burst access | | 35 |
| W8 | ECAS low to DTACK Low during Burst Access (0T programmed) | | 35 |



.....

Preliminary

Figure 9. Mode 1, Interleave, Address Latch



| No. | Parameter | Min | Max |
|-----|---|-----|-----|
| C2 | Address to Q output | | 35 |
| СЗ | Row Address Hold Time, t _{RAH} = 15ns | 15 | |
| Ç4 | Row Address Hold Time, t _{RAH} = 25ns | 25 | |
| C5 | Column Address Set-up Time t _{ASC} = 0ns | 0 | |
| C6 | Column Address Set-up Time t _{ASC} = 10ns | 10 | |
| C12 | AREQ High to RAS High | | 35 |
| C17 | AREQ High to CAS High | | 25 |
| C20 | Column Address Hold Time in Interleave | 35 | |
| W12 | ADS Low to DTACK Low OT from RAS Programmed R2, 3 = '0', R7 = '1' | | 40 |

| No. | Parameter | Min | Max |
|-----|---|-----|-----|
| 11a | ADS Low to CLK Rising Edge | 7 | |
| 11b | ADS Low to CLK, to guarantee WAIT DTACK output | 25 | |
| 12 | CS to ADS Low Set-up Time | 5 | |
| 13 | ADS Falling Edge to RAS Low during an Access | | 35 |
| 14a | Address Set-up to ADS Falling Edge using the On-Chip Address Latch | 10 | |
| 14b | Address Set-up to ADS Falling Edge not using the On-Chip Address Latch | 10 | |
| 15a | Address Hold after ADS Falling Edge using the On-Chip Address Latch | 8 | |
| 15b | Address Hold after ADS Falling Edge not using the On-Chip Address Latch | t16 | |
| 16 | ADS Low to CAS Low C9 = '0' (not delayed access) | | |
| а | t _{RAH} = 15ns, t _{ASC} = 0ns | | 85 |
| b | $t_{RAH} = 15$ ns, $t_{ASC} = 10$ ns | | 95 |
| С | $t_{RAH} = 25$ ns, $t_{ASC} = 0$ ns | | 95 |
| d | t _{RAH} = 25ns, t _{ASC} = 10ns | | 105 |
| 18 | ADS held High from CLK Rising Edge | 3 | |
| 19 | ADS Pulse Width | 10 | |



Figure 10. Burst Access — Page Mode



| No. | Parameter | Min | Max |
|-----|--|-----|-------------|
| C13 | ECASn High to CASn High | | 25 |
| C15 | COLINC Rising Edge to Column Address Output | | 35 <u>.</u> |

| No. | Parameter | Min | Max |
|-----|---------------------------------|-----|-----|
| C16 | COLINC High Set-up to ECASn Low | 15 | |
| C23 | ECASn Low to CAS Low | | 25 |
| C27 | COLINC Pulse Width | 20 | |

Figure 11. Mode Load



| No. | Parameter | Min | Max |
|-----|------------------------------|-----|-----|
| M1 | Mode Address Set-up Time | 5 | |
| M2 | Mode Address Hold Time | 5 | |
| MЗ | ML asserted to AREQ asserted | 10 | |

| No. | Parameter | Min | Мах |
|-----|--------------------------------------|-----|-----|
| M4 | CS asserted to AREQ asserted | 5 | |
| M5 | Mode Address Hold Time from AREQ Low | 30 | |
| M6 | Mode Address Set-up Time to AREQ Low | 0 | |



Preliminary

.

Figure 12. Non-Interleave — Delay CAS



| No. | Parameter | Min | Max |
|-----|--|-----|-----|
| 011 | WIN low to CLK Rising Edge to delay CAS (C9 = '1') | 5 | |
| C14 | WIN to WE | | 40 |
| C24 | CLK Rising Edge to CAS Low if delayed by WIN | | 30 |
| C25 | CLK Rising Edge to CASn High if ECASn Low at AREQ (if delay programmed by ECAS0) | | 30 |

| No. | Parameter | Min | Max |
|------|--------------|-----|-----|
| C18 | CLK High | 15 | |
| C18a | CLK Low | 15 | |
| C19 | CLK Period | 40 | |
| C28 | RFCLK High | 15 | |
| C28a | RFCLK Low | 15 | |
| C29 | RFCLK Period | 40 | |

Figure 13. CLK, RFCLK Timing







Figure 14. Internal Refresh - Interleave Access

| No. | Parameter | Min | Max |
|-----|--|-----|-----|
| R5 | AREQ High to RFIP Low for Pending Refresh Burst Access | | 35 |
| R6 | CLK Rising Edge to RFIP High for Pending Refresh Ending | | 35 |
| R7 | CLK Rising Edge to Refresh RAS Ending | | 30 |
| R9 | CLK Rising Edge to Refresh RAS Starting | | 35 |
| R13 | CLK Rising Edge to RFRQ High | | 35 |

1



Preliminary

Figure 15. Refresh and Extended Refresh



| No. | Parameter | Min | Max |
|-----|--|-----|-----|
| R1 | RFSH Low Set-up to CLK Rising Edge | 5 | |
| R2 | DISRFSH Low Set-up to CLK Rising Edge | 15 | |
| R3 | EXTDRF Set-up to CLK Rising Edge | 12 | |
| R4 | CLK Rising Edge to RFIP Low | | 30 |
| R5 | AREQ High to RFIP Low for Pending Refresh Burst Access | | 35 |

| No. | Parameter | Min | Max |
|-----|--|-----|-----|
| R6 | CLK Rising Edge to RFIP High for Pending Refresh Ending | | 35 |
| R7 | CLK Rising Edge to Refresh RAS Ending | | 30 |
| R9 | CLK Rising Edge to Refresh RAS Starting | | 35 |
| R10 | RFSH Low Pulse Width | 15 | |

Figure 16. Staggered Refresh





Preliminary

NOTES ON TIMING CHARACTERISTICS

This section provides notes on timing characteristics for the following operations:

- Interleaving (Figures 7, 9 and 14)
- Two consecutive accesses to the same bank
- Refresh (Figures 14, 15 and 16)
- Wait States (Figure 8)

Interleaving

Relevant Mode Bits

| R8 | Interleave/non-interleave | mode |
|----|---------------------------|------|
| R8 | Interleave/non-interleave | mod |

- C4, 5, 6 Select Interleave 2, 4, 5, or 7
- B0 Address latch mode
- B1 Access Modes
- C7 Column Address Setup Time
- C8 Row Address Hold Time
- R0, 1 RAS Precharge Time

External Signal Inputs

| CS | This input enables the access cycle. Mode 0: It must be low for t01 before the rising edge of <u>CLK.</u> <u>CS</u> must stay low until <u>AREQ</u> goes low. Mode 1: It must be low t12 before the falling edge of <u>ADS</u> . |
|----------------|--|
| ADS | Mode 1: This input latches the address during asynchronous accesses. The falling edge must occur t11 before the rising edge of CLK. It may go high after AREQ was low for one CLK period. The address of the R, C and B inputs is latched at the falling edge of ADS, if bit B0 in the Mode Register is '0'. While ADS is high, the address latches are transparent to the input. |
| ALE | Mode 0: This input latches the address during synchronous accesses. The rising edge must occur t02 before the rising edge of the next CLK input which starts an access. This is also true if the on-chip address latch is programmed in fall-through mode (bit B0 in the Mode Register is '1'). |
| AREQ | This input ends the active time of RAS and CAS. It may go low with ADS or some time later. AREQ has to be high tC22 before the rising edge of CLK in order to be recognized as 1T of precharge time. |
| | \overrightarrow{RASn} and \overrightarrow{CASn} go high at the rising edge of \overrightarrow{AREQ} , independently of \overrightarrow{ADS} . Example: If $\overrightarrow{RAS3}$ followed by $\overrightarrow{RAS1}$ has been invoked, $\overrightarrow{RAS3}$ goes high with the first rising edge of \overrightarrow{AREQ} and $\overrightarrow{RAS1}$ with the second. |
| | RAS Precharge time: If two consecutive access cycles address the same bank, i.e. the two least significant bits do not change, the precharge time trap is met by invoking Wait States. |
| ECASn | ECASn must be toggled to invoke a burst access while RASn is low. |
| | CAS precharge time: The CAS precharge time during burst access must be controlled by the ECAS inputs. KS84C21/22 do not monitor the duration of CAS. |
| R, C B0, B1 | Mode 0: Address inputs must be stable t05 before CLK goes high if the address latches are fall through, and t06 if the address bits are latched. The address hold time is t03 or t12. |
| | Mode 1: Address inputs must be stable for a setup time of t14a and t14b before $\overline{\text{ADS}}$ goes low. The address hold time is t15a and t15b for latched and unlatched address bits. |
| | Note: To meet the address hold time requirements, the KS84C21/22 guarantee that the column address is turned on for 35ns. If an access is initiated before the column address is turned on, the column address may change, since the address latches are transparent while ADS or ALE is high. |



External Signal Inputs (Continued)

B0, B1 These two inputs should be connected to the two least significant address bits. B0 and B1 select one of the memory banks, depending upon the setting of bits C4, C5 and C6 in the Mode Register. Set-up and hold times are as described for the address inputs.

Signal outputs

- Q-Row The Q outputs are the multiplexed address outputs. The row address is on the Q-outputs after the propagation delay time tC2. The row address appears after a Column Address Hold time of 35ns minimum (interleave mode only).
- RASn The row address is guaranteed to be stable when RAS goes low. RASn stays low as long as AREQ is low and then stays high for the programmed number of CLK cycles. If required, Wait States are requested by the output WAIT or DTACK.
- CASn This output goes low after t16, guaranteeing the programmed Column Address Set-up time of 0ns or 10ns and the Row Address Hold time of 15ns or 25ns.
- Q-Coln After the Row Address Hold time has elapsed, the column address is multiplexed to the Q outputs. After the Column Address Hold time of min. 35ns, the row address will again be on the output.
- WE/RFRQ This output signal is asserted when an internal or external refresh is requested. In interleave mode, the WE input to the DRAMs must be controlled by external logic.

Two Consecutive Accesses to the Same Bank

External Signal Inputs

| AREQ | AREQ must go high to end the access in progress, before a pending access can be executed. |
|---------|---|
| ADS/ALE | An access may be started while \overline{AREQ} is high or low. This means that \overline{ADS} or ALE may go low while \overline{CAS} is active. |

Signal Outputs

- WAIT or
 This output is asserted when the same bank is accessed in two consecutive cycles, and/or the RASn

 DTACK
 precharge time for the current access is less than the programmed precharge time. The WAIT output if programmed, is asserted immediately when the KS84C21/C22 detects that the bank did not change and the DRAM was not precharged.
- RASn
 These outputs go high with the rising edge of AREQ, and remain high for the number of CLK cycles

 programmed by R0 and R1 in the Mode Register. After the precharge time has elapsed, a pending
 access is executed on the rising edge of the CLK that ended the precharge time. These conditions are

 true for both Mode 0 and Mode 1.
 access is executed on the rising edge of the CLK that ended the precharge time.

Refresh

ή

Relevant Mode Bits

- R0, R1 RAS low time during refresh and RAS precharge time.
- R9 Staggered refresh
- C0-3 Refresh clock divider
- C4-6 Select 0, 2, 4 is error scrubbing during refresh

External Signal Inputs

ECAS0 If ECAS0 is set low in the Mode Register, the output WE/RFRQ becomes WE. If ECAS0 is high at this time, WE/RFRQ will function as refresh request. However, in interleave mode, this output is always RFRQ.



External Signal Inputs (Continued)

- DISRFSH When high, this signal enables internal refresh, and when low, externally controlled refresh. External refresh can also be invoked by the RFSH input.
- RFSH Must stay high for internally controlled refresh cycles. If DISRFSH is low, the RFSH input controls the number of refresh cycles performed, depending on how long it stays low. One refresh cycle is performed it RFSH is low for a minimum of one CLK period, and then goes high tR1 before the rising edge of the CLK input that ends the refresh operation.

The Refresh Counter can be cleared with DISRFSH high and RFSH low with the set-up time t21 to CLK rising edge.

COLINC/ EXTDRF If error scrubbing has been chosen and this input goes high while RAS is low, the refresh cycle in progress is extended to allow a read-modify-write cycle for error correction. RAS and CAS remain low until the rising edge of the next CLK input after EXTDRF has gone low again.

Signal Outputs

- RFIP
 This signal goes low one CLK period before RAS goes low, and goes high on the rising edge of the CLK that ends the RAS active cycle.
- WAIT/DTACK If an access is requested during the refresh period, this access is deferred by inserting Wait States until refresh is complete.
- WE or RFRQ
 This output becomes RFRQ in interleave mode. If RFRQ programmed to do so by ECASO, it becomes RFRQ in non-interleave mode. RFRQ goes low when an internal refresh request occurs, and goes high when the refresh RAS is sserted. RFRQ is activated regardless of internally or externally controlled refresh.
- RASnThis signal goes low after the precharge time of the access in progress, to start the refresh operation. It
is toggled high and low for the number of CLK cycles programmed by R0 and R1 in the Mode Register.All RAS inputs go low at the same time, or are staggered at one CLK intervals Figure 16) if a staggered
refresh is programmed by Mode bit R9.

The refresh counter (controlled either internally or externally) is incremented at every refresh, on the rising edge of RAS3.

Wait States

Relevant Mode Bits

| R2, R3 | Wait during non-burst access |
|--------|---|
| R4, R5 | Add Wait State(s) to the current access if WAITIN is low. |
| R7 | Select WAIT or DTACK. |

External Signal Inputs

- ALE Mode 0: WAIT goes low after the rising edge of ALE, if CS is low. If CS is high when ALE goes high, then the WAIT output will not be asserted until CS enables the access.
- ADS Mode 1: Wait State starts if an access is initiated by ADS going low, provided that CS is low at set up time t12.

AREQ If this input goes high, DTACK goes high after a maximum interval of tW3.

ECASnDuring a non-burst access, ECAS inputs are normally low, unless CASn is delayed from going low.During burst access, the rising edge of ECASn starts a Wait State while AREQ is low. The Wait State is
terminated as programmed by R4 and R5 in the Mode Register. ECASn must stay low tC21 after AREQ
goes high. This ensures that no further Wait State is inserted.



External Signal Inputs (Continued)

WAITIN

Keeping this signal low allows Wait States to be inserted at particular external events, such as read instructions, or into a portion of memory that requires additional Wait States. WAITIN can be deasserted one CLK period before WAIT ends and DTACK starts. The active time of WAIT or DTACK is prolonged by one or two CLK cycles. WAITIN must be low for a setup time of tW01 in Mode 0, and tW11 in Mode 1, and must stay low for a minimum of one CLK period before the Wait State ends.

Signal Outputs

WAIT/DTACK This output is either WAIT or DTACK, depending on the setting of R7 in the Mode Register. WAIT goes low and DTACK stays high for the programmed number of Wait States. Wait States are inserted if necessary to meet the RAS precharge time, or to delay access.

There is a precharge counter for every bank. If the RAS precharge time has not elapsed at the expected number of CLK cycles, WAIT output goes low, or DTACK stays high, to instruct the CPU to insert Wait States until the precharge time has elapsed.

Wait During Non-Burst Access

The first access of any memory cycle is always a non-burst access.

 WAIT
 Mode 0:
 WAIT goes low after tW02 and stays low for the programmed number of clock periods after

 RAS
 goes low. CS
 must meet the set-up time before the rising edge of CLK.
 WAIT is delayed from

 going low until CS
 goes low. It stays high if zero Waits states are programmed. If WAITIN goes low at
 tW01 before the rising edge of CLK, one or two extra Wait States are inserted, depending upon the setting of R6 in the Mode Register.

Mode 1: WAIT goes low after the CS set up time to \overline{ADS} low' of tW13, and stays low for the programmed number of Wait States after \overline{RAS} goes low. It stays high if zero Wait States are programmed. If WAITIN goes low tW11 before the falling edge of \overline{ADS} , one or two extra Wait States are inserted. WAIT does not go low when \overline{ADS} goes low, if an access does not start (that is if \overline{CS} is high.)

DTACK Mode 0: DTACK stays high for the programmed number of clock cycles of RAS goes low. It switches to high a maximum interval of tW3 after AREQ goes high. If WAITIN goes low tW01 before the rising edge of the CLK which starts the access, DTACK stays high for one or two extra CLK cycles, depending upon the setting of bit R6 in the Mode Register.

Mode 1: DTACK stays high for the programmed number of CLK cycles after RAS goes low. It goes high tW3 after AREQ goes high. If WAITIN goes low tW11 before the rising edge of CLK, DTACK will stay high for one or two additional CLK cycles, depending upon the setting of bit R6 in the Mode Register.



PACKAGE DIMENSIONS

The Samsung KS84CXX DRAM Controllers are available in two packages. The KS84C21 68-Pin PLCC package is shown in Figure 17, while the 84-Pin version is shown in Figure 18.







Figure 18. 84-Pin PLCC Package

ORDERING INFORMATION AND PRODUCT CODE



SAMSUNG products are designated by a Product Code. When ordering, please refer to products by their full code. For unusual, and/or specific packaging or processing requirements not covered by the standard product line, please contact the SAMSUNG MOS Products Group.



KS85C30

SERIAL COMMUNICATION CONTROLLER (SCC)

Preliminary

FEATURES/BENEFITS

- Low power CMOS
- Pin compatible to NMOS versions
- Two independent, 0 to 2.5M bit/second, full-duplex channels, each with a separate crystal oscillator, baud rate generator, and Digital Phase-Locked Loop for clock recovery.
- Multi-protocol operation under program control; programmable for NRZ, NRZI, or FM data encoding.
- Asynchronous mode with five to eight bits and one, one and one-half, or two stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection.
- Synchronous mode with internal or external ٠ character synchronization on one or two synchronous characters and CRC generation and checking with CRC-16 or CRC-CCITT preset to either 1s or 0s.
- SDLC/HDLC mode with comprehensive frame-level control, automatic zero insertion and deletion, I-field residue handling, abort generation and detection. CRC generation and checking, and SDLC Loop mode operation.
- Local Loopback and Auto Echo modes.
- Supports T1 digital trunk.
- Enhanced DMA support
- 10 × 19-bit status FIFO

DESCRIPTION

The KS85C30 CMOS SCC, Serial Communications Controller, is a CMOS version of the industry standard NMOS SCC. It is a dual channel, multi-protocol data communications peripheral that easily interfaces to CPU's with either multiplexed or non-multiplexed address/data buses. The advanced CMOS process offers lower power consumption, higher performance, and superior noise immunity. The programming flexibility of the internal registers allows the SCC to be configured to satisfy a wide variety of serial communications applications. The many on-chip features such as baud rate generators, digital phase locked loops, and crystal oscillators dramatically reduce the need for external logic. Additional features including a 10 × 19-bit status FIFO and 14-bit byte counter were added to support high speed SDLC transfers using DMA controllers.

The SCC handles asynchronous formats, synchronous byte-oriented protocols such as IBM Bisync, and synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (cassette, diskette, tape drives, etc.).

The device can generate and check CRC codes in any synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.





KS85C30 Pin Description

The following section describes the pin functions common to the KS85C30.

| Symbol | Туре | Active Level | Description |
|-----------------------|----------------------|-----------------|---|
| CTSA, CTSB | 1 | Low | Clear To Send. If these pins are programmed as Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions. |
| DCDA, DCDB | ł | Low | Data Carrier Detect. These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise-time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions. |
| DTR/REQA, DTR/REQB | 0 | Low | Data Terminal Ready/Request. These outputs follow the state programmed into the DTR bit. They can also be used as general-purpose outputs or as Request lines for a DMA controller. |
| IEI | ł | High | Interrupt Enable In. IEI is used with IEO to form an interrupt daisy-chain when there is more than one interrupt driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt. |
| IEO | 0 | High | Interrupt Enable Out. IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices. |
| ĪNT | O (open- drain | Low | Interrupt Request. This signal is activated when the SCC requests an interrupt. |
| ÎNTACK | I | Low | Interrupt Acknowledge. This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When RD or DS becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). INTACK is latched by the rising edge of PCLK. |
| PCLK | I | | Clock. This is the master SCC clock used to synchronize internal signals. PCLK is a TTL level signal. PCLK is not required to have any phase relationship with the master system clock. |
| RxDA, RxDB | 1 | High | Receive Data. These input signals receive serial data at standard TTL levels. |
| RTxCA, RTxCB | 1 | Low | Receive/Transmit. These pins can be programmed in several different modes of operation. In each channel, RTxC may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase-Locked Loop. These pins can also be programmed for use with the respective SYNC pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes. |



KS85C30 Pin Description (Continued)

| Symbol | Туре | Active Level | Description |
|--------------------------------|-----------------------|-----------------|---|
| RTSA, RTSB | 0 | Low | Request To Send. When the Request To Send (RTS) bit in Write Register 5 is set, the RTS signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the RTS pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs. |
| SYNCA, SYNCB | 1/0 | Low | Synchronization. These pins can act either as inputs, outputs, or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to CTS and DCD. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 but have no other function. |
| | | | In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, SYNC must be driven Low two receive clock cycles after the last bit in the syncrhonous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of SYNC. |
| | | | In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of character boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag. |
| TxDA, TxDB | 0 | High | Transmit Data. These output signals transmit serial data at standard TTL levels. |
| TRxCA, TRxCB | 1/0 | Low | Transmit/Receive. These pins can be programmed in several different modes of operation. TRxC may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase-Locked loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode. |
| W/REQA, W/REQB | O (open- drain) | Hi/Lo | Wait/Request. These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Wait lines to synchronize the CPU to the SCC data rate. The reset state is Wait. |
| A/B | 1 | | Channel A/Channel B. This signal selects the channel in which the read or write operation occurs. |
| CE | I | Low | Chip Enable. This signal selects the SCC for a read or write operation. |
| D ₀ -D ₇ | | | Data Bus. These lines carry data and commands to and from the SCC. |
| D/C | · 1 | | Data/Control Select. This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command. |
| RD | I | Low | Read. This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt. |
| WR | 1 | Low | Write. When the SCC is selected, this signal indicates a write operation. The coincidence of RD and WR is interpreted as a reset. |





SALES OFFICES 4





SAMSUNG SEMICONDUCTOR DISTRIBUTORS

ALABAMA

| HAMMOND 4411-B Evangel Circle, N.W. Huntsville, ÄL 35816 | (205) 830-4764 | PETERSON,C.M. 220 Adelaide Street North London,Ontario,Canada N6B 3144 | (519) 434-3204 |
|--|----------------|---|----------------|
| CALIFORNIA | | | |
| ADDED VALUE 1582 Parkway Loop Unit G Tustin, CA 92680 | (714) 259-8258 | PRELCO 480 Port Royal St.West Montreal,Quebec,Canada H3L 2B9 | (514) 389-8051 |
| ADDED VALUE 8361 Dickers Street Suite 308 San Diego, CA 92111 | (619) 278-1990 | WESTBURNE IND.ENT.,LTD. 300 Steeprock Drive Downsview,Ontario,Canada M3J 2W9 | (416) 635-2950 |
| ALL AMERICAN 369 Van Ness Way #701 Torrance, CA 90501 | (800) 262-1717 | COLORADO | |
| BELL MICRO 18350 Mt. Langley Fountain Valley, CA 92708 | (714) 963-0667 | ADDED VALUE 4090 Youngfield Wheatridge,CO 80033 | (303) 422-1701 |
| BELL MICRO 550 Sycamore Drive Milpitas, CA 95035 | (408) 434-1150 | CYPRESS/RPS 12441 West 49th Avenue Wheat Ridge,CO 80033 | (303) 431-2622 |
| CYPRESS/RPS 6230 Descanso Avenue | (714) 521-5230 | CONNECTICUT | |
| Buena Park,CA 90620 CYPRESS/RPS | (619) 535-0011 | JACO 384 Pratt Street Meriden, CT 06450 | (203) 235-1422 |
| Suite 118 San Diego,CA 92121 | | JV 690 Main Street East Haven,CT 06512 | (203) 469-2321 |
| CYPRESS/RPS 2175 Martin Avenue Santa Clara,Ca 95050 | (408) 980-2500 | PILGRIM 60 Beaverbrook Road Danbury,CT 06810 | (203) 792-7274 |
| JACO/DISTEL 2880 ZANKER ROAD SUITE 202 | (408) 432-9290 | FLORIDA | |
| SAN JOSE, CA 95134 | | ALL AMERICAN 16251 N.W. 54th Avenue | (305) 621-8282 |
| 2260 Townsgate Road Westlake Village, CA 91361 | (805) 495-9998 | Miami,FL 33014 | i |
| PACESETTER 5417 E. La Palma Anaheim,CA 92807 | (714) 779-5855 | HAMMOND 6600 N.W. 21st. Avenue Fort Lauderdale,FL 33309 | (305) 973-7103 |
| PACESETTER 543 Weddel Drive Sunnyvale,CA 94089 | (408) 734-5470 | HAMMOND 1230 W. Central Blvd Orlando,FL 32802 | (305) 849-6060 |
| CANADA | | GEORGIA | |
| ELECTRONIC WHOLESALERS 1935 Avenue De L'Eglise Montreal,Quebec,Canada H4E 1H2 | (514) 769-8861 | HAMMOND 5680 Oakbrook Parkway #160 Norcross,GA 30093 | (404) 449-1996 |



4
SAMSUNG SEMICONDUCTOR DISTRIBUTORS (Continued)

(Continued

| ILLINOIS | | MINNESOTA | |
|---|-----------------------------|---|----------------|
| GBL/GOOLD 610 Bonnie Lane Elk Grove Village,IL 60007 | (312) 593-3220 | ALL AMERICAN 8053 E. Bloomington Fwy Suite102 Minneapolis,MN 55421 | (612) 884-2220 |
| OHM 746 Vermont Avenue Palatine,IL 60067 | (312) 359-5500 | VOYAGER 5201 East River Road Fridley,MN 55421 | (612) 571-7766 |
| QPS 101 Commerce Dr. #A Schaumburg,IL 60173 INDIANA | (312) 884-6620 | NEW JERSEY GRS ELECTRONICS 600 Penn St. @ Bridge Plaza Camden, NJ 08102 | (609) 964-8560 |
| ALTEX 12744 N. Meridian Carmel,IN 46032 | (317) 848-1323 | JACO Ottilio Office Complex 555 Preakness Avenue Totowa, NJ 07512 | (201) 942-4000 |
| MARYLAND ALL AMERICAN 1136 Taft Street Rockville,MD 20853 | (301) 251-1205 | VANTAGE 23 Sebago Street Clifton,NJ 07013 | (201) 777-4100 |
| JACO Rivers Center 10270 Old Columbia Road Columbia, MD 21046 | (301) 995-6620 | NEW YORK ALL AMERICAN 33 Commack Loop | (516) 981-3935 |
| VANTAGE 6925 Oakland Mills Road Columbia,MD 21045 MASSACHUSETS | (301) 995-0444 | Ronkonkoma,NY 11779 CAWRPC 2975 Brighton Henrietta TL Road Robertor NY 14622 | (716) 427-9999 |
| AVED 200 Andover Business Park Dr. Andover,MA 01810 | (617) 688-3800 | JACO 145 Oser Avenue Hauppauge,NY 11788 | (516)-273-5500 |
| GERBER 128 Carnegie Row Norwood,MA 02062 | (617) 329-2400 | JANESWAY 404 North Terrace Avenue Mount Vernon,NY 10552 | (914) 699-6710 |
| JACO 222 Andover Street Wilmington,MA 01887 | (617) 933-7760 | JANESWAY 85 Bethpage Road Hicksville, NY 11801 | (516) 935-1827 |
| MAYER, A.W. 34 Linnel Circle Billerica,MA 01821 | (617) 22 9 -2255 | MICRO GENESIS 215 Marcus Blvd. Hauppauge, NY 11788 | (516) 273-2600 |
| SELECT SALES 427 Tumpike Street Canton, MA 02021 | (617) 821-4770 | VANTAGE 356 Veterans Memorial Hwy. Commack,NY 11725 | (516) 543-2000 |
| MICHIGAN | | NORTH CAROLINA | |
| CALDER 4245 Brockton Drive Grand Rapids,MI 49508 | (616) 698-7400 | DIXIE 2220 South Tryon Street Charlotte,NC 28234 | (704) 377-5413 |
| RS ELECTRONICS 34443 Schoolcraft Livonia,MI 48150 | (313) 525-1155 | HAMMOND 2923 Pacific Avenue Greensboro,NC 27420 | (919) 275-6391 |



SAMSUNG SEMICONDUCTOR DISTRIBUTORS

(Continued)

| NORTH CAROLINA (Continued) | | TEXAS |
|---|----------------|--|
| RESCO/RALEIGH Hwy. 70 West & Resco Court Raleigh,NC 27612 | (919) 781-5700 | CYPRESS/RPS 2156 W. Northwest Highway Dallas,TX 75220 |
| ОНЮ | | JACO |
| CAM/RPC 749 Miner Road | (216) 461-4700 | 1209 Glenville Drive Richardson, TX 75080 |
| Cleveland,OH 44143 | | JANESWAY 1701 N. Greenville Avenue #906 Richardson,TX 75081 |
| SCHUSTER 11320 Grooms Road Cincinatti,OH 45242 | (513) 489-1400 | OMNIPRO 4141 Billy Mitchell Dallas,TX 75244 |
| SCHUSTER | (216) 425-8134 | UTAH |
| 2057D East Aurora Road Twinsburg,OH 44087 OREGON | | ADDED VALUE 1836 Parkway Blvd. West Valley City,UT 84119 |
| CYPRESS/RPS 15075 S.Koll Parkway SuiteD | (503) 641-2233 | STANDARD SUPPLY 3424 South Main Street Salt Lake City,UT 84115 |
| Beaverton, OR 97006 | | VIRGINIA |
| OREGON (Continued) | (502) 222 2404 | VIRGINIA ELEC. 715 Henry Avenue |
| 704 S.E. Washington | (300) 202-0404 | WASHINGTON |
| PENNSYLVANIA | | CYPRESS/RPS |
| CAM/RPC 620 Alpha Drive Pittsburgh PA 15238 | (412) 782-3770 | 22125 17th Avenue Suite114 Bothell,WA 98021 |
| | | PRIEBE 14807 N.E. 40th Bodmond WA 08052 |
| SOUTH CAROLINA | | Heamona, WA 30052 |
| DIXIE 4909 Pelham Road Greenville,SC 29606 | (803) 297-1435 | RADAR 292 Torbett #E Richland, WA 99352 |
| DIXIE 1900 Barnwell Street | (803) 779-5332 | RADAR 168 Western Avenue West Seattle,WA 98119 |
| Columbia, SC 29201 | | WISCONSIN |
| HAMMOND 1035 Lowndes Hill Rd. Greenville,SC 29607 | (803) 233-4121 | MARSH 1563 S. 101st. Street Milwaukee,WI 53214 |
| | | |



(214) 869-1435

(214) 235-9575

(214) 437-5125

(214) 233-0500

(801) 975-9500

(801) 486-3371

(804) 296-4184

(206) 483-1144

(206) 881-2363

(509) 943-8336

(206) 282-2511

(414) 475-6000

SAMSUNG SEMICONDUCTOR SALES OFFICES - U.S.A.

CALIFORNIA

22837 Ventura Blvd. Suite 305 Woodland Hills, CA 91367 (818) 346-6416

2700 Augustine Drive Suite 198 Santa Clara, CA 95054 (408) 727-7433

ILLINOIS

901 Warrenville Road Suite 120 Lisle, IL 60532-1359 (312) 852-2011

NORTH CAROLINA

3200 Northline Avenue Suite 501G, Forum VI Greensboro, NC 27408 (919) 294-5141

MASSACHUSETTS

20 Burlington Mall Road Suite 205 Burlington, MA 01803 (617) 273-4888

TEXAS

15851 Dallas Parkway Suite 745 Dallas, TX 75248-3307 (214) 239-0754

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

U.S.A. and CANADA

ALABAMA

| EMA 1200 Jordan Lane Suite 4 Jordan Center Huntsville,AL 35805 | TEL: (205)536-3044 FAX: (205)533-5097 | TERRIER ELEC. 3700 Gilmore Way, 106A Burnaby, B.C., Canada V5G 4M1 | TEL: (604) 433-0159 FAX: (604) 430-0144 |
|--|--|--|--|
| ARIZONA | | COLORADO | TEL . (000) 005 7100 |
| HAAS & ASSOC. INC. 77441 East Butherus Drive Suite 300 Scottsdale AZ 85251 | TEL: (602) 998-7195 FAX: (602) 998-7869 | CANDAL INC. 7500 West Mississippi Ave. Suite A-2 Lakewood, CO 80226 | FAX: (303) 935-7128 |
| | | CONNECTICUT | |
| QUEST REP INC. 9444 Famham St. | TEL: (619) 565-8797 FAX: (619) 565-8990 | PHOENIX SALES 257 Main Street Torrington,CT 06790 | TEL: (203) 496-7709 FAX: (203) 496-0912 |
| San Diego,CA 92123 | | FLORIDA | |
| SYNPAC 3945 Freedom Circle Suite 650 Santa Clara,CA 95054 | TEL: (408) 988-6988 FAX: (408) 988-5041 | MEC 600 W. Hillsboro Blvd. Suite 300 Deerfield Beach,FL 33441 | TEL: (305) 426-8944 FAX: (305) 426-8799 |
| WESTAR REP COMPANY 1801 Parkcourt Place Suite 103D | TEL: (714) 835-4711/12/13 FAX: (714) 835-3043 | MEC 375 S. North Lake Blvd. Suite 1030 Altamonte Springs,FL 32701 | TEL: (407) 332-7158 FAX: (407) 830-5436 |
| Santa Ana, CA 92701 WESTAR REP COMPANY 25202 Crenshaw Blvd. Suite 217 Torrance, CA 90505 | TEL: (213) 539-2156 FAX: (213) 539-2564 | MEC 830 North Atlantic Blvd. Suite B401 Cocoa Beach, FL 32931 | TEL: (407) 799-0820 FAX: (407) 7990923 |
| i | | GEORGIA | |
| CANADA TERRIER ELEC. 145 The West Mall Etobicoke, Ontario, Canada M9C 1C2 | TEL: (416) 622-7558 FAX: (416) 626-1035 | EMA 6695 Peachtree Ind. Blvd. Suite 101 Atlanta, GA 30360 | TEL: (404) 448-1215 FAX: (404) 446-9363 |



SAMSUNG SEMICONDUCTOR REPRESENTATIVES U.S.A. and CANADA (Continued)

ILLINOIS

٩,

IRI 8430 Gross Point Road Skokie, IL 60076

INDIANA

STB & ASSOC. INC. 3003 E. 96th St. Suite102 Indianapolis,IN 46240

MARYLAND

ADVANCED TECH SALES 809 Hammonds Ferry Rd. Suite D Linthicum,MD 21090

MASSACHUSETTS

JODAN TECHNOLOGY 177 Bedford St. Lexington, MA 02173

MICHIGAN

JENSEN C.B. 2145 Crooks Rd. Troy,MI 48084

MINNESOTA

IRI 1120 East 80th Street Bloomington, MN 55420 FAX:

TEL: (612) 854-1120 (612) 854-8312

TEL: (201) 461-2789

FAX: (201) 461-3857

TEL: (315) 463-8592

FAX: (315) 463-0355

TEL: (716) 924-9101

FAX: (716) 924-4946

TEL: (312) 967-8430

FAX: (312) 967-5903

TEL: (317) 844-9227

FAX: (317) 844-1904

TEL: (301) 789-9360

FAX: (301) 789-9364

TEL: (617) 863-8898

FAX: (617) 863-0462

TEL: (313) 643-0506

FAX: (313) 643-4735

NEW JERSEY

NECCO 2460 Lemoine Avenue Ft. Lee,NJ 07024

NEW YORK

T-SQUARE 6443 Ridings Road Syracuse, NY 13206

T-SQUARE 7353 Victor-Pittsford Road Victor, NY 14564

NORTH CAROLINA

GODWIN & ASSOC. 1100 Logger Ct. Suite B 102 Raleigh, NC 27609 TEL: (919) 878-8000 FAX: (919) 878-3923

TEL: (704)549-8500

FAX: (704) 549-9792

GODWIN & ASSOCIATES 2812 Oak Leigh Drive Charlotte, NC 28213

OHIO

BAILEY, J.N. & ASSOC. 129 W. Main Street New Lebanon,OH 45345 TEL: (513) 687-1325 FAX: (513) 687-2930



| . , | |
|--|--|
| BAILEY, J.N. & ASSOC. 2679 Indianola Avenue Columbus,OH 43202 | TEL: (614) 262-7274 FAX: (614) 262-0384 |
| BAILEY, J.N. & ASSOC. 1667 Devonshire Drive Brunswick,OH 44212 | TEL: (216) 273-3798 FAX: (216) 225-1461 |
| OREGON | |
| EARL & BROWN CO. 9735 S.W. Sunshine Ct. Suite500 Beaverton,OR 97005 | TEL: (503) 643-5500 FAX: (503) 644-9230 |
| PENNSYLVANIA | |
| RIVCO JANUARY INC. RJI Building 78 South Trooper Road Norristown,PA 19403 | TEL: (215) 631-1414 FAX: (215) 631-1640 |
| PUERTO RICO | |
| DIGIT-TECH P.O. BOX 1945 CALLE CRUZ #2 BAJOS, SAN GERMAN | TEL: (809) 892-4260 FAX: (809) 892-3366 |
| SOUTH CAROLINA | |
| EMA 210 W. Stone Avenue Greenville, SC 29609 | TEL: (803) 233-4637 FAX: (803) 242-3089 |
| TEXAS | |
| S.W. SALES INC. 2267 Trawood, Bldg. E3 El Paso, TX 79935 | TEL: (915) 594-8259 FAX: (915) 592-0288 |
| VIELOCK ASSOC. 720 E. Park Blvd. Suite102 Plano,TX 75074 | TEL: (214) 881-1940 FAX: (214) 423-8556 |
| VIELOCK ASSOC. 9600 Great Hills Trail Suite150-W Austin,TX 78759 | TEL: (512) 345-8498 FAX: (512) 346-4037 |
| UTAH | |
| ANDERSON & ASSOC. 270 South Main, #108 Bountiful, UT 84010 | TEL: (801) 292-8991 FAX: (801) 298-1503 |
| WASHINGTON | |
| EARL & BROWN CO. 2447-A 152nd Ave. N.E. Redmond,WA 98052 | TEL: (206) 885-5064 FAX: (206) 885-2262 |
| WISCONSIN | |
| IRI 631 Mayfair Milwaukee, WI 53226 | TEL: (414) 259-0965 |
| | |

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

EUROPE

AUSTRIA

ABRAHAMCZIK + DEMEL GesmbH & Co. KG Eichenstrabe 58-64/1 A-1120 Vienna Tel:(0222) 857661 Tix: 0134273 Fax: 833583

BELGIUM

NEWTEC INTERNATIONAL Chaussee de Iouvain 186 1940 Woluwe-St-Etienne Leuvensesteenwet 185 1940-Sint-Stevens-Woluwe Tel:(02) 7250900 Tlx: 25820 Fax:(02) 7250813

Tel:(358)05284320

Fax:(358)0524986

Tix: 124426

FINLAND

INSTRUMENTARIUM ELEKTRONIIKKA P.O. Box 64,Vitikka SF-02631 Espoo Helsinki Finland

FRANCE

 ASIAMOS
 Tel: (1) 47601255

 Batiment EVOLIC 1
 Tix: 613890F

 155 Boulevard de Valmy
 Fax:(1)47601582

 92705 Colombes, France
 Fax:(1)47601582

GERMANY (WEST)

SILCOM ELEKTRONICS Tel: Neusser Str. 336-338 Tix: D-4050 Muchengladbach

Tel: (02161) 60752 Tix: 852189

MICRONETICS VERTRIEBS-GESELLSCHAFT Tix: 724708 ELEKTRONISCHER BAUELEMENTS and SYSTEME GmbH Weil der Stadter Strabe 45 7253 Renningen 1

ING. THEO HENSKES GmbH Laatzener Str. 19 Postfach 721226 30000 Hannover 72 Tel:(0511) 865075 Tlx: 923509 Fax: 876004

ASTRONIC GmbH Winzerer Str. 47d 8000 Munchen 40

ITALY

MOXEL S.P.A. 20092 Cinisello Balsamo (MI) Via C. Frova. 34

DIS. EL S.R.L. 10148 Torino Via Ala di Stura 71/18 Tel:(089) 309031 Tix: 521687 Fax:(089)3006001

Tel:(02) 61290521 Tlx: 352045 Fax: (02) 6172582

Tel: (220) 1522345 Tix: 215118

NETHERLANDS

BV HANDELMIJ. MALCHUS Fokkerstratt 511-513 Postbus 48 NL-3100 AA Schiedam

SPAIN

SEMICONDUCTORES S.A. Ronda General Mitre, 240 Barcelona-6

SANTOS DEL VALLE, S.A. Galileo, 54, 56 28015 Madrid

SWEDEN

NORDISK ELEKTRONIK AB Huvudstagatan 1 Box 1409 5-17127 Solna

SWITZERLAND

PANATEL AG Hardstrabe 72 CH-5430 Wettingen Zurich

UNITED KINGDOM

KORD DISTRIBUTION LTD. Watchmoor Road, Camberley Surrey GU153AQ

BYTECH LTD. 2 The Western Centre Western Road Bracknell Berkshire RG121RW

RAPID SILICON

Rapid House Denmark Street High Wycombe Buckinghamshire HP 11 2 ER Tel: 0276 685741

Tel:(010) 373777

Tel: (93) 2172340

Fax: 2175698

Tix: 97787 SMCD E

Tel:(91)4468141/44

Tix: 42615 LUSA E.

Tel:(08)7349770

Fax:(08) 272204

Tel:(056)275275

Fax: (056) 271924

Tix: 58068

Tix: 10547

Tix: 21598

Tix: 859919 KORDIS G.

Tel: 0344 482211 Tix: 848215

Tel: 0494 26271 Sales hot line: 0494 442266 t Tlx: 837931 Fax: 0494 21860



258

SAMSUNG SEMICONDUCTOR REPRESENTATIVES

ASIA

HONG KONG AV. CONCEPT

Hunghom Commercial Centre, Room 708, Tower A 7/F 37-39, Ma Tau Wai Road Hunghom, Kowloon, Hong Kong Tel: 3-629325~c6, 3-347722~3 Tix: 52362 ADVCC HX Fax: 852-3-7234718

PROTECH COMPONENT

FLAT 3 10/F WING SHING IND. BLDG 26 NG FONG ST, SANPOKONG KOWLOON, Hong Kong Tel: 3-255106 Tk: 38396 PTLD HX Fax: 852-3-7988459

TRIATOMIC ENTERPRISES

Room 2001A Nan Fung Center 264-298, Castle Peak Road Tusen Wan, New Territories. Tel: 0-4121332 Fax: 0-4120199

MATSUDA ELECTRONICS

6/F CHUNG PAK Commercial BLDG. 2 Cho Yuen St. Yau Tong Bay Kowloon, Hong Kong Tel: 3-7276383 Tix: 42349 MAZDA HX Fax: 852-3-7989661

JERS ELECTRONICS COMPANY

14/F, Houtex Industrial BLDG. 16 Hung To Road, Kwan Tong Kowloon Hong Kong Tel: 3-418311-8 Tix: 55450 JERSE HX Fax: 852-3-438712

TAIWAN

YOSUN INDUSTRIAL CORP.

MIN SHENG Commercial BLDG. 10F., No. 481, MIN-SHENG EAST RD., TAIPEI, TAIWAN, R.O.C. Tel: 501-0700 (10 LINES) Tix: 26777 YOSUNIND Fax: (02) 503-1278

KENTOP ELECTRONICS CO., LTD.

5F-3, 21st CENTURY BLDG., NO. 207, TUN-HWA N. RD., TAIPEI Tel: (02) 716-1754, 716-1757 Fax. (02) 717-3014

JAPAN

ADO ELECTRONIC INDUSTRIAL CO., LTD.

7th FL., SASAGE BLDG. 4-6 SOTOKANDA 2-CHOME CHIYODA-KU, TOKYO 101, JAPAN Tel: 03-257-1618 Fax: 03-257-1579

INTERCOMPO INC.

IHI BLDG, 1-6-7, SHIBUYA, SHIBUYA-KU TOKYO 150 JAPAN Tel: 03-406-5612 Fax: 04-409-4834

CHEMI-CON INTERNATIONAL CORP.

MITSUYA TORANOMON BLDG. 22-14, TORANOMON 1 CHOME MINATO-KU TOKYO 105, JAPAN Tel: 03-508-2841 Fax: 03-504-0566

TOMEN ELECTRONICS CORP.

1-1, USCHISAIWAI-CHO 2 CHOME CHIYODA-KU TOKYO, 100 Tel: 03-506-3473 Fax: 03-506-3497

DIA SEMICON SYSTEMS INC.

WACORE 64 1-37-8 SANGENJAYA SETAGAYA-KU TOKYO 154 JAPAN Tel: 03-487-0386 Fax: 03-487-8088

RIKEI CORP.

NICHIMEN BLDG. 2-2-2 NAKANOSHIMA KITA-KU OSAKA 530 JAPAN Tel: 06-201-2081 Fax: 06-222-1185

SINGAPORE

GEMINI ELECTRONICS PTE LTD.

100, UPF-R CROSS STREET #09-08 OG BLDG. SINGAPORE 0105 Tel: 65-5351777 TIx: RS 42819 Fax: 65-5350348

INDIA

MURUGAPPA ELECTRONICS LTD.

PARRRY HOUSE 3rd floor 43 Moore Street MADRAS 600 001 India Tel: 21019/31003 Tix: 041-8797 HIL IN.



SAMSUNG SEMICONDUCTOR REPRESENTATIVES

KOREA

NAEWAE ELECTRIC CO., LTD.

Room 403, 22Dong Sumin Bldg, #16-1, Hangangro-2ka, Yongsanku, Seoul Korea. Tel: 701-7341~5 Fax: 717-7246

SAMSUNG LIGHT-ELECTRONICS CO., LTD.

149-Jang Sa Dong Jongroku, Seoul Korea Tel: 744-2110, 269-6187/8 Fax: 744-4803

SEGYUNG ELECTRONICS

182-2 Jang Sa Dong Jongroku, Seoul Korea Tel: 272-6811∝6 Fax: 273-6597

NEW CASTLE SEMICONDUCTOR CO., LTD.

123-1, Joo Kyo Dong Joongku, Seoul Korea Tel: 274-3220, 3458

HANKOOK SEMICONDUCTOR

1131-9 Kurodong, Kuroku, Seoul Korea Tel: 868-0277~9 Fax: 868-4604



NOTES



NOTES



 e dourses do continentations. -



HEAD OFFICE:

9/10FL. SAMSUNG MAIN BLDG. 250, 2-KA, TAEPYUNG-RO, CHUNG-KU, SEOUL, KOREA C.P.O. BOX 8233

BUCHEON PLANT: 82-3, DODANG-DONG, BUCHEON, KYUNGKI-DO, KOREA C.P.O. BOX 5779 SEOUL 100

KIHEUNG PLANT: SAN #24 NONGSUH-RI, KIHEUNG-MYUN YONGIN-GUN, KYUNGKI-DO, KOREA C.P.O. BOX 37 SUWON

GUMI BRANCH: 259, GONDAN-DONG, GUMI, KYUNGSANGBUK-DO, KOREA

SAMSUNG SEMICONDUCTOR INC.: 3725 NORTH FIRST STREET SANJOSE, CA 95134-1708, USA

HONG KONG BRANCH: 13FL. BANK OF AMERICA TOWER 12 HARCOURT ROAD, HONG KONG

TAIWAN OFFICE: RM 1102, I.T. BLDG, NO. 385 TUN-HWA S, RD, TAIPEI, TAIWAN

SAMSUNG JAPAN CO .:

RM 3108, KASUMIGASEKI BLDG. 2-5, 3-CHOME KASUMIGASEKI CHIYODA-KU, TOKYO, 100 JAPAN TEL: (03) 581-1816/7585 TELEX: J24244 FAX: (03) 581-7088

SAMSUNG SEMICONDUCTOR EUROPE GMBH:

MERGENTHATER ALLEE 38-40 6236 ESCHBORN, W/G. TEL : 0-6196-90090 FAX: 0-6196-900989 TLX : 4072678'SSED

SAMSUNG (U.K.) LTD.: 6 FL. VICTORIA HOUSE SOUTHAMPTON

ROW W.C. 1 LONDON, ENGLAND

TELEX: 297987 STARS LG TEL: 831-6951/5 FAX: (01) 430-0096

TELEX: KORSST K27970 TEL: (SEOUL) 751-2114 FAX: 753-0967

TELEX: KORSEM K28390 TEL: (SEOUL) 741-0066, 662-0066 FAX: 741-4273

TELEX: KORSST K23813 TEL: (SEOUL) 741-0620/7 FAX: 741-0628

TELEX: SSTGUMI K54371 TEL: (GUMI) 2-2570 FAX: (GUMI) 52-7942

TEL: (408) 434-5400 TELEX: 339544 FAX: (408) 434-5650

TEL: (5) 21-0307/9, 21-0300, 23-7764 TELEX: 80303 SSTC HX FAX: (5) 84-50787

TEL: (2) 777-1044/5 FAX: (2) 777-3629

PRINTED IN KOREA JULY, 1988