

# DATABOOK

CMOS Microprocessors, Memories and Peripherals



Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of RCA.

The device data shown for some types are indicated as product preview or advance information/preliminary data. **Product preview** data are intended for engineering evaluation of product under development. The type designations and data are subject to change or withdrawal, unless otherwise arranged. **Advance information/preliminary data** are intended for guidance purposes in evaluating new product for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. No obligations are assumed for notice of change of these devices. For current information on the status of product preview or advance information/preliminary data programs, please contact your local RCA sales office.

Copyright 1984 by RCA Corporation  
(All rights reserved under Pan-American  
Copyright Convention)

Trademark(s)®Registered  
Marca(s) Registrada(s)

Printed in USA/10-84

---

## Index to Products

Part No.	Description	Page No.	File No.
CDM5332	4K x 8 ROM	653	1366
CDM5332PE	4K x 8 ROM	84	1552
CDM5333	4K x 8 ROM	653	1366
CDM5364,A	8K x 8 ROM	659	1467
CDM5365	8K x 8 ROM	665	1466
CDM6116A	2K x 8 RAM	574	1472
CDM6117A-3	2K x 8 RAM	579	1509
CDM6118A-3	2K x 8 RAM	584	1508
CDM6264	8K x 8 RAM	589	1505
CDM53128	16K x 8 ROM	670	1454
CDM53256	32K x 8 ROM	675	1453
CDP1802A, AC	8-Bit Microprocessor	15	1305
CDP1802BC	8-Bit Microprocessor	36	1342
CDP1804AC	8-Bit Microcomputer	56	1371
CDP1804PCE	8-Bit Microcomputer	84	1552
CDP1805AC	8-Bit Microprocessor	85	1370
CDP1806AC	8-Bit Microprocessor	85	1370
CDP1822,C	256 x 4 RAM	595	1074
CDP1823,C	128 x 8 RAM	601	1198
CDP1824,C	32 x 8 RAM	607	1103
CDP1826C	64 x 8 RAM	613	1311
CDP1831,C	512 x 8 ROM	680	1104
CDP1832,C	512 x 8 ROM	684	1145
CDP1833,C,BC	1K x 8 ROM	687	1135
CDP1834,C	1K x 8 ROM	691	1143
CDP1835C	2K x 8 ROM	694	1267
CDP1837C	4K x 8 ROM	700	1381
CDP1851,C	Programmable I/O Interface	291	1056
CDP1852,C	Byte-Wide I/O Port	303	1166
CDP1853,C	1 of 8 Decoder	311	1189
CDP1854A,AC	Programmable UART	315	1193
CDP1855,C	8-Bit Programmable Multiply/Divide Unit	332	1053
CDP1856,C	4-Bit Bus Buffer/Separator	345	1192
CDP1857,C	4-Bit Bus Buffer/Separator	345	1192
CDP1858,C	4-Bit Latch & Decoder Memory Interface	350	1127
CDP1859,C	4-Bit Latch & Decoder Memory Interface	350	1127
CDP1863,C	8-Bit Programmable Counter	357	1179
CDP1866,C	4-Bit Latch & Decoder Memory Interface	363	1112
CDP1867,C	4-Bit Latch & Decoder Memory Interface	363	1112
CDP1868,C	4-Bit Latch & Decoder Memory Interface	363	1112
CDP1869C	Video Interface System (VIS)	371	1197
CDP1870C	Video Interface System (VIS)	371	1197
CDP1871A,AC	Keyboard Encoder, ASCII Hex	390	1374
CDP1872C	High-Speed 8-Bit Input Port	398	1255
CDP1873C	High-Speed Decoder 1 of 8	403	1248
CDP1874C	High-Speed 8-Bit Input Port	398	1255
CDP1875C	High-Speed 8-Bit Output Port	398	1255
CDP1876C	Video Interface System (VIS)	371	1197
CDP1877,C	Programmable Interrupt Controller (PIC)	407	1319
CDP1878,C	Dual-Timer Counter	416	1341

## Product Overview

RCA offers an all CMOS line of microprocessor, microcomputer, memory, and peripheral integrated circuits for use in a broad range of diverse industrial, consumer, and military applications. These devices offer the user all the advantages unique to CMOS technology, including:

- **Low power drain**—makes CMOS integrated circuits a natural choice for battery-operated systems, battery backed-up systems, and systems in which heat dissipation is a prime consideration.
- **High noise immunity and wide operating temperature range (-55°C to +125°C)**—allows CMOS integrated circuits to be used in the most demanding industrial environments.
- **Wide operating voltage range**—reduces the need for expensive regulated power supplies and there-by allows the design engineer greater freedom to concentrate on other aspects of system design.

### CDP1800 Series

The RCA CDP1800 series offers the most complete line of CMOS microprocessor, microcomputer and associated memory and peripheral devices in the industry. The heart of the series is the CDP1802A central processing unit (CPU). This unit, which features CMOS register-based architecture, offers 16 internal registers to facilitate data manipulation and to reduce the need for additional devices. The need for external devices is even further reduced by use of on-chip clock, DMA, and single phase operation.

The CDP1804A microcomputer incorporates all the features of the CDP1802A augmented by additional hardware and increased performance capabilities. The additional hardware includes 2-kilobytes of ROM, a 64-byte RAM array, an 8-bit presettable down-counter, and 32 additional software instructions which add subroutine call and return capability, enhance data transfer manipulation, control counter modes and interrupt arbitration and provide BCD arithmetic capability.

Also available, are two other 8-bit microprocessors that are functional and performance enhancements of the CDP1802A. The CDP1805A features an on-board RAM and Counter/Timer. The CDP1806A has all the features of the CDP1805A, but contains no on-board RAM.

The microprocessor and microcomputer devices use CMOS technology, designed on a single chip to maintain low power drain. They are intended for multi-system applications requiring general-purpose CPU-s, large memory address space, and extensive external I/O for use with optimized peripherals.

RCA's CDP1800-series memory/microprocessor product line offers the system designer exceptional flexibility in hardware/software tradeoffs. In addition to microprocessors and microcomputers, this product line includes a hardware multiply/divide unit (MDU), a programmable I/O, video and key

board interface circuits, latches and decoders, universal asynchronous receiver-transmitters (UARTs), buffers, separators, and a broad complement of directly interfaceable random-access memories (RAMs) and read-only memories (ROMs).

### CDP6800 Series

RCA also offers the CDP6800 family of CMOS microprocessors, microcomputers, and peripherals primarily intended for single-chip system applications requiring limited space, minimum memory, on-board I/O, and minimum external I/O. The series offers pin-for-pin replacements for Motorola's MCI46805, MC68HC05 and MC68HC04 series of microprocessors, microcomputers, and peripherals. This family of parts includes the CDP6805E2 8-Bit Microprocessor; the CDP6805F2 8-Bit Microcomputer (1K ROM); the CDP6805G2 8-Bit Microcomputer (2K ROM); the CDP68HCO5D4 and CDP68HCO5D2 8-Bit Microcomputers featuring on-chip ROM, RAM, 16-bit timer, asynchronous serial communications interface (CDP68HCO5D2), synchronous serial peripheral interface, and 24 bi-directional I/O lines; the CDP68HC04P2 and CDP68HCO4D4P3 8-Bit Microcomputers containing on-chip clock, ROM, RAM, I/O and timer; the CDP68HC68T1 Serial Real-Time Clock/RAM; the CDP68HC68R1 and CDP68HC68R2 Serial Peripheral Interface (SPI) RAMs; the CDP68HC68A1 10-Bit A/D Converter; the CDP6818 Real-Time Clock plus RAM; the CDP6823 Parallel Interface I/O; and the CDP65516 2Kx8 Mask Programmable ROM. Additional types will be added as they become available.

### General-Purpose Memories

In addition to the memories designed to interface directly with CDP1800-series microprocessors and microcomputers, RCA also offers a line of general-purpose memories. These memories include industry-standard ROMs that can be mask-programmed to meet customer application requirements. These ROMs feature: low-power CMOS technology with high-noise immunity and full-temperature-range characteristics; space-efficient NAND stack memory cells providing small chip size for cost effectiveness; and JEDEC standard pin outs for interchangeability with industry-standard NMOS ROMs and EPROMs.

The list of memories also includes fully static CMOS RAMs with densities up to 8K-bytes, low operating power, low standby current, and memory retention for 2-volt minimum standby battery voltage.

### Memory/Microprocessor Surface-Mounted Packages

RCA's broad CMOS memory/microprocessor product line now includes standard CDP- and CDM-series chips in a new generation of IC miniaturized packages.

Microprocessors, microcomputers, memories, and peripherals are now offered in two versions of the surface-mounted-package configuration as follows:

## Product Classification Chart

Part Number	Description	Page No.	Part Number	Description	Page No.
<b>Microprocessors</b>			<b>Peripherals (Cont'd)</b>		
<b>CDP1802A,AC</b>	8-Bit	<b>15</b>	<b>CDP1855,C</b>	8-Bit Programmable Multiply/Divide Unit (MDU)	<b>332</b>
<b>CDP1802BC</b>	8-Bit	<b>36</b>	<b>CDP1856,C</b>	4-Bit Bus Buffer/Separator	<b>345</b>
<b>CDP1805AC</b>	8-Bit with RAM and Counter/Timer	<b>85</b>	<b>CDP1857,C</b>	4-Bit Bus Buffer/Separator	<b>345</b>
<b>CDP1806AC</b>	8-Bit with RAM and Counter/Timer	<b>85</b>	<b>CDP1869C</b>	Video Interface System (VIS)	<b>371</b>
<b>CDP6805E2</b>	8-Bit with RAM, I/O, Counter/Timer	<b>201</b>	<b>CDP1870C</b>	Video Interface System (VIS)	<b>371</b>
<b>CDP6805E3</b>	8-Bit with RAM, I/O, Counter/Timer	<b>234</b>	<b>CDP1876C</b>	Video Interface System (VIS)	<b>371</b>
<b>Microcomputers</b>			<b>CDP1871A,AC</b>	Keyboard Encoder, ASC111 Hex	<b>390</b>
<b>CDP1804AC</b>	8-Bit with RAM, ROM, Counter/Timer	<b>56</b>	<b>CDP1863,C</b>	8-Bit Programmable Counter	<b>357</b>
<b>CDP1804PCE</b>	8-Bit	<b>84</b>	<b>CDP1878,C</b>	Dual Counter-Timer	<b>416</b>
<b>CDP68HC04P2</b>	8-Bit with RAM, ROM, I/O, Counter/Timer	<b>110</b>	<b>CDP1879,C-1</b>	Real-Time Clock	<b>429</b>
<b>CDP68HC04P3</b>	8-Bit with RAM, ROM, I/O, Counter/Timer	<b>110</b>	<b>CDP6818</b>	Real-Time Clock with RAM, MOTEL Bus	<b>500</b>
<b>CDP68HC05C4</b>	8-Bit with RAM, ROM, I/O, Counter/Timer	<b>113</b>	<b>CDP6848,C</b>	Dual Counter-Timer, MOTEL Bus	<b>533</b>
<b>CDP68HC05D2</b>	8-Bit with RAM, ROM, I/O, Counter/Timer	<b>198</b>	<b>CDP68HC68T1</b>	SPI Real-Time Clock	<b>482</b>
<b>CDP6805F2</b>	8-Bit with RAM, ROM, I/O, Counter/Timer	<b>236</b>	<b>CDP1877,C</b>	Programmable Interrupt Controller	<b>407</b>
<b>CDP6805G2</b>	8-Bit with RAM, ROM, I/O, Counter/Timer	<b>262</b>	<b>CDP68HC68A1</b>	SPI A/D Converter	<b>480</b>
<b>Peripherals</b>			<b>RAMs</b>		
<b>CDP1851,C</b>	Programmable I/O Interface	<b>291</b>	<b>CDP1822,C</b>	256 x 4	<b>595</b>
<b>CDP1852,C</b>	Byte-Wide I/O Port	<b>303</b>	<b>CDP1823,C</b>	128 x 8	<b>601</b>
<b>CDP1872C</b>	8-Bit Input Port	<b>398</b>	<b>CDP1824,C</b>	32 x 8	<b>607</b>
<b>CDP1874C</b>	8-Bit Input Port	<b>398</b>	<b>CDP1826C</b>	64 x 8	<b>613</b>
<b>CDP1875C</b>	8-Bit Output Port	<b>398</b>	<b>CDM6116A</b>	2K x 8	<b>574</b>
<b>CDP6823</b>	Parallel Interface	<b>519</b>	<b>CDM6117A-3</b>	2K x 8	<b>579</b>
<b>CDP1853,C</b>	1 of 8 Decoder	<b>311</b>	<b>CDM6118A-3</b>	2K x 8	<b>584</b>
<b>CDP1858,C</b>	4-Bit Latch & Decoder	<b>350</b>	<b>CDM6264</b>	8K x 8	<b>589</b>
<b>CDP1859,C</b>	4-Bit Latch & Decoder	<b>350</b>	<b>MWS5101</b>	256 x 4	<b>628</b>
<b>CDP1866,C</b>	4-Bit Latch & Decoder	<b>363</b>	<b>MWS5101A</b>	256 x 4	<b>635</b>
<b>CDP1867,C</b>	4-Bit Latch & Decoder	<b>363</b>	<b>MWS5114</b>	1K x 4	<b>642</b>
<b>CDP1868,C</b>	4-Bit Latch & Decoder	<b>363</b>	<b>CDP68HC68R1</b>	SPI RAM 128-Bytes	<b>621</b>
<b>CDP1873C</b>	1 of 8 Binary Decoder	<b>403</b>	<b>CDP68HC68R2</b>	SPI RAM 256-Bytes	<b>621</b>
<b>CDP1881,C</b>	6-Bit Latch & Decoder	<b>445</b>	<b>Mask-Programmable ROMs</b>		
<b>CDP1882,C</b>	6-Bit Latch & Decoder	<b>445</b>	<b>CDM53128</b>	16K x 8	<b>670</b>
<b>CDP1883,C</b>	7-Bit Latch & Decoder	<b>451</b>	<b>CDM53256</b>	32K x 8	<b>675</b>
<b>CDP1854A, AC</b>	Programmable UART	<b>315</b>	<b>CDM5332</b>	4K x 8	<b>653</b>
<b>CDP6402,C</b>	Programmable UART	<b>456</b>	<b>CDM5332PE</b>	4K x 8	<b>84</b>
<b>CDP65C51</b>	Asynchronous Communications Interface Adapter	<b>464</b>	<b>CDM5333</b>	4K x 8	<b>653</b>
<b>CDP6853</b>	Asynchronous Communications Interface Adapter, (ACIA), MOTEL Bus	<b>548</b>	<b>CDM5364,A</b>	8K x 8	<b>659</b>
			<b>CDM5365</b>	8K x 8	<b>665</b>
			<b>CPD1831,C</b>	512 x 8	<b>680</b>
			<b>CDP1832,C</b>	512 x 8	<b>684</b>
			<b>CDP1833,C,BC</b>	1K x 8	<b>687</b>
			<b>CDP1834,C</b>	1K x 8	<b>691</b>
			<b>CDP1835C</b>	2K x 8	<b>694</b>
			<b>CDP1837C</b>	4K x 8	<b>700</b>
			<b>CDP65516</b>	2K x 8	<b>706</b>

# Operating and Handling Considerations

## RCA CMOS Integrated Circuits

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

### General Considerations

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurrence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

The metal shells of the TO-5 style package often used for integrated circuits usually has the substrate or most negative supply voltage connected to the case. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable

precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

### TESTING PRECAUTIONS

In common with many electronic components, solid-state devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

### Mounting

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar<sup>■</sup> leads.\* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress.

■Trade Name: Westinghouse Corp.

\*Mil-M-38510A, paragraph 3.5.6.1(a), lead material

The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.


### Handling

All CMOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and

# Package and Ordering Information


## Packages

**D Suffix**  
Dual-In-Line Side-Brazed Ceramic Packages



16-, 18-, 22-, 24-, 28-, and 40-lead versions

**D Suffix**  
Dual-In-Line Welded-Seal Ceramic Packages




16- and 24-lead versions

**E Suffix**  
Plastic Dual-In-Line Packages




16-, 18-, 22-, 24-, and 40-lead versions

**N Suffix**  
Small-Outline Plastic Package (S.O.P.)



24- and 28-lead versions

**Q Suffix**  
Plastic Chip-Carrier



44-Lead version

PACKAGE	SUFFIX LETTERS
Dual-In-Line Welded-Seal or Side-Brazed Ceramic	D
Dual-In-Line Plastic	E
Small-Outline Plastic	N
Plastic Chip-Carrier	Q

## Ordering Information

RCA CMOS microprocessor and memory integrated circuits are available in one or more of the following package styles and are identified by the Suffix Letters indicated: dual-in-line side-brazed ceramic, dual-in-line welded-seal ceramic, dual-in-line plastic, flat-pack ceramic, leadless chip-carrier ceramic and in chip form. The

available package styles for any specific type are given in the technical data for that type.

When ordering CMOS devices, it is important that the appropriate suffix letter be affixed to the type number of the device required. For example, a CDP1802A in a dual-in-line ceramic package will be identified as the CDP1802AD.

## RCA CMOS 8-BIT MICROPROCESSORS/MICROCOMPUTERS

DEVICE	DIRECT ADDRESSABLE EXTERNAL MEM. K-BYTES	ON-CHIP RAM BYTES	ON-CHIP ROM BYTES	MAX. CLOCK FREQ. MHz	INSTRUCTION TIME MIN./MAX. ( $\mu$ s)	INTER-RUPTS	TIMER/COUNTER BITS	PRE-SCALER	BUS MUX/NON	OPER. TEMP. RANGE DEG. C (MAX. RATING)	LATCHED I/O LINE	PIN COUNT	SERIAL INTERFACE
CDP1802A	64	—	—	3.2	5.0/7.5	•	—	—	NON	-55 to +125	—	40	Q-Line
CDP1802B	64	—	—	5.0	3.2/4.8	•	—	—	NON	-55 to +125	—	40	Q-Line
CDP1804A	64	64	2048	5.0	3.2/16.0	•	8	DIV. 32	NON	-55 to +125	—	40	Q-Line
CDP1805A	64	64	—	5.0	3.2/16.0	•	8	DIV. 32	NON	-55 to +125	—	40	Q-Line
CDP1806A	64	—	—	5.0	3.2/16.0	•	8	DIV. 32	NON	-55 to +125	—	40	Q-Line
CDP6805E2	8	112	—	5.0	2.0/10.0	v	8	PROGRAM	MUX	0 to + 70 -40 to + 85	16	40	
CDP6805E3	64	112	—	5.0	2.0/10.0	v	8	PROGRAM	MUX	0 to + 70 -40 to + 85	13	40	
CDP6805F2	—	64	1089	4.0	2.0/10.0	v	8	PROGRAM	—	0 to + 70 -40 to + 85	16	28	
CDP6805G2	—	112	2106	4.0	2.0/10.0	v	8	PROGRAM	—	0 to + 70	32	40	
CDP68HC05D2*	—	96	2176	4.2	.95/5.23	v	16	PROGRAM	—	-55 to +125	24	40	SPI
CDP68HC05C4*	—	176	4160	4.2	.95/5.23	v	16	PROGRAM	—	-55 to +125	24	40	SPI/SCI
CDP68HC04P2	—	32	1024	11.0	8.7/21.8	v	8	PROGRAM	—	0 to + 70	20	28	
CDP68HC04P3	—	128	2048	11.0	8.7/21.8	v	8	PROGRAM	—	0 to + 70	20	28	

(\*) Multiply Instruction in the 68HC05D2 and 68HC05C4

(v) Vectored address



# CDP1802A, CDP1802AC

## MAXIMUM RATINGS, Absolute-Maximum Values:

### DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>):

(All voltages referenced to V<sub>SS</sub> terminal)

CDP1802A	.....	-0.5 to +11 V
CDP1802AC	.....	-0.5 to +7 V

### INPUT VOLTAGE RANGE, ALL INPUTS

..... -0.5 to V<sub>DD</sub> +0.5 V

### DC INPUT CURRENT, ANY ONE INPUT

..... ±10 mA

### POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	.....	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	.....	Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)	.....	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	.....	Derate Linearly at 12 mW/°C to 200 mW

### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE ..... 100 mW

### OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D	.....	-55 to +125°C
PACKAGE TYPE E	.....	-40 to +85°C

### STORAGE TEMPERATURE RANGE (T<sub>stg</sub>)

..... -65 to +150°C

### LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16±1/32 in. (1.59±0.79 mm) from case for 10 s max. .... +265°C

## OPERATING CONDITIONS at T<sub>A</sub> = -40°C to +85°C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS		LIMITS				UNITS
	V <sub>CC1</sub> (V)	V <sub>DD</sub> (V)	CDP1802A		CDP1802AC		
			Min.	Max.	Min.	Max.	
DC Operating Voltage Range	—	—	4	10.5	4	6.5	V
Input Voltage Range	—	—	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	
Maximum Clock Input Rise or Fall Time, t <sub>r</sub> , t <sub>f</sub>	4 to 10.5	4 to 10.5	—	1	—	1	μs
	5	5	5	—	5	—	
Minimum Instruction Time <sup>2</sup>	5	10	4	—	—	—	
	10	10	2.5	—	—	—	
Maximum DMA Transfer Rate	5	5	—	400	—	400	KBytes per second
	5	10	—	500	—	—	
	10	10	—	800	—	—	
Maximum Clock Input Frequency, f <sub>CL</sub> , Load Capacitance (C <sub>L</sub> ) = 50 pF	5	5	DC	3.2	DC	3.2	MHz
	5	10	DC	4	—	—	
	10	10	DC	6.4	—	—	

<sup>1</sup>V<sub>CC</sub> must never exceed V<sub>DD</sub>.

<sup>2</sup>Equals 2 machine cycles—one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles—one Fetch and two Execute operations.




Fig. 2 - Typical maximum clock frequency as a function of temperature.




Fig. 3 - Typical transition time vs. load capacitance.

CDP1802A, CDP1802AC




Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.




Fig. 7 - Typical change in propagation delay as a function of a change in load capacitance.




Fig. 8 - CDP1802A block diagram.




Fig. 9 - Basic dc timing waveforms, one instruction cycle.

## CDP1802A, CDP1802AC

### ARCHITECTURE

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
2. the D register (either of the two bytes can be gated to D);
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and third if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in R to be acted upon during register operations;
2. indicate to the I/O devices a command code or device-selection code for peripherals;
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B);
4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P);
5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

#### Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

#### Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table 1):

1. ALU operations F1-F5, F7, 74, 75, 77;
2. output instructions 61 through 67;
3. input instructions 69 through 6F;
4. certain miscellaneous instructions — 70-73, 78, 80, F0.

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800-series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

#### Data Registers

When registers in R are used to store bytes of data, four instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

#### The Q Flip Flop

An internal flip flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of Q is also available as a microprocessor output.

#### Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of T may be saved by means of a single instruction (78) in the memory location pointed to by R(X). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with a single instruction (70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

## CDP1802A, CDP1802AC

### INSTRUCTION SET

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where  
W=N or X, or P

R(W).0: Lower-order byte of R(W)

R(W).1: Higher-order byte of R(W)

Operation Notation

$M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE			
LOAD VIA N	LDN	0N	$M(R(N)) \rightarrow D$ ; FOR N NOT 0
LOAD ADVANCE	LDA	4N	$M(R(N)) \rightarrow D$ ; $(R(N)+1) \rightarrow R(N)$
LOAD VIA X	LDX	F0	$M(R(X)) \rightarrow D$
LOAD VIA X AND ADVANCE	LDXA	72	$M(R(X)) \rightarrow D$ ; $R(X)+1 \rightarrow R(X)$
LOAD IMMEDIATE	LDI	F8	$M(R(P)) \rightarrow D$ ; $R(P)+1 \rightarrow R(P)$
STORE VIA N	STR	5N	$D \rightarrow M(R(N))$
STORE VIA X AND DECREMENT	STXD	73	$D \rightarrow M(R(X))$ ; $R(X)-1 \rightarrow R(X)$
REGISTER OPERATIONS			
INCREMENT REG N	INC	1N	$R(N)+1 \rightarrow R(N)$
DECREMENT REG N	DEC	2N	$R(N)-1 \rightarrow R(N)$
INCREMENT REG X	IRX	60	$R(X)+1 \rightarrow R(X)$
GET LOW REG N	GLO	8N	$R(N).0 \rightarrow D$
PUT LOW REG N	PLO	AN	$D \rightarrow R(N).0$
GET HIGH REG N	GHI	9N	$R(N).1 \rightarrow D$
PUT HIGH REG N	PHI	BN	$D \rightarrow R(N).1$
LOGIC OPERATIONS §			
OR	OR	F1	$M(R(X))$ OR $D \rightarrow D$
OR IMMEDIATE	ORI	F9	$M(R(P))$ OR $D \rightarrow D$ ; $R(P)+1 \rightarrow R(P)$
EXCLUSIVE OR	XOR	F3	$M(R(X))$ XOR $D \rightarrow D$
EXCLUSIVE OR IMMEDIATE	XRI	FB	$M(R(P))$ XOR $D \rightarrow D$ ; $R(P)+1 \rightarrow R(P)$
AND	AND	F2	$M(R(X))$ AND $D \rightarrow D$
AND IMMEDIATE	ANI	FA	$M(R(P))$ AND $D \rightarrow D$ ; $R(P)+1 \rightarrow R(P)$
SHIFT RIGHT	SHR	F6	SHIFT D RIGHT, $LSB(D) \rightarrow DF$ , $O \rightarrow MSB(D)$
SHIFT RIGHT WITH CARRY	SHRC	76§	SHIFT D RIGHT, $LSB(D) \rightarrow DF$ , $DF \rightarrow MSB(D)$
RING SHIFT RIGHT	RSHR		
SHIFT LEFT	SHL	FE	SHIFT D LEFT, $MSB(D) \rightarrow DF$ , $O \rightarrow LSB(D)$
SHIFT LEFT WITH CARRY	SHLC	7E§	SHIFT D LEFT, $MSB(D) \rightarrow DF$ , $DF \rightarrow LSB(D)$
RING SHIFT LEFT	RSHL		

## CDP1802A, CDP1802AC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS—SHORT BRANCH			
SHORT BRANCH IF EF4=1 ( $\overline{EF4}=V_{SS}$ )	B4	37	IF EF4=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4=0 (EF4=V <sub>CC</sub> )	BN4	3F	IF EF4=0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS—LONG BRANCH			
LONG BRANCH	LBR	C0	M(R(P))→R(P).1 M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	NLBR	C8§	R(P)+2→R(P)
LONG BRANCH IF D=0	LBZ	C2	IF D=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF=1	LBDF	C3	IF DF=1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF=0	LBNF	CB	IF DF=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q=1	LBQ	C1	IF Q=1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q=0	LBNQ	C9	IF Q=0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
SKIP INSTRUCTIONS			
SHORT SKIP (SEE NBR)	SKP	38§	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	LSKP	C8§	R(P)+2→R(P)
LONG SKIP IF D=0	LSZ	CE	IF D=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	LSNZ	C6	IF D NOT 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF=1	LSDF	CF	IF DF=1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF=0	LSNF	C7	IF DF=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q=1	LSQ	CD	IF Q=1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q=0	LSNQ	C5	IF Q=0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF IE=1	LSIE	CC	IF IE=1, R(P)+2→R(P) ELSE CONTINUE

## CDP1802A, CDP1802AC

### Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a) Branch unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.

The short-branch instruction can:

- a) Branch unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test the status (1 or 0) of the four EF flags
- f) Effect an unconditional no branch

if the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program

counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch +2 execute).

They can:

- a) Skip unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test for IE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.

Execution is continued by fetching the next instruction in sequence.

## CDP1802A, CDP1802AC

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $C_L = 50$  pF,  $V_{DD} \pm 5\%$ , except as noted.

CHARACTERISTIC	VCC (V)	VDD (V)	LIMITS		UNITS	
			Typ.*	Max.		
Propagation Delay Times:						
Clock to TPA, TPB  Clock-to-Memory High-Address Byte  Clock-to-Memory Low-Address Byte Valid  Clock to $\overline{\text{MRD}}$  Clock to $\overline{\text{MRD}}$  Clock to $\overline{\text{MWR}}$  Clock to (CPU DATA to BUS) Valid  Clock to State Code  Clock to Q  Clock to N (0-2)		5	5	200	300	ns
	$t_{PLH}, t_{PHL}$	5	10	150	250	
		10	10	100	150	
	5	5	600	850		
	5	10	400	600		
	10	10	300	400		
	5	5	250	350		
	5	10	150	250		
	10	10	100	150		
	5	5	200	300		
	5	10	150	250		
	10	10	100	150		
	5	5	200	350		
	5	10	150	290		
	10	10	100	175		
	5	5	200	300		
	5	10	150	250		
	10	10	100	150		
	5	5	300	450		
	5	10	250	350		
	10	10	100	200		
	5	5	300	450		
	5	10	250	350		
	10	10	150	250		
	5	5	250	400		
	5	10	150	250		
	10	10	100	150		
	5	5	300	550		
	5	10	200	350		
	10	10	150	250		
Minimum Setup and Hold Times:						
Data Bus Input Setup  Data Bus Input Hold  $\overline{\text{DMA}}$ Setup  $\overline{\text{DMA}}$ Hold  Interrupt Setup	$t_{SU}$	5	5	-20	25	
		5	10	0	50	
		10	10	-10	40	
	$t_H^{\blacksquare}$	5	5	150	200	
		5	10	100	125	
		10	10	75	100	
	$t_{SU}$	5	5	0	30	
		5	10	0	20	
		10	10	0	10	
	$t_H^{\blacksquare}$	5	5	150	250	
		5	10	100	200	
		10	10	75	125	
	$t_{SU}$	5	5	-75	0	
		5	10	-50	0	
		10	10	-25	0	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

■Maximum limits of minimum characteristics are the values above which all devices function.

## CDP1802A, CDP1802AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES <sup>G</sup>
S1			RESET	0-I,N,Q,X,P; 1-IE	00	XXXX	1	1	0	A
S1			INITIALIZE NOT PROGRAMMER ACCESSIBLE	0000-R	00	XXXX	1	1	0	B
S0			FETCH	MRP-I, N; RP+1-RP	MRP	RP	0	1	0	C
S1	0	0	IDL	IDLE	MR0	R0	0	1	0	D,3
	0	1-F	LDN	MRN-D	MRN	RN	0	1	0	3
	1	0-F	INC	RN+1-RN	FLOAT	RN	1	1	0	1
	2	0-F	DEC	RN-1-RN	FLOAT	RN	1	1	0	1
	3	0-F	SHORT BRANCH	TAKEN; MRP-RP,0 NOT TAKEN; RP+1-RP	MRP	RP	0	1	0	3
	4	0-F	LDA	MRN-D; RN+1-RN	MRN	RN	0	1	0	3
	5	0-F	STR	D-MRN	D	RN	1	0	0	2
	6	0	IRX	RX+1-RX	MRX	RX	0	1	0	2
	6	1	OUT 1	MRX-BUS; RX+1-RX	MRX	RX	0	1	1	6
		2	OUT 2						2	
		3	OUT 3						3	
		4	OUT 4						4	
		5	OUT 5						5	
		6	OUT 6						6	
		7	OUT 7						7	
		A	INP 1	BUS-MRX,D	DATA FROM I/O DEVICE	RX	1	0	1	5
	B	INP 2	2							
C	INP 3	3								
D	INP 4	4								
E	INP 5	5								
F	INP 6	6								
	INP 7	7								
7	0	RET	MRX-(X,P); RX+1-RX; 1-IE	MRX	RX	0	1	0	3	
	1	DIS	MRX-(X,P); RX+1-RX; 0-IE	MRX	RX	0	1	0	3	
	2	LDXA	MRX-D; RX+1-RX	MRX	RX	0	1	0	3	
	3	STXD	D-MRX; RX-1-RX	D	RX	1	0	0	2	
	4	ADC	MRX+D+ DF-DF,D	MRX	RX	0	1	0	3	



## CDP1802A, CDP1802AC


TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES <sup>G</sup>	
S1	D	0-F	SEP	N-P	NN	RN	1	1	0	1	
	E	0-F	SEX	N-X	NN	RN	1	1	0	1	
		0	LDX	MRX-D	MRX	RX	0	1	0	3	
		1	OR	MRX OR D-D	MRX	RX	0	1	0	3	
		2	AND	MRX AND D-D							
		3	XOR	MRX XOR D-D							
		4	ADD	MRX+D-DF,D							
		5	SD	MRX-D-DF,D							
		7	SM	D-MRX-DF,D							
		6	SHR	LSB(D)-DF; 0-MSB(D)	FLOAT	RX	1	1	0	1	
		F	8	LDI	MRP-D;	MRP	RP	0	1	0	3
			9	ORI	MRP OR D-D;						
			A	ANI	MRP AND D-D;						
			B	XRI	MRP XOR D-D;						
	C		ADI	MRP+D-DF,D;							
	D		SDI	MRP-D-DF,D;							
		F	SMI	D-MRP-DF,D;							
		E	SHL	MSB(D)-DF; 0-LSB(D)	FLOAT	RP	1	1	0	1	
S2	DMA IN			BUS-MR0; R0+1-R0	DATA FROM I/O DEVICE	R0	1	0	0	F, 7	
	DMA OUT			MR0-BUS; R0+1-R0	MR0	R0	0	1	0	F, 8	
S3	INTERRUPT			X,P-T; 0-IE 1-P; 2-X	FLOAT	RN	1	1	0	9	
S1	LOAD			IDLE (CLEAR, WAIT=0)	M(R0-1)	R0-1	0	1	0	E,3	

**NOTES:**


- A. IE=1, TPA, TPB suppressed, state=S1.
- B. BUS=0 for entire cycle.
- C. Next state always S1.
- D. Wait for DMA or INTERRUPT.
- E. Suppress TPA, wait for DMA.
- F. IN REQUEST has priority over OUT REQUEST.
- G. Number refers to machine cycle. See Fig. 13 timing waveforms for machine cycles 1 through 9.

CDP1802A, CDP1802AC



92CS-2960I

No. 5 Input-cycle timing waveforms.



92CS-29602


No. 6 Output-cycle timing waveforms.

Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown). Continued.

# CDP1802BC

## Preliminary Data

# CMOS 8-Bit Microprocessor



### Features:

- Minimum instruction fetch-execute time of 3.2 μs (maximum clock frequency=5 MHz) at V<sub>DD</sub>=5 V
- Any combination of standard RAM and ROM up to 65,536 bytes
- Operates with slow memories, up to 775 ns access time at f<sub>CL</sub>=5 MHz
- 8-bit parallel organization with bidirectional data bus and multiplexed address bus
- 16 x 16 matrix of registers for use as multiple program counters, data pointers, or data registers
- On-chip DMA, interrupt, and flag inputs
- Programmable single-bit output port
- 91 easy-to-use instructions

The RCA-CDP1802BC LSI CMOS 8-bit register-oriented central-processing unit (CPU) is designed for use as a general-purpose computing or control element in a wide range of stored-program systems or products.

The CDP1802BC includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.

The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that

systems having maximum flexibility and minimum cost can be realized. The 1800 series CPU also provides a synchronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt-driven, or direct memory-access modes.

The CDP1802BC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40-lead dual-in-line side-braced ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1802BC small microprocessor system.

CDP1802BC

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ , except as noted.

CHARACTERISTIC		CONDITIONS			LIMITS			UNITS
		V <sub>OUT</sub> (V)	V <sub>IN</sub> (V)	V <sub>CC</sub> , V <sub>DD</sub> (V)	CDP1802BC			
					Min.	Typ.*	Max.	
Quiescent Device Current	I <sub>DD</sub>	—	—	5	—	1	200	μA
Output Low Drive (Sink) Current (Except XTAL)	I <sub>OL</sub>	0.4	0.5	5	1.1	2.2	—	mA
		XTAL	0.4	5	5	170	350	—
Output High Drive (Source) Current (Except XTAL)	I <sub>OH</sub>	4.6	0.5	5	-0.27	-0.55	—	mA
		XTAL	4.6	0	5	-125	-250	—
Output Voltage Low-Level	V <sub>OL</sub>	—	0.5	5	—	0	0.1	V
Output Voltage High Level	V <sub>OH</sub>	—	0.5	5	4.9	5	—	
Input Low Voltage	V <sub>IL</sub>	0.5,4.5	—	5	—	—	1.5	
Input High Voltage	V <sub>IH</sub>	0.5,4.5	—	5	3.5	—	—	
CLEAR Input Voltage Schmitt Hysteresis	V <sub>H</sub>	—	—	5	0.4	0.5	—	
Input Leakage Current	I <sub>IN</sub>	Any Input	0.5	5	—	±10 <sup>-4</sup>	±1	μA
3-State Output Leakage Current	I <sub>OUT</sub>	0.5	0.5	5	—	±10 <sup>-4</sup>	±1	
Total Power Dissipation, f=5 MHzΔ		—	—	5	—	15	30	mW
Minimum Data Retention Voltage	V <sub>DR</sub>	V <sub>DD</sub> =V <sub>DR</sub>			—	2	2.4	V
Data Retention Current	I <sub>DR</sub>	V <sub>DD</sub> =2.4 V			—	0.5	—	μA
Input Capacitance	C <sub>IN</sub>				—	5	7.5	pF
Output Capacitance	C <sub>OUT</sub>				—	10	15	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .  
 ΔIdle "00" at M(0000),  $C_L = 50$  pF.




Fig. 4 - Minimum output high (source) current characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.

## CDP1802BC

### SIGNAL DESCRIPTIONS

#### BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

#### N0 to N2 (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.

$\overline{\text{MRD}} = \text{V}_{\text{CC}}$ : Data from I/O to CPU and Memory

$\overline{\text{MRD}} = \text{V}_{\text{SS}}$ : Data from Memory to I/O

#### $\overline{\text{EF1}}$ to $\overline{\text{EF4}}$ (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

#### $\overline{\text{INTERRUPT}}$ , $\overline{\text{DMA-IN}}$ , $\overline{\text{DMA-OUT}}$ (3 I/O Requests)

These inputs are sampled by the CDP1802BC during the interval between the leading edge of TPB and the leading edge of TPA.

**Interrupt Action:** X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

#### SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. H=V<sub>CC</sub>, L=V<sub>SS</sub>.

State Type	State Code Lines	
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	H
S2 (DMA)	H	L
S3 (Interrupt)	H	H

#### TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

#### MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64K bytes.

#### $\overline{\text{MWR}}$ (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

#### $\overline{\text{MRD}}$ (Read Level):

A low level on  $\overline{\text{MRD}}$  indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output,  $\overline{\text{MRD}}$  is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.

#### Q:

Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB.

#### CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 5 MHz at V<sub>CC</sub>=V<sub>DD</sub>=5 volts. The clock is counted down internally to 8 clock pulses per machine cycle.

#### XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

#### WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	H	RESET
H	L	PAUSE
H	H	RUN

#### VDD, VSS, VCC (Power Levels):

The internal voltage supply V<sub>DD</sub> is isolated from the Input/Output voltage supply V<sub>CC</sub> so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. V<sub>CC</sub> must be less than or equal to V<sub>DD</sub>. All outputs swing from V<sub>SS</sub> to V<sub>CC</sub>. The recommended input voltage swing is V<sub>SS</sub> to V<sub>CC</sub>.

CDP1802BC

CPU Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which register is Program Counter
X	4 Bits	Designates which register is Data Pointer

N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
IE	1 Bit	Interrupt Enable
Q	1 Bit	Output Flip Flop

CDP1802 Control Modes

The  $\overline{\text{WAIT}}$  and  $\overline{\text{CLEAR}}$  lines provide four control modes as listed in the following truth table:

$\overline{\text{CLEAR}}$	$\overline{\text{WAIT}}$	MODE
L	L	LOAD
L	H	RESET
H	L	PAUSE
H	H	RUN


The function of the modes are defined as follows:

**Load**

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

**Reset**

Registers I, N, Q are reset, IE is set and 0's ( $V_{SS}$ ) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the  $\overline{\text{CLEAR}}$  pin, since it has a Schmitt-triggered input, see Fig. 10.



The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

92CS-34669R1

Fig. 10 - Reset diagram.

**Pause**

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

**Run**

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

**RUN-MODE STATE TRANSITIONS**

The CDP1802BC CPU state transitions when in the RUN and RESET modes are shown in Fig. 11. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table II shows the conditions on Data Bus and Memory-Address lines during all machine states.




Fig. 11 - State transition diagram.

92CS-33872

## CDP1802BC

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
ARITHMETIC OPERATIONS †			
ADD	ADD	F4	$M(R(X))+D-DF, D$
ADD IMMEDIATE	ADI	FC	$M(R(P))+D-DF, D; R(P)+1-R(P)$
ADD WITH CARRY	ADC	74	$M(R(X))+D+DF-DF, D$
ADD WITH CARRY, IMMEDIATE	ADCI	7C	$M(R(P))+D+DF-DF, D$ $R(P)+1-R(P)$
SUBTRACT D	SD	F5	$M(R(X))-D-DF, D$
SUBTRACT D IMMEDIATE	SDI	FD	$M(R(P))-D-DF, D;$ $R(P)+1-R(P)$
SUBTRACT D WITH BORROW	SDB	75	$M(R(X))-D-(NOT DF)-DF, D$
SUBTRACT D WITH BORROW, IMMEDIATE	SDBI	7D	$M(R(P))-D-(NOT DF)-DF, D;$ $R(P)+1-R(P)$
SUBTRACT MEMORY	SM	F7	$D-M(R(X))-DF, D$
SUBTRACT MEMORY IMMEDIATE	SMI	FF	$D-M(R(P))-DF, D;$ $R(P)+1-R(P)$
SUBTRACT MEMORY WITH BORROW	SMB	77	$D-M(R(X))-(NOT DF)-DF, D$
SUBTRACT MEMORY WITH BORROW, IMMEDIATE	SMBI	7F	$D-M(R(P))-(NOT DF)-DF, D$ $R(P)+1-R(P)$
BRANCH INSTRUCTIONS—SHORT BRANCH			
SHORT BRANCH	BR	30	$M(R(P))\rightarrow R(P).0$
NO SHORT BRANCH (SEE SKP)	NBR	38§	$R(P)+1-R(P)$
SHORT BRANCH IF D=0	BZ	32	IF D=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF D NOT 0	BNZ	3A	IF D NOT 0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF DF=1	BDF	33§	IF DF=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF POS OR ZERO	BPZ		
SHORT BRANCH IF EQUAL OR GREATER	BGE		
SHORT BRANCH IF DF=0	BNF	3B§	IF DF=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF MINUS	BM		
SHORT BRANCH IF LESS	BL		
SHORT BRANCH IF Q=F	BQ	31	IF Q=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF Q=0	BNQ	39	IF Q=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF1=1 ( $\overline{EF1}=V_{SS}$ )	B1	34	IF EF1=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF1=0 ( $\overline{EF1}=V_{CC}$ )	BN1	3C	IF EF1=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF2=1 ( $\overline{EF2}=V_{SS}$ )	B2	35	IF EF2=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF2=0 ( $\overline{EF2}=V_{CC}$ )	BN2	3D	IF EF2=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF3=1 ( $\overline{EF3}=V_{SS}$ )	B3	36	IF EF3=1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$
SHORT BRANCH IF EF3=0 ( $\overline{EF3}=V_{CC}$ )	BN3	3E	IF EF3=0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1-R(P)$

## CDP1802BC

TABLE 1 — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	OP CODE	OPERATION
<b>CONTROL INSTRUCTIONS</b>			
IDLE	IDL	00#	WAIT FOR DMA OR INTERRUPT; M(R(0))←BUS
NO OPERATION	NOP	C4	CONTINUE
SET P	SEP	DN	N←P
SET X	SEX	EN	N←X
SET Q	SEQ	7B	1←Q
RESET Q	REQ	7A	0←Q
SAVE	SAV	78	T←M(R(X))
PUSH X,P TO STACK	MARK	79	(X,P)←T; (X,P)←M(R(2)) THEN P←X; R(2)←1←R(2)
RETURN	RET	70	M(R(X))←(X,P); R(X)+1←R(X) 1←IE
DISABLE	DIS	71	M(R(X))←(X,P); R(X)+1←R(X) 0←IE
<b>INPUT-OUTPUT BYTE TRANSFER</b>			
OUTPUT 1	OUT 1	61	M(R(X))←BUS;R(X)+1←R(X); N LINES=1
OUTPUT 2	OUT 2	62	M(R(X))←BUS;R(X)+1←R(X); N LINES=2
OUTPUT 3	OUT 3	63	M(R(X))←BUS;R(X)+1←R(X); N LINES=3
OUTPUT 4	OUT 4	64	M(R(X))←BUS;R(X)+1←R(X); N LINES=4
OUTPUT 5	OUT 5	65	M(R(X))←BUS;R(X)+1←R(X); N LINES=5
OUTPUT 6	OUT 6	66	M(R(X))←BUS;R(X)+1←R(X); N LINES=6
OUTPUT 7	OUT 7	67	M(R(X))←BUS;R(X)+1←R(X); N LINES=7
INPUT 1	INP 1	69	BUS←M(R(X)); BUS←D; N LINES=1
INPUT 2	INP 2	6A	BUS←M(R(X)); BUS←D; N LINES=2
INPUT 3	INP 3	6B	BUS←M(R(X)); BUS←D; N LINES=3
INPUT 4	INP 4	6C	BUS←M(R(X)); BUS←D; N LINES=4
INPUT 5	INP 5	6D	BUS←M(R(X)); BUS←D; N LINES=5
INPUT 6	INP 6	6E	BUS←M(R(X)); BUS←D; N LINES=6
INPUT 7	INP 7	6F	BUS←M(R(X)); BUS←D; N LINES=7

‡THE ARITHMETIC OPERATIONS AND THE SHIFT INSTRUCTIONS ARE THE ONLY INSTRUCTIONS THAT CAN ALTER THE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED  
DF=0 DENOTES A CARRY HAS NOT OCCURRED

AFTER A SUBTRACT INSTRUCTION:

DF=1 DENOTES NO BORROW. D IS A TRUE POSITIVE NUMBER  
DF=0 DENOTES A BORROW. D IS TWO'S COMPLEMENT  
THE SYNTAX "(NOT DF)" DENOTES THE SUBTRACTION OF THE BORROW

§THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.

\*AN IDLE INSTRUCTION INITIATES A REPEATING S1 CYCLE. THE PROCESSOR WILL CONTINUE TO IDLE UNTIL AN I/O REQUEST (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED AND THE I/O REQUEST IS SERVICED, AND THEN NORMAL OPERATION IS RESUMED.

**Notes for TABLE 1**

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- Branch unconditionally
- Test for D=0 or D≠0
- Test for DF=0 or DF=1
- Test for Q=0 or Q=1


e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).



CDP1802BC



NOTES:

1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE
2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS
3. SHADED AREAS INDICATE "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD

92CL-33869R2

Fig. 12 - Timing waveforms.

## CDP1802BC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES	NOTES <sup>G</sup>
S1			RESET	0-I,N,Q,X,P; 1-IE	00	XXXX	1	1	0	A
S1			INITIALIZE NOT PROGRAMMER ACCESSIBLE	0000-R	00	XXXX	1	1	0	B
S0			FETCH	MRP-I, N; RP+1-RP	MRP	RP	0	1	0	C
S1	0	0	IDL	IDLE	MR0	R0	0	1	0	D,3
	0	1-F	LDN	MRN-D	MRN	RN	0	1	0	3
	1	0-F	INC	RN+1-RN	FLOAT	RN	1	1	0	1
	2	0-F	DEC	RN-1-RN	FLOAT	RN	1	1	0	1
	3	0-F	SHORT BRANCH	TAKEN; MRP-RP.0 NOT TAKEN; RP+1-RP	MRP	RP	0	1	0	3
	4	0-F	LDA	MRN-D; RN+1-RN	MRN	RN	0	1	0	3
	5	0-F	STR	D-MRN	D	RN	1	0	0	2
	6	0	IRX	RX+1-RX	MRX	RX	0	1	0	2
	6	1	OUT 1	MRX-BUS; RX+1-RX	MRX	RX	0	1	1	6
		2	OUT 2						2	
		3	OUT 3						3	
		4	OUT 4						4	
		5	OUT 5						5	
		6	OUT 6						6	
		7	OUT 7						7	
	7	9	INP 1	BUS-MRX,D	DATA FROM I/O DEVICE	RX	1	0	1	5
		A	INP 2						2	
		B	INP 3						3	
		C	INP 4						4	
		D	INP 5						5	
E		INP 6	6							
F		INP 7	7							
7	0	RET	MRX-(X,P); RX+1-RX; 1-IE	MRX	RX	0	1	0	3	
	1	DIS	MRX-(X,P); RX+1-RX; 0-IE	MRX	RX	0	1	0	3	
	2	LDXA	MRX-D; RX+1-RX	MRX	RX	0	1	0	3	
	3	STXD	D-MRX; RX-1-RX	D	RX	1	0	0	2	
	4	ADC	MRX+D+ DF-DF,D	MRX	RX	0	1	0	3	

## CDP1802BC


TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	NOTES <sup>G</sup>
S1	D	0-F	SEP	N→P	NN	RN	1	1	0	1
	E	0-F	SEX	N→X	NN	RN	1	1	0	1
		0	LDX	MRX→D	MRX	RX	0	1	0	3
	F	1	OR	MRX OR D→D	MRX	RX	0	1	0	3
		2	AND	MRX AND D→D						
		3	XOR	MRX XOR D→D						
		4	ADD	MRX+D→DF,D						
		5	SD	MRX→D→DF,D						
		7	SM	D→MRX→DF,D						
		6	SHR	LSB(D)→DF; 0→MSB(D)	FLOAT	RX	1	1	0	1
		8	LDI	MRP→D; RP+1→RP	MRP	RP	0	1	0	3
		9	ORI	MRP OR D→D; RP+1→RP						
		A	ANI	MRP AND D→D; RP+1→RP						
	B	XRI	MRP XOR D→D; RP+1→RP							
	C	ADI	MRP+D→DF,D; RP+1→RP							
D	SDI	MRP→D→DF,D; RP+1→RP								
F	SMI	D→MRP→DF,D; RP+1→RP								
E	SHL	MSB(D)→DF; 0→LSB(D)	FLOAT	RP	1	1	0	1		
S2	DMA IN		BUS→MR0; R0+1→R0	DATA FROM I/O DEVICE	R0	1	0	0	F, 7	
	DMA OUT		MR0→BUS; R0+1→R0	MR0	R0	0	1	0	F, 8	
S3	INTERRUPT		X,P→T; 0→IE 1→P; 2→X	FLOAT	RN	1	1	0	9	
S1	LOAD		IDLE (CLEAR, WAIT=0)	M(R0-1)	R0-1	0	1	0	E,3	

## NOTES:


- A. IE=1, TPA, TPB suppressed, state=S1.  
 B. BUS=0 for entire cycle.  
 C. Next state always S1.  
 D. Wait for DMA or INTERRUPT.  
 E. Suppress TPA, wait for DMA.  
 F. IN REQUEST has priority over OUT REQUEST.  
 G. Number refers to machine cycle. See Fig. 14 timing waveforms for machine cycles 1 through 9.

CDP1802BC



92CS-29601

No. 5 Input-cycle timing waveforms.



92CS-29602

No. 6 Output-cycle timing waveforms.

Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.

## CDP1804AC

## TERMINAL ASSIGNMENT

CLOCK	1	40	V <sub>DD</sub>
WAIT	2	39	XTAL
CLEAR	3	38	DMA IN
Q	4	37	DMA OUT
SCI	5	36	INTERRUPT
SCO	6	35	MWR
MRD	7	34	TPA
BUS 7	8	33	TPB
BUS 6	9	32	MA7
BUS 5	10	31	MA6
BUS 4	11	30	MA5
BUS 3	12	29	MA4
BUS 2	13	28	MA3
BUS 1	14	27	MA2
BUS 0	15	26	MA1
EMS/ME	16	25	MA0
N2	17	24	EFT
N1	18	23	EF2
NO	19	22	EF3
V <sub>SS</sub>	20	21	EF4

TOP VIEW 92CS-34980

## CMOS 8-Bit Microcomputer With On-Chip RAM, ROM, and Counter/Timer

### Performance Features:

- Instruction time of 3.2  $\mu$ s, -40 to +85°C
- 123 instructions-upwards software compatible with CDP1802, CDP1805A, and CDP1806A
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802, CDP1805A, and CDP1806A except for terminal 16.
- 64K-byte memory address capability
- 2 K bytes of on-chip ROM
- 64 bytes of on-chip RAM

The RCA-CDP1804AC is a functional and performance enhancement of the CDP1802, CDP1805A, and CDP1806A CMOS 8-bit register-oriented microprocessor series and is designed for use in a wide variety of general-purpose applications.

The CDP1804AC hardware enhancements include a 2K-byte ROM, a 64-byte RAM, and a 8-bit presettable down counter. The Counter/Timer, which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The Counter/Timer underflow output can also be directed to the Q output terminal.

The CDP1805AC and CDP1806AC which are identical to the CDP1804AC, except for the on-chip memory, should be used for CDP1804AC development purposes.

- 16 x 16 matrix of on-board registers
- On-chip crystal or RC controlled oscillator
- 8-bit Counter/Timer

The CDP1804AC software enhancements include 32 more instructions than the CDP1802. The 32 additional software instructions include subroutine call and return capability, enhanced data transfer manipulation, counter/timer control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility are maintained when substituting a CDP1804AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of V<sub>CC</sub> with EMS/ME.

The CDP1804AC has an operating voltage range of 4 V to 6.5 V and is supplied in a 40-lead hermetic dual-in-line ceramic package (D suffix), and in a 40-lead dual-in-line plastic package (E suffix).




Fig. 1 - Typical CDP1804AC microprocessor system.

## CDP1804AC


STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ , Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS			UNITS
		$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1804ACD, CDP1804ACE			
					Min.	Typ.*	Max.	
Quiescent Device Current	$I_{DD}$	—	0, 5	5	—	50	200	$\mu\text{A}$
Output Low Drive (Sink) Current (Except XTAL)	$I_{OL}$	0.4	0, 5	5	1.6	4	—	mA
XTAL Output	$I_{OL}$	0.4	5	5	0.2	0.4	—	
Output High Drive (Source) Current (Except XTAL)	$I_{OH}$	4.6	0, 5	5	-1.6	-4	—	
XTAL	$I_{OH}$	4.6	0	5	-0.1	-0.2	—	V
Output Voltage Low-Level	$V_{OL}$	—	0, 5	5	—	0	0.1	
Output Voltage High Level	$V_{OH}$	—	0, 5	5	4.9	5	—	
Input Low Voltage (BUS 0 — BUS 7, $\overline{\text{EMS}}/\overline{\text{ME}}$ )	$V_{IL}$	0.5, 4.5	—	5	—	—	1.5	
Input High Voltage (BUS 0 — BUS 7, $\overline{\text{EMS}}/\overline{\text{ME}}$ )	$V_{IH}$	0.5, 4.5	—	5	3.5	—	—	
Schmitt Trigger Input Voltage (Except BUS 0 — BUS 7, $\overline{\text{EMS}}/\overline{\text{ME}}$ )								
Positive Trigger Threshold	$V_P$				2.2	2.9	3.6	
Negative Trigger Threshold	$V_N$	0.5, 4.5	—	5	0.9	1.9	2.8	
Hysteresis	$V_H$				0.3	0.9	1.6	
Input Leakage Current	$I_{IN}$	—	0.5	5	—	$\pm 0.1$	$\pm 5$	$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	0, 5	0, 5	5	—	$\pm 0.2$	$\pm 5$	pF
Input Capacitance	$C_{IN}$	—	—	—	—	5	7.5	
Output Capacitance	$C_{OUT}$	—	—	—	—	10	15	
Total Power Dissipation <sup>Δ</sup> Run		—	—	5	—	35	50	mW
Idle "00" at M(0000)		—	—	5	—	12	18	
Minimum Data Retention Voltage	$V_{DR}$	$V_{DD} = V_{DR}$			—	2	2.4	V
Data Retention Current	$I_{DR}$	$V_{DD} = 2.4$			—	25	100	$\mu\text{A}$

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .<sup>Δ</sup>External Clock:  $f = 5\text{ MHz}$ ,  $t_r, t_f = 10\text{ ns}$ ,  $C_L = 50\text{ pF}$ .

CDP1804AC

TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES



\*NOTE FOR RUN (RAM ONLY) MODE:


ME HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70. FOR A MEMORY READ OPERATION, RAM DATA WILL APPEAR ON THE DATA BUS DURING THE TIME ME IS ACTIVE AFTER CLOCK 31. THE TIME SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS PERFORMED ON INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THE INTERNAL RAM IS AUTOMATICALLY Deselected AT THE END OF CLOCK 71, INDEPENDENT OF ME.

NOTE FOR RUN (ROM/RAM) MODE:

INTERNAL MEMORY DATA WILL APPEAR ON THE DATA BUS AFTER CLOCK PULSE 31.

92CS-34983

Fig. 3 - Internal memory operation timing waveforms for CDP1804AC.



\*FOR RUN (ROM/RAM) MODE ONLY.

NOTE: FOR THE RUN (RAM ONLY) MODE ME MUST BE HIGH DURING EXTERNAL MEMORY ACCESSES.

92CS-34984

Fig. 4 - External memory operation timing waveforms for CDP1804AC.

SIGNAL DESCRIPTIONS

Bus 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

N0 to N2 (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O

interface. These lines can be used to issue command codes or device selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal:

- MRD = V<sub>DD</sub>: Input data from I/O to CPU and Memory
- MRD = V<sub>SS</sub>: Output data from Memory to I/O

## CDP1804AC

### EMS (External Memory Select) RUN (ROM/RAM) Mode

This active low output is used for external memory expansion. It is low when external memory is being addressed and high at all other times. It is initiated 1.5 clock periods after TPA (at which time all addresses are stable) and terminates at the end of the cycle. Use of EMS for memory selection allows 3.5 clock cycles for data access.

Note that in the RUN (ROM/RAM) mode data from the internal ROM or RAM, when selected, will appear on the data bus after clock 31.

### V<sub>DD</sub>, V<sub>SS</sub>, (Power Levels):

V<sub>SS</sub> is the most negative supply voltage terminal and is normally connected to ground. V<sub>DD</sub> is the positive supply voltage terminal. All outputs swing from V<sub>SS</sub> to V<sub>DD</sub>. The recommended input voltage swing is from V<sub>SS</sub> to V<sub>DD</sub>.

### ARCHITECTURE

Fig. 2 shows a block diagram of the CDP1804AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines)
2. the D register (either of the two bytes can be gated to D)
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register
4. to any other 16-bit scratch-pad register in the array.

The four paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and more if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in R to be acted upon during register operations
2. indicate to the I/O devices a command code or device-selection code for peripherals
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

### Program Counters

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

### Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table 1):

1. ALU operations
2. output instructions
3. input instructions
4. register to memory transfer
5. memory to register transfer
6. interrupt and subroutine handling.

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1804AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

### Data Registers

When registers in R are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSXD, and RNX instructions also allow loading, storing, and exchanging the full 16-bit contents of the R registers without affecting the D register. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16-bit R register also without affecting the D register.



## CDP1804AC

### Counter/Timer and Controls (See Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo N type), and a conditional divide-by-32 prescaler. After counting down to  $(01)_{16}$  the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to  $(00)_{16}$  a full 256 counts will occur.

During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register (CH) are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. (LDC resets the Counter Interrupt Latch only when the counter is stopped). After counting down to  $(01)_{16}$  the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.

The Counter/Timer has the following five programmable modes:

1. Event Counter 1: Input to counter is connected to the  $\overline{EF1}$  terminal. The high-to-low transition decrements the counter.
2. Event Counter 2: Input to counter is connected to the  $\overline{EF2}$  terminal. The high-to-low transition decrements the counter.
3. Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by-32 prescaler is reset when the counter is in a mode other than the Timer mode, system reset, or stopped by a STPC.
4. Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of

TPA decrements the counter if the input signal at  $\overline{EF1}$  terminal (gate input) is low. On the transition of  $\overline{EF1}$  to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.

5. Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except  $\overline{EF2}$  is used as the gate input.

The modes can be changed without affecting the stored count.

Those modes which use  $\overline{EF1}$  and  $\overline{EF2}$  terminals as inputs do not exclude testing these flags for branch instructions.

The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2.

In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.

The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle Q condition is cleared by an LDC with the Counter/Timer stopped; system Reset, or a BCI with  $CI=1$ . Note that SEQ and REQ instructions are independent of ETQ.—they can Set or Reset Q while the counter is running.




Fig. 6 - Counter/Timer diagram for CDP1804AC.

CDP1804AC




Fig. 11 - Reset/Run (RAM only) diagram.

PAUSE


Pause is a low power mode which stops the internal CPU timing generator and freezes the state of the processor. The CPU may be held in the Pause mode indefinitely. Hardware pause can occur at two points in a machine cycle, on the low to high transition of either TPA or TPB. A TPB pause can also be initiated by software with the execution of an IDLE instruction. In the pause mode, the oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 3).

Pause is entered from RUN (RAM only) by dropping WAIT low, and from RUN (ROM/RAM) by raising CLEAR high. Appropriate setup and hold times must be met.


If Pause is entered while in the event counter mode, the appropriate Flag transition will continue to decrement the counter.

Hardware-initiated pause is exited to RUN (RAM only) by raising the Wait line, and the RUN (ROM/RAM) by lowering CLEAR. Pause entered with an IDLE instruction requires DMA, INTERRUPT or RESET to resume execution.

TPA PAUSE TIMING



TPB PAUSE TIMING



NOTE: PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 12 - Pause mode timing waveforms.

RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition. (See Fig. 12). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

SCHMITT TRIGGER INPUTS

All inputs except BUS 0 — BUS 7 and  $\overline{ME}$  contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (See Fig. 10 and 11) and the CLOCK input (See Fig. 7 and 8).

STATE TRANSITIONS

The CDP1804AC state transitions are shown in Fig. 13. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle (INT) which requires 9 clock pulses. Reset is asynchronous and can be forced at any time.




Fig. 13 - State transition diagram.

## CDP1804AC

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
LOGIC OPERATIONS (Note 5) (Cont'd)				
SHIFT LEFT WITH CARRY	2	SHLC	7E <sup>▲</sup>	SHIFT D LEFT, MSB(D)→DF, DF→LSB(D)
RING SHIFT LEFT	2	RSHL		
ARITHMETIC OPERATIONS (Note 5)				
ADD	2	ADD	F4	M(R(X))+D→DF, D
DECIMAL ADD	4	DADD	68F4	M(R(X))+D→DF, D DECIMAL ADJUST→DF, D
ADD IMMEDIATE	2	ADI	FC	M(R(P))+D→DF, D; R(P)+1→R(P)
DECIMAL ADD IMMEDIATE	4	DADI	68FC	M(R(P))+D→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
ADD WITH CARRY	2	ADC	74	M(R(X))+D+DF→DF, D
DECIMAL ADD WITH CARRY	4	DADC	6874	M(R(X))+D+DF→DF, D DECIMAL ADJUST→DF, D
ADD WITH CARRY, IMMEDIATE	2	ADCI	7C	M(R(P))+D+DF→DF, D R(P)+1→R(P)
DECIMAL ADD WITH CARRY, IMMEDIATE	4	DACI	687C	M(R(P))+D+DF→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
SUBTRACT D	2	SD	F5	M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	2	SDI	FD	M(R(P))-D→DF, D; R(P)+1→R(P)
SUBTRACT D WITH BORROW	2	SDB	75	M(R(X))-D-(NOT DF)→DF, D
SUBTRACT D WITH BORROW, IMMEDIATE	2	SDBI	7D	M(R(P))-D-(NOT DF)→DF, D; R(P)+1→R(P)
SUBTRACT MEMORY	2	SM	F7	D-M(R(X))→DF, D
DECIMAL SUBTRACT MEMORY	4	DSM	68F7	D-M(R(X))→DF, D DECIMAL ADJUST→DF, D
SUBTRACT MEMORY IMMEDIATE	2	SMI	FF	D-M(R(P))→DF, D; R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY, IMMEDIATE	4	DSMI	68FF	D-M(R(P))→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW	2	SMB	77	D-M(R(X))-(NOT DF)→DF, D
DECIMAL SUBTRACT MEMORY WITH BORROW	4	DSMB	6877	D-M(R(X))-(NOT DF)→DF, D DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW, IMMEDIATE	2	SMBI	7F	D-M(R(P))-(NOT DF)→DF, D R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY WITH BORROW, IMMEDIATE	4	DSBI	687F	D-M(R(P))-(NOT DF)→DF, D R(P)+1→R(P) DECIMAL ADJUST→DF, D
BRANCH INSTRUCTIONS — SHORT BRANCH				
SHORT BRANCH	2	BR	30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	2	NBR	38 <sup>▲</sup>	R(P)+1→R(P)
SHORT BRANCH IF D = 0	2	BZ	32	IF D = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	2	BNZ	3A	IF D NOT 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

## CDP1804AC

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
<b>SKIP INSTRUCTIONS</b>				
SHORT SKIP (SEE NBR)	2	SKP	38 <sup>▲</sup>	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	3	LSKP	C8 <sup>▲</sup>	R(P)→R(P)
LONG SKIP IF D = 0	3	LSZ	CE	IF D = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	3	LSNZ	C6	IF D NOT 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 1	3	LSDF	CF	IF DF = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 0	3	LSNF	C7	IF DF = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 1	3	LSQ	CD	IF Q = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 0	3	LSNQ	C5	IF Q = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF MIE = 1	3	LSIE	CC	IF MIE = 1, R(P)+2→R(P) ELSE CONTINUE
<b>CONTROL INSTRUCTIONS</b>				
IDLE	2	IDL	00 <sup>#</sup>	STOP ON TPB; WAIT FOR DMA OR INTERRUPT; BUS FLOATS
NO OPERATION	3	NOP	C4	CONTINUE
SET P	2	SEP	DN	N→P
SET X	2	SEX	EN	N→X
SET Q	2	SEQ	7B	1→Q
RESET Q	2	REQ	7A	0→Q
PUSH X, P TO STACK	2	MARK	79	(X, P)→T; (X, P)→M(R(2)) THEN P→X; R(2)→1→R(2)
<b>TIMER/COUNTER INSTRUCTIONS</b>				
LOAD COUNTER	3	LDC	6806 <sup>*</sup>	CNTR STOPPED: D→CH, CNTR; 0=Ci.CNTR RUNNING; D→CH
GET COUNTER	3	GEC	6808	CNTR→D
STOP COUNTER	3	STPC	6800	STOP CNTR CLOCK; 0→÷32 PRESCALER
DECREMENT TIMER/COUNTER	3	DTC	6801	CNTR-1→CNTR
SET TIMER MODE AND START	3	STM	6807	TPA÷32→CNTR
SET COUNTER MODE 1 AND START	3	SCM1	6805	EF1→CNTR CLOCK
SET COUNTER MODE 2 AND START	3	SCM2	6803	EF2→CNTR CLOCK
SET PULSE WIDTH MODE 1 AND START	3	SPM1	6804	TPA.EF1→CNTR CLOCK; EF1 ✗ STOPS COUNT
SET PULSE WIDTH MODE 2 AND START	3	SPM2	6802	TPA.EF2→CNTR CLOCK; EF2 ✗ STOPS COUNT
ENABLE TOGGLE Q	3	ETQ	6809 <sup>*</sup>	IF CNTR = 01 • NEXT CNTR CLOCK ✗ : Q→Q

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

<sup>#</sup>An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD, MWR, EMS are set to a logic '1' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and the normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE and either CIE or XIE must be enabled).

<sup>\*</sup> ETQ cleared by LDC with the Counter/Timer stopped, reset of CPU or BCI · (Ci = 1).

Ci = Counter Interrupt, Xi = External Interrupt.

## CDP1804AC

### NOTES FOR TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch + 2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a. Branch unconditionally
- b. Test for  $D=0$  or  $D\neq 0$
- c. Test for  $DF=0$  or  $DF=1$
- d. Test for  $Q=0$  or  $Q=1$
- e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.

The short branch instruction can:

- a. Branch unconditionally
- b. Test for  $D=0$  or  $D\neq 0$
- c. Test for  $DF=0$  or  $DF=1$
- d. Test for  $Q=0$  or  $Q=1$
- e. Test the status (1 or 0) of the four EF flags
- f. Effect an unconditional no branch
- g. Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:

- a. Skip unconditionally
- b. Test for  $D=0$  or  $D\neq 0$
- c. Test for  $DF=0$  or  $DF=1$
- d. Test for  $Q=0$  or  $Q=1$
- e. Test for  $MIE=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.

4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.

5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content of DF. The syntax '(NOT DF)' denotes the subtraction of the borrow.

Binary Operations:

After an ADD instruction —

DF=1 denotes a carry has occurred. Result is greater than FF<sub>16</sub>.

DF=0 denotes a carry has not occurred.

After a SUBTRACT instruction —

DF=1 denotes no borrow. D is a true positive number.

DF=0 denotes a borrow. D is in two's complement form.

Binary Coded Decimal Operations:

After a BCD ADD instruction —

DF=1 denotes a carry has occurred. Result is greater than 99<sub>10</sub>.

DF=0 denotes a carry has not occurred.

After a BCD SUBTRACT instruction —

DF=1 denotes no borrow. D is a true positive decimal number.

(Example)	99	D	
	-88	M(R(X))	
	11	D	DF=1

DF=0 denotes a borrow. D is in ten's complement form.

(Example)	88	D	
	-99	M(R(X))	
	89	D	DF=0

89 is the ten's complement of 11, which is the correct answer (with a minus value denoted by DF=0).

## CDP1804AC

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ;  $C_L = 50$  pF; Input  $t_r, t_f = 10$ ns;  
**Input Pulse Levels** = 0.1 V to  $V_{DD} - 0.1$  V;  $V_{DD} = 5$  V,  $\pm 5\%$ .

CHARACTERISTIC	LIMITS		UNITS	
	CDP1804AC			
	Typ.*	Max.		
<b>Propagation Delay Times:</b>				
Clock to TPA, TPB	$t_{PLH}, t_{PHL}$	150	275	ns
Clock-to-Memory High-Address Byte	$t_{PLH}, t_{PHL}$	325	550	
Clock-to-Memory Low-Address Byte	$t_{PLH}, t_{PHL}$	275	450	
Clock to $\overline{MRD}$	$t_{PLH}, t_{PHL}$	200	325	
Clock to $\overline{MWR}$	$t_{PLH}, t_{PHL}$	150	275	
Clock to (CPU DATA to BUS)	$t_{PLH}, t_{PHL}$	375	625	
Clock to State Code	$t_{PLH}, t_{PHL}$	225	400	
Clock to Q	$t_{PLH}, t_{PHL}$	250	425	
Clock to N	$t_{PLH}, t_{PHL}$	250	425	
Clock to Internal RAM Data to BUS	$t_{PLH}, t_{PHL}$	420	650	
Clock to $\overline{EMS}$	$t_{PLH}, t_{PHL}$	275	450	
<b>Minimum Set Up and Hold Times:■</b>				
Data Bus Input Set-Up	$t_{SU}$	-100	0	ns
Data Bus Input Hold	$t_H$	125	225	
$\overline{DMA}$ Set-Up	$t_{SU}$	-75	0	
$\overline{DMA}$ Hold	$t_H$	100	175	
$\overline{ME}$ Set-Up	$t_{SU}$	125	225	
$\overline{ME}$ Hold	$t_H$	0	50	
Interrupt Set-Up	$t_{SU}$	-100	0	
Interrupt Hold	$t_H$	100	175	
$\overline{WAIT}$ Set-Up	$t_{SU}$	20	50	
EF1-4 Set-Up	$t_{SU}$	-125	0	
EF1-4 Hold	$t_H$	175	300	
<b>Minimum Pulse Width Times:■</b>				
$\overline{CLEAR}$ Pulse Width	$t_{WL}$	100	175	ns
$\overline{CLOCK}$ Pulse Width	$t_{WL}$	75	100	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

■Maximum limits of minimum characteristics are the values above which all devices function.

**TIMING SPECIFICATIONS as a function of T ( $T = 1/f_{\text{clock}}$ ) at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5$  V,  $\pm 5\%$ .**

CHARACTERISTIC	LIMITS		UNITS	
	CDP1804AC			
	Min.	Typ.●		
High-Order Memory-Address Byte Set-Up to TPA $\overline{\chi}$ Time	$t_{SU}$	2T-275	2T-175	ns
$\overline{MRD}$ to TPA $\overline{\chi}$	$t_{SU}$	T/2-100	T/2-75	
High-Order Memory-Address Byte Hold After TPA Time	$t_H$	T/2+100	T/2+75	
Low-Order Memory-Address Byte Hold After WR Time	$t_H$	T+240	T+180	
CPU Data to Bus Hold After WR Time	$t_H$	T+150	T+110	
Required Memory Access Time Address to Data	$t_{ACC}$	4.5T-440	4.5T-330	

●Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

## CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	N LINES					
S1#1	C	0-3, 8-B	LONG BRANCH	TAKEN: MRP-B; RP+1-RP	MRP	RP	0	1	0					
#2				TAKEN: B-RP.1; MRP-RP.0	M(RP+1)	RP+1	0	1	0					
S1#1				NOT TAKEN: RP+1-RP	MRP	RP	0	1	0					
#2				NOT TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0					
S1#1		5 6 7 C D E F	LONG SKIP	TAKEN: RP+1-RP	MRP	RP	0	1	0					
#2				TAKEN: RP+1-RP	M(RP+1)	RP+1	0	1	0					
S1#1				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0					
#2				NOT TAKEN: NO OPERATION	M(RP+1)	RP+1	0	1	0					
S1#1				4	NOP	NO OPERATION	MRP	RP	0	1	0			
#2						NO OPERATION	M(RP+1)	RP+1	0	1	0			
S1	D	0-F	SEP	N-P	NN	RN	1	1	0					
	E	0-F	SEX	N-X	NN	RN	1	1	0					
	F	0	LDX	MRX-D	MRX	RX	0	1	0					
		1	OR	MRX OR D-D	MRX	RX	0	1	0					
		2	AND	MRX AND D-D										
		3	XOR	MRX XOR D-D										
		4	ADD	MRX+D-DF, D										
		5	SD	MRX-D-DF, D										
		7	SM	D-MRX-DF; D										
		6	SHR	LSB(D)-DF; 0-MSB(D)						HIGH Z	RX	1	1	0
		8	LDI	MRP-D; RP+1-RP						MRP	RP	0	1	0
		9	ORI	MRP OR D-D; RP+1-RP										
	A	ANI	MRP AND D-D; RP+1-RP											
	B	XRI	MRP XOR D-D; RP+1-RP											
C	ADI	MRP+D-DF, D; RP+1-RP												
D	SDI	MRP-D-DF, D; RP+1-RP												
F	SMI	D-MRP-DF, D; RP+1-RP												
E	SHL	MSB(D)-DF; 0-LSB(D)	HIGH Z	RP	1	1	0							
S2	DMA IN			BUS-MR0; R0+1-R0	DATA FROM I/O DEVICE	R0	1	0	0					
	DMA OUT			MR0-BUS; R0+1-R0	MR0	R0	0	1	0					
S3	INTERRUPT			X,P-T; 0-MIE 1-P; 2-X	HIGH Z	RN	1	1	0					

## CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
<b>THE FOLLOWING ARE ALL LINKED INSTRUCTIONS</b>									
<b>"68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH</b>									
S1#1	9	0-F	SRET	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				RX+1→RX	HIGH Z	RX	1	1	0
#3				B, T→RP.1, RP.0	HIGH Z	RP	1	1	0
#4				MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#5				B→T; MRX→B	M(RX+1)	RX+2	0	1	0
#6				B, T→RN.0, RN.1	HIGH Z	RN	1	1	0
S1#1	A	0-F	RSXD	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX; RX-1→RX	RN.1	RX-1	1	0	0
S1#1	B	0-F	RNX	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				B, T→RX.1, RX.0	HIGH Z	RX	1	1	0
S1#1	C	0-F	RLDI	MRP→B; RP+1→RP	MRP	RP	0	1	0
#2				B→T; MRP→B; RP+1→RP	M(RP+1)	RP+1	0	1	0
#3				B, T→RN.0, RN.1; RP+1→RP	HIGH Z	RN	1	1	0
S1#1	F	4	DADD	MRX→D→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	F	7	DSM	D→MRX→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	F	C	DADI	MRP→D→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	F	F	DSMI	D→MRP→DF, D RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0



## CDP1804AC

### CDP1804AC Mask-Programming

The ROM pattern for the CDP1804AC may be submitted on a suitable media, such as a punched card deck, floppy diskette, or EPROM as outlined below in the Programming Options

In addition to specifying the 2K-byte ROM pattern, the address space for the ROM and RAM must also be defined. The locations of ROM and RAM in the CDP1804AC are determined by AND-gate decoders which decode the upper memory addresses and are programmable at the time of ROM pattern masking during device fabrication. The logical

values of the decoder inputs are selectable as 1 or P (positive), 0 or N (negative), or X (don't care). A 5-bit decoder is used for the ROM selection, so the ROM can be placed at one or more of the 32 available 2K-byte blocks within the 65,536 locations of memory. Similarly, the RAM has a 10-bit decoder and can be selected at one or more of the available 64-byte blocks. If the RAM is located within the ROM space, only the RAM will be enabled at the locations where both are mapped. The RAM may also be selectively disabled.

### Programming Options

#### Address Options

The logic levels of high-order address bits are mask programmable in the CDP1804AC. The high (1), low (0), or "don't care" (X) logic status of the high-order address bits is dependent upon the desired starting address of the 2K-byte ROM block and the 64-byte RAM block. The desired logic levels for the high-order address bits (A15 through A6) can be selected by use of the ROM information sheet, as follows:

1. Translate the upper five hexadecimal starting address of the ROM block into binary.

2. Translate the upper ten hexadecimal starting addresses of the RAM block into binary.
3. Circle the corresponding 1 or 0 in columns 28 through 43 on the ROM Information Sheet, Part B.

Multiple mapping can be achieved by choosing X (don't care) for one or more of the high-order address lines; this choice will cause the ROM or RAM block to appear in more than one location in the 64K memory space. The RAM may also be disabled completely by programming the RAM enable bit (Col. 43) to a 0.

#### SPECIAL NOTE

Indicate your RAM starting address on the ROM information sheet, circling the address blocks under the RAM heading.

### Data Programming Instructions

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instruction. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer card deck — use standard 80-column computer punch cards.
2. Floppy diskette — diskette information must be generated on an RCA CDP1800-series microprocessor development system.

3. Master device — a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

#### Computer Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

#### Title Card

Column No.	Data
1	Punch T
2-5	leave blank
6-30	*Customer Name (start at 6)
31-34	*leave blank
35-54	*Customer Address or Division (start at 35)
55-58	*leave blank
59-63	*RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	*leave blank
65-71	*RCA device type, without CDP prefix (e.g., 1804ACE)
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis )
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

- See ROM Information Sheet (Part A)



## CDP1804PCE, CDM5332PE

## Micro Concurrent Pascal CMOS Microcomputer and Extension

### Features:

- *Micro Concurrent Pascal (mCP) interpreter code*
- *Many of the instructions are I/O control specific*
- *1800-Series CMOS benefits and technology*
- *On-board p-code interpreter*
- *Eliminates need for disk-based system*
- *Substantial reduction in code space required for run-time routine*
- *Lower parts count for equivalent functions*


### Benefits:

- *Allow multi-tasking in an interpreter driven system*
- *Code directed at functions in the system (simplify control)*
- *Up to 64K addressing capability*
- *Five times faster software development than assembly language*
- *Substantial cost reduction - (system portability, IC's instead of diskette)*

The CDP1804PCE 8-bit Microcomputer and the CDM5332PE 4K x 8 ROM are a CMOS preprogrammed two-chip firmware set developed by RCA. The two-chip set contains a pseudo-code (p-code) interpreter that facilitates the use of a high-level language called Micro Concurrent Pascal (mCP) in end-use systems. The interpreter is divided into two sections: core and extension. The first section of the interpreter, **core**, resides in the on-chip 2K ROM of the CDP1804PCE. The second section of the interpreter, **extension**, is provided

by an external 4K ROM (CDM5332PE) designed to work with the core, and extends support to the complete mCP language.

For additional information refer to RCA publications: "Using Micro Concurrent Pascal in RCA Development Systems with the CDP1804P1 and CDM5332P1", AB-7149. RCA data bulletins CDP1804A and CDM5332, file numbers 1371 and 1366, respectively.



Functional Diagram of Micro Concurrent Pascal system

## CDP1805AC, CDP1806AC

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ):

(Voltage referenced to  $V_{SS}$  Terminal) ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD}$  +0.5 V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

#### POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at  $12\text{ mW}/^\circ\text{C}$  to 200 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at  $12\text{ mW}/^\circ\text{C}$  to 200 mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Types) ..... 100 mW

#### OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE D .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

### RECOMMENDED OPERATING CONDITIONS at $T_A = -40$ to $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITION $V_{DD}$ (V)	LIMITS		UNITS
		CDP1805ACD, CDP1805ACE CDP1806ACD, CDP1806ACE		
		MIN.	MAX.	
DC Operating Voltage Range	—	4	6.5	V
Input Voltage Range	—	$V_{SS}$	$V_{DD}$	
Minimum Instruction Time* ( $f_{CL}=5$ MHz)	5	3.2	—	$\mu\text{s}$
Maximum DMA Transfer Rate	5	—	0.625	Mbytes/s
Maximum Clock Input Frequency, Load Capacitance (CL) = 50 pF	5	DC	5	MHz
Maximum External Counter/Timer Clock Input Frequency to $\overline{EF1}$ , $\overline{EF2}$ $t_{CLX}$	5	DC	2	

\*Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

CDP1805AC, CDP1806AC





Fig. 2 - Block diagram for CDP1805AC and CDP1806AC.

TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES



\*NOTE

ME HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70. FOR A MEMORY READ OPERATION, RAM DATA WILL APPEAR ON THE DATA BUS DURING THE TIME ME IS ACTIVE AFTER CLOCK 31. THE TIME SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS PERFORMED ON INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THE INTERNAL RAM IS AUTOMATICALLY Deselected AT THE END OF CLOCK 71, INDEPENDENT OF ME.

\* FOR CDP1805AC ONLY

Fig. 3 - Internal memory operation timing waveforms for CDP1805AC and CDP1806AC.

## CDP1805AC, CDP1806AC

### $\overline{EF1}$ to $\overline{EF4}$ (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every S0 cycle.  $\overline{EF1}$  and  $\overline{EF2}$  are also used for event counting and pulse-width measurement in conjunction with the Counter/Timer.

### $\overline{INTERRUPT}$ , $\overline{DMA-IN}$ , $\overline{DMA-OUT}$ (3 I/O Requests)

$\overline{DMA-IN}$  and  $\overline{DMA-OUT}$  are sampled during TPB every S1, S2, and S3 cycle.  $\overline{INTERRUPT}$  is sampled during TPB every S1 and S2 cycle.

**Interrupt Action:** X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable (MIE) is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and R(0) is incremented.

Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT. (The interrupt request is not internally latched and must be held true after DMA.)

### SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

State Type	State Code Lines	
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	H
S2 (DMA)	H	L
S3 (Interrupt)	H	H

H =  $V_{DD}$ , L =  $V_{SS}$ .

### TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the multiplexed 16-bit memory address.

### MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines 1/2 clock after the termination of TPA.

### $\overline{MWR}$ (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

### $\overline{MRD}$ (Read Level):

A low level on  $\overline{MRD}$  indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

### Q:

Single bit output from the CPU which can be set or reset, under program control. During SEQ and REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB. The Q line can also be controlled by the Counter/Timer underflow via the Enable Toggle Q instruction.

The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction with the Counter/Timer stopped, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

### CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at  $V_{DD} = 5$  V. The clock is counted down internally to 8 clock pulses per machine cycle.

### XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

### $\overline{WAIT}$ , $\overline{CLEAR}$ (2 Control Lines):

Provide four control modes as listed in the following truth table:

$\overline{CLEAR}$	$\overline{WAIT}$	MODE
L	L	NOT ALLOWED
L	H	RESET
H	L	PAUSE
H	H	RUN

### $\overline{ME}$ (Memory Enable CDP1805AC Only):

This active low input is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that  $\overline{ME}$  is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA OUT cycle),  $\overline{ME}$  should be wide enough to provide enough time for valid data to be latched. The internal RAM is automatically deselected after clock 71.  $\overline{ME}$  is ineffective when  $\overline{MRD} \cdot \overline{MWR} = 1$ .

The internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

### $V_{DD}$ (CDP1806AC Only):

This input replaces the  $\overline{ME}$  signal of the CDP1805AC and must be connected to the positive power supply.

### $V_{DD}$ , $V_{SS}$ (Power Levels):

$V_{SS}$  is the most negative supply voltage terminal and is normally connected to ground.  $V_{DD}$  is the positive supply voltage terminal. All outputs swing from  $V_{SS}$  to  $V_{DD}$ . The recommended input voltage swing is from  $V_{SS}$  to  $V_{DD}$ .

## CDP1805AC, CDP1806AC

### Register Summary

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
B	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which Register is Program Counter
X	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1 Bit	Output Flip-Flop
CNTR	8-Bits	Counter/Timer
CH	8 Bits	Holds Counter Jam Value
MIE	1 Bit	Master Interrupt Enable
CIE	1 Bit	Counter Interrupt Enable
XIE	1 Bit	External Interrupt Enable
CIL	1 Bit	Counter Interrupt Latch

### Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initialized. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by R(X) or the contents of T, D, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

### Interrupt Generation and Arbitration (See Fig. 5)


Interrupt requests can be generated from the following sources:

1. Externally through the interrupt input (Request not latched)
2. Internally due to Counter/Timer response (Request is latched)
  - a. On the transition from count  $(01)_{16}$  to its next value (counter underflow)
  - b. On the  $\nearrow$  transition of  $\overline{EF1}$  in pulse measurement mode 1
  - c. On the  $\nearrow$  transition of  $\overline{EF2}$  in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt request, and the Counter Interrupt Enable flip-flop must be set to service an internal Counter/Timer interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.

Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.

Interrupt requests can also be polled if automatic interrupt service is not desired ( $MIE=0$ ). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a LDC instruction with the Counter stopped. Note, that exiting a counter-initiated interrupt routine without resetting the counter-interrupt latch will result in immediately re-entering the interrupt routine.



92CM-33886R2

Fig. 5 - Interrupt logic-control diagram for CDP1805AC and CDP1806AC.


## CDP1805AC, CDP1806AC

### On-Board Clock (see Figs. 7, 8 and 9)

Clock circuits may use either an external crystal or an RC network.


A typical crystal oscillator circuit is shown in Fig. 7. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance, RF (1 megohm typ.). Frequency trimming capacitors, C<sub>IN</sub> and C<sub>OUT</sub>, may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565.

Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 8. The frequency is approximately 1/RC (see Fig. 9).




92CS-38099

Fig. 7 - Typical 5 MHz crystal oscillator.



92CS-31056

Fig. 8 - RC network for oscillator.



92CS-34172

Fig. 9 - Nominal component values as a function of frequency for the RC oscillator.

### CONTROL MODES

CLEAR	WAIT	MODE
L	L	NOT ALLOWED
L	H	RESET
H	L	PAUSE
H	H	RUN

The function of the modes are defined as follows:

#### RESET

The levels on the CDP1805A and CDP1806A external signal lines will asynchronously be forced by RESET to the following states:

Q=0 SC1, SC0=0, 1 BUS 0-7=0  
 MRD=1 (EXECUTE) MA0-7=RO.1  
 TPB=0 N0, N1, N2=0, 0, 0 TPA=0  
 MWR=1

#### Internal changes caused by RESET are:

I, N instruction register is cleared to 00. XIE and CIE are set to allow interrupts following initialize. CIL is cleared (any pending counter interrupt is cleared), counter is stopped, the counter mode is cleared, and ETQ is disabled.

#### Initialization Cycle

The first machine cycle following termination of RESET is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and the following additional changes occur:

I → MIE

X, P → T (The old value of X, P will be put into T. This only has meaning following an orderly Reset with power applied).

X, P, RO → 0 (X, P, and RO are cleared).

Interrupt and DMA servicing is suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction followed by 00 at memory locations 0000 and 0001, may be used to reset MIE so as to preclude interrupts until ready for them.

#### Reset and Initialize do not affect:

D (Accumulator)

DF


R1, R2, R3, R4, R5, R6, R7, R8, R9, FA, RB, RC, RD, RE, RF

CH (Counter Holding Register)

Counter (the counter is stopped but the value is unaffected)

#### Power-up Reset/Run Circuit

Power-up Reset/Run can be realized with the circuit shown in Fig. 10.



The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

92CS-34991

Fig. 10 - Reset/run diagram.



# CDP1805AC, CDP1806AC

## INSTRUCTION SET

The CDP1805AC and CDP1806AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where  
W=N or X, or P

R(W).0: Lower-order byte of R(W)

R(W).1: Higher-order byte of R(W)

Operation Notation

$M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

**TABLE I — INSTRUCTION SUMMARY (For Notes, see also page 17)**

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
<b>MEMORY REFERENCE</b>				
LOAD IMMEDIATE	2	LDI	F8	$M(R(P)) \rightarrow D; R(P)+1 \rightarrow R(P)$
REGISTER LOAD IMMEDIATE	5	RLDI	68CN <sup>■</sup>	$M(R(P)) \rightarrow R(N).1; M(R(P))+1 \rightarrow R(N).0; R(P)+2 \rightarrow R(P)$
LOAD VIA N	2	LDN	0N	$M(R(N)) \rightarrow D; \text{FOR } N \text{ NOT } 0$
LOAD ADVANCE	2	LDA	4N	$M(R(N)) \rightarrow D; R(N)+1 \rightarrow R(N)$
LOAD VIA X	2	LDX	F0	$M(R(X)) \rightarrow D$
LOAD VIA X AND ADVANCE	2	LDXA	72	$M(R(X)) \rightarrow D; R(X)+1 \rightarrow R(X)$
REGISTER LOAD VIA X AND ADVANCE	5	RLXA	686N <sup>■</sup>	$M(R(X)) \rightarrow R(N).1; M(R(X))+1 \rightarrow R(N).0; R(X)+2 \rightarrow R(X)$
STORE VIA N	2	STR	5N	$D \rightarrow M(R(N))$
STORE VIA X AND DECREMENT	2	STXD	73	$D \rightarrow M(R(X)); R(X)-1 \rightarrow R(X)$
REGISTER STORE VIA X AND DECREMENT	5	RSXD	68AN <sup>■</sup>	$R(N).0 \rightarrow M(R(X)); R(N).1 \rightarrow M(R(X)-1); R(X)-2 \rightarrow R(X)$
<b>REGISTER OPERATIONS</b>				
INCREMENT REG N	2	INC	1N	$R(N)+1 \rightarrow R(N)$
DECREMENT REG N	2	DEC	2N	$R(N)-1 \rightarrow R(N)$
DECREMENT REG N AND LONG BRANCH IF NOT EQUAL 0	5	DBNZ	682N	$R(N)-1 \rightarrow R(N); \text{IF } R(N) \text{ NOT } 0, M(R(P)) \rightarrow R(P).1, M(R(P))+1 \rightarrow R(P).0, \text{ELSE } R(P)+2 \rightarrow R(P)$
INCREMENT REG X	2	IRX	60	$R(X)+1 \rightarrow R(X)$
GET LOW REG N	2	GLO	8N	$R(N).0 \rightarrow D$
PUT LOW REG N	2	PLO	AN	$D \rightarrow R(N).0$
GET HIGH REG N	2	GHI	9N	$R(N).1 \rightarrow D$
PUT HIGH REG N	2	PHI	BN	$D \rightarrow R(N).1$
REGISTER N TO REGISTER X COPY	4	RNX	68BN <sup>■</sup>	$R(N) \rightarrow R(X)$
<b>LOGIC OPERATIONS (Note 5)</b>				
OR	2	OR	F1	$M(R(X)) \text{ OR } D \rightarrow D$
OR IMMEDIATE	2	ORI	F9	$M(R(P)) \text{ OR } D \rightarrow D; R(P)+1 \rightarrow R(P)$
EXCLUSIVE OR	2	XOR	F3	$M(R(X)) \text{ XOR } D \rightarrow D$
EXCLUSIVE OR IMMEDIATE	2	XRI	FB	$M(R(P)) \text{ XOR } D \rightarrow D; R(P)+1 \rightarrow R(P)$
AND	2	AND	F2	$M(R(X)) \text{ AND } D \rightarrow D$
AND IMMEDIATE	2	ANI	FA	$M(R(P)) \text{ AND } D \rightarrow D; R(P)+1 \rightarrow R(P)$
SHIFT RIGHT	2	SHR	F6	SHIFT D RIGHT, $LSB(D) \rightarrow DF, 0 \rightarrow MSB(D)$
SHIFT RIGHT WITH CARRY	2	SHRC	76 <sup>▲</sup>	SHIFT D RIGHT, $LSB(D) \rightarrow DF, DF \rightarrow MSB(D)$
RING SHIFT RIGHT	2	RSHR		
SHIFT LEFT	2	SHL	FE	SHIFT D LEFT, $MSB(D) \rightarrow DF, 0 \rightarrow LSB(D)$

<sup>■</sup>Previous contents of T register are destroyed during instruction execution.

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

## CDP1805AC, CDP1806AC

Table I — INSTRUCTION SUMMARY

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
<b>BRANCH INSTRUCTIONS — SHORT BRANCH (Cont'd)</b>				
SHORT BRANCH IF DF = 1	2	BDF	33 <sup>▲</sup>	IF DF = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF POS OR ZERO	2	BPZ		
SHORT BRANCH IF EQUAL OR GREATER	2	BGE		
SHORT BRANCH IF DF = 0	2	BNF	3B <sup>▲</sup>	IF D = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF MINUS	2	BM		
SHORT BRANCH IF LESS	2	BL		
SHORT BRANCH IF Q = 1	2	BQ	31	IF Q = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF Q = 0	2	BNQ	39	IF Q = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1 = 1 (EF1 = V <sub>SS</sub> )	2	B1	34	IF EF1 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1 = 0 (EF1 = V <sub>DD</sub> )	2	BN1	3C	IF EF1 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 1 (EF2 = V <sub>SS</sub> )	2	B2	35	IF EF2 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 0 (EF2 = V <sub>DD</sub> )	2	BN2	3D	IF EF2 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3 = 1 (EF3 = V <sub>SS</sub> )	2	B3	36	IF EF3 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3 = 0 (EF3 = V <sub>DD</sub> )	2	BN3	3E	IF EF3 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 1 (EF4 = V <sub>SS</sub> )	2	B4	37	IF EF4 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 0 (EF4 = V <sub>DD</sub> )	2	BN4	3F	IF EF4 = 0, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH ON COUNTER INTERRUPT	3	BCI	683E*	IF CI=1, M(R(P))→R(P).0; 0→CI ELSE R(P)+1→R(P)
SHORT BRANCH ON EXTERNAL INTERRUPT	3	BXI	683F	IF XI=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
<b>BRANCH INSTRUCTIONS — LONG BRANCH</b>				
LONG BRANCH	3	LBR	C0	M(R(P))→R(P).1, M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	3	NLBR	C8 <sup>▲</sup>	R(P)+2→R(P)
LONG BRANCH IF D = 0	3	LBZ	C2	IF D = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	3	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 1	3	LBDF	C3	IF DF = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 0	3	LBNF	CB	IF DF = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 1	3	LBQ	C1	IF Q = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 0	3	LBNQ	C9	IF Q = 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

\* ETQ cleared by LDC with the Counter/Timer stopped, reset of CPU, or BCI • (CI=1).

CI = Counter Interrupt, XI = External Interrupt.


## CDP1805AC, CDP1806AC

Table I — INSTRUCTION SUMMARY

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
<b>INTERRUPT CONTROL</b>				
EXTERNAL INTERRUPT ENABLE	3	XIE	680A	1→XIE
EXTERNAL INTERRUPT DISABLE	3	XID	680B	0→XIE
COUNTER INTERRUPT ENABLE	3	CIE	680C	1→CIE
COUNTER INTERRUPT DISABLE	3	CID	680D	0→CIE
RETURN	2	RET	70	M(R(X))→X, P; R(X)+1→R(X); 1→MIE
DISABLE	2	DIS	71	M(R(X))→X, P; R(X)+1→R(X); 0→MIE
SAVE	2	SAV	78	T→M(R(X))
SAVE T, D, DF	6	DSAV	6876 <sup>■</sup>	R(X)-1→R(X), T→M(R(X)), R(X)-1→R(X), D→M(R(X)), R(X)-1→R(X), SHIFT D RIGHT WITH CARRY, D→M(R(X))
<b>INPUT-OUTPUT BYTE TRANSFER</b>				
OUTPUT 1	2	OUT 1	61	M(R(X))→BUS; R(X)+1→R(X); N LINES = 1
OUTPUT 2	2	OUT 2	62	M(R(X))→BUS; R(X)+1→R(X); N LINES = 2
OUTPUT 3	2	OUT 3	63	M(R(X))→BUS; R(X)+1→R(X); N LINES = 3
OUTPUT 4	2	OUT 4	64	M(R(X))→BUS; R(X)+1→R(X); N LINES = 4
OUTPUT 5	2	OUT 5	65	M(R(X))→BUS; R(X)+1→R(X); N LINES = 5
OUTPUT 6	2	OUT 6	66	M(R(X))→BUS; R(X)+1→R(X); N LINES = 6
OUTPUT 7	2	OUT 7	67	M(R(X))→BUS; R(X)+1→R(X); N LINES = 7
INPUT 1	2	INP 1	69	BUS→M(R(X)); BUS→D; N LINES = 1
INPUT 2	2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES = 2
INPUT 3	2	INP 3	6B	BUS→M(R(X)); BUS→D; N LINES = 3
INPUT 4	2	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES = 4
INPUT 5	2	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES = 5
INPUT 6	2	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES = 6
INPUT 7	2	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES = 7
<b>CALL AND RETURN</b>				
STANDARD CALL	10	SCAL	688N <sup>■</sup>	R(N).0→M(R(X)); R(N).1→M(R(X)-1); R(X)-2→R(X); R(P)→R(N); THEN M(R(N))→R(P).1; M(R(N)+1)→R(P).0; R(N)+2→R(N)
STANDARD RETURN	8	SRET	689N <sup>■</sup>	R(N)→R(P); M(R(X)+1)→R(N).1; M(R(X)+2)→R(N).0; R(X)+2→R(X)

■ Previous contents of T register are destroyed during instruction execution.

### CDP1805AC, CDP1806AC



- \* NOTES:
- 1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE.
  - 2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS.
  - 3. SHADED ARE AS INDICATED "DON'T CARE" OR UNDEFINED STATE. MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD. \* FOR THE RUN (RAM ONLY) MODE ONLY. \* FOR THE RUN (RAM/ROM) MODE ONLY.
- 92CL - 34986R1

Fig. 13 - Objective dynamic timing waveforms for CDP1805AC and CDP1806AC.

## CDP1805AC, CDP1806AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES	
S1	RESET			0-Q,I,N, COUNTER PRESCALER, CIL; 1-CIE, XIE	00	UNDEFINED	1	1	0	
	INITIALIZE NOT PROGRAMMER ACCESSIBLE			X, P-T THEN 0-X, P; 1-MIE, 0000-R0	00 <sup>A</sup>	UNDEFINED	1	1	0	
S0		FETCH		MRP-I, N; RP+1-RP	MRP	RP	0	1	0	
S1	0	0	IDL	STOP AT TPB WAIT FOR DMA OR INT	HIGH Z	RO	1	1	0	
	0	1-F	LDN	MRN-D	MRN	RN	0	1	0	
	1	0-F	INC	RN+1-RN	HIGH Z	RN	1	1	0	
	2	0-F	DEC	RN-1-RN	HIGH Z	RN	1	1	0	
	3	0-F	SHORT BRANCH	TAKEN: MRP-RP.0 NOT TAKEN: RP+1-RP	MRP	RP	0	1	0	
	4	0-F	LDA	MRN-D; RN+1-RN	MRN	RN	0	1	0	
	5	0-F	STR	D-MRN	D	RN	1	0	0	
	6	0	IRX	RX+1-RX	MRX	RX	1	1	0	
	6	1		OUT 1	MRX-BUS; RX+1-RX	MRX	RX	0	1	1
		2		OUT 2						2
		3		OUT 3						3
		4		OUT 4						4
		5		OUT 5						5
		6		OUT 6						6
		7		OUT 7						7
		S1	9		INP 1	BUS-MRX, D	DATA FROM I/O DEVICE	RX	1	0
	A			INP 2	2					
	B			INP 3	3					
	C			INP 4	4					
	D			INP 5	5					
E			INP 6	6						
F			INP 7	7						
7	0			RET	MRX-X,P; RX+1-RX 1-MIE					
	1		DIS	MRX-X,P; RX+1-RX 0-MIE	MRX	RX	0	1	0	
	2		LDXA	MRX-D; RX+1-RX	MRX	RX	0	1	0	
	3		STXD	D-MRX; RX-1-RX	D	RX	1	0	0	
	4		ADC	MRX+D-DF-DF, D	MRX	RX	0	1	0	
	5		SDB	MRX-D-DFN-DF, D	MRX	RX	0	1	0	
	6		SHRC	LSB(D)-DF; DF-MSB(D)	HIGH Z	RX	1	1	0	
	7		SMB	D-MRX-DFN-DF, D	MRX	RX	0	1	0	
	8		SAV	T-MRX	T	RX	1	0	0	
	9		MARK	X,P-T, MR2; P-X R2-1-R2	T	R2	1	0	0	
	A		REQ	0-Q	HIGH Z	RP	1	1	0	
	B		SEQ	1-Q	HIGH Z	RP	1	1	0	
	C		ADCI	MRP+D-DF-DF, D; RP+1	MRP	RP	0	1	0	
	D		SDBI	MRP-D-DFN-DF, D; RP+1	MRP	RP	0	1	0	
	E		SHLC	MSB(D)-DF; DF-LSB(D)	HIGH Z	RP	1	1	0	
	F		SMBI	D-MRP-DFN-DF, D; RP+1	MRP	RP	0	1	0	
8	0-F	GLO	RN.0-D	RN.0	RN	1	1	0		
9	0-F	GHI	RN.1-D	RN.1	RN	1	1	0		
A	0-F	PLO	D-RN.0	D	RN	1	1	0		
B	0-F	PHI	D-RN.1	D	RN	1	1	0		

<sup>A</sup> = Data bus floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

CDP1805AC, CDP1806AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	I	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
<b>THE FOLLOWING ARE ALL LINKED INSTRUCTIONS</b>									
<b>"68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH</b>									
S1	0	0	STPC	STOP COUNTER CLOCK; 0→+32 PRESCALER	HIGH Z	R0	1	1	0
		1	DTC	CNTR-1→CNTR	HIGH Z	R1	1	1	0
		2	SPM2	CNTR-1 ON EF2 AND TPA	HIGH Z	R2	1	1	0
		3	SCM2	CNTR-1 ON EF2 0 TO 1	HIGH Z	R3	1	1	0
		4	SPM1	CNTR-1 ON EF1 AND TPA	HIGH Z	R4	1	1	0
		5	SCM1	CNTR-1 ON EF1 0 TO 1	HIGH Z	R5	1	1	0
		6	LDC	CNTR STOPPED: D→CH, CNTR: 0→CI CNTR RUNNING: D→CH	D	R6	1	1	0
		7	STM	CNTR-1 ON TPA+32	HIGH Z	R7	1	1	0
		8	GEC	CNTR→D	CNTR	R8	1	1	0
		9	ETQ	IF CNTR THRU 0: Q→Q	HIGH Z	R9	1	1	0
		A	XIE	1→XIE	HIGH Z	RA	1	1	0
		B	XID	0→XIE	HIGH Z	RB	1	1	0
		C	CIE	1→CIE	HIGH Z	RC	1	1	0
D	CID	0→CIE	HIGH Z	RD	1	1	0		
S1#1	2	0-F	DBNZ	RN-1→RN	HIGH Z	RN	1	1	0
#2				MRP→B; RP+1→RP	MRP	RP	0	1	0
#3				TAKEN: B→RP.1, MRP→RP.0 NOT TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1	3	E	BCI	TAKEN: MRP→RP.0; 0→CI NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
		F	BXI	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
S1#1	6	0-F	RLXA	MRX→B, RX+1→RX	MRX	RX	0	1	0
#2				B→T; MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#3				B, T→RN.0, RN.1	HIGH Z	RN	1	1	0
S1#1	7	4	DADC	MRX+D→DF→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	1
S1#1	7	6	DSAV	RX-1→RX	HIGH Z	RX	1	1	0
#2				T→MRX; RX-1→RX	T	RX-1	1	0	0
#3				D→MRX; RX-1→RX SHIFT D RIGHT WITH CARRY	D	RX-2	1	0	0
#4				D→MRX	D	RX-3	1	0	0
S1#1	7	7	DSMB	D→MRX-(NOT DF)→DF, D	MRX	RX	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP	1	1	0
S1#1	7	C	DACI	MRP+D→DF→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	7	F	DSBI	D→MRP-(NOT DF)→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	HIGH Z	RP+1	1	1	0
S1#1	8	0-F	SCAL	RN.0, RN.1→T, B	HIGH Z	RN	1	1	0
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX, RX-1→RX	RN.1	RX-1	1	0	0
#4				RP.0, RP.1→T, B	HIGH Z	RP	1	1	0
#5				B, T→RN.1, RN.0	HIGH Z	RN	1	1	0
#6				MRN→B; RN+1→RN	MRP	RP	0	1	0
#7				B→T; MRN→B; RN+1→RN	M(RP+1)	RP+1	0	1	0
#8				B, T→RP.0, RP.1	HIGH Z	RP	1	1	0

**CDP1805AC, CDP1806AC**

**Instruction Summary**


N																	
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0	IDL	LDN															
1	INC																
2	DEC																
3	BR	BQ	BZ	BDF	B1	B2	B3	B4	SKP	BNQ	BNZ	BNF	BN1	BN2	BN3	BN4	
4	LDA																
5	STR																
6	IRX	OUT							*	INP							
7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB	SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI	
8	GLO																
9	GHI																
A	PLO																
B	PHI																
C	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF	LSPK	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF	
D	SEP																
E	SEX																
F	LDX	OR	AND	XOR	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI	
'68' LINKED OPCODES (DOUBLE FETCH)																	
0	STPC	DTC	SPM2	SCM2	SPM1	SCM1	LDC	STM	GEC	ETQ	XIE	XID	CIE	CID	—	—	
2	DBNZ																
3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	BCI	BXI	
6	RLXA																
7	—	—	—	—	DADC	—	DSAV	DSMB	—	—	—	—	DACI	—	—	DSBI	
8	SCAL																
9	SRET																
A	RSXD																
B	RNX																
C	RLDI																
F	—	—	—	—	DADD	—	—	DSM	—	—	—	—	DADI	—	—	DSMI	

\* '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.

CDP68HC04P2, CDP68HC04P3

Product Preview

TERMINAL ASSIGNMENT



8-Bit HCMOS Microcomputers

Features:

- Low power HCMOS
- Power-saving Stop and Wait modes
- Pin compatible with the industry type MC6804P2
- RAM: CDP68HC04P2-32 bytes  
CDP68HC04P3-128 bytes
- User ROM: CDP68HC04P2-1024 bytes  
CDP68HC04P3-2048 bytes
- 64 bytes of ROM for look-up tables
- 20 TTL/CMOS compatible bidirectional I/O lines (eight lines are LED compatible)
- On-chip clock generator
- Similar to CDP6800 series
- Byte-efficient instruction set
- Easy to program
- True bit manipulation
- 10 powerful addressing modes


The CDP68HC04P2 and CDP68HC04P3 HCMOS\* microcomputers (MCUs) are very low-cost single-chip microcomputers. These 8-bit microcomputers contain a CPU, on-chip CLOCK, ROM, RAM, I/O, and TIMER. They are designed for the user who needs an economical microcomputer with the proven capabilities of the CDP6800-based instruction set.

The CDP68HC04P2† and the CDP68HC04P3 are supplied in 28-lead hermetic dual-in-line side-braced ceramic packages (D suffix) and 28-lead dual-in-line plastic packages (E suffix).

The RCA-CDP68HC04P2 and CDP68HC04P3 are equivalent and are direct replacements for the industry types MC68HC04P2 and MC68HC04P3.

\*HCMOS-High-Density CMOS Silicon Gate

†This type will be supplied in a 28-lead, small-outline plastic package, S.O.P. (N-suffix). Schedule availability is mid-1985.



\* User Program ROM area: CDP68HC04P2 = 1024 x 8 - CDP68HC04P3 = 2048 x 8  
 \*\* RAM area: CDP68HC04P2 = 32 x 8 - CDP68HC04P3 = 128 x 8

92CM-38129

Fig. 1 - Block diagram.



## CDP68HC04P2, CDP68HC04P3

## INSTRUCTION SET

Mnemonic	Addressing Modes									Flags	
	Inherent	Immediate	Direct	Short Direct	Bit Set Clear	Bit-Test Branch	Register Indirect	Extended	Relative	Z	C
ADD		X	X				X			Λ	Λ
AND		X	X				X			Λ	•
ASLA										•	•
BCC									X	•	•
BCLR					X					•	•
BCS									X	•	•
BEQ									X	•	•
BHS										•	•
BLO										•	•
BNE									X	•	•
BRCLR						X				•	Λ
BRSET						X				•	Λ
BSET					X					•	•
CLRA										Λ	Λ
CLR										•	•
CLRX										•	•
CLRY										•	•
CMP		X	X				X			Λ	Λ
COMA	X									Λ	Λ
DEC			X	X			X			Λ	•
DECA										Λ	•
DECX										Λ	•
DECY										Λ	•
INC			X	X			X			Λ	•
INCA										Λ	•
INCX										Λ	•
INCY										Λ	•
JMP								X		•	•
JSR								X		•	•
LDA		X	X	X			X			Λ	•
LDX										•	•
LDY										•	•
MVI		X	X							•	•
NOP										•	•
ROLA	X									Λ	Λ
RTI	X									Λ	Λ
RTS	X									•	•
STA			X	X			X			Λ	•
SUB		X	X				X			Λ	Λ
TAX										•	•
TAY										•	•
TXA										•	•
TYA										•	•

Flag Symbols: Z = Zero, C = Carry/Borrow, A = Test and Set if True, Cleared Otherwise, • = Not Affected

## CDP68HC05C4

### SOFTWARE FEATURES (Continued)

- True Bit Manipulation
- Addressing Modes with Indexed Addressing for Tables
- Efficient Instruction Set
- Memory Mapped I/O
- Two Power-Saving Standby Modes
- Upward Software Compatible with the CDP6805 CMOS Family




Figure 1-1. CDP68HC05C4 Microcomputer Block Diagram

## CDP68HC05C4


### 2.1.6 OSC1, OSC2

The CDP68HC05C4 can be configured to accept either a crystal input or an RC network to control the internal oscillator. The internal clocks are derived by a divide-by-two of the internal oscillator frequency ( $f_{osc}$ ).


**2.1.6.1 CRYSTAL.** The circuit shown in Figure 2-1(b) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for  $f_{osc}$  in 9.7 or 9.8 Control Timing. Use of an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup stabilization time. Refer to 9.5 or 9.6 for  $V_{DD}$  specifications.

	2 MHz	4 MHz	Units
R <sub>S</sub> MAX	400	75	$\Omega$
C <sub>0</sub>	5	7	pF
C <sub>1</sub>	0.008	0.012	$\mu$ F
C <sub>OSC1</sub>	15-40	15-30	pF
C <sub>OSC2</sub>	15-30	15-25	pF
R <sub>p</sub>	10	10	M $\Omega$
Q	30	40	K


(a) Crystal Parameters




(b) Crystal Oscillator Connections



(c) Equivalent Crystal Circuit



(d) RC Oscillator Connections




(e) External Clock Source Connections

Figure 2-1. Oscillator Connections

## CDP68HC05C4

**2.1.6.2 RC.** If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 2-1(d). The relationship between R and  $f_{OSC}$  is shown in Figure 2-2.



**Figure 2-2. Typical Frequency vs Resistance For RC Oscillator Option Only**

**2.1.6.3 EXTERNAL CLOCK.** An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 2-1(e). An external clock may be used with either the RC or crystal oscillator option. The  $t_{OXOV}$  or  $t_{LCH}$  specifications do not apply when using an external clock input. The equivalent specification of the external clock source should be used in lieu of  $t_{OXOV}$  or  $t_{LCH}$ .

### 2.1.7 PA0-PA7

These eight I/O lines comprise port A. The state of any pin is software programmable and all port A lines are configured as input during power-on or reset. Refer to **INPUT/OUTPUT PROGRAMMING** paragraph below for a detailed description of I/O programming.

### 2.1.8 PB0-PB7

These eight lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset. Refer to **INPUT/OUTPUT PROGRAMMING** paragraph below for a detailed description of I/O programming.

### 2.1.9 PC0-PC7

These eight lines comprise port C. The state of any pin is software programmable and all port C lines are configured as input during power-on or reset. Refer to **INPUT/OUTPUT PROGRAMMING** paragraph below for a detailed description of I/O programming.

### 2.1.10 PD0-PD5, PD7

These seven lines comprise port D, a fixed input port that is enabled during power-on. All enabled special functions (SPI and SCI) affect the pins on this port. Four of these lines, PD2/MISO, PD3/MOSI, PD4/SCK, and PD5/SS, are used in the serial peripheral interface (SPI) discussed in




Figure 2-4. Address Map

## CDP68HC05C4

### 2.4.1 Accumulator (A)

The accumulator is an 8-bit general purpose register used to hold operands, results of the arithmetic calculations, and data manipulations.

### 2.4.2 Index Register (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit value which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

### 2.4.3 Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

### 2.4.4 Stack Pointer (SP)

The stack pointer is a 13-bit register containing the address of the next free locations on the push-down/pop-up stack. When accessing memory, the seven most significant bits are permanently configured to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of \$00FF to \$00C0. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a reset stack pointer (RSP) instruction, the stack pointer is set to its upper limit (\$00FF). Nested interrupt and/or subroutines may use up to 64 (decimal) locations. When the 64 locations are exceeded, the stack pointer wraps around and points to its upper limit (\$00FF), thus, losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five RAM bytes.

### 2.4.5 Condition Code Register (CC)


The condition code register is a 5-bit register which indicates the results of the instruction just executed as well as the state of the processor. These bits can be individually tested by a program and specified action taken as a result of their state. Each bit is explained in the following paragraphs.

**2.4.5.1 HALF CARRY BIT (H).** The H bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

**2.4.5.2 INTERRUPT MASK BIT (I).** When the I bit is set, all interrupts are disabled. Clearing this bit enables the interrupts. If an external interrupt occurs while the I bit is set, the interrupt is latched and is processed after the I bit is next cleared; therefore, no interrupts are lost because of the I bit being set. An internal interrupt can be lost if it is cleared while the I bit is set (refer to **SECTION 4 PROGRAMMABLE TIMER**, **SECTION 5 SERIAL COMMUNICATIONS INTERFACE**, and **SECTION 6 SERIAL PERIPHERAL INTERFACE** for more information).

---

CDP68HC05C4




NOTE: The RC Oscillator Option may also be used in this circuit.

Figure 2-7. Self-Check Circuit Schematic Diagram

Table 2-2. Self-Check Results

PC3	PC2	PC1	PC0	Remarks
1	0	0	1	Bad I/O
1	0	1	0	Bad RAM
1	0	1	1	Bad Timer
1	1	0	0	Bad SCI
1	1	0	1	Bad ROM
1	1	1	0	Bad SPI
1	1	1	1	Bad Interrupts or $\overline{IRQ}$ Request
Flashing				Good Device
All Others				Bad Device, Bad Port C, etc.

0 Indicates LED on; 1 Indicates LED is off.



\* Internal timing signal and bus information not available externally.  
 \*\* OSC1 line is not meant to represent frequency. It is only used to represent time.  
 \*\*\* The next rising edge of the internal processor clock following the rising edge of  $\overline{RESET}$  initiates the reset sequence.

Figure 3-1. Power-On Reset and  $\overline{RESET}$



## CDP68HC05C4

### 3.2.1 Hardware Controlled Interrupt Sequence

The following three functions ( $\overline{\text{RESET}}$ , STOP, and WAIT) are not in the strictest sense an interrupt; however, they are acted upon in a similar manner. Flowcharts for hardware interrupts are shown in Figure 3-2, and for STOP and WAIT are provided in Figure 3-3. A discussion is provided below.

- (a) — A low input on the  $\overline{\text{RESET}}$  input pin causes the program to vector to its starting address which is specified by the contents of memory locations \$1FFE and \$1FFF. The I bit in the condition code register is also set. Much of the MCU is configured to a known state during this type of reset as previously described in **RESETS** paragraph 3.1.
- (b) STOP — The STOP instruction causes the oscillator to be turned off and the processor to “sleep” until an external interrupt ( $\overline{\text{IRQ}}$ ) or reset occurs.
- (c) WAIT — The WAIT instruction causes all processor clocks to stop, but leaves the Timer, SCI, and SPI clocks running. This “rest” state of the processor can be cleared by reset, an external interrupt ( $\overline{\text{IRQ}}$ ), Timer interrupt, SPI interrupt, or SCI interrupt. There are no special wait vectors for these individual interrupts.

### 3.2.2 Software Interrupt (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask (I bit) in the condition code register. The interrupt service routine address is specified by the contents of memory location \$1FFC and \$1FFD.

### 3.2.3 External Interrupt

If the interrupt mask (I bit) of the condition code register has been cleared and the external interrupt pin ( $\overline{\text{IRQ}}$ ) has gone low, then the external interrupt is recognized. When the interrupt is recognized, the current state of the CPU is pushed onto the stack and the I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FFA and \$1FFB. Either a level-sensitive and negative edge-sensitive trigger, or a negative edge-sensitive only trigger are available as a mask option. Figure 3-4 shows both a functional and mode timing diagram for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{\text{IRQ}}$ ) to the processor. The first method shows single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the number of cycles required to execute the interrupt service routine plus 21 cycles. Once a pulse occurs, the next pulse should not occur until the MCU software has exited the routine (an RTI occurs). The second configuration shows several interrupt lines “wire-ORed” to form the interrupts at the processor. Thus, if after servicing one interrupt the interrupt line remains low, then the next interrupt is recognized.

#### NOTE

The internal interrupt latch is cleared in the first part of the service routine; therefore, one (and only one) external interrupt pulse could be latched during  $t_{\text{L}}|L$  and serviced as soon as the I bit is cleared.

CDP68HC05C4




Figure 3-3. STOP/WAIT Flowcharts

## CDP68HC05C4

### 3.2.4 Timer Interrupt

There are three different timer interrupt flags that will cause a timer interrupt whenever they are set and enabled. These three interrupt flags are found in the three most significant bits of the timer status register (TSR, location \$13) and all three will vector to the same interrupt service routine (\$1FF8-\$1FF9).

All interrupt flags have corresponding enable bits (ICIE, OCIE, and TOIE) in the timer control register (TCR, location \$12). Reset clears all enable bits, thus preventing an interrupt from occurring during the reset time period. The actual processor interrupt is generated only if the I bit in the condition code register is also cleared. When the interrupt is recognized, the current machine state is pushed onto the stack and I bit is set. This masks further interrupts until the present one is serviced. The interrupt service routine address is specified by the contents of memory location \$1FF8 and \$1FF9. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **SECTION 4 PROGRAMMABLE TIMER** for additional information about the timer circuitry.

### 3.2.5 Serial Communications Interface (SCI) Interrupts

An interrupt in the serial communications interface (SCI) occurs when one of the interrupt flag bits in the serial communications status register is set, provided the I bit in the condition code register is clear and the enable bit in the serial communications control register 2 (location \$0F) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SCI interrupt causes the program counter to vector to memory location \$1FF6 and \$1FF7 which contains the starting address of the interrupt service routine. Software in the serial interrupt service routine must determine the priority and cause of the SCI interrupt by examining the interrupt flags and the status bits located in the serial communications status register (location \$10). The general sequence for clearing an interrupt is a software sequence of accessing the serial communications status register while the flag is set followed by a read or write of an associated register. Refer to **SECTION 5 SERIAL COMMUNICATIONS INTERFACE** for a description of the SCI system and its interrupts.

### 3.2.6 Serial Peripheral Interface (SPI) Interrupts

An interrupt in the serial peripheral interface (SPI) occurs when one of the interrupt flag bits in the serial peripheral status register (location \$0B) is set, provided the I bit in the condition code register is clear and the enable bit in the serial peripheral control register (location \$0A) is enabled. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the condition code register is set. This masks further interrupts until the present one is serviced. The SPI interrupt causes the program counter to vector to memory location \$1FF4 and \$1FF5 which contains the starting address of the interrupt service routine. Software in the serial peripheral interrupt service routine must determine the priority and cause of the SPI interrupt by examining the interrupt flag bits located in the SPI status register. The general sequence for clearing an interrupt is a software sequence of accessing the status register while the flag is set, followed by a read or write of an associated register. Refer to **SECTION 6 SERIAL PERIPHERAL INTERFACE** for a description of the SPI system and its interrupts.

---

**CDP68HCO5C4****SECTION 4  
PROGRAMMABLE TIMER****4.1 INTRODUCTION**

The programmable timer, which is preceded by a fixed divide-by-four prescaler, can be used for many purposes, including input waveform measurements while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds. A block diagram of the timer is shown in Figure 4-1 and timing diagrams are shown in Figures 4-2 through 4-5.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Generally, accessing the low byte of a specific timer function allows full control of that function; however, an access of the high byte inhibits that specific timer function until the low byte is also accessed.


**NOTE**

The I bit in the condition code register should be set while manipulating both the high and low byte register of a specific timer function to ensure that an interrupt does not occur. This prevents interrupts from occurring between the time that the high and low bytes are accessed.

The programmable timer capabilities are provided by using the following ten addressable 8-bit registers (note the high and low represent the significance of the byte). A description of each register is provided below.


- Timer Control Register (TCR) location \$12,
- Timer Status Register (TSR) location \$13,
- Input Capture High Register location \$14,
- Input Capture Low Register location \$15,
- Output Compare High Register location \$16,
- Output Compare Low Register location \$17,
- Counter High Register location \$18,
- Counter Low Register location \$19,
- Alternate Counter High Register location \$1A, and
- Alternate Counter Low Register location \$1B.

CDP68HC05C4



NOTE: The Counter Register and Timer Control Register are the only ones affected by  $\overline{\text{RESET}}$ .

Figure 4-2. Timer State Timing Diagram For Reset



- NOTES: 1. The CPU write to the compare register may take place at any time, but a compare only occurs at timer state T01. Thus, a 4-cycle difference may exist between the write to the compare register and the actual compare.
2. Internal compare takes place during timer state T01.
3. OCF is set at the timer state T11 which follows the comparison match (\$FFED in this example).

Figure 4-4. Timer State Timing Diagram For Output Compare

## CDP68HC05C4

### 4.2 COUNTER

The key element in the programmable timer is a 16-bit free running counter, or counter register, preceded by a prescaler which divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal processor clock is 2.0 MHz. The counter is clocked to increasing values during the low portion of the internal processor clock. Software can read the counter at any time without affecting its value.

The double byte free running counter can be read from either of two locations \$18-\$19 (called counter register at this location), or \$1A-\$1B (counter alternate register at this location). A read sequence containing only a read of the least significant byte of the free running counter (\$19,\$1B) will receive the count value at the time of the read. If a read of the free running counter or counter alternate register first addresses the most significant byte (\$18,\$1A) it causes the least significant byte (\$19,\$1B) to be transferred to a buffer. This buffer value remains fixed after the first most significant byte "read" even if the user reads the most significant byte several times. This buffer is accessed when reading the free running counter or counter alternate register least significant byte (\$19 or \$1B), and thus completes a read sequence of the total counter value. Note that in reading either the free running counter or counter alternate register, if the most significant byte is read, the least significant byte must also be read in order to complete the sequence.

The free running counter is configured to \$FFFC during reset and is always a read-only register. During a power-on-reset (POR), the counter is also configured to \$FFFC and begins running after the oscillator startup delay. Because the free running counter is 16 bits preceded by a fixed divide-by-four prescaler, the value in the free running counter repeats every 262,144 MPU internal processor clock cycles. When the counter rolls over from \$FFFF to \$0000, the timer overflow flag (TOF) bit is set. An interrupt can also be enabled when counter rollover occurs by setting its interrupt enable bit (TOIE).

### 4.3 OUTPUT COMPARE REGISTER

The output compare register is a 16-bit register, which is made up of two 8-bit registers at locations \$16 (most significant byte) and \$17 (least significant byte). The output compare register can be used for several purposes such as, controlling an output waveform or indicating when a period of time has elapsed. The output compare register is unique in that all bits are readable and writable and are not altered by the timer hardware. Reset does not affect the contents of this register and if the compare function is not utilized, the two bytes of the output compare register can be used as storage locations.

The contents of the output compare register are compared with the contents of the free running counter once during every four internal processor clocks. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked (by the output compare circuit pulse) to an output level register. The values in the output compare register and the output level bit should be changed after each successful comparison in order to control an output waveform or establish a new elapsed timeout. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit, OCIE, is set.

After a processor write cycle to the output compare register containing the most significant byte (\$16), the output compare function is inhibited until the least significant byte (\$17) is also written. The user must write both bytes (locations) if the most significant byte is written first. A write made

---

## CDP68HCO5C4

A read of the least significant byte (\$15) of the input capture register does not inhibit the free running counter transfer. Again, minimum pulse periods are ones which allow software to read the least significant byte (\$15) and perform needed operations. There is no conflict between the read of the input capture register and the free running counter transfer since they occur on opposite edges of the internal processor clock.

### 4.5 TIMER CONTROL REGISTER (TCR)

The timer control register (TCR, location \$12) is an 8-bit read/write register which contains five control bits. Three of these bits control interrupts associated with each of the three flag bits found in the timer status register (discussed below). The other two bits control: 1) which edge is significant to the input capture edge detector (i.e., negative or positive), and 2) the next value to be clocked to the output level register in response to a successful output compare. The timer control register and the free running counter are the only sections of the timer affected by reset. The TCMP pin is forced low during external reset and stays low until a valid compare changes it to a high. The timer control register is illustrated below followed by a definition of each bit.

7	6	5	4	3	2	1	0	
ICIE	OCIE	TOIE	0	0	0	IEDG	OLVL	\$12

- B7, ICIE** If the input capture interrupt enable (ICIE) bit is set, a timer interrupt is enabled when the ICF status flag (in the timer status register) is set. If the ICIE bit is clear, the interrupt is inhibited. The ICIE bit is cleared by reset.
- B6, OCIE** If the output compare interrupt enable (OCIE) bit is set, a timer interrupt is enabled whenever the OCF status flag is set. If the OCIE bit is clear, the interrupt is inhibited. The OCIE bit is cleared by reset.
- B5, TOIE** If the timer overflow interrupt enable (TOIE) bit is set, a timer interrupt is enabled whenever the TOF status flag (in the timer status register) is set. If the TOIE bit is clear, the interrupt is inhibited. The TOIE bit is cleared by reset.
- B1, IEDG** The value of the input edge (IEDG) bit determines which level transition on pin 37 will trigger a free running counter transfer to the input capture register. Reset does not affect the IEDG bit.  
 0 = negative edge  
 1 = positive edge
- B0, OLVL** The value of the output level (OLVL) bit is clocked into the output level register by the next successful output compare and will appear at pin 35. This bit and the output level register are cleared by reset.  
 0 = low output  
 1 = high output



**CDP68HCO5C4****SECTION 5  
SERIAL COMMUNICATIONS INTERFACE (SCI)****5.1 INTRODUCTION**

A full-duplex asynchronous serial communications interface (SCI) is provided with a standard NRZ format and a variety of baud rates. The SCI transmitter and receiver are functionally independent, but use the same data format and bit rate. The serial data format is standard mark/space (NRZ) which provide one start bit, eight or nine data bits, and one stop bit. "Baud" and "bit rate" are used synonymously in the following description.

**5.1.1 SCI Two Wire System Features**

- Standard NRZ (mark/space) format.
- Advanced error detection method includes noise detection for noise duration of up to 1/16 bit time.
- Full-duplex operation (simultaneous transmit and receive).
- Software programmable for one of 32 different baud rates.
- Software selectable word length (eight or nine bit words).
- Separate transmitter and receiver enable bits.
- SCI may be interrupt driven.
- Four separate enable bits available for interrupt control.

**5.1.2 SCI Receiver Features**

- Receiver wake-up function (idle or address bit).
- Idle line detect.
- Framing error detect.
- Noise detect.
- Overrun detect.
- Receiver data register full flag.

**5.1.3 SCI Transmitter Features**

- Transmit data register empty flag.
- Transmit complete flag.
- Break send.

Any SCI two-wire system requires receive data in (RDI) and transmit data out (TDO).

---

## CDP68HCO5C4




Figure 5-2. Examples of Start Bit Sampling Technique




Figure 5-3. Sampling Technique Used on All Bits

assumed to be idle. (A noise flag is set if one of the three verification samples detects a logic high, thus a valid start bit could be assumed and a noise flag still set.) The receiver clock generator is controlled by the baud rate register (see Figures 5-6 and 5-7); however, the serial communications interface is synchronized by the start bit (independent of the transmitter).

Once a valid start bit is detected, the start bit, each data bit, and the stop bit are sampled three times at RT intervals of 8RT, 9RT, and 10RT (1RT is the position where the bit is expected to start) as shown in Figure 5-3. The value of the bit is determined by voting logic which takes the value of the majority of samples (two or three out of three). A noise flag is set when all three samples on a valid start bit or a data bit or the stop bit do not agree. (As discussed above, a noise flag is also set when the start bit verification samples do not agree.)

### 5.5 START BIT DETECTION FOLLOWING A FRAMING ERROR

If there has been a framing error without detection of a break (10 zeros for 8-bit format or 11 zeros for 9-bit format), the circuit continues to operate as if there actually were a stop bit and the start

## CDP68HCO5C4


### 5.6 TRANSMIT DATA OUT (TDO)

Transmit data out is the serial data which is presented from the internal data bus via the SCI and then to the output pin. Data format is as discussed above and shown in Figure 5-1. The transmitter generates a bit time by using a derivative of the RT clock, thus producing a transmission rate equal to 1/16 that of the receiver sample clock.

### 5.7 REGISTERS

There are five different registers used in the serial communications interface (SCI) and the internal configuration of these registers is discussed in the following paragraphs. A block diagram of the SCI system is shown in Figure 5-6.

#### 5.7.1 Serial Communications Data Register (SCDAT)




The serial communications data register performs two functions in the serial communications interface; i.e. it acts as the receive data register when it is read and as the transmit data register when it is written. Figure 5-6 shows this register as two separate registers, namely: the receive data register (RDR) and the transmit data register (TDR). As shown in Figure 5-6, the TDR (transmit data register) provides the parallel interface from the internal data bus to the transmit shift register and the receive data register (RDR) provides the interface from the receive shift register to the internal data bus.

When SCDAT is read, it becomes the receive data register and contains the last byte of data received. The receive data register, represented above, is a read-only register containing the last byte of data received from the shift register for the internal data bus. The RDRF bit (receive data register full bit in the serial communications status register) is set to indicate that a byte has been transferred from the input serial shift register to the serial communications data register. The transfer is synchronized with the receiver bit rate clock (from the receive control) as shown in Figure 5-6. All data is received least-significant-bit first.

When SCDAT is written, it becomes the transmit data register and contains the next byte of data to be transmitted. The transmit data register, also represented above, is a write-only register containing the next byte of data to be applied to the transmit shift register from the internal data bus. As long as the transmitter is enabled, data stored in the serial communications data register is transferred to the transmit shift register (after the current byte in the shift register has been transmitted). The transfer from the SCDAT to the transmit shift register is synchronized with the bit rate clock (from the transmit control) as shown in Figure 5-6. All data is transmitted least-significant-bit first.

#### 5.7.2 Serial Communications Control Register 1 (SCCR1)




The serial communications control register 1 (SCCR1) provides the control bits which: 1) determine the word length (either 8 or 9 bits), and 2) selects the method used for the wake-up feature. Bits 6 and 7 provide a location for storing the ninth bit for longer bytes.

## CDP68HCO5C4

- B7, R8 If the M bit is a one, then this bit provides a storage location for the ninth bit in the receive data byte. Reset does not affect this bit.
- B6, T8 If the M bit is a one, then this bit provides a storage location for the ninth bit in the transmit data byte. Reset does not affect this bit.
- B4, M The option of the word length is selected by the configuration of this bit and is shown below. Reset does not affect this bit.  
 0 = 1 start bit, 8 data bits, 1 stop bit  
 1 = 1 start bit, 9 data bits, 1 stop bit
- B3, WAKE This bit allows the user to select the method for receiver "wake up". If the WAKE bit is a logic zero, an idle line condition will "wake up" the receiver. If the WAKE bit is set to a logic one, the system acknowledges an address bit (most significant bit). The address bit is dependent on both the WAKE bit and the M bit level (table shown below). (Additionally, the receiver does not use the wake-up feature unless the RWU control bit in serial communications control register 2 is set as discussed below.) Reset does not affect this bit.

Wake	M	Method of Receiver "Wake-Up"
0	X	Detection of an idle line allows the next data byte received to cause the receive data register to fill and produce an RDRF flag.
1	0	Detection of a received one in the eighth data bit allows an RDRF flag and associated error flags.
1	1	Detection of a received one in the ninth data bit allows an RDRF flag and associated error flags.

## 5.7.3 Serial Communications Control Register 2 (SCCR2)




The serial communications control register 2 (SCCR2) provides the control bits which: individually enable/disable the transmitter or receiver, enable the system interrupts, and provide the wake-up enable bit and a "send break code" bit. Each of these bits is described below. (The individual flags are discussed in the **5.7.4 Serial Communications Status Register**.)

- B7, TIE When the transmit interrupt enable bit is set, the SCI interrupt occurs provided TDRE is set (see Figure 5-6). When TIE is clear, the TDRE interrupt is disabled. Reset clears the TIE bit.
- B6, TCIE When the transmission complete interrupt enable bit is set, the SCI interrupt occurs provided TC is set (see Figure 5-6). When TCIE is clear, the TC interrupt is disabled. Reset clears the TCIE bit.

## CDP68HCO5C4

### 5.7.4 Serial Communications Status Register (SCSR)



The serial communications status register (SCSR) provides inputs to the interrupt logic circuits for generation of the SCI system interrupt. In addition, a noise flag bit and a framing error bit are also contained in the SCSR.

- B7, TDRE**      The transmit data register empty bit is set to indicate that the contents of the serial communications data register have been transferred to the transmit serial shift register. If the TDRE bit is clear, it indicates that the transfer has not yet occurred and a write to the serial communications data register will overwrite the previous value. The TDRE bit is cleared by accessing the serial communications status register (with TDRE set), followed by writing to the serial communications data register. Data can not be transmitted unless the serial communications status register is accessed before writing to the serial communications data register to clear the TDRE flag bit. Reset sets the TDRE bit.
- B6, TC**        The transmit complete bit is set at the end of a data frame, preamble, or break condition if:
1. TE = 1, TDRE = 1, and no pending data, preamble, or break is to be transmitted; or
  2. TE = 0, and the data, preamble, or break (in the transmit shift register) has been transmitted.
- The TC bit is a status flag which indicates that one of the above conditions has occurred. The TC bit is cleared by accessing the serial communications status register (with TC set), followed by writing to the serial communications data register. It does not inhibit the transmitter function in any way. Reset sets the TC bit.
- B5, RDRF**      When the receive data register full bit is set, it indicates that the receiver serial shift register is transferred to the serial communications data register. If multiple errors are detected in any one received word, the NF, FE, and RDRF bits will be affected as appropriate during the same clock cycle. The RDRF bit is cleared when the serial communications status register is accessed (with RDRF set) followed by a read of the serial communications data register. Reset clears the RDRF bit.
- B4, IDLE**      When the idle line detect bit is set, it indicates that a receiver idle line is detected (receipt of a minimum number of ones to constitute the number of bits in the byte format). The minimum number of ones needed will be 10 (M = 0) or 11 (M = 1). This allows a receiver that is not in the wake-up mode to detect the end of a message, detect the preamble of a new message, or to resynchronize with the transmitter. The IDLE bit is cleared by accessing the serial communications status register (with IDLE set) followed by a read of the serial communications data register. The IDLE bit will not be set again until

**CDP68HCO5C4**

SCR0-SCR2 bits. Together, these five bits provide multiple, baud rate combinations for a given crystal frequency.

B5, SCP1  
B4, SCP0

These two bits in the baud rate register are used as a prescaler to increase the range of standard baud rates controlled by the SCR0-SCR2 bits. A table of the prescaler internal processor clock division versus bit levels is provided below. Reset clears SCP1-SCP0 bits (divide-by-one).

SCP1	SCP0	Internal Processor Clock Divide By
0	0	1
0	1	3
1	0	4
1	1	13

B2, SCR2  
B1, SCR1  
B0, SCR0

These three bits in the baud rate register are used to select the baud rates of both the transmitter and receiver. A table of baud rates versus bit levels is shown below. Reset does not affect the SCR2-SCR0 bits.

SCR2	SCR1	SCR0	Prescaler Output Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

The diagram of Figure 5-7 and Tables 5-1 and 5-2 illustrate the divided chain used to obtain the baud rate clock (transmit clock). Note that there is a fixed rate divide-by-16 between the receive clock (RT) and the transmit clock (Tx). The actual divider chain is controlled by the combined SCP0-SCP1 and SCR0-SCR2 bits in the baud rate register as illustrated. All divided frequencies shown in the first table represent the final transmit clock (the actual baud rate) resulting from the internal processor clock division shown in the "divide-by" column only (prescaler division only). The second table illustrates how the prescaler output can be further divided by action of the SCI select bits (SCR0-SCR2). For example, assume that a 9600 Hz baud rate is required with a 2.4576 MHz external crystal. In this case the prescaler bits (SCP0-SCP1) could be configured as a divide-by-one or a divide-by-four. If a divide-by-four prescaler is used, then the SCR0-SCR2 bits must be configured as a divide-by-two. This results in a divide-by-128 of the internal processor clock to produce a 9600 Hz baud rate clock. Using the same crystal, the 9600 baud rate can be obtained with a prescaler divide-by-one and the SCR0-SCR2 bits configured for a divide-by-eight.

**NOTE**

The crystal frequency is internally divided-by-two to generate the internal processor clock.

**CDP68HC05C4****SECTION 6  
SERIAL PERIPHERAL INTERFACE (SPI)****6.1 INTRODUCTION AND FEATURES****6.1.1 Introduction**

The serial peripheral interface (SPI) is an interface built into the CDP68HC05C4 MCU which allows several CDP68HC05C4 MCUs, or CDP68HC05C4 plus peripheral devices, to be interconnected within a single "black box" or on the same printed circuit board. In a serial peripheral interface (SPI), separate wires (signals) are required for data and clock. In the SPI format, the clock is not included in the data stream and must be furnished as a separate signal. An SPI system may be configured in one containing one master MCU and several slave MCUs, or in a system in which an MCU is capable of being either a master or a slave.

Figure 6-1 illustrates two different system configurations. Figure 6-1a represents a system of five different MCUs in which there are one master and four slaves (0, 1, 2, 3). In this system four basic lines (signals) are required for the MOSI (master out slave in), MISO (master in slave out), SCK (serial clock), and  $\overline{SS}$  (slave select) lines. Figure 6-1b represents a system of five MCUs in which three can be master or slave and two are slave only.

**6.1.2 Features**

- Full duplex, three-wire synchronous transfers
- Master or slave operation
- 1.05 MHz (maximum) master bit frequency
- 2.1 MHz (maximum) slave bit frequency
- Four programmable master bit rates
- Programmable clock polarity and phase
- End of transmission interrupt flag
- Write collision flag protection
- Master-Master mode fault protection capability

**6.2 SIGNAL DESCRIPTION**

The four basic signals (MOSI, MISO, SCK, and  $\overline{SS}$ ) discussed above are described in the following paragraphs. Each signal function is described for both the master and slave mode.

**6.2.1 Master Out Slave In (MOSI)**

The MOSI pin is configured as a data output in a master (mode) device and as a data input in a slave (mode) device. In this manner data is transferred serially from a master to a slave on this line; most

---

## CDP68HC05C4

significant bit first, least significant bit last. The timing diagrams of Figure 6-2 summarize the SPI timing diagram shown in Section 9, and show the relationship between data and clock (SCK). As shown in Figure 6-2, four possible timing relationships may be chosen by using control bits CPOL and CPHA. The master device always allows data to be applied on the MOSI line a half-cycle before the clock edge (SCK) in order for the slave device to latch the data.

### NOTE

Both the slave device(s) and a master device must be programmed to similar timing modes for proper data transfer.

When the master device transmits data to a second (slave) device via the MOSI line, the slave device responds by sending data to the master device via the MISO line. This implies full duplex transmission with both data out and data in synchronized with the same clock signal (one which is provided by the master device). Thus, the byte transmitted is replaced by the byte received and eliminates the need for separate transmit-empty and receiver-full status bits. A single status bit (SPIF) is used to signify that the I/O operation is complete.

Configuration of the MOSI pin is a function of the MSTR bit in the serial peripheral control register (SPCR, location \$0A). When a device is operating as a master, the MOSI pin is an output because the program in firmware sets the MSTR bit to a logic one.




Figure 6-2. Data Clock Timing Diagram



## CDP68HCO5C4

software error; however, a system could be configured which would contain a default master which would automatically "take-over" and restart the system.

### 6.2.4 Serial Clock (SCK)

The serial clock is used to synchronize the movement of data both in and out of the device through its MOSI and MISO pins. The master and slave devices are capable of exchanging a data byte of information during a sequence of eight clock pulses. Since the SCK is generated by the master device, the SCK line becomes an input on all slave devices and synchronizes slave data transfer. The type of clock and its relationship to data are controlled by the CPOL and CPHA bits in the serial peripheral control register (location \$0A) discussed below. Refer to Figure 6-2 for timing.

The master device generates the SCK through a circuit driven by the internal processor clock. Two bits (SPR0 and SPR1) in the serial peripheral control register (location \$0A) of the master device select the clock rate. The master device uses the SCK to latch incoming slave device data on the MISO line and shifts out data to the slave device on the MOSI line. Both master and slave devices must be operated in the same timing mode as controlled by the CPOL and CPHA bit in the serial peripheral control register. In the slave device, SPR0, SPR1 have no effect on the operation of the serial peripheral interface. Timing is shown in Figure 6-2.

## 6.3 FUNCTIONAL DESCRIPTION

A block diagram of the serial peripheral interface (SPI) is shown in Figure 6-3. In a master configuration, the master start logic receives an input from the CPU (in the form of a write to the SPI rate generator) and originates the system clock (SCK) based on the internal processor clock. This clock is also used internally to control the state controller as well as the 8-bit shift register. As a master device, data is parallel loaded into the 8-bit shift register (from the internal bus) during a write cycle and then shifted out serially to the MOSI pin for application to the slave device(s). During a read cycle, data is applied serially from a slave device via the MISO pin to the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle.

In a slave configuration, the slave start logic receives a logic low (from a master device) at the  $\overline{SS}$  pin and a system clock input (from the same master device) at the SCK pin. Thus, the slave is synchronized with the master. Data from the master is received serially at the slave MOSI pin and loads the 8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read buffer and then is made available to the internal data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8-bit shift register from the internal data bus and then shifted out serially to the MISO pin for application to the master device.

Figure 6-4 illustrates the MOSI, MISO, and SCK master-slave interconnections. Note that in Figure 6-4 the master  $\overline{SS}$  pin is tied to a logic high and the slave  $\overline{SS}$  pin is a logic low. Figure 6-1 provides a larger system connection for these same pins. Note that in Figure 6-1, all  $\overline{SS}$  pins are connected to a port pin of a master/slave device. In this case any of the devices can be a slave.



**CDP68HCO5C4**

The transfer of data is initiated by the master device writing its serial peripheral data register.

Clearing the SPIF bit is accomplished by a software sequence of accessing the serial peripheral status register while SPIF is set and followed by a write to or a read of the serial peripheral data register. While SPIF is set, all writes to the serial peripheral data register are inhibited until the serial peripheral status register is read. This occurs in the master device. In the slave device, SPIF can be cleared (using a similar sequence) during a second transmission; however, it must be cleared before the second SPIF in order to prevent an overrun condition. The SPIF bit is cleared by reset.

**B6, WCOL** The function of the write collision status bit is to notify the user that an attempt was made to write the serial peripheral data register while a data transfer was taking place with an external device. The transfer continues uninterrupted; therefore, a write will be unsuccessful. A "read collision" will never occur since the received data byte is placed in a buffer in which access is always synchronous with the MCU operation. If a "write collision" occurs, WCOL is set but no SPI interrupt is generated. The WCOL bit is a status flag only.

Clearing the WCOL bit is accomplished by a software sequence of accessing the serial peripheral status register while WCOL is set, followed by 1) a read of the serial peripheral data register prior to the SPIF bit being set, or 2) a read or write of the serial peripheral data register after the SPIF bit is set. A write to the serial peripheral data register (SPDR) prior to the SPIF bit being set, will result in generation of another WCOL status flag. Both the SPIF and WCOL bits will be cleared in the same sequence. If a second transfer has started while trying to clear (the previously set) SPIF and WCOL bits with a clearing sequence containing a write to the serial peripheral data register, only the SPIF bit will be cleared.


A collision of a write to the serial peripheral data register while an external data transfer is taking place can occur in both the master mode and the slave mode, although with proper programming the master device should have sufficient information to preclude this collision.

Collision in the master device is defined as a write of the serial peripheral data register while the internal rate clock (SCK) is in the process of transfer. The signal on the  $\overline{SS}$  pin is always high on the master device.

A collision in a slave device is defined in two separate modes. One problem arises in a slave device when the CPHA control bit is a logic zero. When CPHA is a logic zero, data is latched with the occurrence of the first clock transition. The slave device does not have any way of knowing when that transition will occur; therefore, the slave device collision occurs when it attempts to write the serial peripheral data register after its  $\overline{SS}$  pin has been pulled low. The  $\overline{SS}$  pin of the slave device freezes the data in its serial peripheral data register and does not allow it to be altered if the CPHA bit is a logic zero. The master device must raise the  $\overline{SS}$  pin of the slave device high between each byte it transfers to the slave device.

## CDP68HC05C4

### 6.4.3 Serial Peripheral Data I/O Register (SPDR)



The serial peripheral data I/O register is used to transmit and receive data on the serial bus. Only a write to this register will initiate transmission/reception of another byte and this will only occur in the master device. A slave device writing to its data I/O register will not initiate a transmission. At the completion of transmitting a byte of data, the SPIF status bit is set in both the master and slave devices. A write or read of the serial peripheral data I/O register, after accessing the serial peripheral status register with SPIF set, will clear SPIF.

During the clock cycle that the SPIF bit is being set, a copy of the received data byte in the shift register is being moved to a buffer. When the user reads the serial peripheral data I/O register, the buffer is actually being read. During an overrun condition, when the master device has sent several bytes of data and the slave device has not internally responded to clear the first SPIF, only the first byte is contained in the receive buffer of the slave device; all others are lost. The user may read the buffer at any time. The first SPIF must be cleared by the time a second transfer of data from the shift register to the read buffer is initiated or an overrun condition will exist.

A write to the serial peripheral data I/O register is not buffered and places data directly into the shift register for transmission.

The ability to access the serial peripheral data I/O register is limited when a transmission is taking place. It is important to read the discussion defining the WCOL and SPIF status bits to understand the limits on using the serial peripheral data I/O register.

## 6.5 SERIAL PERIPHERAL INTERFACE (SPI) SYSTEM CONSIDERATIONS

There are two types of SPI systems; single master system and multi-master systems. Figure 6-1 illustrates both of these systems and a discussion of each is provided below.

Figure 6-1a illustrates how a typical single master system may be configured, using an CDP6805 HCMOS family device as the master and four CDP6805 HCMOS family devices as slaves. As shown, the MOSI, MISO, and SCK pins are all wired to equivalent pins on each of the five devices. The master device generates the SCK clock, the slave devices all receive it. Since the CDP6805 HCMOS master device is the bus master, it internally controls the function of its MOSI and MISO lines, thus writing data to the slave devices on the MOSI and reading data from the slave devices on the MISO lines. The master device selects the individual slave devices by using four pins of a parallel port to control the four  $\overline{SS}$  pins of the slave devices. A slave device is selected when the master device pulls its  $\overline{SS}$  pin low. The  $\overline{SS}$  pins are pulled high during reset since the master device ports will be forced to be inputs at that time, thus disabling the slave devices. Note that the slave devices do not have to be enabled in a mutually exclusive fashion except to prevent bus contention on the MISO line. For example, three slave devices, enabled for a transfer, are permissible if only one has the capability of being read by the master. An example of this is a write to several display drivers to clear a display with a single I/O operation. To ensure that proper data transmission is occurring between the master device and a slave device, the master device may have the slave device respond with a previously received data byte (this data byte could be inverted or at least be a byte that is different from the last one sent by the master device). The master device will always receive the previous

**CDP68HC05C4****SECTION 7  
EFFECTS OF STOP AND WAIT MODES ON THE  
TIMER AND SERIAL SYSTEMS****7.1 INTRODUCTION**

The STOP and WAIT instructions have different effects on the programmable timer, serial communications interface (SCI), and serial peripheral interface (SPI) systems. These different effects are discussed separately below.

**7.2 STOP MODE**

When the processor executes the STOP instruction, the internal oscillator is turned off. This halts all internal CPU processing including the operation of the programmable timer, serial communications interface, and serial peripheral interface. The only way for the MCU to "wake up" from the stop mode is by receipt of an external interrupt (logic low on  $\overline{IRQ}$  pin) or by the detection of a reset (logic low on  $\overline{RESET}$  pin or a power-on reset). The effects of the stop mode on each of the MCU systems (Timer, SCI, and SPI) are described separately.

**7.2.1 Timer During Stop Mode**

When the MCU enters the stop mode, the timer counter stops counting (the internal processor clock is stopped) and remains at that particular count value until the stop mode is exited by an interrupt (if exited by reset the counter is forced to \$FFFC). If the stop mode is exited by an external low on the  $\overline{IRQ}$  pin, then the counter resumes from its stopped value as if nothing had happened. Another feature of the programmable timer, in the stop mode, is that if at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuitry is armed. This action does not set any timer flags or "wake up" the MCU, but when the MCU does "wake up" there will be an active input capture flag (and data) from that first valid edge which occurred during the stop mode. If the stop mode is exited by an external reset (logic low on  $\overline{RESET}$  pin), then no such input capture flag or data action takes place even if there was a valid input capture edge (at the TCAP pin) during the MCU stop mode.

**7.2.2 SCI During Stop Mode**

When the MCU enters the stop mode, the baud rate generator which drives the receiver and transmitter is shut down. This essentially stops all SCI activity. The receiver is unable to receive and transmitter is unable to transmit. If the STOP instruction is executed during a transmitter transfer, that transfer is halted. When the stop mode is exited, that particular transmission resumes (if the exit is the result of a low input to the  $\overline{IRQ}$  pin). Since the previous transmission resumes after an  $\overline{IRQ}$  interrupt stop mode exit, the user should ensure that the SCI transmitter is in the idle state when the STOP instruction is executed. If the receiver is receiving data when the STOP instruction is

---

**CDP68HCO5C4**

## SECTION 8

### INSTRUCTION SET AND ADDRESSING MODES

**8.1 INSTRUCTION SET**

The MCU has a set of 62 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

All of the instructions used in the CDP6805 CMOS Family are used in the CDP68HCO5C4 MCU, plus an additional one; the multiply (MUL) instruction. This instruction allows for unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high order product is then stored in the index register and the low order product is stored in the accumulator. A detailed definition of the MUL instruction is shown below.

Operation:	X: $A \leftarrow X * A$			
Description:	Multiplies the eight bits in the index register by the eight bits in the accumulator to obtain a 16-bit unsigned number in the concatenated accumulator and index register.			
Condition Codes:	H: Cleared I: Not affected N: Not affected Z: Not affected C: Cleared			
Source Form(s):	MUL			
	Addressing Mode	Cycles	Bytes	Opcode
	Inherent	11	1	\$42

**8.1.1 Register/Memory Instructions**

Most of these instructions use two operands. The first operand is either the accumulator or the index register. The second operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 8-1.

**8.1.2 Read-Modify-Write Instructions**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 8-2.



## CDP68HC05C4

### 8.1.5 Control Instructions

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8-5.

Table 8-5. Control Instructions

Function	Mnemonic	Inherent		
		Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

### 8.1.6 Alphabetical Listing

The complete instruction set is given in alphabetical order in Table 8-6.

### 8.1.7 Opcode Map

Table 8-7 is an opcode map for the instructions used on the MCU.

## 8.2 ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short absolute (direct) and long absolute (extended) addressing are also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 8-7 shows the addressing modes for each instruction, with the effects each instruction has on the condition code register.

The term "effective address" (EA) is used in describing the various addressing modes, and is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of" the location or register referred to; e.g., (PC) indicates the contents of the location pointed to by the PC. An arrow indicates "is replaced by", and a colon indicates concatenation of two bytes.



COM	X		X			X	X				●	●	●	●	A	A	A	1
CPX		X	X	X		X	X	X			●	●	●	●	A	A	A	A
DEC	X		X			X	X				●	●	●	●	A	A	A	●
EOR		X	X	X		X	X	X			●	●	●	●	A	A	A	●
INC	X		X			X	X				●	●	●	●	A	A	A	●
JMP			X	X		X	X	X			●	●	●	●	●	●	●	●
JSR			X	X		X	X	X			●	●	●	●	●	●	●	●
LDA		X	X	X		X	X	X			●	●	●	●	A	A	A	●
LDX		X	X	X		X	X	X			●	●	●	●	A	A	A	●
LSL	X		X			X	X				●	●	●	●	A	A	A	A
LSR	X		X			X	X				●	●	●	●	●	A	A	A
MUL	X										○	○	○	○	○	○	○	○
NEG	X		X			X	X				●	●	●	●	A	A	A	A
NOP	X										●	●	●	●	●	●	●	●
ORA		X	X	X		X	X	X			●	●	●	●	A	A	A	●
ROL	X		X			X	X				●	●	●	●	A	A	A	A
ROR	X		X			X	X				●	●	●	●	A	A	A	A
RSP	X										●	●	●	●	●	●	●	●
RTI	X										?	?	?	?	?	?	?	?
RTS	X										●	●	●	●	●	●	●	●
SBC		X	X	X		X	X	X			●	●	●	●	A	A	A	A
SEC	X										●	●	●	●	●	●	●	1
SEI	X										●	1	●	●	●	●	●	●
STA			X	X		X	X	X			●	●	●	●	A	A	A	●
STOP	X										●	○	●	●	●	●	●	●
STX			X	X		X	X	X			●	●	●	●	A	A	A	A
SUB		X	X	X		X	X	X			●	●	●	●	A	A	A	A
SWI	X										●	1	●	●	●	●	●	●
TAX	X										●	●	●	●	●	●	●	●
TST	X		X			X	X				●	●	●	●	A	A	A	●
TXA	X										●	●	●	●	●	●	●	●
WAIT	X										●	○	●	●	●	●	●	●

## Condition Code Symbols:

H Half Carry (From Bit 3)  
 I Interrupt Mask  
 N Negate (Sign Bit)  
 Z Zero  
 C Carry/Borrow

A Test and Set if True Cleared Otherwise  
 ● Not Affected  
 ? Load CC Register From Stack  
 0 Cleared  
 1 Set

## CDP68HCO5C4

### 8.2.1 Inherent

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

### 8.2.2 Immediate

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC \leftarrow PC + 2$$

### 8.2.3 Direct

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers, and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC \leftarrow PC + 2 \\ \text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

### 8.2.4 Extended

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3 \\ \text{Address Bus High} \leftarrow (PC + 1); \text{Address Bus Low} \leftarrow (PC + 2)$$

### 8.2.5 Indexed, No Offset

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC + 1 \\ \text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow X$$

### 8.2.6 Indexed, 8-Bit Offset

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register; therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the *m*th element in a *n* element table. All instructions are two bytes. The content of the index register (*X*) is not changed. The content of

**CDP68HC05C4**

added to the PC if the specified bit is set or cleared in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$\begin{aligned} EA1 &= (PC + 1) \\ \text{Address Bus High} &\leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1) \\ EA2 &= PC + 3 + (PC + 2); PC \leftarrow EA2 \text{ if branch taken;} \\ &\text{otherwise, } PC \leftarrow PC + 3 \end{aligned}$$

## CDP68HC05C4

### 9.4 POWER CONSIDERATIONS

The average chip-junction temperature,  $T_J$ , in  $^{\circ}\text{C}$  can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

Where:

$T_A$  = Ambient Temperature,  $^{\circ}\text{C}$

$\theta_{JA}$  = Package Thermal Resistance, Junction-to-Ambient,  $^{\circ}\text{C}/\text{W}$

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{CC} \times V_{CC}$ , Watts – Chip Internal Power

$P_{I/O}$  = Power Dissipation on Input and Output Pins – User Determined

For most applications  $P_{I/O} < P_{INT}$  and can be neglected.

An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K + (T_J + 273^{\circ}\text{C}) \quad (2)$$

Solving equations 1 and 2 for K gives:

$$K = P_D \cdot (T_A + 273^{\circ}\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

### 9.5 DC ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ , $V_{SS} = 0 \text{ Vdc}$ , $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ unless otherwise noted)

Characteristic	Symbol	Limits			Unit
		Min	Typ	Max	
Output Voltage, $I_{Load} \leq 10.0 \mu\text{A}$	$V_{OL}$ $V_{OH}$	– $V_{DD} - 0.1$	– –	0.1 –	V V
Output High Voltage ( $I_{Load} = 0.8 \text{ mA}$ ) PA0-PA7, PB0-PB7, PC0-PC7, TCMP ( $I_{Load} = 1.6 \text{ mA}$ ) PD1-PD4	$V_{OH}$ $V_{OH}$	$V_{DD} - 0.8$ $V_{DD} - 0.8$	– –	– –	V V
Output Low Voltage ( $I_{Load} = 1.6 \text{ mA}$ ) PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4, TCMP	$V_{OL}$	–	–	0.4	V
Input High Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{IRQ}$ , $\overline{RESET}$ , OSC1	$V_{IH}$	$0.7 \times V_{DD}$	–	$V_{DD}$	V
Input Low Voltage PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD5, PD7, TCAP, $\overline{IRQ}$ , $\overline{RESET}$ , OSC1	$V_{IL}$	$V_{SS}$	–	$0.2 \times V_{DD}$	V
Total Supply Current ( $C_L = 50 \text{ pF}$ on Ports, no dc Loads, $t_{cyc} = 500 \text{ ns}$ , ( $V_{IL} = 0.2 \text{ V}$ , $V_{IH} = V_{DD} - 0.2 \text{ V}$ ) RUN WAIT (See Note) STOP (See Note)	$I_{DD}$ $I_{DD}$ $I_{DD}$	– – –	5 1.5 1.0	TBD TBD TBD	mA mA $\mu\text{A}$
I/O Ports Hi-Z Leakage Current PA0-PA7, PB0-PB7, PC0-PC7, PD1-PD4	$I_{IL}$	–	–	$\pm 10$	$\mu\text{A}$
Input Current $\overline{RESET}$ , $\overline{IRQ}$ , TCAP, OSC1, PD0, PD5, PD7	$I_{in}$	–	–	$\pm 1$	$\mu\text{A}$
Capacitance Ports (as input or output) $\overline{RESET}$ , $\overline{IRQ}$ , TCAP, OSC1, PD0-PD5, PD7	$C_{out}$ $C_{in}$	– –	– –	12 8	pF pF

NOTE: Measured under the following conditions:


1. All ports are configured as input,  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} - 0.2 \text{ V}$ .
2. No load on TCMP,  $C_L = 20 \text{ pF}$  on OSC2.
3. OSC1 is a square wave with  $V_{IL} = 0.2 \text{ V}$ ,  $V_{IH} = V_{DD} - 0.2 \text{ V}$ .
4.  $TE = RE = SPE = 0$

CDP68HC05C4

9.7 CONTROL TIMING ( $V_{DD}=5.0\text{ Vdc} \pm 10\%$ ,  $V_{SS}=0\text{ Vdc}$ ,  $T_A = -55\text{ to }+125^\circ\text{C}$ )

Characteristic	Symbol	Limits		Unit
		Min	Max	
Frequency of Operation Crystal Option	$f_{osc}$	—	4.2	MHz
External Clock Option	$f_{osc}$	dc	4.2	MHz
Internal Operating Frequency Crystal ( $f_{osc} \pm 2$ )	$f_{op}$	—	2.1	MHz
External Clock ( $f_{osc} \pm 2$ )	$f_{op}$	dc	2.1	MHz
Cycle Time (See Figure 3-1)	$t_{cyc}$	480	—	ns
Crystal Oscillator Startup Time (See Figure 3-1)	$t_{OXOV}$	—	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (See Figure 9-3)	$t_{LCH}$	—	100	ms
RESET Pulse Width (See Figure 3-2)	$t_{RL}$	1.5	—	$t_{cyc}$
Timer Resolution**	$t_{RESL}$	4.0	—	$t_{cyc}$
Input Capture Pulse Width (See Figure 9-4)	$t_{TH}, t_{TL}$	125	—	ns
Input Capture Pulse Period (See Figure 9-4)	$t_{TLTL}$	***	—	$t_{cyc}$
Interrupt Pulse Width Low (Edge-Triggered) (See Figure 3-4)	$t_{LIH}$	125	—	ns
Interrupt Pulse Period (See Figure 3-4)	$t_{LIL}$	*	—	$t_{cyc}$
OSC1 Pulse Width	$t_{OH}, t_{OL}$	90	—	ns

- \* The minimum period  $t_{LIL}$  should not be less than the number of cycle times it takes to execute the interrupt service routine plus  $21 t_{cyc}$ .
- \*\* Since a 2-bit prescaler in the timer must count four internal cycles ( $t_{cyc}$ ), this is the limiting minimum factor in determining the timer resolution.
- \*\*\* The minimum period  $t_{TLTL}$  should not be less than the number of cycle times it takes to execute the capture interrupt service routine plus  $24 t_{cyc}$ .



NOTES:

1. Represents the internal gating of the OSC1 pin.
2.  $\overline{IRQ}$  pin edge-sensitive mask option.
3.  $\overline{IRQ}$  pin level and edge-sensitive mask option.
4. RESET vector address shown for timing example.

Figure 9-3. Stop Recovery Timing Diagram

## CDP68HCO5C4

## 9.9 SERIAL PERIPHERAL INTERFACE (SPI) TIMING (Figure 9-5)



(V<sub>DD</sub> = 5.0 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = -55 to +125°)

Num.	Characteristic	Symbol	Limits		Unit
			Min	Max	
	Operating Frequency Master Slave	f <sub>op(m)</sub> f <sub>op(s)</sub>	dc dc	1.05 2.1	MHz MHz
1	Enable Lead Time Master Slave (CPHA = 0) Slave (CPHA = 1)	t <sub>lead(m)</sub> t <sub>lead(S0)</sub> t <sub>lead(S1)</sub>	* 240 100	— — —	ns ns ns
2	Enable Lag Time Master Slave (CPHA = 0) Slave (CPHA = 1)	t <sub>lag(m)</sub> t <sub>lag(S0)</sub> t <sub>lag(S1)</sub>	* 0.0 125	— — —	ns ns ns
3	Clock (SCK) High Time Master Slave	t <sub>w(SCKH)m</sub> t <sub>w(SCKH)s</sub>	TBD TBD	— —	ns ns
4	Clock (SCK) Low Time Master Slave	t <sub>w(SCKL)m</sub> t <sub>w(SCKL)s</sub>	TBD TBD	— —	ns ns
5	Data Setup Time (Inputs) Master Slave	t <sub>su(m)</sub> t <sub>su(s)</sub>	100 100	— —	ns ns
6	Data Hold Time (Inputs) Master Slave	t <sub>h(m)</sub> t <sub>h(s)</sub>	100 100	— —	ns ns
7	Access Time Slave	t <sub>a</sub>	—	TBD	ns
8	Disable Time (Hold Time to High-Impedance State) Slave	t <sub>dis</sub>	—	TBD	ns
9	Data Valid Master (Before Capture Edge) Slave (After Enable Edge) **	t <sub>v(B)m</sub> t <sub>v(B)s</sub>	TBD —	— 200	ns ns
10	Data Valid Master (After Capture Edge)	t <sub>v(A)</sub>	TBD	—	ns
11	Rise Time (20% V <sub>DD</sub> to 70% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, $\overline{SS}$ )	t <sub>rm</sub> t <sub>rs</sub>	— —	100 2.0	ns μs
12	Fall Time (70% V <sub>DD</sub> to 20% V <sub>DD</sub> , C <sub>L</sub> = 200 pF) SPI Outputs (SCK, MOSI, MISO) SPI Inputs (SCK, MOSI, MISO, $\overline{SS}$ )	t <sub>fm</sub> t <sub>fs</sub>	— —	100 2.0	ns μs
13	Output Data Hold (After Enable Edge) Master Slave	t <sub>ho(m)</sub> t <sub>ho(s)</sub>	0 0	— —	ns ns

\* Signal production depends on software.

\*\* Assumes 200 pF load on all SPI pins.



CDP68HC05C4



NOTE: Measurement points are  $V_{OL}$ ,  $V_{OH}$ ,  $V_{IL}$ , and  $V_{IH}$ .

Figure 9-5. Timing Diagrams

CDP68HC05C4



NOTE: Measurement points are  $V_{OL}$ ,  $V_{OH}$ ,  $V_{IL}$ , and  $V_{IH}$ .

Figure 9-5. Timing Diagrams (Continued)



**CDP68HC05C4****SECTION 10  
ORDERING INFORMATION****10.1 INTRODUCTION**

The following information is required when ordering a custom MCU. The information may be transmitted to RCA in the following media:


EPROM(s), 2716 or 2732

To initiate a ROM pattern for the MCU, it is necessary to first contact your local field service office, local salesperson, or your local RCA representative.

**10.1.1 EPROMs**

The 2716 or 2732 type EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. The EPROMs must be clearly marked to indicate which EPROM corresponds to which address space. Figure 10-1 illustrates the markings for the three 2716 EPROMs required to emulate the CDP68HC05C4 MCU.

After the EPROM(s) are marked, they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.



XXX = Customer ID

**Figure 10-1. EPROM Marking Example**

## CDP68HCO5C4

10.5.3. On receipt of items outlined in 10.5.2. above, the following will be sent to the customer for approval:

- Data printout or verification EPROM(s) if requested.
- ROM Verification Form

The MicroComputer (ROM Pattern) verification form must be completed, signed and returned to RCA within 30 days. Production of the custom MicroComputer will commence following the receipt by RCA of the completed MicroComputer (ROM Pattern) Verification Form. If the customer had requested MicroComputer prototypes on the original Purchase Order, they will be supplied prior to starting wafers for production quantities. If the customer wishes RCA to proceed directly to production and waive either the MicroComputer (ROM Pattern) verification data cycle or the prototype submission, or have the items occur in parallel with starting production, this must be indicated on the original Purchase Order. The customer's liability, in the event a pattern change or a reduction in quantity ordered is necessary, the customer liability is outlined in the section on Customer Liability.

### 10.5.4. Customer Liability:


When a MicroComputer order is placed, the customer assumes the financial responsibility for the total order. If the customer changes MicroComputer (ROM Pattern) or reduces the quantity ordered, a cancellation charge will apply to all work-in-process. The following typical cancellation charges, dependent upon how far into the manufacturing cycle the order has progressed when cancelled.

<b>Manufacturing Step</b>	<b>Cancellation Charges</b>
Mask Generation	Mask Charge
Wafer Fabrication	Mask Charge plus 70% of the unit price per die (wafers).
Assembly-Production Final Test	Mask Charge plus 70% of the unit price per die (wafers), 90% of the unit price per assembled devices plus 95% of the unit price per net tested devices.

## CDP68HC05C4

### 10.7 BRANDING:

The packages (DIC or DIP) in which RCA custom MicroComputers are supplied are branded with both the basic type number and an RCA custom part number. Please refer to both numbers when discussing a custom MicroComputer order with RCA representatives. RCA can accommodate special requirements of customers. The standard format is as follows:




\*Customer Special Brand (up to 10 characters for DIC, 13 characters for DIP).

# CDP68HC05D2

Advance Information/  
Preliminary Data

## CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

### TERMINAL ASSIGNMENT



### TOP VIEW

#### Features:

- **Typical power:**  
Operating, 25 mW  
WAIT, 17.5 mW  
STOP, 5 μW
- Fully static operation
- 96 bytes of on-chip RAM
- 2176 bytes of on-chip ROM
- 28 bidirectional I/O lines
- 2.1 MHz internal operating frequency

- Internal 16-bit timer
- Serial Peripheral Interface (SPI)
- External (IRQ), timer, Port B, and Serial Interrupts
- Self check mode
- Single 2.5 to 6 volt supply
- RC or crystal on-chip oscillator
- 8 x 8 multiply instruction
- True bit manipulation
- Indexed addressing for tables
- Memory mapped I/O

The CDP68HC05D2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption. It is a low-power processor designed for low-end to mid-range applications in the

telecommunications, consumer, automotive, and industrial markets where very low power consumption constitutes an important factor.

The CDP68HC05D2 is supplied in a 40-lead hermetic dual-in-line side brazed ceramic package (D suffix), and in a 40-lead dual-in-line plastic package (E suffix).





Fig. 1 - CDP68HC05D2 CMOS microcomputer block diagram.

**CDP68HC05D2**

**CDP6805 FAMILY**

	CDP68HC05C4	CDP68HC05D2	CDP6805E2	CDP6805E3	CDP6805F2	CDP6805G2
Technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Number of Pins	40	40	40	40	28	40
On Chip RAM (Bytes)	176	96	112	112	64	112
On-Chip User ROM (Bytes)	4K	2K	None	None	1K	2K
External Bus	None	None	Yes	Yes	None	None
Bidirectional I/O Lines	28	28	16	13	16	32
Unidirectional I/O Lines	3	3	None	None	4 Inputs	None
Other I/O Features	Timer, SPI, SCI	Timer, SPI	Timer	Timer	Timer	Timer
External Interrupt Inputs	1	1	1	1	1	1
STOP and WAIT	Yes	Yes	Yes	Yes	Yes	Yes



92CS-37515

Fig. 3 - Serial peripheral interface (SPI) bus system.





Fig. 4 - Keyboard interface.



92CS-37511

Fig. 5 - Block diagram of a telephone system.

## CDP6805E2

MAXIMUM RATINGS (voltages referenced to  $V_{SS}$ )

Ratings	Symbol	Value	Unit
Supply Voltage	$V_{DD}$	-0.3 to +8.0	V
All Input Voltages Except OSC1	$V_{in}$	$V_{SS} - 0.5$ to $V_{DD} + 0.5$	V
Current Drain Per Pin Excluding $V_{DD}$ and $V_{SS}$	I	10	mA
Operating Temperature Range CDP6805E2 CDP6805E2C	$T_A$	$T_L$ to $T_H$ 0 to 70 -40 to 85	°C
Storage Temperature Range	$T_{stg}$	-55 to +150	°C

DC ELECTRICAL CHARACTERISTICS 3.0 V ( $V_{DD} = 3.0$  Vdc,  $V_{SS} = 0$ ,  $T_A = 0^\circ$  to  $70^\circ$ C, unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{LOAD} \leq 10.0 \mu A$	$V_{OL}$ $V_{OH}$	- $V_{DD} - 0.1$	0.1 -	V
Total Supply Current ( $C_L = 50$ pF - no DC loads) $t_{cyc} = 5 \mu s$				
Run ( $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V)	$I_{DD}$	-	1.3	mA
Wait (Test Conditions - See Note Below)	$I_{DD}$	-	200	$\mu A$
Stop (Test Conditions - See Note Below)	$I_{DD}$	-	100	$\mu A$
Output High Voltage				
( $I_{LOAD} = 0.25$ mA) A8-A12, B0-B7	$V_{OH}$	2.7	-	V
( $I_{LOAD} = 0.1$ mA) PA0-PA7, PB0-PB7	$V_{OH}$	2.7	-	V
( $I_{LOAD} = 0.25$ mA) DS, AS, R/W	$V_{OH}$	2.7	-	V
Output Low Voltage				
( $I_{LOAD} = 0.25$ mA) A8-A12, B0-B7	$V_{OL}$	-	0.3	V
( $I_{LOAD} = 0.25$ mA) PA0-PA7, PB0-PB7	$V_{OL}$	-	0.3	V
( $I_{LOAD} = 0.25$ mA) DS, AS, R/W	$V_{OL}$	-	0.3	V
Input High Voltage				
PA0-PA7, PB0-PB7, B0-B7	$V_{IH}$	2.1	-	V
TIMER, $\overline{IRQ}$ , RESET	$V_{IH}$	2.5	-	V
OSC1	$V_{IH}$	2.1	-	V
Input Low Voltage (All inputs)	$V_{IL}$	-	0.5	V
Frequency of Operation				
Crystal	$f_{OSC}$	0.032	1.0	MHz
External Clock	$f_{OSC}$	DC	1.0	MHz
Input Current				
RESET, $\overline{IRQ}$ , Timer, OSC1	$I_{in}$	-	$\pm 1$	$\mu A$
Three-State Output Leakage				
PA0-OA7, PB0-PB7, B0-B7	$I_{TSL}$	-	$\pm 10$	$\mu A$
Capacitance				
RESET, $\overline{IRQ}$ , Timer	$C_{in}$	-	8.0	pF
Capacitance				
DS, AS, R/W, A8-A12, PA0-PA7, PB0-PB7, B0-B7	$C_{out}$	-	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

 $V_{IL} = 0.2$  V for PA0-PA7, PB0-PB7, and B0-B7. $V_{IH} = V_{DD} - 0.2$  V for RESET,  $\overline{IRQ}$ , and Timer.OSC1 input is a squarewave from  $V_{SS} + 0.2$  V to  $V_{DD} - 0.2$  V.

OSC2 output load (including tester) is 35 pF maximum.



Wait mode  $I_{DD}$  is affected linearly by this capacitance.

CDP6805E2

TABLE 1 — CONTROL TIMING ( $V_{SS}=0$ ,  $T_A=0^\circ$  to  $70^\circ\text{C}$ )


Characteristics	Symbol	$V_{DD}=3\text{ V}$ $f_{OSC}=1\text{ MHz}$			$V_{DD}=5\text{ V} \pm 10\%$ $f_{OSC}=5\text{ MHz}$			Unit
		Min	Typ	Max	Min	Typ	Max	
I/O Port Timing — Input Setup Time (Figure 3)	$t_{PVASL}$	500	—	—	250	—	—	ns
Input Hold Time (Figure 3)	$t_{ASLPX}$	100	—	—	100	—	—	ns
Output Delay Time (Figure 3)	$t_{ASLPV}$	—	—	0	—	—	0	ns
Interrupt Setup Time (Figure 6)	$t_{ILASL}$	2	—	—	0.4	—	—	$\mu\text{s}$
Crystal Oscillator Startup Time (Figure 5)	$t_{QXOV}$	—	30	300	—	15	100	ms
Wait Recovery Startup Time (Figure 7)	$t_{VASH}$	—	—	10	—	—	2	$\mu\text{s}$
Stop Recovery Startup Time (Crystal Oscillator) (Figure 8)	$t_{LASH}$	—	30	300	—	15	100	ms
Required Interrupt Release (Figure 6)	$t_{DSLH}$	—	—	5	—	—	1.0	$\mu\text{s}$
Timer Pulse Width (Figure 7)	$t_{TH}, t_{TL}$	0.5	—	—	0.5	—	—	$t_{cyc}$
Reset Pulse Width (Figure 5)	$t_{RL}$	5.2	—	—	1.05	—	—	$\mu\text{s}$
Timer Period (Figure 7)	$t_{TLTL}$	1.0	—	—	1.0	—	—	$t_{cyc}$
Interrupt Pulse Width Low (Figure 16)	$t_{LIL}$	1.0	—	—	1.0	—	—	$t_{cyc}$
Interrupt Pulse Period (Figure 16)	$t_{LIL}$	*	—	—	*	—	—	$t_{cyc}$
Oscillator Cycle Period (1/5 of $t_{cyc}$ )	$t_{OLOL}$	1000	—	—	200	—	—	ms
OSC1 Pulse Width High	$t_{QH}$	350	—	—	75	—	—	ns
OSC1 Pulse Width Low	$t_{QL}$	350	—	—	75	—	—	ns

\* The minimum period  $t_{LIL}$  should not be less than the number of  $t_{cyc}$  cycles it takes to execute the interrupt service routine plus 20  $t_{cyc}$  cycles.



92CS-38016

Fig. 2 — Equivalent test-load circuits.




\* V<sub>HIGH</sub> = 2 V, V<sub>LOW</sub> = 0.5 V for V<sub>DD</sub> = 3 V \_  
 V<sub>HIGH</sub> = V<sub>DD</sub> - 2 V, V<sub>LOW</sub> = 0.8 V for V<sub>DD</sub> = 5 V + 10%

92CS-38018

Fig. 4 - Bus timing waveforms.






92CS-38020

\*tDSLIIH – The interrupting device must release the IRQ line within this time to prevent subsequent recognition of the same interrupt

Fig. 6 -  $\overline{IRQ}$  and  $\overline{TCR}_7$  interrupt timing waveforms.



92CS-38021

Fig. 7 - Timer interrupt after WAIT instruction timing waveforms.

## CDP6805E2

## FUNCTIONAL PIN DESCRIPTION

**V<sub>DD</sub> and V<sub>SS</sub>** — V<sub>DD</sub> and V<sub>SS</sub> provide power to the chip. V<sub>DD</sub> provides power and V<sub>SS</sub> is ground.

**$\overline{IRQ}$  (Maskable Interrupt Request)** —  $\overline{IRQ}$  is a level-sensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. If  $\overline{IRQ}$  is low and the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the  $\overline{IRQ}$  line (see Interrupt Section for more details).  $\overline{IRQ}$  requires an external resistor to V<sub>DD</sub> for "Wire OR" operation.

**$\overline{RESET}$**  — The  $\overline{RESET}$  input is not required for start-up but can be used to reset the MPU's internal state and provide an orderly software start-up procedure. Refer to the  $\overline{RESET}$  section for a detailed description.

**TIMER** — The TIMER input is used for clocking the on-chip timer. Refer to TIMER section for a detailed description.

**AS (Address Strobe)** — Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130 pF and is available at f<sub>OSC</sub> + 5 when the MPU is not in the WAIT or STOP states.

**DS (Data Strobe)** — This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL load and


130 pF. DS is a continuous signal at f<sub>OSC</sub> + 5 when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.

**R/ $\overline{W}$  (Read/Write)** — The R/ $\overline{W}$  output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe (R/ $\overline{W}$  low = processor write; R/ $\overline{W}$  high = processor read). The R/ $\overline{W}$  output is capable of driving one standard TTL load and 130 pF. The normal standby state is  $\overline{Read}$  (high).

**A8-A12 (High Order Address Lines)** — The A8-A12 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130 pF.

**B0-B7 (Address/Data Bus)** — The B0-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the R/ $\overline{W}$  pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130 pF.

**OSC1, OSC2** — The CDP6805E2 provides for two types of oscillator inputs — crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be connected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by f<sub>OSC</sub>. The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz.



\* Read data "latched" on DS fall.

Fig. 9 — OSC1 to bus transitions timing waveforms.

92CS-38023

## CDP6805E2




Fig. 11 - Typical I/O port circuitry.

92CS-38026

TABLE 3 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

## MEMORY ADDRESSING

The CDP6805E2 is capable of addressing 8192 bytes of memory and I/O registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on-chip locations is repeated on the external bus to permit off-chip memory to duplicate the content of on-chip memory. Program reads to on-chip locations also appear on the external bus, but the MPU accepts data only from the addressed on-chip location. Any read data appearing on the input bus is ignored.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power up, the stack pointer is set to \$7F and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the I/O portion of the lower 128 bytes of memory space, as shown

in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF of the external address space are reserved for interrupt and reset vectors (see Figure 12).

## REGISTERS


The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

**ACCUMULATOR (A)** — This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

**INDEX REGISTER (X)** — The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.


**PROGRAM COUNTER (PC)** — The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

## CDP6805E2



92CS-38028

Fig. 13 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

92CS-38029

Fig. 14 - Stacking order.

**STACK POINTER (SP)** — The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001. They are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

**CONDITION CODE REGISTER (CC)** — The condition code register is a 5-bit register in which each bit is used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action

taken as a result of their state. Each of the five bits is explained below.

**Half Carry Bit (H)** — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in Binary Coded Decimal addition subroutines.

**Interrupt Mask Bit (I)** — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and will be processed when the I-bit is next cleared.

**Negative Bit (N)** — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

**Zero Bit (Z)** — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.



## CDP6805E2

**STOP** — The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the R/W line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.




Fig. 17 — Stop function flowchart.

**WAIT** — The WAIT instruction places the CDP6805E2 in a low power consumption mode, but the WAIT mode con-

sumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit; refer to Figure 18. Thus, all internal processing is halted except the Timer which is allowed to count in a normal sequence. The R/W line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memc.y, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

### TIMER

The MPU timer contains a single 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the I-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 the WAIT mode.


The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1, which allows for truncation-free counting.

The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the TIMER CONTROL REGISTER section.

**Timer Input Mode 1** — If TCR4 and TCR5 are both programmed to a "0", the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well

## CDP6805E2




## NOTES:

1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

92CS-38034

Fig. 19 - Timer block diagram.



All bits in this register except bit 3 are Read/Write bits.

**TCR7** - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 - Set whenever the counter decrements to zero, or under program control.
- 0 - Cleared on external reset, power-on reset, STOP instruction, or program control.

**TCR6** - Timer interrupt mask bit: when this bit is a logic "1" it inhibits the timer interrupt to the processor.

- 1 - Set on external reset, power-on reset, STOP instruction, or program control.
- 0 - Cleared under program control.

**TCR5** - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 - Select external clock source.
- 0 - Select internal clock source (AS).

**TCR4** - External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 - Enable external timer pin.
- 0 - Disable external timer pin.

**TCR5 TCR4**

0	0	Internal clock (AS) to Timer
0	1	AND of internal clock (AS) and TIMER pin to Timer
1	0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 19 for Logic Representation.

**TCR3** - Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a "0." (Unaffected by RESET.)

**TCR2, TCR1, TCR0** - Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler			
TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	0	+16
1	0	1	+32
1	1	0	+64
1	1	1	+128

TABLE 4 — REGISTER/MEMORY INSTRUCTIONS

		Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 5 — READ/MODIFY/WRITE INSTRUCTIONS

		Addressing Modes														
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5



CDP6805E2

TABLE 9 — INSTRUCTION SET

Mnemonic	Addressing Modes									Condition Codes					
	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/Clear	Bit Test & Branch	H	I	N	Z	C
ADC		X	X	X		X	X	X			Δ	●	Δ	Δ	Δ
ADD		X	X	X		X	X	X			Δ	●	Δ	Δ	Δ
AND		X	X	X		X	X	X			●	●	Δ	Δ	●
ASL	X		X			X	X				●	●	Δ	Δ	Δ
ASR	X		X			X	X				●	●	Δ	Δ	Δ
BCC					X						●	●	●	●	●
BCLR									X		●	●	●	●	●
BCS					X						●	●	●	●	●
BEQ					X						●	●	●	●	●
BHCC					X						●	●	●	●	●
BHCS					X						●	●	●	●	●
BHI					X						●	●	●	●	●
BHS					X						●	●	●	●	●
BIH					X						●	●	●	●	●
BIL					X						●	●	●	●	●
BIT		X	X	X		X	X	X			●	●	Δ	Δ	●
BLO					X						●	●	●	●	●
BLS					X						●	●	●	●	●
BMC					X						●	●	●	●	●
BMI					X						●	●	●	●	●
BMS					X						●	●	●	●	●
BNE					X						●	●	●	●	●
BPL					X						●	●	●	●	●
BRA					X						●	●	●	●	●
BRN					X						●	●	●	●	●
BRCLR										X	●	●	●	●	Δ
BRSET										X	●	●	●	●	Δ
BSET									X		●	●	●	●	●
BSR					X						●	●	●	●	●
CLC	X										●	●	●	●	0
CLI	X										●	●	●	●	0
CLR	X		X			X	X				●	●	0	1	●
CMP		X	X	X		X	X	X			●	●	Δ	Δ	Δ
COM	X		X			X	X				●	●	Δ	Δ	1
CPX		X	X	X		X	X	X			●	●	Δ	Δ	Δ
DEC	X		X			X	X				●	●	Δ	Δ	Δ
EOR		X	X	X		X	X	X			●	●	Δ	Δ	●
INC	X		X			X	X				●	●	Δ	Δ	●
JMP			X	X		X	X	X			●	●	●	●	●
JSR			X	X		X	X	X			●	●	Δ	Δ	●
LDA		X	X	X		X	X	X			●	●	Δ	Δ	Δ
LDX		X	X	X		X	X	X			●	●	Δ	Δ	Δ
LSL	X		X			X	X				●	●	Δ	Δ	Δ
LSR	X		X			X	X				●	●	0	Δ	Δ
NEG	X		X			X	X				●	●	Δ	Δ	Δ
NOP	X										●	●	●	●	●
ORA		X	X	X		X	X	X			●	●	Δ	Δ	Δ
ROL	X		X			X	X				●	●	Δ	Δ	Δ
ROR	X		X			X	X				●	●	Δ	Δ	Δ
RSP	X										●	●	●	●	●
RTI	X										?	?	?	?	?
RTS	X										●	●	●	●	●
SBC		X	X	X		X	X	X			●	●	Δ	Δ	Δ
SEC	X										●	●	●	●	1
SEI	X										●	1	●	●	●
STA			X	X		X	X	X			●	●	Δ	Δ	Δ
STOP	X										●	0	●	●	●
STX			X	X		X	X	X			●	●	Δ	Δ	Δ
SUB		X	X	X		X	X	X			●	●	Δ	Δ	Δ
SWI	X										●	1	●	●	●
TAX	X										●	●	●	●	●
TST	X		X			X	X				●	●	Δ	Δ	●
TXA	X										●	●	●	●	●
WAIT	X										●	0	●	●	●

Condition Code Symbols

- |                           |                                            |
|---------------------------|--------------------------------------------|
| H Half Carry (From Bit 3) | Δ Test and Set if True. Cleared Otherwise. |
| I Interrupt Mask          | ● Not Affected                             |
| N Negative (Sign Bit)     | ? Load CC Register From Stack              |
| Z Zero                    | 0 Cleared                                  |
| C Carry/Borrow            | 1 Set                                      |

## CDP6805E2

**Indexed, 8-bit Offset** — Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m-th element in an n element table. All instructions are two bytes. The contents of the index register (X) is not changed. The contents of (PC + 1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC - PC + 2$$

Address Bus High—K; Address Bus Low—X + (PC + 1)

Where: K = The carry from the addition of X + (PC + 1)

**Indexed, 16-Bit Offset** — In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). The content of the index register is not changed.

$$EA = X + [(PC + 1); (PC + 2)]; PC - PC + 3$$

Address Bus High—(PC + 1) + K;

Address Bus Low—X + (PC + 2)

Where: K = The carry from the addition of X + (PC + 2)

**Relative** — Relative addressing is only used in branch instructions. In relative addressing the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location.

$$EA = PC + 2 + (PC + 1); PC - EA \text{ if branch taken;}$$

$$\text{otherwise } PC - PC + 2$$

**Bit Set/Clear** — Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC - PC + 2$$

Address Bus High—0; Address Bus Low—(PC + 1)

**Bit Test and Branch** — Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$EA1 = (PC + 1)$$


Address Bus High—0; Address Bus Low—(PC + 1)

EA2 = PC + 3 + (PC + 2); PC - EA2 if branch taken;

otherwise PC - PC + 3

### SYSTEM CONFIGURATION


Figures 20 through 25 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.



92CS-38035


Fig. 20 - Connection to CMOS peripherals.

CDP6805E2



92CS-38038

Fig. 23 - Connection to latch non-multiplexed CMOS ROM or EPROM.



92CS-38039

Fig. 24 - Connection to static CMOS RAMs.

## CDP6805E2

Table 11 provides a detailed description of the information present on the Bus, the Read/Write (R/W) pin and the Load Instruction (LI) pin during each cycle for each instruction.

This information is useful in comparing actual with ex-

pected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction.

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION

Address Mode Instructions	Cycles	Cycle #	Address Bus	R/W Pin	LI Pin	Data Bus
<b>Inherent</b>						
LSR LSL ASR NEG CLR ROL COM ROR DEC INC TST	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 1	1 1 1	1 0 0	Op Code Op Code Next Instruction Op Code Next Instruction
TAX CLC SEC STOP CLI SEI RSP WAIT NOP TXA	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Op Code Next Instruction
RTS	6	1 2 3 4 5 6	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2 New Op Code Address	1 1 1 1 1 1	1 0 0 0 0 0	Op Code Op Code Next Instruction Irrelevant Data Irrelevant Data Irrelevant Data New Op Code
SWI	10	1 2 3 4 5 6 7 8 9 10	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer - 1 Stack Pointer - 2 Stack Pointer - 3 Stack Pointer - 4 Vector Address 1FFC (Hex) Vector Address 1FFD (Hex) Interrupt Routine Starting Address	1 1 0 0 0 0 0 1 1 ?	1 0 0 0 0 0 0 0 0 0	Op Code Op Code Next Instruction Return Address (LO Byte) Return Address (HI Byte) Contents of Index Register Contents of Accumulator Contents of CC Register Address of Int. Routine (HI Byte) Address of Int. Routine (LO Byte) Interrupt Routine First Opcode
RTI	9	1 2 3 4 5 6 7 8 9	Op Code Address Op Code Address + 1 Stack Pointer Stack Pointer + 1 Stack Pointer + 2 Stack Pointer + 3 Stack Pointer + 4 Stack Pointer + 5 New Op Code Address	1 1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0 0	Op Code Op Code Next Instruction Irrelevant Data Irrelevant Data Irrelevant Data Irrelevant Data Irrelevant Data Irrelevant Data New Op Code
<b>Immediate</b>						
ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMB SUB	2	1 2	Op Code Address Op Code Address + 1	1 1	1 0	Op Code Operand Data
<b>Bit Set/Clear</b>						
BSET n BCLR n	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand	1 1 1 1 0	1 0 0 0 0	Op Code Address of Operand Operand Data Operand Data Manipulated Data
<b>Bit Test and Branch</b>						
BRSET n BRCLR n	5	1 2 3 4 5	Op Code Address Op Code Address + 1 Address of Operand Op Code Address + 2 Op Code Address + 2	1 1 1 1 1	1 0 0 0 0	Op Code Address of Operand Operand Data Branch Offset Branch Offset
<b>Relative</b>						
BCC BHI BNE BEQ BCS BPL BHCC BLS BIL BMC BRN BHCS BIH BMI BMS BRA	3	1 2 3	Op Code Address Op Code Address + 1 Op Code Address + 1	1 1 1	1 0 0	Op Code Branch Offset Branch Offset
BSR	6	1 2 3 4 5 6	Op Code Address Op Code Address + 1 Op Code Address + 1 Subroutine Starting Address Stack Pointer Stack Pointer - 1	1 1 1 1 0 0	1 0 0 0 0 0	Op Code Branch Offset Branch Offset First Subroutine Op Code Return Address (LO Byte) Return Address (HI Byte)

## CDP6805E2


TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode Instructions	Cycles	Cycles #	Address Bus	R/W Pin	LI Pin	Data Bus
<b>Indexed 8-Bit Offset</b>						
JMP	3	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
ADC EOR CPX ADD LDA LDX AND ORA CMP SUB BIT SBC	4	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Operand Data
STA STX	5	1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Op Code Address + 1	1	0	Offset
TST	5	5	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Op Code Address + 1	1	0	Offset
LSL LSR ASR NEG CLR ROL COM ROR DEC INC	6	5	Index Register + Offset	1	0	Operand Data
		6	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	Current Operand Data
JSR	6	5	Index Register + Offset	1	0	Current Operand Data
		6	Index Register + Offset	0	0	New Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset
		3	Op Code Address + 1	1	0	Offset
		4	Index Register + Offset	1	0	1st Subroutine Op Code
<b>Indexed, 16-Bit Offset</b>	6	5	Stack Pointer	0	0	Return Address LO Byte
		6	Stack Pointer - 1	0	0	Return Address HI Byte
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
ADC CMP SUB ADD EOR SBC AND ORA CPX LDA BIT LDX	5	4	Op Code Address + 2	1	0	Offset (LO Byte)
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
STA STX	6	5	Op Code Address + 2	1	0	Offset (LO Byte)
		6	Index Register + Offset	0	0	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
JSR	7	5	Op Code Address + 2	1	0	Offset (LO Byte)
		6	Index Register + Offset	1	0	1st Subroutine Op Code
		7	Stack Pointer	0	0	Return Address (LO Byte)
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Offset (HI Byte)
		3	Op Code Address + 2	1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
5	Index Register + Offset	1	0	1st Subroutine Op Code		
6	Stack Pointer	0	0	Return Address (LO Byte)		
7	Stack Pointer - 1	0	0	Return Address (HO Byte)		

CDP6805E3

Advance Information/  
Preliminary Data

CMOS 8-Bit Microprocessor




Hardware Features:

- 64K address space version of CMOS 6805E2
- Typical full speed operating power of 35 mW @ 5 V
- Typical WAIT mode power of 5 mW
- Typical STOP mode power of 25 μW
- 112 bytes of on-chip RAM
- 13 bidirectional I/O lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- Full external and timer interrupts
- Multiplexed address/data bus
- Master reset and power-on reset
- Capable of addressing up to 64K bytes of external memory
- Single 3- to 6- volt supply
- On-chip oscillator
- 40-pin dual-in-line package

The CDP6805E3 Microprocessor Unit (MPU) belongs to the CDP6805 Family of Microcomputers. This 8-bit fully static and expandable microprocessor contains a CPU, on-chip RAM, I/O, and TIMER. It is a low-power, low-cost processor designed for mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor. The major features of the CDP6805E3 are listed under "Hardware Features" and "Software Features".

Software Features:


- Similar to the CDP6805E2, F2, G2.
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Two power savings standby modes



92CS-37185

CDP6805F2

Advanced Information/  
Preliminary Data



# CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

**Hardware Features:**

- Typical full speed operating power of 10 mW at 5 V
- Typical WAIT mode power of 3 mW
- Typical STOP mode power of 5 μW
- 64 bytes of on-chip RAM
- 1089 bytes of on-chip ROM
- 16 bidirectional I/O lines
- 4 input-only lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Master reset and power-on reset
- Single 3 to 6 volt supply
- On-chip oscillator
- 1 μs cycle time

The CDP6805F2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of CMOS Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. Fully static design allows operation at frequencies down to DC, further reducing its already low-power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.

**Software Features:**

- Versatile interrupt handling
- True bit manipulation
- 10 addressing modes
- Efficient instruction set
- Memory-mapped I/O
- User-callable self-check routines
- Two power-saving standby modes




Fig. 1 - CDP6805F2 CMOS microcomputer block diagram.

## CDP6805F2

DC ELECTRICAL CHARACTERISTICS ( $V_{DD}=5$  Vdc  $\pm 10\%$ ,  $V_{SS}=0$  Vdc,  $T_A=T_L$  to  $T_H$ , unless otherwise noted) (See Note 1)

Characteristics	Symbol	Min	Max	Unit
Output Voltage, $I_{Load} \leq 10.0 \mu A$	$V_{OL}$ $V_{OH}$	— $V_{DD}-0.1$	0.1 —	V
Output High Voltage ( $I_{Load} = -200 \mu A$ ) PA0-PA7, PB0-PB7	$V_{OH}$	4.1	—	V
Output Low Voltage, ( $I_{Load} = 800 \mu A$ ) PA0-PA7, PB0-PB7	$V_{OL}$	—	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC3 TIMER, $\overline{IRQ}$ , RESET OSC1	$V_{IH}$	$V_{DD}-2$ $V_{DD}-0.8$ $V_{DD}-1.5$	$V_{DD}$ $V_{DD}$ $V_{DD}$	V
Input Low Voltage, All Inputs	$V_{IL}$	$V_{SS}$	0.8	V
Total Supply Current ( $C_L = 50$ pF on Ports, No dc Loads, $t_{cyc} = 1 \mu s$ ) RUN (Measured During Self-Check, $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V) WAIT (See Note 2) STOP (See Note 2)	$I_{DD}$	— — —	5 2 200	mA mA $\mu A$
I/O Ports Input Leakage — PA0-PA7, PB0-PB7	$I_{IL}$	—	$\pm 10$	$\mu A$
Input Current — RESET, $\overline{IRQ}$ , TIMER, OSC1, PC0-PC3	$I_{in}$	—	$\pm 1$	$\mu A$
Output Capacitance — Ports A and B	$C_{out}$	—	12	pF
Input Capacitance — RESET, $\overline{IRQ}$ , TIMER, OSC1, PC0-PC3	$C_{in}$	—	8	pF

## NOTES:

- Electrical Characteristics for  $V_{DD}=3$  V available soon.
- Test Conditions for  $I_{DD}$  are as follows:  
All ports programmed as inputs  
 $V_{IL}=0.2$  V (PA0-PA7, PB0-PB7, PC0-PC3)  
 $V_{IH}=V_{DD}-0.2$  V for RESET,  $\overline{IRQ}$ , TIMER  
OSC1 input is a square wave from 0.2 V to  $V_{DD}-0.2$  V  
OSC2 output load = 20 pF (WAIT  $I_{DD}$  is affected linearly by the OSC2 capacitance)


TABLE 1 — CONTROL TIMING CHARACTERISTICS ( $V_{DD}=5$  Vdc  $\pm 10\%$ ,  $V_{SS}=0$ ,  $T_A=T_L$  to  $T_H$ ,  $f_{osc}=4$  MHz,  $t_{cyc}=1 \mu s$ )

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (See Figure 5)	$t_{OXOV}$	—	100	ms
Stop Recovery Startup Time — Crystal Oscillator (See Figure 6)	$t_{LCH}$	—	100	ms
Timer Pulse Width (See Figure 4)	$t_{TH}, t_{TL}$	0.5	—	$t_{cyc}$
Reset Pulse Width (See Figure 5)	$t_{RL}$	1.5	—	$t_{cyc}$
Timer Period (See Figure 4)	$t_{TTL}$	1	—	$t_{cyc}$
Interrupt Pulse Width (See Figure 15)	$t_{ILIH}$	1	—	$t_{cyc}$
Interrupt Pulse Period (See Figure 15)	$t_{ILLI}$	*	—	$t_{cyc}$
OSC1 Pulse Width (See Figure 7)	$t_{OH}, t_{OL}$	100	—	ns
Cycle Time	$t_{cyc}$	1000	—	ns
Frequency of Operation Crystal External Clock	$f_{osc}$	— dc	4 4	MHz

\*The minimum period,  $t_{ILLI}$ , should not be less than the number of  $t_{cyc}$  cycles it takes to execute the interrupt service routines plus 20  $t_{cyc}$  cycles.



## CDP6805F2



\* Internal timing signals not available externally.

92CS-37999

\*\* Represents the internal gating of the OSC1 input pin.

Fig. 6 - Stop recovery.

### FUNCTIONAL PIN DESCRIPTION

#### V<sub>DD</sub> and V<sub>SS</sub>

Power is supplied to the MCU using these two pins. V<sub>DD</sub> is power and V<sub>SS</sub> is ground.

#### IRQ (MASKABLE INTERRUPT REQUEST)

IRQ is photomask option selectable with the choice of interrupt sensitivity being both level and negative edge or negative edge only. The MCU completes the current instruction before it responds to the request. If IRQ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the photomask option is selected to include level sensitivity, then the IRQ input requires an external resistor to V<sub>DD</sub> for "wire-OR" operation. See the Interrupt section for more detail.

#### RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Resets section for a detailed description.

#### TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to the Timer section for a detailed description.

#### NUM (NON-USER MODE)

This pin is intended for use in self-check only. User applications should leave this pin connected to ground through a 10 kilohm resistor.

#### OSC1, OSC2

The CDP6805F2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived from either a divide-by-two or divide-by-four of the external frequency (f<sub>OSC</sub>). Both of these options are photomask selectable.

**RC** — If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and f<sub>OSC</sub> is shown in Figure 8.

**CRYSTAL** — The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f<sub>OSC</sub> in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by V<sub>DD</sub>. Refer to Table 1, Control Timing Characteristics, for limits.

**EXTERNAL CLOCK** — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. t<sub>OXQV</sub> or t<sub>LCH</sub> do not apply when using an external clock input.

#### PA0-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

CDP6805F2




Fig. 8 - Frequency vs. resistance for RC oscillator option only.

PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

PC0-PC3

These four lines comprise Port C, a fixed input port. When Port C is read, the four most-significant bits on the data bus are "1s". There is no data direction register associated with Port C.

INPUT/OUTPUT PROGRAMMING

Any Port A or B pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic "1". A pin is configured as an input if its corresponding DDR bit is cleared to a logic "0". At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical I/O port circuitry.

92CS-38001

TABLE 2 - I/O PIN FUNCTIONS

R/ $\bar{W}$	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.


# CDP6805F2

## MEMORY

The CDP6805F2 has a total address space of 2048 bytes of memory and I/O registers. The address space is shown in Figure 11.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 64 bytes of RAM. The next 1079 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$7F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 32 bytes of RAM are available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are available for program data storage.



\* Reads of unused locations undefined

Fig. 11 - Address map.

## CDP6805F2

### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

**HALF CARRY BIT (H)** — The H bit is set to a "1" when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

**INTERRUPT MASK BIT (I)** — When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed when the I bit is next cleared.

**NEGATIVE (N)** — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical "1").

**ZERO (Z)** — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

**CARRY/BORROW (C)** — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

### RESETS

The **CDP6805F2** has two reset modes: an active low external reset pin ( $\overline{\text{RESET}}$ ) and a power-on reset function; refer to Figure 5.

#### $\overline{\text{RESET}}$

The  $\overline{\text{RESET}}$  input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the  $\overline{\text{RESET}}$  pin must stay low for a minimum of one  $t_{PL}$ . The  $\overline{\text{RESET}}$  pin is provided with a Schmitt Trigger input to improve its noise immunity.

#### POWER-ON RESET

The power-on reset occurs when a positive transition is detected on  $V_{DD}$ . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision

for a power-down reset. The power-on circuitry provides for a  $1920 t_{CYC}$  delay from the time of the first oscillator operation. If the external  $\overline{\text{RESET}}$  pin is low at the end of the 1920 time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (TCR7) is cleared to a "0".
- Timer control register interrupt mask bit (TCR6) is set to a "1".
- All data direction register bits are cleared to a "0". All ports are defined as inputs.
- Stack pointer is set to \$7F.
- The internal address bus is forced to the reset vector (\$7FE, \$7FF).
- Condition code register interrupt mask bit (I) is set to a "1".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

### INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The **CDP6805F2** may be interrupted by one of three different methods, either one of two maskable interrupts (external input or timer) or a non-maskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and return to normal processing. The stacking order is shown in Figure 13.

Unlike  $\overline{\text{RESET}}$ , hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction. Refer to Figure 14 for the interrupt and instruction processing sequence.

CDP6805F2

EXTERNAL INTERRUPT

Either level- and edge-sensitive or edge-sensitive only inputs are available as mask options. If the interrupt mask bit of the condition code register is cleared and the external interrupt pin ( $\overline{IRQ}$ ) is "low" or a negative edge has set the internal interrupt flip-flop, then the external interrupt occurs. The action of the external interrupt is identical to the timer except that the service routine address is specified by the contents of \$7FA and \$7FB. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{IRQ}$ ) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time ( $t_{LIL}$ ) is obtained by adding 20 instruction cycles ( $t_{cyc}$ ) to the total number of cycles it takes to complete the service routine including the RTI in-

struction; refer to Figure 15. The second configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the  $\overline{IRQ}$  remains low, then the next interrupt is recognized.

SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$7FC and \$7FD.

The following three functions are not strictly interrupts, however, they are tied very closely to the interrupts. These functions are RESET, STOP, and WAIT.

**RESET** — The  $\overline{RESET}$  input pin and the internal power-on reset function each cause the program to vector to an initialization program. This vector is specified by the contents




Fig. 15 - External interrupt.




Fig. 17 - WAIT function flowchart.

periodic interrupt generation as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

#### TIMER INPUT MODE 2

With  $TCR5=0$  and  $TCR4=1$ , the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is  $\pm$  one internal clock and therefore, accuracy improves with longer input pulse widths.

#### TIMER INPUT MODE 3

If  $TCR5=1$  and  $TCR4=0$ , all inputs to the timer are disabled.

#### TIMER INPUT MODE 4

If  $TCR5=1$  and  $TCR4=1$ , the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction invalidate the contents of the counter.

## CDP6805F2

### READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 5.

### BRANCH INSTRUCTIONS

Most branch instructions test the state of the condition code register and, if certain criteria are met, a branch is executed. This adds an offset between  $-127$  and  $+128$  to the current program counter. Refer to Table 6.

### BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 128 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 7.

### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8.

### OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

### ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

## ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction with the effects each instruction has on the condition code register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate

"contents of," an arrow indicates "is replaced by," and a colon indicates "concatenation of two bytes."

### INHERENT

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index registers or accumulator and no other arguments are included in this mode.

### IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC \leftarrow PC + 2$$

### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow (PC + 1)$$

### EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction.

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3$$

$$\text{Address Bus High} \leftarrow (PC + 1); \text{Address Bus Low} \leftarrow (PC + 2)$$

### INDEXED, NO-OFFSET

In the indexed, no-offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X; PC \leftarrow PC + 1$$

$$\text{Address Bus High} \leftarrow 0; \text{Address Bus Low} \leftarrow X$$

### INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register, therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the  $m$ th element in an  $n$  element table. All instructions are two bytes. The content of the index register

TABLE 4 — REGISTER/MEMORY INSTRUCTIONS

Function	Mnemonic	Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 5 — READ-MODIFY-WRITE INSTRUCTIONS

Function	Mnemonic	Addressing Modes														
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
		Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5




TABLE 9— INSTRUCTION SET OPCODE MAP

Low	Bit Manipulation		Branch		Read-Modify-Write				Control		Register/Memory						Hi
	BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
0	BRSET0	BSET0	BRA	NEG	NEG	NEG	NEG	NEG	RTI		SUB	SUB	SUB	SUB	SUB	SUB	
1	BRCLR0	BCLR0	BRN						RTS		CMP	CMP	CMP	CMP	CMP	CMP	
2	BRSET1	BSET1	BHI								SBC	SBC	SBC	SBC	SBC	SBC	
3	BRCLR1	BCLR1	BLS	COM	COMA	COMX	COM	COM	SWI		CPX	CPX	CPX	CPX	CPX	CPX	
4	BRSET2	BSET2	BCC	LSR	LSRA	LSRX	LSR	LSR			AND	AND	AND	AND	AND	AND	
5	BRCLR2	BCLR2	BCS								BIT	BIT	BIT	BIT	BIT	BIT	
6	BRSET3	BSET3	BNE	ROR	RORA	RORX	ROR	ROR			LDA	LDA	LDA	LDA	LDA	LDA	
7	BRCLR3	BCLR3	BEQ	ASR	ASRA	ASRX	ASR	ASR	TAX		STA	STA	STA	STA	STA	STA	
8	BRSET4	BSET4	BHCC	LSL	LSLA	LSLX	LSL	LSL	CLC	EOR	EOR	EOR	EOR	EOR	EOR	EOR	
9	BRCLR4	BCLR4	BHCS	ROL	ROLA	ROLX	ROL	ROL	SEC	ADC	ADC	ADC	ADC	ADC	ADC	ADC	
A	BRSET5	BSET5	BPL	DEC	DECA	DECX	DEC	DEC	CLI	ORA	ORA	ORA	ORA	ORA	ORA	ORA	
B	BRCLR5	BCLR5	BMI						SEI	ADD	ADD	ADD	ADD	ADD	ADD	ADD	
C	BRSET6	BSET6	BMC	INC	INCA	INCX	INC	INC	RSP	JMP	JMP	JMP	JMP	JMP	JMP	JMP	
D	BRCLR6	BCLR6	BMS	TST	TSTA	TSTX	TST	TST	NOP	BSR	JSR	JSR	JSR	JSR	JSR	JSR	
E	BRSET7	BSET7	BIL						STOP	LDX	LDX	LDX	LDX	LDX	LDX	LDX	
F	BRCLR7	BCLR7	BIH	CLR	CLRA	CLR3	CLR	CLR	WAIT	TXA	STX	STX	STX	STX	STX	STX	

Abbreviations for Address Modes

- INH Inherent
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND



92CS-38011


# CDP6805F2

To minimize power consumption, all unused ROM locations should contain zeros.

### MASTER-DEVICE METHOD

EPROM—A 2716 EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. Note that the first 128

(0000-007F) bytes of the EPROM correspond to the CDP6805F2 internal RAM and I/O ports and will be ignored when generating ROM masks. The 831 unused and self-check bytes (04B7-07F5) will also be ignored when generating ROM masks. The EPROM should be placed in a conductive IC carrier and securely packed. Do not use styrofoam.



XXX=Customer ID

Fig. 1a - EPROM marking.

### OPTION LIST

### ROM INFORMATION SHEET

Select the options for your MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section.

Internal Oscillator Input

- Crystal
- Resistor

Column 28 of Option Card

- 0 or N
- 1 or P

Internal Divide

- ÷ 4
- ÷ 2

Column 29 of Option Card

- 0 or N
- 1 or P

Interrupt

- Edge-Sensitive
- Level- and Edge-Sensitive

Column 30 of Option Card

- 0 or N
- 1 or P

### VECTOR LIST

Timer Interrupt from Wait State Only \_\_\_\_\_

Timer Interrupt \_\_\_\_\_

External Interrupt \_\_\_\_\_

SWI \_\_\_\_\_

RESET \_\_\_\_\_

### CUSTOMER INFORMATION

Customer Name \_\_\_\_\_

Address \_\_\_\_\_

City \_\_\_\_\_ State \_\_\_\_\_ Zip \_\_\_\_\_

Phone (     ) \_\_\_\_\_ Extension \_\_\_\_\_

Contact Ms./Mr. \_\_\_\_\_

Customer Part No. \_\_\_\_\_

### PATTERN MEDIA

- 6805F2
- EPROM
- Card Deck
- Other\*

\*Other media require factory approval.


Signature \_\_\_\_\_

Title \_\_\_\_\_



# CDP6805G2

## TERMINAL ASSIGNMENT



### TOP VIEW

# CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

## Features:

- Typical full speed operating power of 15 mW at 5 V
- Typical WAIT mode power of 4 mW
- Typical STOP mode power of 5 μW
- Fully static operation
- 112 bytes of on-chip RAM
- 2106 bytes of on-chip ROM
- 32 bidirectional I/O lines
- High current drive
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Self-check mode
- Master reset and power-on reset
- Single 3 to 6 volt supply
- On-chip oscillator with RC or crystal mask options
- True bit manipulation
- Addressing modes with indexed addressing for tables

The CDP6805G2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-

power consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.




Fig. 1 - CDP6805G2 CMOS microcomputer block diagram.

## CDP6805G2

DC ELECTRICAL CHARACTERISTICS ( $V_{DD}=3$  Vdc,  $V_{SS}=0$  Vdc,  $T_A=0^\circ$  to  $70^\circ$  C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{Load} \leq 1 \mu A$	$V_{OL}$ $V_{OH}$	— $V_{DD}-0.1$	0.1 —	V V
Output High Voltage ( $I_{Load} = -50 \mu A$ ) PB0-PB7, PC0-PC7	$V_{OH}$	1.4	—	V
( $I_{Load} = -0.5$ mA) PA0-PA7, PD0-PD3	$V_{OH}$	1.4	—	V
( $I_{Load} = -2$ mA) PD4-PD7	$V_{OH}$	1.4	—	V
Output Low Voltage ( $I_{Load} = 300 \mu A$ ) All Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	$V_{OL}$	—	0.3	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	$V_{IH}$	2.7	$V_{DD}$	V
TIMER, $\overline{IRQ}$ , RESET	$V_{IH}$	—	$V_{DD}$	V
OSC1	$V_{IH}$	—	$V_{DD}$	V
Input Low Voltage All Inputs	$V_{IL}$	$V_{SS}$	0.3	V
Total Supply Current (no dc Loads, $t_{CYC}=5 \mu s$ )				
RUN (measured during self-check, $V_{IL}=0.1$ V, $V_{IH}=V_{DD}-0.1$ V)	$I_{DD}$	—	1	mA
WAIT (See Note)	$I_{DD}$	—	0.5	mA
STOP (See Note)	$I_{DD}$	—	150	$\mu A$
I/O Ports Input Leakage PA0-PA7, PB0- PB7, PC0-PC7, PD0-PD7	$I_{IL}$	—	$\pm 10$	$\mu A$
Input Current RESET, $\overline{IRQ}$ , TIMER, OSC1	$I_{in}$	—	$\pm 1$	$\mu A$
Capacitance Ports	$C_{out}$	—	12	pF
RESET, $\overline{IRQ}$ , TIMER, OSC1	$C_{in}$	—	8	pF

DC ELECTRICAL CHARACTERISTICS ( $V_{DD}=5$  Vdc  $\pm 10\%$ ,  $V_{SS}=0$  Vdc,  $T_A=0^\circ$  to  $70^\circ$  C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage $I_{Load} \leq 10 \mu A$	$V_{OL}$ $V_{OH}$	— $V_{DD}-0.1$	0.1 —	V V
Output High Voltage ( $I_{Load} = -100 \mu A$ ) PB0-PB7, PC0-PC7	$V_{OH}$	2.4	—	V
( $I_{Load} = -2$ mA) PA0-PA7, PD0-PD3	$V_{OH}$	2.4	—	V
( $I_{Load} = -8$ mA) PD4-PD7	$V_{OH}$	2.4	—	V
Output Low Voltage ( $I_{Load} = 800 \mu A$ ) All Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	$V_{OL}$	—	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	$V_{IH}$	$V_{DD}-2$	$V_{DD}$	V
TIMER, $\overline{IRQ}$ , RESET, OSC1	$V_{IH}$	$V_{DD}-0.8$	$V_{DD}$	V
Input Low Voltage All Inputs	$V_{IL}$	$V_{SS}$	0.8	V
Total Supply Current ( $C_L = 50$ pF on Ports, no dc Loads, $t_{CYC} = 1 \mu s$ )				
RUN (measured during self-check, $V_{IL} = 0.2$ V, $V_{IH} = V_{DD} - 0.2$ V)	$I_{DD}$	—	6	mA
WAIT (See Note)	$I_{DD}$	—	3	mA
STOP (See Note)	$I_{DD}$	—	250	$\mu A$
I/O Ports Input Leakage PA0-PA7, PB0- PB7, PC0-PC7, PD0-PD7	$I_{IL}$	—	$\pm 10$	$\mu A$
Input Current RESET, $\overline{IRQ}$ , TIMER, OSC1	$I_{in}$	—	$\pm 1$	$\mu A$
Capacitance Ports	$C_{out}$	—	12	pF
RESET, $\overline{IRQ}$ , TIMER, OSC1	$C_{in}$	—	8	pF

NOTE: Test conditions for  $I_{DD}$  are as follows:  
All ports programmed as inputs  
 $V_{IL} = 0.2$  V (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)

$V_{IH} = V_{DD} - 0.2$  V for RESET,  $\overline{IRQ}$ , TIMER  
OSC1 input is a squarewave from 0.2 V to  $V_{DD} - 0.2$  V  
OSC2 output load = 20 pF (wait  $I_{DD}$  is affected linearly by the  
OSC2 capacitance).

## CDP6805G2




Fig. 6 - Stop recovery and power-on RESET.

## FUNCTIONAL PIN DESCRIPTION

### V<sub>DD</sub> and V<sub>SS</sub>

Power is supplied to the MCU using these two pins. V<sub>DD</sub> is power and V<sub>SS</sub> is ground.

### $\overline{\text{IRQ}}$ (MASKABLE INTERRUPT REQUEST)

$\overline{\text{IRQ}}$  is mask option selectable with the choice of interrupt sensitivity being both level- and negative-edge or negative-edge only. The MCU completes the current instruction before it responds to the request. If  $\overline{\text{IRQ}}$  is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the mask option is selected to include level sensitivity, then the  $\overline{\text{IRQ}}$  input requires an external resistor to V<sub>DD</sub> for "wire-OR" operation. See the Interrupt section for more detail.

### RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Reset section for a detailed description.

### TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to Timer section for a detailed description.

### NUM - NON-USER MODE

This pin is intended for use in self-check only. User applications should connect this pin to ground through a 10 k $\Omega$  resistor.

### OSC1, OSC2

The CDP6805G2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the external frequency (f<sub>OSC</sub>). Both of these options are mask selectable.

**RC** - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and f<sub>OSC</sub> is shown in Figure 8.

**CRYSTAL** - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for f<sub>OSC</sub> in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by V<sub>DD</sub>. Refer to Control Timing Characteristics for limits. See Table 1.

**EXTERNAL CLOCK** - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. t<sub>QXOY</sub> or t<sub>LCH</sub> do not apply when using an external clock input.

## CDP6805G2

### PA0-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

### PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

### PC0-PC7

These eight lines comprise Port C. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

### PD0-PD7

These eight lines comprise Port D. PD4-PD7 also are capable of driving LED's directly. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

### INPUT/OUTPUT PROGRAMMING

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port Data Direction Register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic '1.' A pin is configured as an input if its corresponding DDR bit is cleared to a logic '0.' At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical port I/O circuitry.


TABLE 2 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

CDP6805G2

TABLE 3 — SELF-CHECK RESULTS

PD3	PD2	PD1	PD0	Remarks
1	0	1	0	Bad I/O
1	0	1	1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1	1	0	Bad Interrupt or Request Flag
All Cycling				Good Part
All Others				Bad Part



\*Reads of unused locations undefined.

Fig. 11 - Address map.



## CDP6805G2

machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

### CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

**HALF CARRY BITS (H)** — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in binary coded decimal subroutines.

**INTERRUPT MASK BIT (I)** — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and is processed when the I-bit is next cleared.

**NEGATIVE (N)** — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical one).

**ZERO (Z)** — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

**CARRY/BORROW (C)** — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

### RESETS

The CDP6805G2 has two reset modes: an active low external reset pin ( $\overline{\text{RESET}}$ ) and a power-on reset function; refer to Figure 5.

#### RESET

The  $\overline{\text{RESET}}$  input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the  $\overline{\text{RESET}}$  pin must stay low for a minimum of one  $t_{\text{CYC}}$ . The  $\overline{\text{RESET}}$  pin is provided with a Schmitt Trigger input to improve its noise immunity.

#### POWER-ON RESET

The power-on reset occurs when a positive transition is detected on  $V_{\text{DD}}$ . The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a  $1920 t_{\text{CYC}}$  delay from the time of the first oscillator operation. If the external  $\overline{\text{RESET}}$  pin is low at the end of the  $1920 t_{\text{CYC}}$  time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit TCR7 is cleared to a "0."
- Timer control register interrupt mask bit TCR6 is set to a "1."
- All data direction register bits are cleared to a "0." All ports are defined as inputs.
- Stack pointer is set to \$007F.
- The internal address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1."
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

### INTERRUPTS

The CDP6805G2 may be interrupted by one of three different methods: either one of two maskable hardware interrupts (external input or timer) or a nonmaskable software interrupt (SWI). Systems often require that normal processing be interrupted so that some external event may be serviced.

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack followed by a return to normal processing. The stack order is shown in Figure 13.

Unlike  $\overline{\text{RESET}}$ , hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

#### Note

The current instruction is considered to be the one already fetched and being operated on.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked (I bit clear), proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction and as such takes precedence over hardware interrupts only if the I bit is set (hardware interrupts masked). Refer to Figure 14 for the interrupt and instruction processing sequence.

Table 4 shows the execution priority of the  $\overline{\text{RESET}}$ ,  $\overline{\text{IRQ}}$  and timer interrupts, and instructions (including the software interrupts, SWI). Two conditions are shown, one with the I bit set and the other with I bit clear; however, in either case  $\overline{\text{RESET}}$  has the highest priority of execution. If the I bit is set as per Table 4(a), the second highest priority is assigned to any instruction including SWI. This is illustrated in Figure 14 which shows that the  $\overline{\text{IRQ}}$  or Timer interrupts are not executed when the I bit is set. If the I bit is cleared as per Table 4(b), the priorities change in that the next instruction (SWI or other instruction) is not fetched until after the  $\overline{\text{IRQ}}$  and Timer interrupts have been recognized (and serviced). Also, when the I bit is clear, if both  $\overline{\text{IRQ}}$  and Timer interrupts are pending, the  $\overline{\text{IRQ}}$  interrupt is always serviced before the Timer interrupt.

\*Any current instruction including SWI.

CDP6805G2

Note

Processing is such that at the end of the current instruction execution, the I bit is tested and if set the next instruction (including SWI) is fetched. If the I bit is cleared, the hardware interrupt latches are tested, and if no hardware interrupt is pending, the program falls through and the next instruction is fetched.

TIMER INTERRUPT

If the timer interrupt mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

EXTERNAL INTERRUPT

If the interrupt mask bit of the condition code register is cleared and the external interrupt pin ( $\overline{IRQ}$ ) is low,

then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level- and edge-sensitive trigger (or edge-sensitive only) are available as mask options. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{IRQ}$ ) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time ( $t_{LIL}$ ) is obtained by adding 20 instruction cycles ( $t_{cyc}$ ) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many interrupt lines "wire-ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the  $\overline{IRQ}$  remains low, then the next interrupt is recognized.

SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 14 for interrupt and instruction processing flowchart.




Fig. 15 - External interrupt.

## CDP6805G2




Fig. 17 - Wait function flowchart.

**TIMER INPUT MODE 2**

With  $TCR4=1$  and  $TCR5=0$ , the internal clock and the TIMER input pin are ANDed together to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is  $\pm 1$  clock and, therefore, accuracy improves with longer input pulse widths.

**TIMER INPUT MODE 3**

If  $TCR4=0$  and  $TCR5=1$ , then all inputs to the Timer are disabled.

**TIMER INPUT MODE 4**

If  $TCR4=1$  and  $TCR5=1$ , the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to  $\$F0$ .

## CDP6805G2

### INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

#### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 5.

#### READ/MODIFY/WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 6.

#### BRANCH INSTRUCTIONS

Most branch instructions test the state of the Condition Code Register and if certain criteria are met, a branch is executed. This adds an offset between +128 and -127 to the current program counter. Refer to Table 7.

#### BIT MANIPULATION INSTRUCTIONS

The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDR's, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 8 for instruction cycle timing.

#### CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 9 for instruction cycle timing.

#### ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 11.

#### OPCODE MAP

Table 10 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short

and long absolute addressing is also included. One and two byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 11 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.

The term "Effective Address" (EA) is used in describing the various addressing modes, which is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

#### INHERENT

In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

#### IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1; PC - PC + 2$$

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC - PC + 2$$

$$\text{Address Bus High} - 0; \text{Address Bus Low} - (PC + 1)$$

#### EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction.

$$EA = (PC + 1); (PC + 2); PC - PC + 3$$

$$\text{Address Bus High} - (PC + 1); \text{Address Bus Low} - (PC + 2)$$

#### INDEXED, NO-OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long and therefore are more efficient. This mode is used to move a pointer through a table or to address a frequency referenced RAM or I/O location.

$$EA = X; PC - PC + 1$$

$$\text{Address Bus High} - 0; \text{Address Bus Low} - X$$

TABLE 5 -  
REGISTER/MEMORY INSTRUCTIONS

		Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	B6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	—	—	—	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	—	—	—	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	CB	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	B9	2	3	C9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	B0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	CMP	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	A3	2	2	B3	2	3	C3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	—	—	—	BC	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	—	—	—	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 6 -  
READ/MODIFY/WRITE INSTRUCTIONS

		Addressing Modes														
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5


TABLE 10 - INSTRUCTION SET OPCODE MAP

		Bit Manipulation		Branch	Read/Modify/Write					Control		Register/Memory								
		BTB	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	IX	Hi	Low
Low	Hi	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111			
0	0000	BRSET0 BTB	BSET0 BSC	BRA REL	NEG DIR	NEG INH	NEG INH	NEG IX1	NEG IX	RTI INH		SUB IMM	SUB DIR	SUB EXT	SUB IX2	SUB IX1	SUB IX	0	0000	
1	0001	BRCLR0 BTB	BCLR0 BSC	BRN REL						RTS INH		CMP IMM	CMP DIR	CMP EXT	CMP IX2	CMP IX1	CMP IX	1	0001	
2	0010	BRSET1 BTB	BSET1 BSC	BHI REL								SBC IMM	SBC DIR	SBC EXT	SBC IX2	SBC IX1	SBC IX	2	0010	
3	0011	BRCLR1 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA INH	COMX INH	COM IX1	COM IX	SWI INH		CPX IMM	CPX DIR	CPX EXT	CPX IX2	CPX IX1	CPX IX	3	0011	
4	0100	BRSET2 BTB	BSET2 BSC	BCC REL	LSR DIR	LSRA INH	LSRX INH	LSR IX1	LSR IX			AND IMM	AND DIR	AND EXT	AND IX2	AND IX1	AND IX	4	0100	
5	0101	BRCLR2 BTB	BCLR2 BSC	BCS REL								BIT IMM	BIT DIR	BIT EXT	BIT IX2	BIT IX1	BIT IX	5	0101	
6	0110	BRSET3 BTB	BSET3 BSC	BNE REL	ROR DIR	RORA INH	RORX INH	ROR IX1	ROR IX			LDA IMM	LDA DIR	LDA EXT	LDA IX2	LDA IX1	LDA IX	6	0110	
7	0111	BRCLR3 BTB	BCLR3 BSC	BEQ REL	ASR DIR	ASRA INH	ASRX INH	ASR IX1	ASR IX	TAX INH		STA IMM	STA DIR	STA EXT	STA IX2	STA IX1	STA IX	7	0111	
8	1000	BRSET4 BTB	BSET4 BSC	BHCC REL	LSL DIR	LSLA INH	LSLX INH	LSL IX1	LSL IX			CLC INH	EOR IMM	EOR DIR	EOR EXT	EOR IX2	EOR IX1	EOR IX	8	1000
9	1001	BRCLR4 BTB	BCLR4 BSC	BHCS REL	ROL DIR	ROLA INH	ROLX INH	ROL IX1	ROL IX	SEC INH		ADC IMM	ADC DIR	ADC EXT	ADC IX2	ADC IX1	ADC IX	9	1001	
A	1010	BRSET5 BTB	BSET5 BSC	BPL REL	DEC DIR	DECA INH	DECX INH	DEC IX1	DEC IX			CLI INH	ORA IMM	ORA DIR	ORA EXT	ORA IX2	ORA IX1	ORA IX	A	1010
B	1011	BRCLR5 BTB	BCLR5 BSC	BMI REL								SEI INH	ADD IMM	ADD DIR	ADD EXT	ADD IX2	ADD IX1	ADD IX	B	1011
C	1100	BRSET6 BTB	BSET6 BSC	BMC REL	INC DIR	INCA INH	INCX INH	INC IX1	INC IX			RSP INH	JMP DIR	JMP EXT	JMP IX2	JMP IX1	JMP IX	C	1100	
D	1101	BRCLR6 BTB	BCLR6 BSC	BMS REL	TST DIR	TSTA INH	TSTX INH	TST IX1	TST IX			NOP INH	BSR REL	JSR DIR	JSR EXT	JSR IX2	JSR IX1	JSR IX	D	1101
E	1110	BRSET7 BTB	BSET7 BSC	BIL REL						STOP INH		LDX IMM	LDX DIR	LDX EXT	LDX IX2	LDX IX1	LDX IX	E	1110	
F	1111	BRCLR7 BTB	BCLR7 BSC	BIH REL	CLR DIR	CLRA INH	CLR INH	CLR IX1	CLR IX	WAIT INH	TXA INH		STX DIR	STX EXT	STX IX2	STX IX1	STX IX	F	1111	

Abbreviations for Address Modes

- INH Inherent
- IMM Immediate
- DIR Direct
- EXT Extended
- REL Relative
- BSC Bit Set/Clear
- BTB Bit Test and Branch
- IX Indexed (No Offset)
- IX1 Indexed, 1 Byte (8-Bit) Offset
- IX2 Indexed, 2 Byte (16-Bit) Offset

LEGEND



**CDP6805G2****CDP6805 FAMILY**

	<b>CDP68HC05C4</b>	<b>CDP68HC05D2</b>	<b>CDP6805E2</b>	<b>CDP6805E3</b>	<b>CDP6805F2</b>	<b>CDP6805G2</b>
Technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Number of Pins	40	40	40	40	28	40
On Chip RAM (Bytes)	176	96	112	112	64	112
On-Chip User ROM (Bytes)	4K	2K	None	None	1K	2K
External Bus	None	None	Yes	Yes	None	None
Bidirectional I/O Lines	28	28	16	13	16	32
Unidirectional I/O Lines	3	3	None	None	4 Inputs	None
Other I/O Features	Timer, SPI, SCI	Timer, SPI	Timer	Timer	Timer	Timer
External Interrupt Inputs	1	1	1	1	1	1
STOP and WAIT	Yes	Yes	Yes	Yes	Yes	Yes







## RCA CMOS Peripherals

Can be used with CMOS and NMOS Processors

RCA I/O TYPE	DESCRIPTION AND FUNCTION	MICROPROCESSOR BUS						INPUT LEVELS	FANOUT <sub>2</sub> (TTL LOADS)	
		RCA	MULTIPLEXED			NON-MULTIPLEXED				
			MOTEL BUS		INTEL	NSC800	Z80			6500
			MOTOROLA	8048 8051 80C48 80C51 8049 8085 80C49 80C85 8088						
1802A 1804A	6805		NSC800	Z80	6502 65C02					
<b>I/O PORTS</b>										
CDP1851	PROGRAMMABLE I/O PORT	YES	NOTE 1	NOTE 1	NOTE 1	YES	YES	CMOS	1	
CDP1852	BYTE-WIDE I/O PORT	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1872	8-BIT INPUT PORT	YES	YES	YES	YES	YES	YES	CMOS	3	
CDP1874	8-BIT INPUT PORT	YES	YES	YES	YES	YES	YES	CMOS	3	
CDP1875	8-BIT INPUT PORT	YES	YES	YES	YES	YES	YES	CMOS	3	
CDP6823	PARALLEL INTERFACE (MOTEL BUS)	NO	YES	YES	YES	NO	NO	CMOS	1	
<b>MEMORY I/O DECODERS</b>										
CDP1853	N-BIT 1 OF 8 DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1858	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1859	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1866	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1867	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1868	4-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1873	1 OF 8 BINARY DECODER	YES	YES	YES	YES	YES	YES	CMOS	3	
CDP1881	6-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1882	6-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1883	7-BIT LATCH/DECODER	YES	YES	YES	YES	YES	YES	CMOS	1	
<b>SERIAL I/O</b>										
CDP1854A	UART	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP6402	UART	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP65C51	UART (WITH BAUD RATE GEN.)	YES	USE 6853	USE 6853	USE 6853	YES	YES	TTL	1	
CDP6853	UART (MOTEL BUS), WITH BAUD RATE GEN.	USE 65C51	YES	YES	YES	USE 65C51	USE 65C51	TTL	1	
<b>MULTIPLY/ DIVIDE</b>										
CDP1855	8-BIT PROGRAMMABLE MDU	YES	NOTE 1	NOTE 1	NOTE 1	NOTE 1	NOTE 1	CMOS	1	
<b>BUFFERS</b>										
CDP1856	4-BIT BUS BUFFER SEPARATOR	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1857	4-BIT BUS BUFFER SEPARATOR	YES	YES	YES	YES	YES	YES	CMOS	1	
<b>VIDEO CONTROL</b>										
CDP1869	VIDEO INTERFACE SYSTEM (VIS)	YES	NO	NO	NO	NO	NO	CMOS		
CDP1870	VIDEO INTERFACE SYSTEM (VIS)	YES	NO	NO	NO	NO	NO	CMOS		
CDP1876	VIDEO INTERFACE SYSTEM (VIS)	YES	NO	NO	NO	NO	NO	CMOS		
<b>KEYBOARD INTERFACE</b>										
CDP1871A	KEYBOARD ENCODER	YES	YES	YES	YES	YES	YES	CMOS		
<b>TIMER FUNCTIONS</b>										
CDP1863	8-BIT PROG. FREQ. GEN.	YES	YES	YES	YES	YES	YES	CMOS	1	
CDP1878	DUAL COUNTER-TIMER	YES	USE 6848	USE 6848	USE 6848	YES	YES	CMOS	1	
CDP1879	REAL TIME CLOCK	YES	USE 6818	USE 6818	USE 6818	YES	YES	CMOS	1	
CDP6818	REAL TIME CLOCK/RAM (MOTEL BUS)	NOTE 1	YES	YES	YES	NOTE 1	NOTE 1	CMOS	1	
CDP6848	DUAL COUNTER-TIMER	USE 1878	YES	YES	YES	USE 1878	USE 1878	CMOS	1	
CDP68HC68T1	SERIAL REAL-TIME CLOCK/RAM	YES	YES	YES	YES	YES	YES	CMOS	1	
<b>A/D CONVERTER</b>										
CDP68HC68A1	SERIAL 8-CHANNEL A/D CONVERTER	YES	YES	YES	YES	YES	YES	CMOS	1	
<b>INTERRUPT CONTROL</b>										
CDP1877	PROGRAMMABLE INTERRUPT CONTROLLER (PIC)	YES	NO	NO	NO	NO	NO	CMOS	1	

NOTES: 1. Yes but requires additional "glue parts". 2. 1 TTL load, I.E.  $\leq 0.4V$  at 1.6mA.

### CDP1851, CDP1851C

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )  
 (Voltage referenced to  $V_{SS}$  Terminal)

CDP1851 ..... -0.5 to +11 V  
 CDP1851C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD}$  +0.5 V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW  
 For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW  
 For  $T_A = -55$  to  $100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW  
 For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Type) ..... 40 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE D, H .....  $-55$  to  $+125^\circ\text{C}$   
 PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

**OPERATING CONDITIONS at  $T_A = \text{Full Package-Temperature Range}$ . For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS				UNITS
	CDP1851		CDP1851C		
	MIN.	MAX.	MIN.	MAX.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	V




Fig. 1 - Functional diagram for CDP1851 and CDP1851C.

# CDP1851, CDP1851C

## FUNCTIONAL DESCRIPTION (Cont'd)

### Output Mode

A peripheral STROBE pulse sent to the PIO generates an interrupt to signal the CPU that the peripheral device is ready for data. The CPU executes the proper output or store instruction. Data are then read from memory and placed on the bus. The data are latched into the port buffer at the end of the window when  $RE/\overline{WE} = 0$  and  $WR/\overline{RE} = 1$ . The RDY line is also set at this time, indicating to the peripheral that there is data in the port buffer. The  $\overline{INT}$  line is deactivated at the beginning of the window. After the peripheral reads valid port data, it can send another STROBE pulse, clearing the RDY line and activating the  $\overline{INT}$  line as in the input mode.


### Bidirectional Mode

This mode programs port A or port B to function as both an input and output port. The bidirectional feature allows the peripheral to control port direction by using both sets of handshake signals. The port A handshaking pins are used to control input data from peripheral to PIO, while the port B handshaking pins are used to control output data from PIO to peripheral. Data are transferred in the same manner as the input and output modes. Since  $\overline{A INT}$  is used for both

input and output, the status register must be read to determine what condition caused  $\overline{A INT}$  to be activated (see Table V).

### Bit—Programmable Mode

This mode allows individual bits of port A or port B to be programmed as inputs or outputs. To output data to bits programmed as outputs, the CPU loads a data byte into the 8 bit port as in the output mode (no handshaking). Only bits programmed for outputs latch this data. Data must be stable when reading from bits programmed as inputs, since the input bits do not latch. When the CDP1851 inputs data to the CPU the CPU also reads the output bits latched during the last output cycle. The RDY and STROBE lines may be used for I/O by using the STROBE/RDY I/O control byte in table II. An additional feature available in the bit-programmable mode is the ability to generate interrupts based on input/output byte combinations. These interrupts can be programmed to occur on logic conditions (AND, OR, NAND, and NOR) generated by the eight I/O lines of each port (The STROBE and RDY lines cannot generate interrupts).



92CM-31924

Fig. 2 - Memory space I/O. This configuration allows up to four CDP1851s to occupy memory space 8XXX with no additional hardware (A4 - A5 and A6 - A7 are used as RA0 and RA1 on the third and fourth PIO's).

**CDP1851, CDP1851C****TABLE I [RA1=0, RA0=1]**

<b>MODE SET *</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Input	0	0	X	Set B	Set A	X	1	1
Output	0	1	X	Set B	Set A	X	1	1
Bit-Programmable	1	1	X	Set B	Set A	X	1	1
Bidirectional	1	0	X	X	Set A	X	1	1

\* Modes should be set in order as shown in Table I

If either port is set for bit-programmable mode, the two following control bytes should immediately follow:

**TABLE II [RA1=0, RA0=1]**

Bit-Programming	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0
STROBE/RDY I/O Control $\Delta$	D7	D6	D5	D4	D3	D2	D1	D0

$\Delta$ Output = 1     $\Delta$ Input = 0

(D0) = 0

(D1) 0 = Port A, 1 = Port B

(D2) 0 = No change to RDY line function, 1 = Change per bit (D6)

(D3) 0 = No change to STROBE line function, 1 = Change per bit (D7)

(D4) RDY line output data    (D6 must equal 1 when outputting data)

(D5) STROBE line output data    (D7 must equal 1 when outputting data)

(D6) RDY line used as:

Output = 1

Input = 0

(D7) STROBE line used as:

Output = 1

Input = 0

If interrupts will be used for either bit-programmed port, the following control bytes should be loaded:

**TABLE III [RA1=0, RA0=1]**

<b>INTERRUPT CONTROL</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Logical Conditions and Mask	0	D6	D5	D4	D3	1	0	1

(D3) 0 = Port A, 1 = Port B

(D4) 0 = No change in mask, 1 = Mask follows (See TABLE IIIa)

(D5) (D6) 0, 0 = NAND; 1, 0 = OR; 0, 1 = NOR; 1, 1 = AND

**TABLE IIIa [RA1=0, RA0=1]**

<b>INTERRUPT CONTROL</b>	<b>7</b>	<b>6</b>	<b>5</b>	<b>4</b>	<b>3</b>	<b>2</b>	<b>1</b>	<b>0</b>
Mask Register (If D4 = 1)	B7 Mask	B6 Mask	B5 Mask	B4 Mask	B3 Mask	B2 Mask	B1 Mask	B0 Mask

If Bn Mask = 1 then mask Bit (for n = 0 to 7)

# CDP1851, CDP1851C

## FUNCTION PIN DEFINITION (Cont'd)

**B INT — B INTERRUPT (Output):**

A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is also an open-drain NMOS device and must be tied to a pullup resistor.

**B RDY — B READY (Output):**

This output is a handshaking or data bit I/O line in the bit-programmable mode.

**B STROBE (Input):**

An input handshaking line for port B in the input and output modes, and for port A when it is in the bidirectional mode. It can be used as a data bit I/O line in the bit-programmable mode except when port A is not programmed as bidirectional.

**B 0 — B 7:**

Data input or output lines for port B.

**V<sub>SS</sub>:**

Ground

**A 0 — A 7:**

Data input or output lines for port A.

**A STROBE (Input):**

An input handshaking line for port A in the input, output, and bidirectional modes. It can also be used as a data bit I/O line when port A is in the bit-programmable mode.

**A RDY — A READY (Output):**

A output handshaking line or data bit I/O line.

**TPB (Input):**

A positive input pulse used as a data load, set, or reset strobe.

**WR/RE — WRITE/READ ENABLE (Input):**

A positive input used to write data from the CDP1851 to the CPU bus.

**RD/WE — READ/WRITE ENABLE (Input):**

A positive input used to read data from the CPU bus to the CDP1851 bus.

**V<sub>DD</sub>:**

Positive supply voltage.




Fig. 3 - I/O space I/O.

CDP1851, CDP1851C




Fig. 4 - Interrupt signal propagation delay time test circuit and waveforms.




Fig. 5 - Input mode timing waveforms.

CDP1851, CDP1851C




Fig. 6 - Output mode timing waveforms.



# CDP1852, CDP1852C

A CLEAR control is provided for resetting the port's register (D00-D07 = 0) and service request flip-flop (input mode:  $\overline{SR}/SR=1$  and output mode:  $\overline{SR}/SR=0$ ).

The CDP1852 is functionally identical to the CDP1852C. The CDP1852 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1852C has a recom-

mended operating voltage range of 4 to 6.5 volts.

The CDP1852 and CDP1852C are supplied in 24-lead, hermetic, dual-in-line ceramic packages (D suffix), in 24-lead dual-in-line plastic packages (E suffix). The CDP1852C is also available in chip form (H suffix).

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )  
(Voltage referenced to  $V_{SS}$  Terminal)

CDP1852 ..... -0.5 to +11 V  
CDP1852C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD} + 0.5$  V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW  
For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at  $12\text{ mW}/^\circ\text{C}$  to 200 mW  
For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW  
For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at  $12\text{ mW}/^\circ\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPES D, H .....  $-55$  to  $+125^\circ\text{C}$   
PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = \text{Full Package Temperature Range}$ .  
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1852		CDP1852C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	




Fig. 2 - Block diagram of CDP1852.

## CDP1852, CDP1852C

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$  (Cont'd)

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1852			CDP1852C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Input Current, $I_{IN}$	—	0,5	5	—	—	$\pm 1$	—	—	$\pm 1$	$\mu\text{A}$
	—	0,10	10	—	—	$\pm 2$	—	—	—	
3-State Output Leakage Current, $I_{OUT}$	0,5	0,5	5	—	—	$\pm 1$	—	—	$\pm 1$	
	0,10	0,10	10	—	—	$\pm 2$	—	—	—	
Operating Current, $I_{DD1}\ddagger$	—	0,5	5	—	130	300	—	150	300	
	—	0,10	10	—	550	800	—	—	—	
Input Capacitance, $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	$\text{pF}$
Output Capacitance, $C_{OUT}$	—	—	—	—	5	7.5	—	—	—	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ . $\ddagger I_{OL} = I_{OH} = 1 \mu\text{A}$ . $\ddagger$  Operating current is measured at 2 MHz in an CDP1802 system with open outputs and a program of 6N55, 6NAA, 6N55, 6NAA, -----.DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = \pm 5\%$ ,  $t_r, t_f = 20 \text{ ns}$ ,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100 \text{ pF}$ , and 1 TTL Load

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS			UNITS
		Min.	Typ.*	Max.	
<b>MODE 0 — Input Port (Fig. 4)</b>					
Minimum Select Pulse Width, $t_{SW}$	5	—	180	360	$\text{ns}$
	10	—	90	180	
Minimum Write Pulse Width, $t_{WW}$	5	—	90	180	
	10	—	45	90	
Minimum Clear Pulse Width, $t_{CLR}$	5	—	80	160	
	10	—	40	80	
Minimum Data Setup Time, $t_{DS}$	5	—	-10	0	
	10	—	-5	0	
Minimum Data Hold Time, $t_{DH}$	5	—	75	150	
	10	—	35	75	
Data Out Hold Time, $t_{DOH}\ddagger$	5	30	185	370	
	10	15	100	200	
Propagation Delay Times, $t_{PLH}, t_{PHL}$ :	5	30	185	370	
	10	15	100	200	
Select to Data Out $\ddagger$ , $t_{SDO}$	5	—	170	340	
	10	—	85	170	
Clock to SR, $t_{CSR}$	5	—	110	220	
	10	—	55	110	
Select to SR, $t_{SSR}$	5	—	120	240	
	10	—	60	120	

 $\ddagger$  Minimum value is measured from CS2, maximum value is measured from CS1/ $\overline{\text{CS}}1$ \*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

## INPUT PORT MODE 0 — TYPICAL OPERATION

## General Operation

When the mode control is tied to VSS, the CDP1852 becomes an input port. In this mode, the peripheral device places data into the CDP1852 with a strobe pulse and the CDP1852 signals the microprocessor that data is ready to be transferred on the

strobe's trailing edge via the  $\overline{\text{SR}}$  output line. The CDP1802 then issues an input instruction that enables the CDP1852 to place the information from the peripheral device on the data bus to be entered into a memory location and the accumulator of the microprocessor.

## CDP1852, CDP1852C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = \pm 5\%$ ,  
 $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, and 1 TTL Load

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS			UNITS
		Min.	Typ.*	Max.	
<b>MODE 1 — Output Port (Fig. 6)</b>					
Minimum Clock Pulse Width, $t_{CLK}$	5	—	130	260	ns
	10	—	65	130	
Minimum Write Pulse Width, $t_{WW}$	5	—	130	260	
	10	—	65	130	
Minimum Clear Pulse Width, $t_{CLR}$	5	—	60	120	
	10	—	30	60	
Minimum Data Setup Time, $t_{DS}$	5	—	-10	0	
	10	—	-5	0	
Minimum Data Hold Time, $t_{DH}$	5	—	75	150	
	10	—	35	75	
Minimum Select-after-Clock Hold Time, $t_{SH}$	5	—	-10	0	
	10	—	-5	0	
Propagation Delay Times, $t_{PLH}, t_{PHL}$ :	5	—	140	280	
	10	—	70	140	
Clear to Data Out, $t_{RDO}$	5	—	220	440	
	10	—	110	220	
Data In to Data Out, $t_{DDO}$	5	—	100	200	
	10	—	50	100	
Clear to SR, $t_{RSR}$	5	—	120	240	
	10	—	60	120	
Clock to SR, $t_{CSR}$	5	—	120	240	
	10	—	60	120	
Select to SR, $t_{SSR}$	5	—	120	240	
	10	—	60	120	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

## OUTPUT PORT MODE 1 — TYPICAL OPERATION

### General Operation

Connecting the mode control to  $V_{DD}$  configures the CDP1852 as an output port. The output drivers are always on in this mode, so any data in the 8-bit register will be present at the data-out lines when the CDP1852 is selected. The N line and MRD connections between the CDP1852 and CDP1802 remain the same as in the input mode configuration, but now the clock input of the CDP1852 is tied to the TPB output of the

CDP1802 and the SR output of the CDP1852 will be used to signal the peripheral device that valid data is present on its input lines. The microprocessor issues an output instruction, and data from the memory is strobed into the CDP1852 with the TPB pulse. When the CDP1852 is deselected, the SR output goes high to signal the peripheral device.

CDP1852, CDP1852C




Fig. 8 - Execution of a "65" output instruction showing momentary selection of input port "D".

**Application Information**

In a CDP1800 series microprocessor-based system where  $\overline{MRD}$  is used to distinguish between INP and OUT instructions, an INP instruction is assumed to occur at the beginning of every I/O cycle because  $\overline{MRD}$  starts high. Therefore, at the start of an OUT instruction, which uses the same 3-bit N code as that used for selection of an input port, the input device is selected for a short time (see Fig. 8). This condition forces SR low and sets the internal SR latch (see Fig. 3). In a small system with unique N codes

for inputs and outputs, this situation does not arise. Using the CDP1853 N-bit decoder or equivalent logic to decode the N lines after TPA prevents dual selection in larger systems (see Fig. 9 and Fig. 10).




Fig. 9 - CDP1853 timing waveforms.




Fig. 10 - CDP1853 functional diagram.

## CDP1853, CDP1853C

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )(All voltage values referenced to  $V_{SS}$  terminal)

CDP1853	-0.5 to +11 V
CDP1853C	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD}$ + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT	$\pm 10$ mA
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
CERAMIC PACKAGES (D SUFFIX TYPES)	-55 to +125°C
PLASTIC PACKAGES (E SUFFIX TYPES)	-40 to +85°C
STORAGE TEMPERATURE RANGE ( $T_{sto}$ )	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max.	+265°C

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to +85°C. Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1853			CDP1853C			
				Min.	Typ. †	Max.	Min.	Typ. †	Max.	
Quiescent Device Current, $I_L$	-	-	5	-	1	10	-	5	50	$\mu$ A
	-	-	10	-	10	100	-	-	-	
Output Low Drive (Sink) Current, $I_{OL}$	0.4	0.5	5	1.6	3.2	-	1.6	3.2	-	mA
	0.5	0.10	10	2.6	5.2	-	-	-	-	
Output High Drive (Source Current) $I_{OH}$	4.6	0.5	5	-1.15	-2.3	-	-1.15	-2.3	-	mA
	9.5	0.10	10	-2.6	-5.2	-	-	-	-	
Output Voltage Low-Level $\blacktriangle$ $V_{OL}$	-	0.5	5	-	0	0.1	-	0	0.1	V
	-	0.10	10	-	0	0.1	-	-	-	
Output Voltage High Level $V_{OH}$	-	0.5	5	4.9	5	-	4.9	5	-	V
	-	0.10	10	9.9	10	-	-	-	-	
Input Low Voltage $V_{IL}$	0.5, 4.5	-	5	-	-	1.5	-	-	1.5	V
	1.9	-	10	-	-	3	-	-	-	
Input High Voltage $V_{IH}$	0.5, 4.5	-	5	3.5	-	-	3.5	-	-	V
	1.9	-	10	7	-	-	-	-	-	
Input Leakage Current $I_{IN}$	Any Input	0.5	5	-	-	$\pm 1$	-	-	$\pm 1$	$\mu$ A
		0.10	10	-	-	$\pm 1$	-	-	-	
Operating Current $I_{DD1}^*$	0.5	0.5	5	-	50	100	-	50	100	$\mu$ A
	0.10	0.10	10	-	150	300	-	-	-	
Input Capacitance $C_{IN}$	-	-	-	-	5	7.5	-	5	7.5	$\rho$ F
Output Capacitance $C_{OUT}$	-	-	-	-	10	15	-	10	15	$\rho$ F

† Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltage.

\* Operating current measured in a CDP1802 system at 2MHz with outputs floating.

 $\blacktriangle I_{OL} = I_{OH} = 1\mu\text{A}$

CDP1853, CDP1853C




Fig. 5 - N-bit decoder in a one-level I/O system.




Fig. 6 - Two-level I/O using CDP1853 and CDP1852.

# CDP1854A, CDP1854AC

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

(Voltage referenced to V<sub>SS</sub> Terminal)

CDP1854A .....	-0.5 to +11 V
CDP1854AC .....	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T<sub>A</sub>=-40 to +60°C (PACKAGE TYPE E) ..... 500 mW

For T<sub>A</sub>=+60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mW

For T<sub>A</sub>=-55 to 100°C (PACKAGE TYPE D) ..... 500 mW

For T<sub>A</sub>=+100 to +125°C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T<sub>A</sub>=FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. .... +265°C

## Mode Input High (Mode = 1)




Fig. 1 - Mode 1 block diagram (CDP1800-series microprocessor compatible).

## CDP1854A, CDP1854AC

### Functional Definitions for CDP1854A Terminals

#### Mode 1

#### CDP1800-Series Microprocessor Compatible

#### SIGNAL: FUNCTION

##### VDD:

Positive supply voltage

##### MODE SELECT (MODE):

A low-level voltage at this input selects CDP1800-series microprocessor Mode operation.

##### VSS:

Ground

##### CHIP SELECT 2 ( $\overline{CS2}$ ):

A low-level voltage at this input together with CS1 and CS3 selects the CDP1854A UART.

##### RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).

##### INTERRUPT ( $\overline{INT}$ ):

A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table I.

##### FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.

##### PARITY ERROR or OVERRUN ERROR (PE/OE):

A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment, Table II).

##### REGISTER SELECT (RSEL):

This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low input) according to the truth table in Table III.

##### RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

##### TPB:

A positive input pulse used as a data load or reset strobe.

##### DATA AVAILABLE ( $\overline{DA}$ ):

A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

##### SERIAL DATA IN (SDI):

Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.

##### CLEAR ( $\overline{CLEAR}$ ):

A low-level voltage at this input resets the Interrupt Flip-Flop, Receiver Holding Register, Control Register, and Status Register, and sets SERIAL DATA OUT (SDO) high.

##### TRANSMITTER HOLDING REGISTER EMPTY ( $\overline{THRE}$ ):

A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

##### CHIP SELECT 1 (CS1):

A high-level voltage at this input together with  $\overline{CS2}$  and CS3 selects the UART.

##### REQUEST TO SEND ( $\overline{RTS}$ ):

This output signal tells the peripheral to get ready to receive data. CLEAR TO SEND ( $\overline{CTS}$ ) is the response from the peripheral. RTS is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.

##### SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s)) are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

##### TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data input. These may be externally connected to corresponding Receiver bus terminals.

##### RD/WR:

A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.

##### CHIP SELECT 3 (CS3):

With high-level voltage at this input together with CS1 and  $\overline{CS2}$  selects the UART.

##### PERIPHERAL STATUS INTERRUPT ( $\overline{PSI}$ ):

A high-to-low transition on this input line sets a bit in the Status Register and causes an INTERRUPT ( $\overline{INT}$ =low).

##### EXTERNAL STATUS (ES):

A low-level voltage at this input sets a bit in the Status Register.

##### CLEAR TO SEND ( $\overline{CTS}$ ):

When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.

##### TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.



## CDP1854A, CDP1854C

### Description of Mode 1 Operation CDP1800-Series Microprocessor Compatible (Mode Input=V<sub>DD</sub>)

#### 1. Initialization and Controls

In the CDP1800-series microprocessor compatible mode, the CDP1854A is configured to receive commands and send status via the microprocessor data bus. The register connected to the transmitter bus or the receiver bus is determined by the RD/W $\bar{R}$  and RSEL inputs as follows:

Table III — Register Selection Summary

RSEL	RD/W $\bar{R}$	Function
Low	Low	Load Transmitter Holding Register from Transmitter Bus
Low	High	Read Receiver Holding Register from Receiver Bus
High	Low	Load Control Register from Transmitter Bus
High	High	Read Status Register from Receiver Bus

In this mode the CDP1854A is compatible with a bidirectional bus system. The receiver and transmitter buses are connected to the bus. CDP1800-series microprocessor I/O control output signals can be connected directly to the CDP1854A inputs as shown in Fig. 2. The CLEAR input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting SERIAL DATA OUT (SDO) high. The CDP1854A also has a Status Register which can be read onto the Receiver Bus (R BUS 0 - R BUS 7) in order to determine the status of the UART. Some of these status bits are also available at separate terminals as indicated in Table II.

#### 2. Transmitter Operation

Before beginning to transmit, the TRANSMIT REQUEST (TR) bit in the Control Register (see bit assignment, Table IV) is set. Loading the Control Register with TR=1 (bit 7=high) inhibits changing the other control bits. Therefore two loads are required: one to format the UART, the second to set TR. When TR has been set, a TRANSMITTER HOLDING REGISTER EMPTY (THRE) interrupt will occur, signalling the microprocessor that the Transmitter Holding Register is empty and may be loaded. Setting TR also causes assertion of a low-level on the REQUEST TO SEND (RTS) output to the peripheral. It is not necessary to set TR for proper operation for the UART. If desired, it can be used to enable THRE interrupts and to generate the RTS signal. The Transmitter Holding Register is loaded from the bus by TPB during execution of an output instruction. The CDP1854A is selected by CS1 · CS2 · CS3=1, and the Holding Register is selected by RSEL=L and RD/W $\bar{R}$ =L. When the CLEAR TO SEND (CTS) input, which can be connected to a peripheral device output, goes low, the Transmitter Shift Register will be loaded from the Transmitter Holding Register and data transmission will begin. If CTS is always low, the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least 1/2 clock period after the trailing edge of TPB and transmission of a start bit will occur 1/2 clock period later (see Fig. 3). Parity (if programmed) and stop bit(s) will be transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded from the Transmitter Holding Register, the THRE signal will go low and an interrupt will occur (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register for transmission with its start bit immediately following the last stop bit of the previous character. This cycle can be repeated until the last character is transmitted, at which time a final THRE · TSRE interrupt will occur. This interrupt signals the microprocessor that TR can be turned off. This is done by reloading the original control byte in the Control Register with the TR bit = 0, thus terminating the REQUEST TO SEND (RTS) signal.

SERIAL DATA OUT (SDO) can be held low by setting the BREAK bit in the Control Register (see Table IV). SDO is held low until the BREAK bit is reset.




Fig. 2 - Recommended CDP1800-series connection, Mode 1 (non-interrupt driven system).

#### 3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed) and stop bit(s) are shifted into the Receiver Shift Register by clock pulse 7-1/2 in each bit time. The parity bit (if programmed) is checked and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) status bit is set. One half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) status bits become valid for the character in the Receiver Holding Register. At this time, the Data Available status bit is also set and the DATA AVAILABLE (DA) and INTERRUPT (INT) outputs go low, signalling the microprocessor that a received character is


## CDP1854A, CDP1854AC

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, see Fig. 3.

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS				UNITS		
		CDP1854A		CDP1854AC				
		Typ. <sup>†</sup>	Max.*	Typ. <sup>†</sup>	Max.*			
<b>Transmitter Timing — Mode 1</b>								
Minimum Clock Period	$t_{CC}$	5	250	310	250	310	ns	
Minimum Pulse Width:	Clock Low Level	$t_{CL}$	5	100	125	100	125	ns
		$t_{CH}$	10	75	100	—	—	ns
TPB	$t_{TT}$	5	100	150	100	150	ns	
		10	50	75	—	—	ns	
Minimum Setup Time: TPB to Clock	$t_{TC}$	5	175	225	175	225	ns	
		10	90	150	—	—	ns	
Propagation Delay Time: Clock to Data Start Bit	$t_{CD}$	5	300	450	300	450	ns	
		10	150	225	—	—	ns	
TPB to $\overline{\text{THRE}}$	$t_{TTH}$	5	200	300	200	300	ns	
		10	100	150	—	—	ns	
Clock to $\overline{\text{THRE}}$	$t_{CTH}$	5	200	300	200	300	ns	
		10	100	150	—	—	ns	

<sup>†</sup>Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.



\* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF TPB.

\*\* THE TRANSMITTER SHIFT REGISTER IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST  $1/2$  CLOCK PERIOD +  $t_{TC}$  AFTER THE TRAILING EDGE OF TPB, AND TRANSMISSION OF A START BIT OCCURS  $1/2$  CLOCK PERIOD +  $t_{CD}$  LATER.

<sup>†</sup> WRITE IS THE OVERLAP OF TPB, CS1, AND CS3 = 1 AND  $\overline{\text{CS}}_3$ , RD / WR = 0.

92CM-31878

Fig. 3 - Transmitter timing diagram - Mode 1.

## CDP1854A, CDP1854AC

**DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, see Fig. 5.**

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS				UNITS
		CDP1854A		CDP1854AC		
		Typ. <sup>†</sup>	Max.*	Typ. <sup>†</sup>	Max.*	
<b>CPU Interface — WRITE Timing — Mode 1</b>						
Minimum Pulse Width: TPB	5	100	150	100	150	ns
$t_{TT}$	10	50	75	—	—	
Minimum Setup Time: RSEL to Write	5	50	75	50	75	ns
$t_{RSW}$	10	25	40	—	—	
Data to Write	5	-30	0	-30	0	ns
$t_{DW}$	10	-15	0	—	—	
Minimum Hold Time: RSEL after Write	5	50	75	50	75	ns
$t_{WRS}$	10	25	40	—	—	
Data after Write	5	75	125	75	125	ns
$t_{WD}$	10	40	60	—	—	

<sup>†</sup>Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.

**DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, see Fig. 6.**

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS						UNITS
		CDP1854A			CDP1854AC			
		Min.	Typ. <sup>†</sup>	Max.*	Min.	Typ. <sup>†</sup>	Max.*	
<b>CPU Interface — READ Timing — Mode 1</b>								
Minimum Pulse Width: TPB	5	—	100	150	—	100	150	ns
$t_{TT}$	10	—	50	75	—	—	—	
Minimum Setup Time: RSEL to TPB	5	—	50	75	—	50	75	ns
$t_{RST}$	10	—	25	40	—	—	—	
Minimum Hold Time: RSEL after TPB	5	—	50	75	—	50	75	ns
$t_{TRS}$	10	—	25	40	—	—	—	
Read to Data Access Time	5	—	200	300	—	200	300	ns
$t_{RDDA}$	10	—	100	150	—	—	—	
Read to Data Valid Time	5	—	200	300	—	200	300	ns
$t_{RDV}$	10	—	100	150	—	—	—	
RSEL to Data Valid Time	5	—	150	225	—	150	225	ns
$t_{RSDV}$	10	—	75	125	—	—	—	
Hold Time: Data after Read	5	50	150	—	50	150	—	ns
$t_{RDH}$	10	25	75	—	—	—	—	

<sup>†</sup>Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.

## CDP1854A, CDP1854AC

### Functional Definitions for CDP1854A Terminals Standard Mode 0

#### SIGNAL: FUNCTION

##### VDD:

Positive supply voltage.

##### MODE SELECT (MODE):

A low-level voltage at this input selects Standard Mode 0 Operation.

##### VSS:

Ground.

##### RECEIVER REGISTER DISCONNECT (RRD):

A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.

##### RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs.

##### PARITY ERROR (PE):

A high-level voltage at this output indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

##### FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

##### OVERRUN ERROR (OE):

A high-level voltage at this output indicates that the DATA AVAILABLE (DA) flag was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

##### STATUS FLAG DISCONNECT (SFD):

A high-level voltage applied to this input disables the 3-state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.

##### RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

##### DATA AVAILABLE RESET (DAR):

A low-level voltage applied to this input resets the DA flip-flop.

##### DATA AVAILABLE (DA):

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

##### SERIAL DATA IN (SDI):

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received.

##### MASTER RESET (MR):

A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high.

##### TRANSMITTER HOLDING REGISTER EMPTY (THRE):

A high-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

##### TRANSMITTER HOLDING REGISTER LOAD (THRL):

A low-level voltage applied to this input enters the character on the bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.

##### TRANSMITTER SHIFT REGISTER EMPTY (TSRE):

A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.

##### SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop (bit(s)) are serially shifted out on this output. When no character is being transmitted, a high-level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

##### TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data inputs.

##### CONTROL REGISTER LOAD (CRL):

A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.

##### PARITY INHIBIT (PI):

A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission.

##### STOP BIT SELECT (SBS):

This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a low-level selects one stop bit. Selection of two stop bits with five data bits programmed selects 1.5 stop bits.




Fig. 8 - Mode 0 connection diagram.

## CDP1854A, CDP1854AC

WORD LENGTH SELECT 2 (WLS2):

WORD LENGTH SELECT 1 (WLS1):

These two inputs select the character length (exclusive of parity) as follows:

WLS2	WLS1	Word Length
Low	Low	5 Bits
Low	High	6 Bits
High	Low	7 Bits
High	High	8 Bits

EVEN PARITY ENABLE (EPE):

A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

### Description of Standard Mode 0 Operation (Mode Input= $V_{SS}$ )

#### 1. Initialization and Controls

The MASTER RESET (MR) input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting the SERIAL DATA OUTPUT (SDO) signal high. Timing is generated from the clock inputs, Transmitter Clock (TCLOCK) and Receiver Clock (RCLOCK), at a frequency equal to 16 times the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, the TCLOCK and RCLOCK inputs may be connected together. The CONTROL REGISTER LOAD (CRL) input is pulsed to store the control inputs PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECT (SBS), and WORD LENGTH SELECTs (WLS1 and WLS2). These inputs may be hardwired to the proper voltage levels ( $V_{SS}$  or  $V_{DD}$ ) instead of being dynamically set and CRL may be hardwired to  $V_{DD}$ . The CDP1854A is then ready for transmitter and/or receiver operation.

#### 2. Transmitter Operation

For the transmitter timing diagram refer to Fig. 10. At the beginning of a typical transmitting sequence the Transmitter Holding Register is empty (THRE is HIGH). A character is transferred from the transmitter bus to the Transmitter

holding Register by applying a low pulse to the TRANSMITTER HOLDING REGISTER LOAD (THRL) input causing THRE to go low. If the Transmitter Shift Register is empty (TSRE is HIGH) and the clock is low, on the next high-to-low transition of the clock the character is loaded into the Transmitter Shift Register preceded by a start bit. Serial data transmission begins 1/2 clock period later with a start bit and 5-8 data bits followed by the parity bit (if programmed) and stop bit(s). The THRE output signal goes high 1/2 clock period later on the high-to-low transition of the clock. When THRE goes high, another character can be loaded into the Transmitter Holding Register for transmission beginning with a start bit immediately following the last stop bit of the previous character. This process is repeated until all characters have been transmitted. When transmission is complete, THRE and Transmitter Shift Register Empty (TSRE) will both be high. The format of serial data is shown in Fig. 12. Duration of each serial output data bit is determined by the transmitter clock frequency ( $f_{CLOCK}$ ) and will be  $16/f_{CLOCK}$ .

#### 3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After the detection of a high-to-low transition on the SDI line, a divide-by-16 counter is enabled and a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed), and stop bit(s) are shifted into the Receiver Shift Register at clock pulse 7-1/2 in each bit time. If programmed, the parity bit is checked, and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output voltage level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) signal is raised. One-half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The 3-state output drivers for DA, OE, PE and FE are enabled when STATUS FLAG DISCONNECT (SFD) is low. When RECEIVER REGISTER DISCONNECT (RRD) goes low, the receiver bus 3-state output drivers are enabled and data is available at the RECEIVER BUS (R BUS 0 - R BUS 7) outputs. Applying a negative pulse to the DATA AVAILABLE RESET (DAR) resets DA. The preceding sequence of operation is repeated for each serial character received. A receiver timing diagram is shown in Fig. 11.

## CDP1854A, CDP1854AC


DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, see Fig. 11.

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS				UNITS	
		CDP1854A		CDP1854AC			
		Typ.†	Max.*	Typ.†	Max.*		
<b>Receiver Timing — Mode 0</b>							
Minimum Clock Period	$t_{CC}$	5	250	310	250	310	ns
		10	125	155	—	—	
Minimum Pulse Width: Clock Low Level	$t_{CL}$	5	100	125	100	125	ns
		10	75	100	—	—	
Clock High Level	$t_{CH}$	5	100	125	100	125	ns
		10	75	100	—	—	
DATA AVAILABLE RESET	$t_{DD}$	5	50	75	50	75	ns
		10	25	40	—	—	
Minimum Setup Time: Data Start Bit to Clock	$t_{DC}$	5	100	150	100	150	ns
		10	50	75	—	—	
Propagation Delay Time: DATA AVAILABLE RESET to Data Available	$t_{DDA}$	5	150	225	150	225	ns
		10	75	125	—	—	
Clock to Data Valid	$t_{CDV}$	5	225	325	225	325	ns
		10	110	175	—	—	
Clock to Data Available	$t_{CDA}$	5	225	325	225	325	ns
		10	110	175	—	—	
Clock to Overrun Error	$t_{COE}$	5	210	300	210	300	ns
		10	100	150	—	—	
Clock to Parity Error	$t_{CPE}$	5	240	375	240	375	ns
		10	120	175	—	—	
Clock to Framing Error	$t_{CFE}$	5	200	300	200	300	ns
		10	100	150	—	—	

†Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.

\*Maximum limits of minimum characteristics are the values above which all devices function.

CDP1855, CDP1855C



### 8-Bit Programmable Multiply/Divide Unit

**Features:**

- Cascadable up to 4 units for 32-bit by 32-bit multiply or 64 ÷ 32 bit divide
- 8-bit by 8-bit multiply or 16 ÷ 8 bit divide in 5.6 μs at 5 V or 2.8 μs at 10 V
- Direct interface to CDP1800 Series microprocessors
- Easy interface to other 8-bit microprocessors
- Significantly increases throughput of microprocessor used for arithmetic calculations

The RCA-CDP1855 and CDP1855C are CMOS 8-bit multiply/divide units which can be used to greatly increase the capabilities of 8-bit microprocessors. They perform multiply and divide operations on unsigned, binary operators. In general, microprocessors do not contain multiple or divide instructions and even efficiently coded multiply or divide subroutines require considerable memory and execution time. These multiply/divide units directly interface to the CDP1800 series microprocessors via the N-lines and can easily be configured to fit in either the memory or I/O space of other 8-bit microprocessors.

The multiple/divide unit is based on a method of multiplying

by add and shift right operations and dividing by subtract and shift left operations. The device is structured to permit cascading identical units to handle operands up to 32 bits.

The CDP1855 and CDP1855C are functionally identical. They differ in that the CDP1855 has a recommended operating voltage range of 4 — 10.5 volts, and the CDP1855C, a recommended operating voltage range of 4 — 6.5 volts.

The CDP1855 and CDP1855C types are supplied in a 28-lead hermetic dual-in-line ceramic package (D suffix) and in a 28-lead dual-in-line plastic package (E suffix). The CDP1855C is also available in chip form (H suffix).




Fig. 1 - Circuit configuration for MDU addressed as an I/O device.

### CDP1855, CDP1855C

OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITIONS	LIMITS				UNITS
		CDP1855		CDP1855C		
		Min.	Max.	Min.	Max.	
DC Operating Voltage Range	—	4	10.5	4	6.5	V
Input Voltage Range	—	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	
Maximum Input Clock Frequency	5	3.2	—	3.2	—	MHz
	10	6.4	—	—	—	
Minimum 8 x 8 Multiply (16 ÷ 8 Divide) Time	5	—	5.6	—	5.6	$\mu$ s
	10	—	2.8	—	—	




Fig. 2 - Block diagram of CDP1855 and CDP1855C.



## CDP1855, CDP1855C

### OPERATION (Cont'd)

The Z register can simply be reset using bit 2 of the control word and another divide can be done in order to further divide the remainder.

#### 3. Multiply Operation

For a multiply operation the two numbers to be multiplied are loaded in the X and Z registers. The result is in the Y and

Z register with Y being the more significant half and Z the less significant half. The X register will be unchanged after the operation is completed.

The original contents of the Y register are added to the product of X and Z. Bit 3 of the control word will reset register Y to 0 if desired.

### FUNCTIONAL DESCRIPTION OF CDP1855 TERMINALS

#### CE - CHIP ENABLE (Input):

A high on this pin enables the CDP1855 MDU to respond to the select lines. All cascaded MDU's must be enabled together. CE also controls the tristate  $\overline{C.O./O.F.}$ , output of the most significant MDU.

#### CLEAR (Input):

The CDP1855 MDU(s) must be cleared upon power-on with a low-on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

#### CTL - CONTROL (Input):

This is an input pin. All CTL pins must be wired together and to the  $Y_L$  of the most significant CDP1855 MDU and to the  $Z_R$  of the least significant CDP1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.

#### $\overline{C.O./O.F.}$ - CARRY OUT/OVER FLOW (Output):

This is a tristate output pin. It is the CDP1855 Carry Out signal and is connected to CI (CARRY-IN) of the next more significant CDP1855 MDU, except for on the most significant MDU. On that MDU it is an overflow indicator and is enabled when chip enables is true. A low on this pin indicates that an overflow has occurred. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

#### $Y_L, Y_R$ - Y-LEFT, Y-RIGHT:

These are tristate bi-directional pins for data transfer between the Y registers of cascaded CDP1855 MDU's. The  $Y_R$  pin is an output and  $Y_L$  is an input during a multiply and the reverse is true at all other times. The  $Y_L$  pin must be connected to the  $Y_R$  pin of the next more significant MDU. An exception is that the  $Y_L$  pin of the most significant CDP1855 MDU must be connected to the  $Z_R$  pin of the least significant MDU and to the CTL pins of all MDU's. Also the  $Y_R$  pin of the least significant MDU is tied to the  $Z_L$  pin of the most significant MDU.

#### $Z_L, Z_R$ - Z-LEFT, Z-RIGHT:

These are tristate bi-directional pins for data transfers between the "Z" registers of cascaded MDU's. The  $Z_R$  pin is an output and  $Z_L$  is an input during a multiply and the reverse is true at all other times. The  $Z_L$  pin must be tied to the  $Y_R$  pin of the next more significant MDU. An exception is that the  $Z_L$  pin of the most significant MDU must be connected to the  $Y_R$  pin of the least significant MDU. Also, the  $Z_R$  pin of the least significant MDU is tied to the  $Y_L$  of the most significant MDU.

#### SHIFT - SHIFT CLOCK:

This is a tristate bi-directional pin. It is an output on the most significant MDU. And an input on all other MDU's. It provides the MDU system timing pulses. All SHIFT pins must be connected together for cascaded operation. A maximum of the  $8N + 1$  shifts are required for an operation where "N" equals the number of MDU devices that are cascaded.

#### CLK - CLOCK (Input):

This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin if so desired, controlled by bit 7 of the control byte.

#### STB - STROBE (Input):

When RD/WE is low data is latched from bus lines on the falling edge of this signal. It may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in CDP1800 systems.

#### RD/WE - READ/WRITE ENABLE (Input):

This signal defines whether the selected register is to be read from or written to. In 1800 systems use  $\overline{MRD}$  if MDU's are addressed as I/O devices,  $\overline{MWR}$  is used if MDU's are addressed as memory devices.

#### RA2, RA1, RA0 - REGISTER ADDRESS (Input):

These input signals define which register is to be read from or written to. It can be seen in the "CONTROL TRUTH TABLE" that RA2 can be used as a chip enable. It is identical to the CE pin, except only CE controls the tristate  $\overline{C.O./O.F.}$  on the most significant MDU. In 1800 systems use N lines if MDU's are used as I/O devices, use address lines or function of address lines if MDU's are used as memory devices.

#### BUS 0 - BUS 7 - BUS LINES:

Tristate bi-directional bus for direct interface with CDP1800 series and other 8-bit microprocessors.

#### $Z_R$ - Z-RIGHT:

See Pin 6.

#### $Y_R$ - Y-RIGHT:

See Pin 5.

#### CI - CARRY IN (Input):

This is an input for the carry from the next less significant MDU. On the least significant MDU it must be high ( $V_{DD}$ ) on all others it must be connected to the  $\overline{CO}$  pin of the next less significant MDU.

#### CN1, CN0 - CHIP NUMBER (Input):

These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many CDP1855 MDU's are used. Then CN1 = high and CN0 = low for the next MDU and so forth.

#### $V_{SS}$ - GROUND:

Power supply line.

#### $V_{DD}$ - V+:

Power supply line.

CDP1855, CDP1855C

DELAY NEEDED WITH AND WITHOUT PRESCALER

8N+1 Shifts/Operation at 1 Clock Cycle/Shift  
 N = Number of MDU's      S = Shift Rate

Number of MDU's	No Prescaler		With Prescaler		
	Shifts = 8N+1 Needed	Machine Cycles Needed*	Shifts = S (8N+1) Needed	Machine Cycles Needed*	Shift Rate
1	9	2 (1 NOP)	18	3 (1 NOP)	2
2	17	2 (1 NOP)	68	9 (3 NOPs)	4
3	25	3 (1 NOP)	200	25 (9 NOPs)	8
4	33	4 (2 NOPs)	264	33 (11 NOPs)	8

\*NOP instruction is shown for machine cycles needed (3/NOP). Other instructions may be used.

CDP1855 INTERFACING SCHEMES




Fig. 3 - Required connection for memory mapped addressing of the MDU.




Fig. 4 - Interfacing the CDP1855 to an 8085 microprocessor as an I/O device.

## CDP1855, CDP1855C

## PROGRAMMING EXAMPLE FOR DIVISION

MEMORY LOCATION	OP CODE	LINE NO.	ASSEMBLY LANGUAGE
0000	;	0001	.. Program example for a 16 bit by 8 bit divide using 1 CDP1855 MDU
0000	;	0002	.. Gives a 16 bit answer with 8 bit remainder
0000	;	0003	
0000	68C22000;	0004	RLDI R2,2000H .. Answer is stored at 2000 hex
0004	;	0005	.. Register 2 points to it
0004	68C33000;	0006	RLDI R3,3000H .. Dividend is stored at 3000 hex
0008	;	0007	.. Register 3 points to it
0008	68C44000;	0008	RLDI R4,4000H .. Divisor is stored at 4000 hex
000C	;	0009	.. Register 4 points to it
000C	E067F0;	0011	SEX R0; OUT 7; DC 0F0H .. Write to the control register to use
000F	;	0012	.. clock / 2; 1 MDU; reset sequence
000F	;	0013	.. counter; and no operation
000F	;	0014	
000F	E464;	0015	SEX R4; OUT 4 .. Load the divisor into the X register
0011	;	0016	
0011	E06600;	0017	SEX R0; OUT 6; DC 0 .. Load 0 into the Y register
0014	E365;	0018	SEX R3; OUT 5 .. Load the most significant 8 bits of
0016	;	0019	.. the dividend into the Z register
0016	;	0020	
0016	E067F2;	0021	SEX R0; OUT 7; DC 0F2H .. Do the first divide, also resets the
0019	;	0022	.. sequence counter
0019	;	0023	
0019	E26D60;	0024	SEX R2; INP 5; IRX .. Read and store the most significant
001C	;	0025	.. 8 bits of the answer at 2000 hex
001C	;	0026	
001C	E067F0;	0027	SEX R0; OUT 7; DC 0F0H .. Reset the sequence counter
001F	;	0028	
001F	E365;	0029	SEX R3; OUT 5 .. Load the 8 least significant 8 bits
0021	;	0030	.. of the original dividend into the Z
0021	;	0031	.. register
0021	;	0032	
0021	E067F2;	0033	SEX R0; OUT 7; DC 0F2H .. Do the second division
0024	;	0034	
0024	E26D60;	0035	SEX R2; INP 5; IRX .. Read and store the least significant
0027	;	0036	.. 8 bits of the answer at 2001 hex
0027	6E;	0037	INP 6 .. Read and store the remainder at 2002
0028	;	0038	.. hex
0000	;		

### CDP1855, CDP1855C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20\text{ ns}$ ,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100\text{ pF}$  (See Fig. 7)

CHARACTERISTIC*	V <sub>DD</sub> (V)	LIMITS						UNITS
		CDP1855			CDP1855C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	

**Operation Timing**

Maximum Clock Frequency+		5	3.2	4	—	3.2	4	—	MHz
		10	6.4	8	—	—	—	—	
Maximum Shift Frequency (1 Device) $\Delta$		5	1.6	2	—	1.6	2	—	MHz
		10	3.2	4	—	—	—	—	
Minimum Clock Width	t <sub>CLK0</sub>	5	—	100	150	—	100	150	ns
	t <sub>CLK1</sub>	10	—	50	75	—	—	—	
Minimum Clock Period	t <sub>CLK</sub>	5	—	250	312	—	250	312	ns
		10	—	125	156	—	—	—	
Clock to Shift Prop. Delay	t <sub>CSH</sub>	5	—	200	300	—	200	300	ns
		10	—	100	150	—	—	—	
Minimum C.I. to Shift Setup	t <sub>SU</sub>	5	—	50	67	—	50	67	ns
		10	—	25	33	—	—	—	
C.O. from Shift Prop. Delay	t <sub>PLH</sub>	5	—	450	600	—	450	600	ns
	t <sub>PHL</sub>	10	—	225	300	—	—	—	
Minimum C.I. from Shift Hold	t <sub>H</sub>	5	—	50	75	—	50	75	ns
		10	—	25	40	—	—	—	
Minimum Register Input Setup	t <sub>SU</sub>	5	—	-20	10	—	-20	10	ns
		10	—	-10	10	—	—	—	
Register after Shift Delay	t <sub>PLH</sub>	5	—	400	600	—	400	600	ns
	t <sub>PHL</sub>	10	—	200	300	—	—	—	
Minimum Register after Shift Hold	t <sub>H</sub>	5	—	50	100	—	50	100	ns
		10	—	25	50	—	—	—	
C.O. from C.I. Prop. Delay	t <sub>PLH</sub>	5	—	100	150	—	100	150	ns
	t <sub>PHL</sub>	10	—	50	75	—	—	—	
Register from C.I. Prop. Delay	t <sub>PLH</sub>	5	—	80	120	—	80	120	ns
	t <sub>PHL</sub>	10	—	40	60	—	—	—	

•Maximum limits of minimum characteristics are the values above which all devices function.

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.

+Clock frequency and pulse width are given for systems using the internal clock option of the CDP1855. Clock frequency equals shift frequency for systems not using the internal clock option.

$\Delta$ Shift period for cascading of devices is increased by an amount equal to the  $\overline{\text{C.I.}}$  to  $\overline{\text{C.O.}}$  Prop. Delay for each device added.




Fig. 7 - Operation timing diagram.

92CM-34840

CDP1855, CDP1855C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20\text{ ns}$ ,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100\text{ pF}$  (See Fig. 9)

CHARACTERISTIC*	V <sub>DD</sub> (V)	LIMITS						UNITS
		CDP1855			CDP1855C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	

Read Cycle

Characteristic	Symbol	5V	Min.	Typ.*	Max.	5V	Min.	Typ.*	Max.	Units
CE to Data Out Active	t <sub>CDO</sub>	5	—	200	300	—	200	300	ns	
		10	—	100	150	—	—	—		
CE to Data Access	t <sub>CA</sub>	5	—	300	450	—	300	450		
		10	—	150	225	—	—	—		
Address to Data Access	t <sub>AA</sub>	5	—	300	450	—	300	450		
		10	—	150	225	—	—	—		
Data Out Hold after CE	t <sub>DOH</sub>	5	50	150	225	50	150	225		
		10	25	75	115	—	—	—		
Data Out Hold after Read	t <sub>DOH</sub>	5	50	150	225	50	150	225		
		10	25	75	115	—	—	—		
Read to Data Out Active	t <sub>RDO</sub>	5	—	200	300	—	200	300		
		10	—	100	150	—	—	—		
Read to Data Access	t <sub>RA</sub>	5	—	200	300	—	200	300		
		10	—	100	150	—	—	—		
Strobe to Data Access	t <sub>SA</sub>	5	50	200	300	50	200	300		
		10	25	100	150	—	—	—		
Minimum Strobe Width	t <sub>SW</sub>	5	—	150	225	—	150	225		
		10	—	75	115	—	—	—		

\*Maximum limits of minimum characteristics are the values above which all devices function.

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.




Fig. 9 - Read timing diagram.

92CM-31852

CDP1856, CDP1856C, CDP1857, CDP1857C




Fig. 1 — Functional diagrams for CDP1856 and CDP1857.

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )

(All voltage values referenced to  $V_{SS}$  terminal)

CDP1856, CDP1857 .....	-0.5 to +11 V
CDP1856C, CDP1857C .....	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS .....

DC INPUT CURRENT, ANY ONE INPUT .....

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) .....	500 mW
For $T_A +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D) .....	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$  .....

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE D .....	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E .....	-40 to $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....

### CDP1856, CDP1856C, CDP1857, CDP1857C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = \pm 5\%$ ,  
 $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $t_r = t_f = 20\text{ ns}$ ,  $C_L = 100\text{ pF}$

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS				UNITS
		CDP1856 CDP1857		CDP1856C CDP1857C		
		Typ.*	Max.	Typ.*	Max.	
Propagation Delay Time: $\overline{\text{MRD}}$ or CS to DO,	5	150	225	150	225	ns
	10	75	125	—	—	
$\overline{\text{MRD}}$ or CS to DB,	5	150	225	150	225	ns
	10	75	125	—	—	
DI to DB,	5	100	150	100	150	ns
	10	50	75	—	—	
DB to DO	5	100	150	100	150	ns
	10	50	75	—	—	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.





Fig. 2 — Timing diagrams for CDP1856 or CDP1857 (see footnote).

## CDP1858, CDP1858C, CDP1859, CDP1859C



### 4-Bit Latch and Decoder Memory Interfaces

#### Features:

- Provides easy connection of memory devices to CDP1802 microprocessor
- Non-inverting fully buffered data transfer

RCA-CDP1858, CDP1858C, CDP1859, and CDP1859C are CMOS 4-bit latch decode circuits designed for use in CDP1800 series microprocessor systems. These devices have been specifically designed for use as memory-system decoders and interface directly with the 1800-series microprocessor multiplexed address bus at maximum clock frequency.

The CDP1858 and CDP1859 are functionally identical to the CDP1858C and CDP1859C, respectively. The CDP1858 and CDP1859 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1858C and CDP1859C have a recommended operating-voltage range of 4 to 6.5 volts.

The CDP1858 interfaces the 1800-series microprocessor address bus and up to 32 CDP1822 256 x 4 RAM's to provide a 4K byte RAM system. No additional components are required. The CDP1858 generates the chip selects required by the CDP1822 RAM. The chip select outputs are a function of the address bits connected to inputs MA0 through MA3.


The MA0-MA3 address bits are latched at the trailing edge of TPA (generated by the CDP1802). When  $\overline{ENABLE}=1$  ( $V_{DD}$ ), the CS outputs=0 ( $V_{SS}$ ), and the CE outputs=1. When  $\overline{ENABLE}=0$ , the outputs are enabled and correspond to the binary decode of the inputs. The  $\overline{ENABLE}$  input can be used for memory system expansion.

The CDP1858 is also compatible with non-multiplexed address bus microprocessors. By connecting the CLOCK input to 1 ( $V_{DD}$ ), the latches are in the data following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1859 interfaces the 1800-series microprocessor address bus and up to 32 CDP1821 1024 x 1 RAM's to

provide a 4K byte RAM system. The CDP1859 generates the chip selects required by the CDP1821 RAM. The chip select outputs are a function of the address bits connected to inputs MA2 and MA3. The address bits connected to inputs MA0 and MA1 are latched by the trailing edge of TPA (generated by the 1800-series microprocessor) to provide the two additional address lines required by the CDP1821 when used in a CDP1800 series microprocessor-based system. When  $\overline{ENABLE}=1$ , the CE outputs are 1's; when  $\overline{ENABLE}=0$ , and CE outputs are enabled and correspond to the binary decode of the MA2 and MA3 inputs.  $\overline{ENABLE}$  does not affect the latching or state of outputs A8,  $\overline{A8}$ , A9, or  $\overline{A9}$ .

The CDP1858, CDP1858C, CDP1859, and CDP1859C are supplied in 16-lead, hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).





## CDP1858, CDP1858C, CDP1859, CDP1859C

**OPERATING CONDITIONS** at  $T_A$  = Full Package-Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1858 CDP1859		CDP1858C CDP1859C		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	V

**STATIC ELECTRICAL CHARACTERISTICS** at  $T_A$  = -40 to +85°C, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	$V_O$	$V_{IN}$	$V_{DD}$	CDP1858 CDP1859			CDP1858C CDP1859C			
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, $I_{DD}$	—	0,5	5	—	0.1	10	—	5	50	$\mu A$
	—	0,10	10	—	1	100	—	—	—	
Output Low Drive (Sink) Current, $I_{OL}$	0.4	0,5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0,10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source Current), $I_{OH}$	4.6	0,5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0,10	10	-2.6	-5.2	—	—	—	—	
Output Voltage* Low-Level, $V_{OL}$	—	0,5	5	—	0	0.1	—	0	0.1	V
	—	0,10	10	—	0	0.1	—	—	—	
Output Voltage* High-Level, $V_{OH}$	—	0,5	5	4.9	5	—	4.9	5	—	V
	—	0,10	10	9.9	10	—	—	—	—	
Input Low Voltage, $V_{IL}$	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, $V_{IH}$	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Input Leakage Current, $I_{IN}$	Any Input	0,5	5	—	$10^{-4}$	$\pm 1$	—	$10^{-4}$	$\pm 1$	$\mu A$
		0,10	10	—	$10^{-4}$	$\pm 2$	—	—	—	
Operating Current, $I_{DDI}$ ■	—	0,5	5	—	50	100	—	50	100	$\mu A$
	—	0,10	10	—	150	300	—	—	—	
Input Capacitance, $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, $C_{OUT}$	—	—	—	—	10	15	—	—	—	pF

\*Typical values are for  $T_A$  = 25°C and nominal voltage.

•  $I_{OL} = I_{OH} = 1 \mu A$ .

■ Measured in a CDP1802 or CDP1804 system at 3.2 MHz with open outputs.

**CDP1858, CDP1858C, CDP1859, CDP1859C**

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  
 $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF, See Fig. 4.

CHARACTERISTIC	V <sub>DD</sub> (V)	LIMITS						UNITS
		CDP1859			CDP1859C			
		Min.	Typ.	Max.	Min.	Typ.	Max.	
Minimum Setup Time, Memory Address to Clock, $t_{MACL}$	5	—	25	40	—	25	40	ns
Address to Clock, $t_{MACL}$	10	—	10	25	—	—	—	
Minimum Hold Time, Memory Address After Clock, $t_{CLMA}$	5	—	0	25	—	0	25	ns
Address After Clock, $t_{CLMA}$	10	—	0	10	—	—	—	
Minimum Clock Pulse Width, $t_{CLCL}$	5	—	50	75	—	50	75	ns
Width, $t_{CLCL}$	10	—	25	40	—	—	—	
Propagation Delay Times:								
Clock to Address, $t_{CLA}$	5	—	125	200	—	125	200	ns
Clock to	10	—	65	100	—	—	—	
CHIP ENABLE, $t_{CLCE}$	5	—	175	275	—	175	275	
10	10	—	90	140	—	—	—	
Memory Address to	5	—	100	150	—	100	150	
Address, $t_{MAA}$	10	—	50	75	—	—	—	
Memory Address to	5	—	150	225	—	150	225	
CHIP ENABLE, $t_{MACE}$	10	—	75	125	—	—	—	
ENABLE to	5	—	125	200	—	125	200	
CHIP ENABLE, $t_{ECE}$	10	—	65	100	—	—	—	

Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.  
 Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 4 — CDP1859 timing diagram.



**CDP1863, CDP1863C****MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ):(Voltage referenced to  $V_{SS}$  Terminal)

CDP1863 ..... -0.5 to +11 V

CDP1863C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD} + 0.5$  VDC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mAPOWER DISSIPATION PER PACKAGE ( $P_D$ ):For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mWFor  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mWFor  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mWFor  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

## DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$  ..... 100 mWOPERATING-TEMPERATURE RANGE ( $T_A$ ):PACKAGE TYPE D .....  $-55$  to  $+125^\circ\text{C}$ PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$ STORAGE TEMPERATURE RANGE ( $T_{\text{stg}}$ ) .....  $-65$  to  $+150^\circ\text{C}$ 

## LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$ **STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ , except as noted**

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1863			CDP1863C			
				MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Quiescent Device Current, $I_L$	—	—	5	—	50	250	—	50	250	$\mu\text{A}$
	—	—	10	—	250	500	—	—	—	
Output Low Drive (Sink) Current, $I_{OL}$	0.4	0.5	5	1.6	2.2	—	1.6	2.2	—	mA
	0.4	0.10	10	3	3.6	—	—	—	—	
Output High Drive (Source) Current, $I_{OH}$	4.5	0.5	5	-1	-1.6	—	-1	-1.6	—	mA
	9.5	0.10	10	-3	-3.6	—	—	—	—	
Output Voltage Low-Level, $V_{OL}$	—	0.5	5	—	0	0.05	—	0	0.05	V
	—	0.10	10	—	0	0.05	—	—	—	
Output Voltage High-Level, $V_{OH}$	—	0.5	5	4.95	5	—	4.95	5	—	V
	—	0.10	10	9.95	10	—	—	—	—	
Input Low Voltage, $V_{IL}$	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, $V_{IH}$	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Input Leakage Current, $I_{IN}$	Any	0.5	5	—	$\pm 0.1$	$\pm 1$	—	$\pm 0.1$	$\pm 1$	$\mu\text{A}$
	Input	0.10	10	—	$\pm 0.1$	$\pm 1$	—	—	—	
Operating Current $I_{DD1}\ddagger$	—	0.5	5	—	0.67	1	—	0.67	1	mA
	—	0.10	10	—	3.5	4.5	—	—	—	

\*Typical values are for  $T_A = 25^\circ\text{C}$ †Measured with CLK1=2 MHz, total divide rate of 8,  $C_L = 50$  pF.‡Measured with CLK1=4 MHz, total divide rate of 8,  $C_L = 50$  pF.

## CDP1863, CDP1863C

### SIGNAL DESCRIPTIONS (Cont'd.)

#### D10-D17

Data inputs for programming the divide rate of the device. The divide rates programmed into the device are inversely proportional to the output frequencies generated. For example, programming the device with  $00_{16}$  causes the programmable up-counter to divide by one, providing the maximum output frequency for any given input clock. Programming an  $FF_{16}$  results in the maximum divide rate and the minimum output frequency. To determine the frequency generated by a given programmed divide rate, divide the input clock frequency by the decimal equivalent of the programmed divide rate plus one, times the fixed predivide which is 8 for CLK1 or 16 or CLK2:

$$\text{Input Clock Frequency} / [(\text{Programmed Divide Rate} + 1)_{10} (\text{Fixed Predivide})]$$

#### STR

Positive pulse used to latch data at the eight inputs into the device. This pulse is gated with CLK1 to form the internal latch clock. When CLK1 is the input clock, the STR input

must be positive during the high-to-low transition of CLK1. When CLK2 is the input clock, CLK1 must be tied to  $V_{DD}$  so that the STR input produces the latch clock.

#### RESET

A low on the **RESET** input resets all the stages of the predividers and the programmable up-counter and sets an initial divide rate into the latch. This is to provide a standard initial divide rate at the moment the system begins running. A high on **RESET** enables the counter to run freely and allows programming a new divide rate. The initial state of the up-counter is a divide-by-54 resulting in a total divide rate of 432, after 1024 clock pulses when using CLK1, and 864, after 2048 clock pulses when using CLK2.

#### $V_{DD}$

Positive supply voltage.

#### $V_{SS}$

Negative supply voltage; ground.

### APPLICATION

The programmable frequency generator is directly compatible with the CDP1802 CMOS microprocessor. In Fig. 1 a simple CDP1802 system using this device is shown. TPB may be used as the input clock. At typical CDP1802 system clock frequencies, using TPB as an input to CLK1 results in nearly every possible output of the device being in the audio range. The Q output of the CDP1802 may be used as the OUTPUT ENABLE (OE) of the device. The eight data inputs are connected to the bidirectional data bus which allows the system memory to provide divide rate data to the device. A single N bit or some decoded output of all the N bits may be used as the STR input to latch data into the device. This involves designating some output instruction of the CDP1802 for providing the STR. The output instruction places the data pointed to by the X register on the bus, while simultaneously pulsing the appropriate N bits. By the internal gating of TPB and STR, when TPB is fed into CLK1, the resulting latch clock terminates while the data is still valid on the 8-bit bus. If TPB is fed into CLK2, it is necessary to provide an external AND gate for the appropriate N bits and TPB, to preserve this timing feature. The same signal that feeds the CLEAR input of the CDP1802 may be used as the **RESET** signal to this device.

As an example of programming the frequency generator, assume a 64 instruction is selected as the output code used to program the device. Let machine register E point to the data to be latched. N2 is the only N bit pulsed by a 64 instruction and may be fed directly to the STR input if TPB is fed to CLK1. An EE instruction makes RE the X register. Following this with a 64 instruction puts the data pointed to by RE onto the data bus and raises the N2 bit. TPB, which is within the duration of the N2 pulse, causes the internal latch clock to terminate before the data bus loses validity. The latch in the device continually passes the data inputs through to the outputs of the latch as long as CLK1 and STR are high. Once CLK1 goes low, data is locked in. A 7B instruction then sets the Q line high which, if connected to OE, allows the OUT to toggle at the desired rate.

#### Code:

EE RE is the X register  
64 M(E)←BUS N2 pulsed high  
7B Q turned on

### CDP1863, CDP1863C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $C_L = 50\text{ pF}$

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS						UNITS
		CDP1863			CDP1863C			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Clock 1 Frequency	$t_{CLK1}$	5	—	—	2	—	—	MHz
	10	—	—	5	—	—	—	
Clock 2 Frequency	$t_{CLK2}$	5	—	—	4	—	—	MHz
	10	—	—	8	—	—	—	
Clock 1 Width	$t_1$	5	250	—	—	250	—	ns
	10	—	100	—	—	—	—	
Clock 2 Width	$t_2$	5	125	—	—	125	—	ns
	10	—	70	—	—	—	—	
Clock 1 to Clockout	$t_{CL1}$	5	—	1	1.7	—	1	$\mu\text{s}$
	10	—	—	0.3	0.5	—	—	
Clock 2 to Clockout	$t_{CL2}$	5	—	0.9	1.2	—	0.9	$\mu\text{s}$
	10	—	—	0.3	0.5	—	—	
Reset to Clockout	$t_{CLR}$	5	—	260	375	—	260	ns
	10	—	—	130	170	—	—	
OE Delay to Clockout	$t_{OED}$	5	—	110	150	—	110	ns
	10	—	—	40	70	—	—	
Reset Pulse Width	$t_{RS}$	5	—	120	160	—	120	ns
	10	—	—	60	90	—	—	
Data Setup to Clock 1	$t_{DS}$	5	—	0	20	—	0	ns
	10	—	—	0	10	—	—	
Data Hold to Clock 1	$t_{DH}$	5	—	75	100	—	75	ns
	10	—	—	50	80	—	—	
Data Setup to Strobe	$t_{DSS}$	5	—	0	30	—	0	ns
	10	—	—	0	30	—	—	
Data Hold to Strobe	$t_{DHS}$	5	—	50	100	—	50	ns
	10	—	—	40	60	—	—	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.




Fig. 6 — Timing diagram for the CDP1863 and CDP1863C.

92CM-35035

### CDP1866, CDP1867, CDP1868

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

(Voltage referenced to V<sub>SS</sub> Terminal)

CDP1866, CDP1867, CDP1868 ..... -0.5 to 11 V

CDP1866C, CDP1867C, CDP1868C ..... -0.5 to 7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> + 0.5 V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T<sub>A</sub> = -40 to +60°C (PACKAGE TYPE E) ..... 500 mW

For T<sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mW

For T<sub>A</sub> = -55 to +100°C (PACKAGE TYPE D) ..... 500 mW

For T<sub>A</sub> = +100 to +125°C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 40 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to + 85°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. .... +265°C




Fig. 2 - Functional diagram for the CDP1866.




Fig. 3 - Functional diagram for the CDP1867.




Fig. 4 - Functional diagram for the CDP1868.

CDP1866, CDP1867, CDP1868

TRUTH TABLES FOR THE CDP1866 AND CDP1868

$\overline{\text{MRD}}$ or $\overline{\text{MWR}}$	INPUTS						OUTPUTS			
	CE1	$\overline{\text{CE2}}$	$\overline{\text{CE3}}$	CLK	MA2	MA3	$\overline{\text{CS0}}$	$\overline{\text{CS1}}$	$\overline{\text{CS2}}$	$\overline{\text{CS3}}$
0	1	0	0	1	0	0	0	1	1	1
0	1	0	0	1	1	0	1	0	1	1
0*	1	0	0	1	0	1	1	1	0*	1
0	1	0	0	1	1	1	PREVIOUS STATE			
0	1	0	0	0	X	X	PREVIOUS STATE			
X	X	X	1	X	X	X	1	1	1	1
X	X	1	X	X	X	X	1	1	1	1
X	0	X	X	X	X	X	1	1	1	1
1	X	X	X	X	X	X	1	1	1	1

\*In the CDP1868, CS2 will be valid (CS2=0) only if MRW is low, regardless of the polarity of MRD.

INPUTS			OUTPUTS	
CLK	MA0	MA1	A8	A9
1	0	0	0	0
1	0	1	0	1
1	1	0	1	0
1	1	1	1	1
0	X	X	PREVIOUS STATE	

$\overline{\text{MRD}}$	$\overline{\text{MWR}}$	MRD or MWR
0	0	1
0	1	1
1	0	1
1	1	0




Fig. 5 - 4096-word by 8-bit random-access memory system using the CDP1866.



## CDP1866, CDP1867, CDP1868

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  
 $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF. See Fig. 8

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS						UNITS	
		CDP1866			CDP1866C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Time, Memory Address to CLOCK, $t_{MACL}$	5 10	—	50 25	75 40	—	50 —	75 —	ns	
Minimum Hold Time, Memory Address After CLOCK, $t_{CLMA}$	5 10	—	50 25	75 40	—	50 —	75 —		
Minimum CLOCK Pulse Width $t_{CLCL}$	5 10	—	50 25	75 40	—	50 —	75 —		
Propagation Delay Times:									
Chip Enable to Chip Select, $t_{CECS}$	5 10	—	150 75	225 125	—	150 —	225 —		
MRD or MRW to Chip Select, $t_{MCS}$	5 10	—	125 65	200 125	—	125 —	200 —		
CLOCK to Chip Select, $t_{CLCS}$	5 10	—	175 90	275 150	—	175 —	275 —		
CLOCK to Address, $t_{CLA}$	5 10	—	125 65	200 125	—	125 —	200 —		
Memory Address to Chip Select, $t_{MACS}$	5 10	—	150 75	225 125	—	150 —	225 —		
Memory Address to Address, $t_{MAA}$	5 10	—	80 40	125 60	—	80 —	125 —		

\*Typical values are for  $T_A = 25^\circ\text{C}$ .

ΔMaximum limits of minimum characteristics are the values above which all devices function.





Fig. 8 - CDP1866 timing waveforms.

**CDP1866, CDP1867, CDP1868**

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF. See Fig. 10

CHARACTERISTIC	V <sub>DD</sub> (V)	LIMITS						UNITS	
		CDP1868			CDP1868C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Times:									
Chip Enable to CLOCK,	t <sub>CECL</sub>	5	—	50	75	—	50	75	ns
Memory Address to CLOCK,	t <sub>MACL</sub>	5	—	50	75	—	50	75	
Minimum Hold Times:									
Chip Enable After CLOCK,	t <sub>CLCE</sub>	5	—	50	75	—	50	75	
Memory Address After CLOCK,	t <sub>CLMA</sub>	5	—	50	75	—	50	75	
Minimum CLOCK Pulse Width,	t <sub>CLLCL</sub>	5	—	50	75	—	50	75	
Propagation Delay Times:									
CLOCK to Chip Select,	t <sub>CLCS</sub>	5	—	175	275	—	175	275	
Chip Enable to Chip Select,	t <sub>CECS</sub>	5	—	150	225	—	150	225	
Chip Enable 3 to Chip Select,	t <sub>C3CS</sub>	5	—	150	225	—	150	225	
MRD or MRW to Chip Select,	t <sub>MCS</sub>	5	—	125	200	—	125	200	
CLOCK to Address,	t <sub>CLA</sub>	5	—	125	200	—	125	200	
Memory Address to Chip Select,	t <sub>MACS</sub>	5	—	125	200	—	125	200	
Memory Address to Address,	t <sub>MAA</sub>	5	—	80	120	—	80	120	
		10	—	40	60	—	—	—	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal.  
 ΔMaximum limits of minimum characteristics are the values above which all devices function.



\*SEE TRUTH TABLE FOR MRD+MRW  
 †CS2 WILL BE VALID (CS2-D) ONLY IF MRW IS LOW REGARDLESS OF MRD SIGNAL POLARITY.

Fig. 10 - CDP1868 timing waveforms.

# CDP1869C, CDP1870C, CDP1876C

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )  
 Voltage referenced to  $V_{SS}$  Terminal  
 CDP1869C, CDP1870C, CDP1876C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD}$  +0.5 V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):  
 For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW  
 For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at  $12\text{ mW}/^\circ\text{C}$  to 200 mW  
 For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW  
 For  $T_A = +100$  to  $125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at  $12\text{ mW}/^\circ\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR  
 For  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):  
 PACKAGE TYPE D .....  $-55$  to  $+125^\circ\text{C}$   
 PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):  
 At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$




Fig. 1(a) - System diagram using CDP1869C and CDP1870C (Composite Outputs).  
 See Fig. 1(b) using CDP1876C (RGB Bond Option Outputs).

## CDP1869C, CDP1870C, CDP1876C

### OPERATION

The CPU is clock independent of the VIS and is not involved in screen refresh, although a CPU clock output ( $\frac{1}{2}$  DOT rate) is provided. At this clock rate 787 instructions (1080 for PAL) can be executed during non-display time. **PRE-DISPLAY** provides synchronization between the CPU and the VIS. Various system configurations for the CDP1869C/CDP1870C VIS are easily implemented due to:

#### PAGE MEMORY

- 20 Characters x 12 Lines— Requires 240 Bytes of RAM
- 40 Characters x 24 Lines— Requires 960 Bytes of RAM

#### Character Memory—Can be RAM or ROM

- 32 Different (or any Combination of) Characters—Requires 256 Bytes (NTSC)
- 64 Different Characters— Requires 512 Bytes (NTSC)
- 128 Different Characters— Requires 1024 Bytes (NTSC)
- 256 Different Characters— Requires 2048 Bytes (NTSC)

Character memory requirements for PAL are the same as NTSC in most alphanumeric applications, but are 12.5% higher for graphics applications due to the larger character matrix (6x9) used for PAL.

#### Color

Color information may be stored in the two extra bits in each character byte (characters are only six dots wide), providing a choice of up to four colors for each character. With 128 different characters, only seven bits are required in the page memory and the eighth bit expands the choice of colors up to eight.

#### Graphics and Motion

Graphics and motion may be accomplished with two basic techniques. The first is by character selection. In this approach the desired graphics and motion symbols are stored in ROM or RAM. In a system where the character memory is all ROM, all the possible required positions within a character space are stored in the ROM. Graphics are accomplished by selecting the appropriate graphic character for each screen position. If the character memory is RAM then not all combinations need be stored in the character memory since they can be modified as required during operation. Motion in increments as small as one character space are possible.

A second technique may be used for more sophisticated motion, in which it is desired to move the displayed object in increments smaller than a normal character space. In this technique the object is moved within a character space using a bit-map approach, with object stored in the RAM character memory. The object is moved by rewriting the dots of the character space matrix, thereby continuously repositioning the object within its character space. As the object reaches the "edge" of its character space, that character space is moved and the object is repositioned. For example, if the object reaches the left edge of the character space, then that character space is moved to the left via the page memory and the object is rewritten on the right side of the character space.

Thus, the object moves smoothly across the screen one pixel at a time. Objects larger than one character space may also be moved using a similar technique.

#### Bit Map Operation

The VIS may be used to display data in a bit-map format, offering a high resolution display (up to 46,080 pixels) with up to 7,680 color blocks (8 colors). In this mode, the character memory addresses and the page memory addresses are used to address a single bit-map memory, instead of separate PAGE and CHARACTER memories. X-Y coordinates are located by implementing the appropriate software.

**RGB Bond-Out Option (CDP1876C)**—The CDP1870C may be ordered with an alternate pin-out to provide direct drive to the internal TV chassis red, green, and blue amplifiers. For the CDP1876C, the LUM, PAL CHROM, and NTSC CHROM outputs become the RED, BLUE, and GREEN outputs, respectively.

In the RGB mode of operation, the RF, IF, and color demodulator circuits of the TV chassis are bypassed and the composite sync, video, and color information are supplied directly to the appropriate chassis sections. Since no color subcarrier is used, the CHROM crystal is not needed, although the XTAL CHROM input must be terminated (Fig. 1(b)). The CDP1876C, RGB Bond-Out option, offers higher color resolution and simpler interfacing than the CDP1870C composite interface systems when used with direct internal TV chassis systems.




Fig. 1(b) - System diagram (same as that shown in Fig. 1(a) using CDP1876C (RGB Bond-Out Option)).

**CDP1869C - Address and Sound Generator**—This circuit formats and controls sound, page-memory addressing, and character-memory addressing. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1870C timing signals.

## CDP1869C, CDP1870C, CDP1876C

### OPERATION (Cont'd)

address space in the SINGLE-PAGE MODE or in the entire 2048-byte address space in the DOUBLE-PAGE MODE.

When the CMEM ACCESS MODE bit is set high, the address inputs (MA0/8-MA7/15) from the CPU that are present during the OUT 5 Instruction are latched in the page-memory address register via the internal MA0-MA10 bus and are multiplexed to the page-memory outputs (PMA0-PMA10), during non-display time. The data in the page-memory address register, which remains latched until an OUT 6 Instruction is executed or until the CMEM ACCESS MODE bit is reset, provides a stable address to the page memory, which essentially reduces it to a single location. This location is read from or written to by selecting the page-memory at address space F800<sub>16</sub>-FFFF<sub>16</sub>, with the data supplied over the CPU 8-bit data bus. (The actual location within F800<sub>16</sub>-FFFF<sub>16</sub> is unimportant since the page-memory address is already latched.) The OUT 6 Instruction is not required in this mode.

The page-memory data outputs (PMD0-PMD7) provide the character-memory "Column" addresses, which select a particular character. Since the page-memory address location is latched, the address inputs (MA0/8-MA7/15) from the CPU are available to access the character-memory via the internal MA0-3 bus, which is multiplexed to the character-memory outputs (CMA0-CMA3) during non-display time. The CMA0-CMA3 outputs provide the character-memory "Row" addresses, which select a particular line of dots within a character. The character-memory is selected at address space F400<sub>16</sub>-F7FF<sub>16</sub>. Although 1024 bytes of address space is decoded, only 8 memory locations (16 locations in the 16-LINE HI-RES mode) are required and the character-memory addressing will wrap (repeat) for the rest of the 1K address space. The CMWR output, which is connected to the WRITE input of the character-memory, and the CMSEL output, which is connected to the CDP1870C CMSEL input, are also enabled at this time. The data to be read from or written to the character-memory is multiplexed through the CDP1870C internal 8-bit data bus via the BUS0-BUS7 inputs from the CPU.

This mode of operation is useful to initially load the character-set into the RAM character-memory since fewer program instructions are required than with the following Character-Memory Access Mode.

4. **CHARACTER-MEMORY ACCESS MODE (Without Display Disturb)**—This mode is used to read or write data in the character-memory, without disturbing the current display data. Operation is the same as the Character-Memory Access Mode (with Display Disturb), with the following exceptions.

After the CMEM ACCESS MODE bit is set high, the OUT 6 Instruction is used to load the page-memory address register with the address input (MA0/8-MA7/15) from the CPU via the internal MA0-MA10 bus. These 11 data bits (PMA0-PMA10) are multiplexed via the internal MA0-MA10/PRA0-PRA10 bus to the page-memory outputs (PMA0-PMA10), during non-display time. The address remains latched until a new OUT 6 Instruction is executed, to latch new data, or until the CMEM ACCESS MODE bit is reset.

This mode provides a means to select a page-memory location that is not part of the current display or a location that is outside of the display window in the

page-memory, rather than a random location, as in MODE 3 (above). Reading and writing to the character-memory remains the same as in MODE 3.

In both MODE 3 and MODE 4, the character-memory access mode is disabled by programming the CMEM ACCESS MODE bit low (reset), using the OUT 5 Instruction. When accessing the page-memory, if the DOUBLE-PAGE bit is not set (low), PMA10 is not used and does not have to be programmed. When accessing the character-memory, during double-page operation (DOUBLE-PAGE bit set high), CMA3 is not used and does not have to be programmed.

**OUT 7 Instruction**—This instruction uses 9 data bits to load the home-address register bits (HMA2-HMA10) via the internal MA2-MA10 bus. The home-address register outputs (HMA2-HMA10) are transferred to the refresh-address counter at the end of each display frame. The home address determines which row of characters from the page-memory is used to start the display at the top left-hand corner of the screen. In the FULL RES HORZ MODE (CDP1870), the home address must be an even multiple of 40. In the HALF RES HORZ MODE (CDP1870C), the home address must be an even multiple of 20. Therefore, the HMA0 and HMA1 bits are automatically set low internally and do not have to be programmed.

The OUT 7 Instruction is used to define a display window which can be moved through multiple pages of display RAM in various roll and scroll operations. As shown in Table 8, the total characters displayed per frame can be less than the maximum display page-memory size. The OUT 7 Instruction is used to display the remaining page-memory up to the maximum display page-memory size using a scroll technique.

For example, using line 4 in Table 8, 480 characters will be displayed as 24 rows of 20 characters. However, the maximum display page-memory size is 960. If the home address was initially set to zero, the last row of characters on the screen will begin at page-memory location 460. To display the next row of characters in the remaining 480 locations of page memory, an OUT 7 Instruction is executed with the home address set at 20(14<sub>16</sub>). The last row of characters now displayed will begin at location 480, the start of the second 480 locations of page-memory. This sequence can be continued with successive multiples of 20 loaded into the home-address register up to the maximum display page-memory size minus 20 (940). The display window appears to scroll through the page-memory with old data shifted off the top of the screen, but retained in page-memory, as new data is presented at the bottom of the screen. During this sequence when the final page-memory address count (as determined by the maximum display page-memory size) is reached, prior to the end of the display window, zero is loaded into the refresh address counter and the next row of characters displayed will be the first row in page-memory. Thus, the display will appear to have rolled around from the beginning of the page-memory to the bottom of the screen.

The roll operation is automatic when the final page-memory address count is reached prior to the end of the display window. The scroll operation occurs when the OUT 7 Instruction is executed, but is automatic in that the display window data does not have to be rewritten in the page-memory as the display window changes. The home-address modes in Table 8 indicate which operations (scroll, roll) are possible with each format combination.

CDP1869C, CDP1870C, CDP1876C

OPERATION (Cont'd)




Fig. 2 - CDP1869C block diagram.




Fig. 3 - CDP1870C and CDP1876C block diagram.

## CDP1869C, CDP1870C, CDP1876C

### FUNCTIONAL DESCRIPTION OF CDP1870C TERMINALS

#### **PREDISPLAY (Output):**

An output signal that goes low one horizontal line before the start of the display field. This output may be connected to the CPU to provide advance warning of a refresh operation.

#### **DISPLAY (Output):**

An output signal that is low during the display field. This signal is connected to the CDP1869C to provide synchronization timing during a screen refresh.

#### **PCB—PAGE-MEMORY**

##### **COLOR BIT (Input):**

The page-memory color bit expands the character color information to 3 bits (8 colors, Table 3). It may also be used to expand the character-memory addressing when only 4 dot colors are required.

#### **CCB0, CCB1—CHARACTER-MEMORY**

##### **COLOR BITS (I/O):**

The character-memory color bit inputs provide character color data. These two inputs select one of four colors (Table 3). When the CMSEL input is high during non-display periods, CCB0 and CCB1 are multiplexed to the CPU data bus (BUS 6, BUS 7) to provide character memory READ/WRITE data.

#### **CDB0-CDB5—CHARACTER-MEMORY**

##### **DATA BITS (I/O):**

The character-memory data bit inputs provide character data during screen refresh periods. When the CMSEL input is high during non-display periods, CDB0-CDB5 are multiplexed to the CPU data bus (BUS0-BUS5) to provide character memory READ/WRITE data.

#### **BUS 0-BUS 7 (I/O):**

The 8-bit bidirectional data bus that is normally connected directly to the CPU. During non-display periods, these I/O lines serve a dual function. If the CMSEL input is high, BUS 0-BUS 7 provide character-memory READ/WRITE data. If the  $\overline{N=3}$  input (OUT 3 instruction) is low, BUS 0-BUS 7 provide input data to the CDP1870C command register. These data are latched on the high-to-low transition of TPB when MRD is low.

#### **V<sub>SS</sub>:**

Ground.

#### **$\overline{N=3}$ (Input):**

An input signal from the CDP1869C that is low during an OUT 3 instruction from the CPU. This input is used to select the CDP1870C command register.

#### **EVS, EHS—EXTERNAL VERTICAL SIGNAL, EXTERNAL HORIZONTAL SIGNAL (Inputs):**

The active low external vertical and horizontal sync signals synchronize the VIS to an external system. When not used, these inputs must be connected high.

#### **XTAL (Input), $\overline{XTAL}$ (Output)—CHROM COLOR CHROMINANCE CRYSTAL**

The color chrominance crystal inputs are normally connected to a 7.15909-MHz crystal (NTSC) or an 8.867236-MHz crystal (PAL) to provide a burst and color data input clock. The XTAL input may be connected to an external generator. (With the RGB Bond-Out option, CDP1876C, the chrominance crystal is not required although the XTAL input must be terminated.)

#### **NTSC CHROM (Output):**

The United States National Television System Committee (NTSC), standard color video output signal. This output provides a composite signal containing chrominance information and 11 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876C, this output provides the GREEN drive.)

#### **PAL CHROM (Output):**

The European Phase Alternation Line (PAL), standard color video output signal. This output provides a composite signal containing chrominance information and 14 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876C, this output provides the BLUE drive.)

#### **LUM—LUMINANCE (Output):**

The luminance output signal provides video dot brightness information. (With the RGB Bond-Out option, CDP1876C, this output provides the RED drive.)

#### **COMPSYNC (Output):**

The composite TV synchronization signal provides active low pulses at the line (horizontal) and frame (vertical) rates.

#### **HSYNC (Output):**

The horizontal synchronization signal provides an active low pulse at the TV line rate. It is connected to the CDP1869C to control timing synchronization.

#### **BURST (Output):**

This output provides an active high pulse following the horizontal sync pulse. It indicates when the color reference signal is being output, however, it is not required for normal operation.

#### **CMSEL—CHARACTER-MEMORY**

##### **SELECT (Input):**

The character-memory select input, from the CDP1869C, indicates a character-memory READ/WRITE operation. When CMSEL is high, the 8-bit bidirectional data bus from the CPU is multiplexed to the CCB0, CCB1, and CDB0-CDB5 I/O lines to provide character-memory data. This input is active only during non-display periods.

#### **TPB (Input):**

An active high pulse from the CPU that occurs once in each machine cycle, following the TPA pulse. This input pulse is used to latch the CDP1870C command register data on the high-to-low transition, when the  $\overline{N=3}$  and MRD inputs are low.

#### **MRD—MEMORY READ (Input):**

An active low pulse from the CPU indicating a memory READ cycle. This signal enables the command register clock and selects the direction of data flow in the data bus multiplexer. When this signal is low, a CPU READ operation is in progress.

#### **ADDSTB—MEMORY ADDRESS**

##### **STROBE (Output):**

The ADDSTB output signal is connected to the CDP1869C to provide the page and character-memory address counter clock during display time.

#### **XTAL (Input), $\overline{XTAL}$ (Output)—DOT**

##### **CRYSTAL:**

The dot crystal inputs are normally connected to a 5.67-MHz crystal (NTSC) or a 5.626-MHz crystal (PAL) that is used to provide horizontal, vertical, and control timing. The XTAL input may be connected to an external generator.

#### **CPUCLK—CLOCK (Output):**

A clock output equal to  $\frac{1}{2}$  the DOT frequency. It may be connected to the CPU CLOCK input terminal. At this frequency, 2947 instructions per frame are available, with 787 instructions occurring during the non-display period.

#### **PAL/NTSC (Input):**

This input selects either PAL or NTSC operation. When the PAL/NTSC input is high, the VIS provides PAL compatible output signals. When the PAL/NTSC input is low, the VIS provides NTSC compatible output signals.

#### **V<sub>DD</sub>:**

Positive supply voltage.

CDP1869C, CDP1870C, CDP1876C




Fig. 4(a) - ADDSTB timing diagram.




Fig. 4(b) - Horizontal timing diagram.




Fig. 4(c) - Vertical timing diagram.




### CDP1869C, CDP1870C, CDP1876C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40^\circ$  to  $85^\circ$  C,  $C_L = 50$  pF  
 $V_{DD} \pm 5\%$ , Except as noted

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS			UNITS	
		CDP1869C CDP1870C, CDP1876C				
		Min.	Typ.*	Max.		
<b>Refresh Memory Timing - See Fig. 6</b>						
ADDSTB Delay Time From DOT Clock	$t_{ASD}$	5	—	215	—	ns
Page Memory Address Delay From ADDSTB	$t_{PMD}$	5	—	300	—	
Character Data and Color Bits Set-up Time	$t_{DS}$	5	—	250	—	

\*Typical values are for  $T_A = 25^\circ$  C and nominal  $V_{DD}$ .



\* AVAILABLE PAGE AND CHARACTER MEMORY ACCESS TIME  
 FULL HORIZ RESOLUTION =  $(\text{DOT CLK} \times 6) - t_{PMD} - t_{DS}$   
 HALF HORIZ RESOLUTION =  $(\text{DOT CLK} \times 12) - t_{PMD} - t_{DS}$   
 TYPICAL AVAILABLE ACCESS TIME (NTSC, 5 V):  
 (176.4 x 6) - 300 - 250 = 508.4 ns (FULL RES.)  
 (176.4 x 12) - 300 - 250 = 1.117  $\mu$ s (HALF RES.)

92CM - 35918

Fig. 6 - Refresh memory timing waveforms.

## CDP1869C, CDP1870C, CDP1876C

Table 8  
DISPLAY FORMAT COMBINATIONS (FULL COLOR SYSTEM)

COMMAND DATA					CHAR DISPLAY MATRIX	CHAR/ ROW	CHAR ROWS/ FRAME	TOTAL CHAR/ FRAME
CDP1870C FRES HORZ	CDP1869C FRES VERT	CDP1869C DOUBLE PAGE	CDP1869C 16-LINE HI-RES	CDP1869C 9-LINE				
0	0	0	0	1	6 x 8	20	12	240
0	0	0	1	1	6 x 16	20	6	120
0	0	1	0	1	6 x 8	20	12	240
0	1	0	0	1	6 x 8	20	24	480
0	1	0	1	1	6 x 16	20	12	240
0	1	1	0	1	6 x 8	20	24	480
1	0	0	1	1	6 x 16	40	6	240
1	0	1	0	1	6 x 8	40	12	480
1	1	0	0	1	6 x 8	40	24	960
1	1	0	1	1	6 x 16	40	12	480
1	1	1	0	1	6 x 8	40	24	960
0	0	0	0	0	6 x 9	20	12	240
0	1	0	0	0	6 x 9	20	24	480
1	1	0	0	0	6 x 9	40	24	960

NOTE: ALL OTHER COMMAND COMBINATIONS ARE INVALID AND WILL RESULT IN IMPROPER DISPLAY OPERATION.

\*NTSC Format \*\*PAL Format. ■=7 BITS FOR CHARACTER ADDRESS DATA, 1 BIT FOR COLOR DATA

Table 9

### CDP1869 COMMAND REGISTER CODES

CPU I/O INSTRUCTION	MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8
OUT 4	0*	TONE ÷ 2 <sup>6</sup>	TONE ÷ 2 <sup>5</sup>	TONE ÷ 2 <sup>4</sup>	TONE ÷ 2 <sup>3</sup>	TONE ÷ 2 <sup>2</sup>	TONE ÷ 2 <sup>1</sup>	TONE ÷ 2 <sup>0</sup>
OUT 5	WN OFF	WN FREQ SEL2	WN FREQ SEL1	WN FREQ SEL0	WN AMP 2 <sup>3</sup>	WN AMP 2 <sup>2</sup>	WN AMP 2 <sup>1</sup>	WN AMP 2 <sup>0</sup>
OUT 6	X	X	X	X	X	PMA10 REG	PMA9 REG	PMA8 REG
OUT 7	X	X	X	X	X	HMA10 REG	HMA9 REG	HMA8 REG

X=DON'T CARE

\*=MUST BE PROGRAMMED LOW

\*\*=ALWAYS SET LOW INTERNALLY

\*\*\*=MUST BE PROGRAMMED LOW DURING 9-LINE OPERATION

CDP1869C, CDP1870C, CDP1876C




Fig. 9 - Character display matrix size.


Table 10  
CDP1870C COMMAND REGISTER CODE

CPU I/O INSTRUCTION	BUS 7	BUS 6	BUS 5	BUS 4	BUS 3	BUS 2	BUS 1	BUS 0
OUT 3	FRES HORZ	COLB1	COLB0	DISP OFF	CFC	BKG RED	BKG BLUE	BKG GREEN

CDP1871A, CDP1871AC

Advance Information/  
Preliminary Data

CMOS Keyboard Encoder



Features:

- Directly interfaces with CDP1800-series microprocessors
- Low power dissipation
- 3-State outputs
- Scans and generates code for 53 key ASCII keyboard plus 32 HEX keys (SPST mechanical contact switches)
- Shift, control, and alpha lock inputs
- RC-controlled debounce circuitry
- Single 4 to 10.5 V supply (CDP1871A); 4 to 6.5 V (CDP1871AC)
- N-key lockout

The RCA-CDP1871A is a keyboard encoder designed to directly interface between a CDP1800-series microprocessor and a mechanical keyboard array, providing up to 53 ASCII coded keys and 32 HEX coded keys, as shown in the system diagram (Fig. 1).

The keyboard may consist of simple single-pole single-throw (SPST) mechanical switches. Inputs are provided for alpha-lock, control, and shift functions, allowing 160 unique codes. An external R-C input is available for user-selectable debounce times. The N-key lock-out feature pre-

vents unwanted key codes if two or more keys are pressed simultaneously.

The CDP1871A and CDP1871AC are functionally identical. They differ in that the CDP1871A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1871AC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800-series microprocessor system using the CDP1871A.

## CDP1871A, CDP1871AC

STATIC ELECTRICAL CHARACTERISTIC at  $T_A = -40$  to  $+85^\circ\text{C}$ , except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS		
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1871AD CDP1871AE			CDP1871ACD CDP1871ACE					
				MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.			
Quiescent Device Current	$I_{DD}$	— 0,10	0,5 10	5 10	— —	0.1 1	50 200	— —	1 —	200 —	$\mu\text{A}$	
Output Low Drive (sink) Current (except debounce and D1-D11)	$I_{OL}$	0.4 0.5	0,5 0,10	5 10	0.5 1	1 2	— —	0.5 —	1 —	— —	mA	
Debounce	$I_{OL}$	0.4 0.5	0,5 0,10	5 10	0.75 1	1.5 2	— —	0.75 —	1.5 —	— —		
D1-D11	$I_{OL}$	0.4 0.5	0,5 0,10	5 10	.05 0.1	0.1 0.2	— —	.05 —	0.1 —	— —		
Output High Drive (Source) Current	$I_{OH}$	4.6 9.5	0,5 0,10	5 10	-0.3 -0.75	-0.6 -1.5	— —	-0.3 —	-0.6 —	— —		
Input Low Voltage (except Debounce)	$V_{IL}$	0.5,4,5 1,9	—	5 10	—	—	1.5 3	—	—	1.5 —	V	
Input High Voltage (except Debounce)	$V_{IH}$	0.5,4,5 1,9	—	5 10	3.5 7	—	—	3.5 —	—	—		
Debounce Schmitt Trigger Input Voltage	$V_D$	0.4 0.5	—	5 10	2.0 4.0	3.3 6.3	4.0 8.0	2.0 —	3.3 —	4.0 —		
Positive Trigger Voltage	$V_D$	0.4	—	5	0.8	1.8	3.0	0.8	1.8	3.0		
Negative Trigger Voltage	$V_N$	0.5 0.4	—	10 5	1.9 0.3	4.0 1.6	6.0 2.6	— 0.3	— 1.6	— 2.6		
Hysteresis	$V_H$	0.5	0,10	10	0.7	2.3	4.7	—	—	—		
Output Voltage Low Level	$V_{OL}$	— —	0,5 0,10	5 10	— —	0 0	.05 .05	— —	0 —	.05 —		
Output Voltage High Level	$V_{OH}$	— —	0,5 0,10	5 10	4.95 9.95	5 10	— —	4.95 —	5 —	— —		
Input Leakage Current (except S1-S8, Shift, Control)	$I_{IN}$	— —	0,5 0,10	5 10	— —	.01 .01	1 1	— —	.01 —	1 —		$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	0.5 0,10	0,5 0,10	5 10	— —	.01 .02	1 2	— —	.02 —	2 —		
Pull-Down Resistor Value (S1-S8, Shift, Control)	$R_{PD}$	—	—	—	7	14	24	7	14	24	k $\Omega$	
Operating Current (All-outputs unloaded)	$I_{oper}$	0.5,4,5 1,9	0,5 0,10	5 10	— —	0.6 2.7	— —	— —	0.6 —	— —	mA	


\*Typical values are for  $T_A = +25^\circ\text{C}$ . and nominal  $V_{DD}$ .

CDP1871A, CDP1871AC

TABLE 3 — DRIVE AND SENSE LINE KEYBOARD CONNECTIONS‡

SENSE LINES	DRIVE LINES												D <sub>7</sub>	D <sub>8</sub> †	D <sub>9</sub> †	D <sub>10</sub> †	D <sub>11</sub> †
	D <sub>1</sub>	D <sub>2</sub>		D <sub>3</sub>		D <sub>4</sub>		D <sub>5</sub>		D <sub>6</sub>							
S <sub>1</sub>	SP	0	(	8	'	@	H	H	P	P	X	X	SPACE	80 <sub>16</sub>	88 <sub>16</sub>	90 <sub>16</sub>	98 <sub>16</sub>
	0	8	@	NUL	h	BS	p	DLE	x	CAN							
S <sub>2</sub>	!	1	)	9	A	A	l	l	Q	Q	Y	Y		81 <sub>16</sub>	89 <sub>16</sub>	91 <sub>16</sub>	99 <sub>16</sub>
	1	9	a	SOH	i	HT	q	DC1	y	EM							
S <sub>3</sub>	"	2	*	:	B	B	J	J	R	R	Z	Z	LINE FEED	82 <sub>16</sub>	8A <sub>16</sub>	92 <sub>16</sub>	9A <sub>16</sub>
	2	:	b	STX	j	LF	r	DC2	z	SUB							
S <sub>4</sub>	#	3	+	;	C	C	K	K	S	S	{	{	ESCAPE	83 <sub>16</sub>	8B <sub>16</sub>	93 <sub>16</sub>	9B <sub>16</sub>
	3	;	c	ETX	k	VT	s	DC3	[	ESC							
S <sub>5</sub>	\$	4	<	,	D	D	L	L	T	T	\	\		84 <sub>16</sub>	8C <sub>16</sub>	94 <sub>16</sub>	9C <sub>16</sub>
	4	,	d	EOT	l	FF	t	DC4	\	FS							
S <sub>6</sub>	%	5	=	-	E	E	M	M	U	U	}	}	CARRIAGE RETURN	85 <sub>16</sub>	8D <sub>16</sub>	95 <sub>16</sub>	9D <sub>16</sub>
	5	-	e	ENQ	m	CR	u	NAK	]	GS							
S <sub>7</sub>	&	6	>	.	F	F	N	N	V	V	~	~		86 <sub>16</sub>	8E <sub>16</sub>	96 <sub>16</sub>	9E <sub>16</sub>
	6	.	f	ACK	n	SO	v	SYN	†	RS							
S <sub>8</sub>	'	7	?	/	G	G	O	O	W	W	DEL	—	DELETE	87 <sub>16</sub>	8F <sub>16</sub>	97 <sub>16</sub>	9F <sub>16</sub>
	7	/	g	BEL	o	SI	w	ETB	—	US							

KEY:	SHIFT*	ALPHA*
	NORMAL	CONTROL*

\*CONTROL overrides SHIFT and ALPHA  = NO RESPONSE

‡Showing ASCII outputs for all combinations with and without SHIFT, ALPHA LOCK and CONTROL.

†Drive lines 8, 9, 10, and 11 generate non-ASCII hex values which can be used for special codes.

TABLE 4 — HEXIDECIMAL VALUES OF ASCII CHARACTERS

BITS					MSD										
					b7	b6	b5	b4	b3	b2	b1	HEX	0	1	2
LSD	0	0	0	0	0	NUL	DLE	SP	0	@	P	\	p		
	0	0	0	1	1	SOH	DC1	!	1	A	Q	a	q		
	0	0	1	0	2	STX	DC2	"	2	B	R	b	r		
	0	0	1	1	3	ETX	DC3	#	3	C	S	c	s		
	0	1	0	0	4	EOT	DC4	\$	4	D	T	d	t		
	0	1	0	1	5	ENQ	NAK	%	5	E	U	e	u		
	0	1	1	0	6	ACK	SYN	&	6	F	V	f	v		
	0	1	1	1	7	BEL	ETB	/	7	G	W	g	w		
	1	0	0	0	8	BS	CAN	(	8	H	X	h	x		
	1	0	0	1	9	HT	EM	)	9	I	Y	i	y		
	1	0	1	0	A	LF	SUB	*	:	J	Z	j	z		
	1	0	1	1	B	VT	ESC	+	;	K	[	k	{		
	1	1	0	0	C	FF	FS	,	<	L	\	l			
	1	1	0	1	D	CR	GS	-	=	M	]	m	}		
	1	1	1	0	E	SO	RS	.	>	N	†	n	~		
	1	1	1	1	F	SI	US	/	?	O	—	o	DEL		

CDP1871A, CDP1871AC




Fig. 3 — CDP1871A dynamic timing diagram (non-repeat).





Fig. 4 — CDP1871A dynamic timing diagram (repeat).

## CDP1872C, CDP1874C, CDP1875C

Advance Information/  
Preliminary DataHigh-Speed  
8-Bit Input and Output Ports**Features:**

- Parallel 8-bit input/output register with buffered outputs
- High-speed data-in to data-out:  
85 ns (max.) at  $V_{DD}=5\text{ V}$
- Flexible applications in microprocessor systems as buffers and latches
- High order address-latch capability in CDP1800 series microprocessor systems
- Output sink current=5 mA (min.) at  $V_{DD}=5\text{ V}$
- 3-state output—CDP1872C and CDP1874C

The RCA-CDP1872C, CDP1874C and CDP1875C devices are high-speed 8-bit parallel input and output ports designed for use in the CDP1800 microprocessor system and for general use in other microprocessor systems. The CDP1872C and CDP1874C are 8-bit input ports; the CDP1875C is an 8-bit output port.



These devices have flexible capabilities as buffers and data latches and are reset by  $\overline{\text{CLR}}$  input when the data strobe is not active.

The CDP1872C and CDP1874C are functionally identical except for device selects. The CDP1872C has one active low and one active high select; the CDP1874C has two

active high device selects. These devices also feature 3-state outputs when deselected. Data is strobed into the register on the leading edge of the CLOCK and latched on the trailing edge of the CLOCK.

The CDP1875C is an output port with data latched into the registers when the device selects are active. There are two active high and one active low selects. The output buffers are enabled at all times.

These devices are supplied in 22-lead hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 22-lead dual-in-line plastic packages (E suffix).





CDP1872C, CDP1874C, CDP1875C




Fig. 2—Equivalent logic diagram (1 of 8 latches shown) for CDP1874C.




Fig. 3—Equivalent logic diagram (1 of 8 latches shown) for CDP1875C.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A=25^\circ\text{C}$ ,  $V_{DD}=5\text{V}$ ,  $t_r, t_f=10\text{ns}$ ,  $V_{IH}=0.7V_{DD}$ ,  $V_{IL}=0.3V_{DD}$ ,  $C_L=150\text{pF}$

CHARACTERISTIC	LIMITS		UNITS	
	CDP1872C CDP1874C			
	Typ.*	Max.†		
<b>Input Port (Fig. 4)</b>				
Output Enable	$t_{EN}$	45	90	ns
Output Disable	$t_{DIS}$	45	90	
Clock to Data Out	$t_{CLO}$	45	90	
Clear to Output	$t_{CRO}$	80	160	
Data In to Data Out	$t_{DIO}$	50	85	
Minimum Data Setup Time	$t_{DSU}$	10	30	
Data Hold Time	$t_{DH}$	10	30	
Minimum Clock Pulse Width	$t_{CL}$	30	60	
Minimum Clear Pulse Width	$t_{CR}$	30	60	

\* Typical values are for  $T_A=25^\circ\text{C}$  and  $V_{DD} \pm 5\%$ .

† Maximum values are for  $T_A=85^\circ\text{C}$  and  $V_{DD} \pm 5\%$ .






Fig. 4—Timing waveforms for CDP1872C and CDP1874C (input-port types).

CDP1872C, CDP1874C, CDP1875C



92CS-33003

Fig. 7-CDP1872C used as an input port and selected by CDP1873C.



92CS-33002

Fig. 8-CDP1874C and CDP1875C used as input/output buffers.

CDP1873C

**MAXIMUM RATINGS, Absolute-Maximum Values:**

- DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)  
(Voltage referenced to V<sub>SS</sub> terminal) ..... -0.5 to +7 V
- INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> +0.5 V
- DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA
- POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):  
For T<sub>A</sub>=-40 to +60°C (PACKAGE TYPE E) ..... 500 mW  
For T<sub>A</sub>=+60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mW  
For T<sub>A</sub>=-55 to +100°C (PACKAGE TYPE D) ..... 500 mW  
For T<sub>A</sub>=+100 to +125°C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW
- DEVICE DISSIPATION PER OUTPUT TRANSISTOR  
For T<sub>A</sub>=FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW
- OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):  
PACKAGE TYPE D ..... -55 to +125°C  
PACKAGE TYPE E ..... -40 to +85°C
- STORAGE-TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150°C
- LEAD TEMPERATURE (DURING SOLDERING):  
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. .... +265°C

**STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = - 40 to + 85°C, except as noted**

CHARACTERISTIC	CONDITIONS			LIMITS			UNITS
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	CDP1873C			
				Min.	Typ.*	Max.	
Quiescent Device Current, I <sub>DD</sub>	—	0, 5	5	—	5	50	μA
Output Low Drive (Sink) Current, I <sub>OL</sub>	0.4	0, 5	5	6	12	—	mA
Output High Drive (Source) Current, I <sub>OH</sub>	4.6	0, 5	5	-4	-7	—	mA
Output Voltage Low-Level, V <sub>OL</sub> Δ	—	0, 5	5	—	0	0.1	V
Output Voltage High Level, V <sub>OH</sub> Δ	—	0, 5	5	4.9	5	—	
Input Low Voltage, V <sub>IL</sub>	0.5, 4.5	—	5	—	—	1.5	V
Input High Voltage, V <sub>IH</sub>	0.5, 4.5	—	5	3.5	—	—	
Input Leakage Current, I <sub>IN</sub>	Any Input	0, 5	5	—	—	± 1	μA
Operating Current, I <sub>DD1</sub> •	—	0, 5	5	—	2	3	mA
Input Capacitance, C <sub>IN</sub>	—	—	—	—	20	—	pF

\*Typical values are for T<sub>A</sub> = 25°C and nominal voltage, V<sub>DD</sub>.

Δ I<sub>OL</sub> = I<sub>OH</sub> = 1 μA.

• Operating current is measured at 200 kHz for V<sub>DD</sub>=5 V and 400 kHz for V<sub>DD</sub>=10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

CDP1873C




Fig. 3 - N-line decoded in a one-level I/O system.




Fig. 4 - 16-k memory-select using the CDP1873C with the CDP1874C as an address latch.

## CDP1877, CDP1877C

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )

(Voltage referenced to  $V_{SS}$  terminal)

CDP1877 ..... -0.5 to +11 V

CDP1877C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD}$  +0.5 V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW

For  $T_A = +100$  to  $125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE D .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE-TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$ , $V_{DD} \pm 5\%$ , Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1877			CDP1877C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current $I_{DD}$	—	0, 5	5	—	0.01	50	—	0.02	200	$\mu\text{A}$
	—	0, 10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current $I_{OL}$	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source) Current $I_{OH}$	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.6	-5.2	—	—	—	—	
Output Voltage Low-Level $V_{OL}^\ddagger$	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High Level $V_{OH}^\ddagger$	—	0, 5	5	4.9	5	—	4.9	5	—	V
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage $V_{IL}$	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage $V_{IH}$	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current $I_{IN}$	Any	0, 5	5	—	—	$\pm 1$	—	—	$\pm 1$	$\mu\text{A}$
	Input	0, 10	10	—	—	$\pm 2$	—	—	—	
3-State Output Leakage Current $I_{OUT}$	0, 5	0, 5	5	—	$\pm 10^{-4}$	$\pm 1$	—	$\pm 10^{-4}$	$\pm 1$	$\mu\text{A}$
	0, 10	0, 10	10	—	$\pm 10^{-4}$	$\pm 10$	—	—	—	
Input Capacitance $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance $C_{OUT}$	—	—	—	—	10	15	—	10	15	
Operating Device Current $I_{OPER}^\#$	—	—	5	—	0.5	1.0	—	0.5	1.0	mA
	—	—	10	—	1.9	3.0	—	—	—	

\* Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .  $^\ddagger I_{OL} = I_{OH} = 1 \mu\text{A}$ .

# Operating current measured under worst-case conditions in a 3.2-MHz CDP1802A system: one PIC access per instruction cycle.

# CDP1877, CDP1877C

## PIC Programming Model


### INTERNAL REGISTERS

The PIC has three write-only programmable registers and two read-only registers.

#### Page Register

This write only register contains the high order vector address the device will issue in response to an interrupt request. This high-order address will be the same for any of


the 8 possible interrupt requests; thus, interrupt vectoring differs only in location within a specified page.



#### Control Register

The upper nibble of this write-only register contains the low order vector address the device will issue in response to an

interrupt request. The lower nibble is used for a master interrupt reset, master mask reset and for interval select.





THE LOW ORDER VECTOR ADDRESS WILL BE SET ACCORDING TO THE TABLE BELOW:

INTERVAL SELECTED- NO. OF BYTES	LOW ADDRESS BITS			
	BIT B7	BIT B6	BIT B5	BIT B4
2	SETS A7	SETS A6	SETS A5	SET A4
4	SETS A7	SETS A6	SETS A5	X
8	SETS A7	SETS A6	X	X
16	SETS A7	X	X	X

X=DON'T CARE

NOTE: All DON'T CARE Addresses and Addresses A0-A3 are determined by interrupt request.

**CDP1877, CDP1877C****Third (Low-Order Address) Bytes**

Indicates active interrupt input number (binary 0 to 7).

Bits indicated by Ax (x=4 to 7) are the same as programmed into the Control Register. All other bits are generated by the PIC.

**REGISTER ADDRESSES**

In order to read/write or obtain an interrupt vector from any PIC in the system, all chip selects (CS/Ax, CS/Ay, CS,  $\overline{CS}$ ) must be valid during TPA.

CS/Ax and CS/Ay are multiplexed addresses; both must be high during TPA, and set according to this table during TPB to access the proper register.

CS/Ax	CS/Ay	$\overline{RD}$	$\overline{WR}$	ACTION TAKEN
1	0	0	1	READ Long Branch instruction and vector for highest priority unmasked interrupt pending.
1	0	1	0	WRITE to Page Register
0	1	1	0	WRITE to Control Register
0	0	0	1	READ Status Register
0	0	1	0	WRITE to Mask Register
0	1	0	1	READ Polling Register (Used to identify INTERRUPT source if Polling technique rather than INTERRUPT service is used.)
1	1	X	X	Unused condition

## CDP1877, CDP1877C

### Example II—Multi-PIC Application

Fig. 3 shows all the connections required between CPU and PICs to handle sixteen levels of interrupt control.




Fig. 3 - PICs and CPU connection diagram.

### Register Address Assignments

The low-byte register address for any WRITE or READ operation is the same as shown in Table 1.

The high-byte register differs for each PIC because of the linear addressing technique shown in the example:

PIC 1=111XXX01 (E1<sub>H</sub> FOR X=0)

PIC 2=111XXX10 (E2<sub>H</sub> FOR X=0)

The R(1) vector address is unchanged. This address will select both PICs simultaneously (R(1).1=111XXX00=E0<sub>H</sub>). Internal CDP1877 logic controls which PIC will respond when an interrupt request is serviced.

### Additional PIC Application Comments

The interval select options provide significant flexibility for interrupt routine memory allocations:

- The 2-byte interval allows one to dedicate a full page to interrupt servicing, with variable space between routines, by specifying indirect vectoring with 2 byte short branch instructions on the current page.
- The 4-byte interval allows for a 3 byte long branch to any location in memory where the interrupt service

routine is located. The branch can be preceded by a Save Instruction to save previous contents of X and P on the stack.


- The 8-byte and 16-byte intervals allow enough space to perform a service routine without indirect vectoring. The amount of interval memory can be increased even further if all 8 INTERRUPTS are not required. Thus a 4-level interrupt system could use alternate  $\overline{IR}$  Inputs, and expand the interval to 16 and 32 bytes, respectively.

The 4 Chip Selects allow one to conserve total allotted memory space to the PIC. For one chip, a total of 4 address lines could be used to select the device, mapping it into as little as 4-K of memory space. Note that this selection technique is the only one that allows the PIC to work properly in the system: I/O mapping cannot be used because the PIC must work within the CDP1800 interrupt structure to define the vector address. Decoded signals also will not work because the chip selects must be valid on the trailing edge of TPA.



CDP1878, CDP1878C

Product Preview



TERMINAL ASSIGNMENT

CMOS Dual Counter-Timer

Features:

- Compatible with general-purpose and CDP1800-series microprocessor systems
- Software-controlled interrupt output
- Addressable in memory space or CDP1800-series I/O space
- Two 16-bit down-counters and two 8-bit control registers
- 5 modes including a versatile variable-duty cycle mode
- Programmable gate-level select
- Two-complemented output pins for each counter-timer

The RCA-CDP1878 and CDP1878C<sup>Δ</sup> are dual counter-timers consisting of two 16-bit programmable down counters that are independently controlled by separate control registers. The value in the registers determine the mode of operation and control functions. Counters and registers are directly addressable in memory space by any general-industry-type microprocessors, in addition to input/output mapping with the CDP1800-series microprocessors.

Each counter-timer can be configured in five modes with the additional flexibility of gate-level control. The control registers in addition to mode formatting, allow software start and stop, interrupt enable, and an optional read control that allows a stable readout from the counters. Each

counter-timer has software control of a common interrupt output with an interrupt status register indicating which counter-timer has timed out.

In addition to the interrupt output, true and complemented outputs are provided for each counter-timer for control of peripheral devices.

The CDP1878 and CDP1878C are functionally identical. They differ in that the CDP1878 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1878C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28-lead dual-in-line ceramic packages (D suffix), and 28-lead dual-in-line plastic packages (E suffix).

<sup>Δ</sup>Formerly RCA Dev. Type No. TA10981 and TA10981C, respectively.

Table I - Mode Description

	Mode	Function	Application
1	Timeout	Outputs change when clock decrements counter to "0"	Event counter
2	Timeout Strobe	One clockwise output pulse when clock decrements counter to "0"	Trigger pulse
3	Gate-Controlled One Shot	Outputs change when clock decrements counter to "0". Retriggerable	Time-delay generation
4	Rate Generator	Repetitive clockwise output pulse	Time-base generator
5	Variable-Duty Cycle	Repetitive output with programmed duty cycle	Motor control

### CDP1878, CDP1878C

**OPERATING CONDITIONS at TA=Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS				UNITS
	CDP1878		CDP1878C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	VSS	VDD	VSS	VDD	
Maximum Clock Input Rise or Fall Time <i>t<sub>r</sub>, t<sub>f</sub></i>	—	5	—	5	μs
Minimum Clock Pulse Width <i>t<sub>WL</sub>, t<sub>WH</sub></i>	200	—	200	—	ns
Maximum Clock Input Frequency, <i>f<sub>CL</sub></i>	DC	1	DC	1	MHz




Fig. 1 - Functional diagram CDP1878 and CDP1878C.

**Functional Definitions for CDP1878 and CDP1878C Terminals**

TERMINAL	USAGE	TERMINAL	USAGE
VDD-VSS	Power	CS	Active high input that enables device
DB0-DB7	Data to and from device	INT	Low when counter is "0"
TPB/WR, RD	Directional control signals	RESET	When active, TAO, TBO are low, TAO, TB0 are high. Interrupt status register is cleared
A0, A1, A2	Addresses that select counters or registers	I-O/MEM	Tied high in CDP1800 input/output mode, otherwise tied low
TACL, TBCL	Clocks used to decrement counters		
TAG, TBG	Gate inputs that control counters		
TAO, TA0	Complemented outputs of Timer A		
TBO, TB0	Complemented outputs of Timer B		
TPA	Used with CDP1800-series processors, tied high otherwise		

CDP1878, CDP1878C

Functional Description—See Fig. 1

The dual counter-timer consists of two programmable 16-bit down counters, separately addressable and controlled by two independent 8-bit control registers. The word in the control register determines the mode and type of operation that the counter-timer performs. Writing to or reading from a counter or register is enabled by selective addressing during a write or read cycle. The data is placed on the data bus by the microprocessor during the write cycle or read from the counter during the read cycle. Data to and from the counters and to the control registers is in binary format.

Each counter-timer consists of three parts. The first is the counter itself, a 16-bit down counter that is decremented on the trailing edge of the clock input. The second is the jam register that receives the data when the counter is written to. The word in the control register determines when the jam register value is placed into the counter. The third part is the holding register that places the counter value on the data bus when the counter is read.


When the counter has decremented to zero, three events occur. The first involves the common interrupt output pin that, if enabled, becomes active low. The second is the setting of a bit in the interrupt status register. This register can be read to determine which counter-timer has timed out. The third event is the logic change of the complemented output pins.

In addition to the clock input used to decrement the counter, a gate input is available to enable or initiate operation. The counter-timers are independent and can have different mode operations.

Write Operation

The counters and registers are separately addressable and are programmed via the data bus when the chip is selected with the TPB/ $\overline{WR}$  pin active. Normal sequencing requires that the counter jam register be loaded first with the required value (most significant and least significant byte

Control Register



Bits 0, 1 and 2 — Mode Selects—See Mode Timing Diagrams (Figs. 2, 3, 4, 5 and 6).

	Bit 7	Bit 2	Bit 1	Bit 0
Mode 1 — Timeout	—	0	0	1
Mode 2 — Timeout Strobe	—	0	1	0
Mode 3 — Gate Controlled One Shot	0	0	1	1
Mode 4 — Rate Generator	—	1	0	0
Mode 5 — Variable-Duty Cycle	—	1	0	1
No Mode selected. Counter outputs unaffected.	—	0	0	0

Note: When selecting a mode, the timer outputs TAO and TBO are set low, and  $\overline{TAO}$  and  $\overline{TBO}$  are set high. If bits 0, 1 and 2 are all zero's when the control register is loaded, no

mode is selected, and the counter-timer outputs are unaffected. Issuing mode 6 will cause an indeterminate condition of the counter, issuing mode 7 is equivalent to issuing mode 5.

in any order), and then the control register be accessed and loaded with the control word. The trailing edge of the TPB/ $\overline{WR}$  pulse will latch the control word into the control register. The trailing edge of the first clock to occur with gate valid will cause the counter to be jammed with its initial value. The counter will decrement on the trailing edge of succeeding clocks as long as the gate is valid, until it reaches zero. The output levels will then change, and if enabled, the interrupt output will become active and the appropriate timer bit will be set in the interrupt status register. The interrupt output and the interrupt status register can be cleared (to their inactive state) by addressing the control register with the TPB/ $\overline{WR}$  line active. For example, if counter A times out, control register A must be accessed to reset the interrupt output high and reset the timer A bit in the status register low. Timer B bit in the status register will be unaffected.

Read Operation

Each counter has a holding register that is continuously being updated by the counter and is accessed when the counter is addressed during read cycles. Counter reads are accomplished by halting the holding register and then reading it, or by reading the holding register directly. If the holding register is read directly, data will appear on the bus if the counters are addressed with the  $\overline{RD}$  line active. However, if the clock decrements the counter between the two read operations (most and least significant byte), an inaccurate value will be read. To preclude this from happening, writing a "1" into bit 6 of the control register and then addressing and reading the counter will result in a stable reading. This operation prevents the holding register from being updated by the counter and does not affect the counter's operation.

The interrupt status register is read by addressing either control register with the  $\overline{RD}$  line active. A "1" in bit 7 indicates Timer A has timed out and a "1" in bit 6 indicates Timer B has timed out. Bits 0-5 are zeros.

CDP1878, CDP1878C

Mode		Control Register	Gate Control								
2	Timeout Strobe	<table border="1"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>0</td> </tr> </table>	X	X	X	X	X	0	1	0	Selectable High or Low Level Enables Operation
		X	X	X	X	X	0	1	0		
BUS 7                      BUS 0											

**Mode 2:**

Operation of this mode is the same as mode 1, except the outputs will change for one clock period only and then

return to the condition of TXO high and  $\overline{\text{TXO}}$  low, and the counter is reloaded.




Fig. 3 - Timeout strobe (mode 2) timing waveforms.

Mode		Control Register	Gate Control								
3	Gate Controlled One Shot	<table border="1"> <tr> <td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td> </tr> </table>	0	X	X	X	X	0	1	1	Selectable Positive or Negative Going Edge Initiates Operation
		0	X	X	X	X	0	1	1		
BUS 7                      BUS 0											

**Mode 3:**

After the jam register is loaded with the required value, the gate edge will initiate this mode. TXO will be set high, and  $\overline{\text{TXO}}$  will be set low. The clock will decrement the counter. When zero is reached, TXO will go low and  $\overline{\text{TXO}}$  will be high, and the interrupt output will be set low. The counter is

retriggerable: While the counter is decrementing, a gate edge or write to the control register with the jam-enable bit high, will load the counter with the jam register value and restart the one-shot operation.





Fig. 4 - Gate controlled one-shot (mode 3) timing waveforms.

## CDP1878, CDP1878C


### Setting the Control Register

The following will illustrate a counter write and subsequent reads that places stable, accurate values on the data bus from the counter-timer.

The counter is addressed and the required values are loaded with a write operation. The control register is addressed next and loaded with B9H.



The counter will now decrement with each input clock pulse while the gate is valid. Assuming the counter has not decremented to zero and its value is to be read without affecting the counter's operation, a write to the control register is performed. 78H is loaded into the control register.



The counter is addressed and read operations are performed.

### Function Pin Definition

**DB7-DB0**—8-bit bidirectional bus used to transfer binary information between the microprocessor and the dual counter-timer.

**VDD, VSS**—Power and ground for device.

**A0, A1, and A2**—Addresses used to select counters or registers.

**TPB/ $\overline{WR}$ ,  $\overline{RD}$** —Directional signals that determine whether data will be placed on the bus from a counter or the interrupt status register ( $\overline{RD}$  active) (memory mapped), or data on the bus will be placed into a counter or control register (TPB/ $\overline{WR}$  active). The following connections are required between the microprocessor and the counter-timer in the CDP1800-series input/output mapping mode.

Microprocessor	Counter-Timer
$\overline{MRD}$	$\overline{RD}$
TPB	TPB/ $\overline{WR}$
TPA	TPA
N Lines	Address Lines

and I-O/ $\overline{MEM}$  to VDD.

During an output instruction, data from the memory is strobed into the counter-timer during TPB when  $\overline{RD}$  is active, and latched on TPB's trailing edge. Data is read from the counter-timer when  $\overline{RD}$  is not active between the trailing edges of TPA and TPB. (See Figs. 10, 11, and 12.)

**TACL, TBCL**—Clocks used to decrement the counter.

**TAG, TBG**—Gate inputs used to control counter.

**TAO,  $\overline{TAO}$** —Complemented outputs of Timer A.

**TBO,  $\overline{TBO}$** —Complemented outputs of Timer B.

**INT**—Common interrupt output. Active when counter decrements to zero.

**RESET**—Active low signal that resets counter outputs (TAO, TBO low,  $\overline{TAO}$ ,  $\overline{TBO}$  high). The interrupt output is set high and the status register is cleared.

**I-O/ $\overline{MEM}$** —Tied high in CDP1800-series input/output mode, otherwise tied low.

**TPA**—Tied to TPA of the CDP1800-series microprocessors. During memory mapping, it is used to latch the high order address bit for the chip select. In the CDP1800 input/output mode, it is used to gate the N lines. When the counter-timer is used with other microprocessors, or when the high order address of the CDP1800-series microprocessors is externally latched, it is connected to VDD.

**CS**—An active high signal that enables the device.

CDP1878, CDP1878C






Fig. 10 - Typical CDP1802 input/output-mapped system.



92CM-34637

Fig. 11 - CDP1800-series input/output-mapping timing waveforms with output instruction.



92CM-34638

Fig. 12 - CDP1800-series input/output-mapping timing waveforms with input instruction.

## CDP1878, CDP1878C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5\text{ V} \pm 5\%$ ,

Input  $t_r, t_f = 10\text{ ns}$ ;  $C_L = 50\text{ pF}$  and 1 TTL Load

CHARACTERISTIC	LIMITS			UNITS	
	Min.†	Typ.*	Max.		
<b>Write Cycle Times (see Fig. 14)</b>					
Address Setup to Write	$t_{AS}$	150	—	—	ns
Write Pulse Width	$t_{WR}$	150	—	—	
Data Setup to Write	$t_{DS}$	200	—	—	
Address Hold after Write	$t_{AH}$	50	—	—	
Data Hold after Write	$t_{WH}$	50	—	—	
Chip Select Setup to TPA	$t_{CS}$	50	—	—	

†Time required by a limit device to allow for the indicated function.

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




Fig. 14 - Write cycle timing waveforms.

**CDP1879, CDP1879C-1****MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)(Voltage referenced to V<sub>SS</sub> Terminal)

CDP1879..... -0.5 to +11 V

CDP1879C-1 ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):For T<sub>A</sub> = -40 to +60° C (PACKAGE TYPE E) ..... 500 mWFor T<sub>A</sub> = +60 to +85° C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mWFor T<sub>A</sub> = -55 to +100° C (PACKAGE TYPE D) ..... 500 mWFor T<sub>A</sub> = +100 to +125° C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW

## DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 40 mWOPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D, H ..... -55 to +125° C

PACKAGE TYPE E ..... -40 to +85° C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150° C

## LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. .... +265° C

**OPERATING CONDITIONS at T<sub>A</sub>=Full Package-Temperature Range, unless otherwise noted.****For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS				UNITS
	CDP1879		CDP1879C-1		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	
DC Standby (Timekeeping) Voltage* V <sub>STBY</sub>					V
T <sub>A</sub> = -40° to +85° C†	3	—	3	—	
T <sub>A</sub> = 0° to +70° C	2.5	—	2.5	—	
Clock Input Rise or Fall Time t <sub>r</sub> , t <sub>f</sub>					μs
V <sub>DD</sub> = 5 V	—	10	—	10	
V <sub>DD</sub> = 10 V	—	1	—	—	

\*Timekeeping function only, no READ/WRITE accesses, 32-kHz external frequency source only, no crystal operation.

†See Standby (Timekeeping) Voltage Operation, Page 11.



## CDP1879, CDP1879C-1

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C VDD ± 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS	
	Vo (V)	VIN (V)	VDD (V)	CDP1879			CDP1879C-1				
				Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current	IDD	0, 5 0, 10	5 10	— —	0.01 1	50 200	— —	0.02 —	200 —	μA	
Output Low Drive (Sink) Current, Data Bus & INT	IOL	0.4 0.5	0.5 10	5 10	1.8 3.6	4 7	— —	— —	— —	mA	
Output High Drive (Source) Current, Data Bus & INT	IOH	4.6 9.5	0.5 10	5 10	-1.1 -2.6	-2.3 -4.4	— —	-1.1 —	-2.3 —		
Output Low Drive (Sink) Current, Clock Out	IOL	0.4 0.5	0.5 10	5 10	0.6 1.2	1.4 3	— —	0.6 —	1.4 —		
Output High Drive (Source) Current, Clock Out	IOH	4.6 9.5	0.5 10	5 10	-1.1 -2.6	-2.3 -4.4	— —	-1.1 —	-2.3 —		
Output Low Drive (Sink) Current, XTAL Out	IOL	0.4 0.5	0.5 10	5 10	0.2 0.4	0.9 2	— —	0.2 —	0.9 —		
Output High Drive (Source) Current, XTAL Out	IOH	4.6 9.5	0.5 10	5 10	-0.15 -0.3	-0.4 —	— —	-0.15 —	-0.4 —		
Output Voltage Low-Level	VOL‡	— —	0.5 10	5 10	— —	0 0	0.1 0.1	— —	0 —		V
Output Voltage High Level	VOH‡	— —	0.5 10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —		
Input Low Voltage	VIL	0.5,4.5 0.5,9.5	— —	5 10	— —	— —	1.5 3	— —	— —		
Input High Voltage	VIH	0.5,4.5 0.5,9.5	— —	5 10	3.5 7	— —	— —	3.5 —	— —		
Input Leakage Current	IIN	Any Input	0, 5 0, 10	5 10	— —	— —	±1 ±2	— —	— —	μA	
3-State Output Leakage Current	IOUT	0, 5 0, 10	0.5 10	5 10	— —	— —	±1 ±1	— —	±1 —	μA	
Operating Current *										mA	
External Clock	32 kHz	—	—	5	—	0.01	0.15	—	0.01		0.15
	1 MHz	—	—	5	—	0.2	1	—	0.2		1
	2 MHz	—	—	5	—	0.35	1.5	—	0.35		1.5
	4 MHz	—	—	5	—	0.7	2	—	0.7		2
External Clock	32 kHz	—	—	10	—	0.03	0.25	—	—		—
	1 MHz	—	—	10	—	0.4	2	—	—		—
	2 MHz	—	—	10	—	0.8	3	—	—		—
	4 MHz	—	—	10	—	1.6	4.5	—	—		—
XTAL Oscillator**	32 kHz	—	—	5	—	0.1	0.25	—	0.1		0.25
	1 MHz	—	—	5	—	0.3	0.5	—	0.3		0.5
	2 MHz	—	—	5	—	0.4	0.6	—	0.4		0.6
	4 MHz	—	—	5	—	0.6	0.8	—	0.6		0.8
	1 MHz	—	—	10	—	1.6	3	—	—		—
	2 MHz	—	—	10	—	1.8	3.5	—	—		—
	4 MHz	—	—	10	—	2	5	—	—		—
	4 MHz	—	—	10	—	2	5	—	—	—	
Input Capacitance	CIN	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance	COU	—	—	—	—	10	15	—	10	15	pF
Maximum Clock Rise and Fall Times	tr,tf	—	—	5	—	—	10	—	—	10	μs
		—	—	10	—	—	1	—	—	—	μs

\*Typical values are for TA = 25°C and nominal VDD.

‡IOL = IOH = 1 μA.

\*Operating current measured with clockout = 488.2 μs and no load;

\*\* See Table III and Fig. 6 for oscillator circuit information.

## CDP1879, CDP1879C-1

### GENERAL OPERATION

The real-time clock contains seconds, minutes, and hours, date and month counters that hold time of day/calendar information (see Fig. 2). The frequency of an intrinsic oscillator is divided down to supply a once-a-second signal to the counter series string. The counters are separately addressable and can be written to or read from.

The real-time clock contains seconds, minutes and hour write-only alarm latches that store the alarm time (see Fig. 3). When the value of the alarm latches and counters are equal, the interrupt output is activated. The interrupt output can also be activated by a clock output transition. The clock output is derived from the prescaler and counters and can be one of 15 square-wave signals. The value in the read-only interrupt status register identifies the interrupt source.

Operational control of the real-time clock is determined by the byte in a write-only control register. The 8-bit value in this register determines the correct divisor for the prescaler, a data direction and alarm enable bit, clock output select, and start/stop control (see Fig. 4).

Data transfer and addressing are accomplished in two modes of operation, memory mapping and I/O mapping using the CDP1800-series microprocessors. The mode is selected by the level on an input pin. (I-O/MEM). Memory mapping implies use of the address lines as chip selects and address inputs using linear selection or partial or full decoding methods. I/O mapping with the CDP1800-series microprocessors involves use of the N line outputs in conjunction with input and output instructions to transfer data to and from memory.




Fig. 2 - Functional diagram - time counters highlighted.

## CDP1879, CDP1879C-1




Fig. 4 - Functional diagram - control register highlighted.

### ALARM AND INTERRUPT STATUS REGISTER (See Fig. 3)

The alarm circuit consists of 1) seconds, minutes and hour alarm latches that hold the alarm time, 2) the outputs of the seconds, minutes and hour counters, and 3) a comparator that drives an interrupt output. The comparator senses the counter and alarm latch values and activates the interrupt output (active low) when they are equal.

The write-only alarm latches have the same addresses as their comparable counters. Bit 3 in the control register determines data direction to the latches or counters and alarm enabling. For example, during a write cycle, if bit 3 in the control register is a "1", addressing the seconds counter or alarm latch will load the seconds alarm latch from the data bus and will enable the alarm function. Conversely, if bit 3 in the control register is a "0", addressing the seconds counter or alarm latch during a write cycle will place the value on the data bus into the seconds counter and will

disable the alarm function. The interrupt output can be activated by the alarm circuit or the clock output. When an interrupt occurs, the upper two bits of the interrupt status register identify the interrupt source. The interrupt status register has the same address as the control register. Addressing the interrupt status register with the RD line active will place these register bits on the data bus. Bits 0-5 are held low. A "1" in bit 6 represents a clock output transition as the interrupt source. A "1" in bit 7 will identify the alarm circuit as the interrupt source.

Activating the reset pin (active low) resets the hour latch to "30" which prevents a match between alarm and time registers during an initialization procedure. Activating the reset pin or writing to the control register resets the interrupt output (high) and clears the interrupt status register.

## CDP1879, CDP1879C-1

## PIN FUNCTIONS

**VDD, VSS** — Power and ground for device.

**DB0 — DB7 — DATA BUS** — 8-bit bidirectional bus that transfers BCD data to and from the counters, latches and registers.

**A0, A1, A2** — Address inputs that select a counter, latch or register to read from or write to.

**TPA** — Strobe input used to latch the value on the chip select pin. CS is latched on the trailing edge of TPA. During memory mapping, it is used to latch the high order address bit used for the chip select. When the real-time clock is used with other microprocessors, or when the high order address of the CDP1800 series microprocessor is externally latched, it is connected to VDD. In the input/output mode, it is used to gate the N lines.

**I-O/MEM** — Tied low during memory mapping and high when the input/output mode of the CDP1800 series microprocessor is used.

**RD, TPB/WR** — **DIRECTION SIGNALS** — Active signals that determine data direction flow. In the memory mapped mode, data is placed on the bus from the counters or status register when RD pin is active.

Data is transferred to a counter, latch or the control register when RD is high and TPB/WR is active and latched on the trailing edge (low to high) of the TPB/WR signal.

In the input/output mode, data is placed on the bus from a counter or status register when RD is not active between the trailing edges of TPA and TPB. Data on the bus is written to a counter, latch, or the control register during TPB when RD

is active and latched on TPB's trailing edge. The following connections are required between the microprocessor and real-time clock in the CDP1800 series I/O mode.

**MICROPROCESSOR REAL-TIME CLOCK**

$\overline{\text{MRD}}$ .....	$\overline{\text{RD}}$
TPB .....	TPB/WR
TPA .....	TPA
N LINES .....	ADDRESS LINES
I-O/MEM .....	VDD

**CS — CHIP SELECT** — Used to enable or disable the inputs and outputs. TPA is used to strobe and latch a positive level on this pin to enable the device.

**XTAL AND XTAL** — The frequency of the internal oscillator is determined by the value of the crystal connected to these pins. "XTAL" may be driven directly by an external frequency source.

**CLOCK OUT** — 1 of 15 square wave frequencies will appear at this pin when selected. During power down, this pin will be placed low, and will be high during normal operation when the clock is deselected.

**POWER DOWN — POWER DOWN CONTROL** — A low on this pin will place the device in the power down mode.

**INT** — Interrupt Output — A low on this pin indicates an active alarm time or high-to-low transition of the "clock out" signal.

**RESET** — A low on this pin clears the status register and places the interrupt output pin high.

**FREQUENCY INPUT REQUIREMENTS**

The Real-Time Clock operates with the following frequency input sources:

1. An external crystal that is used with the on-board oscillator. The oscillator is biased by a large feedback resistor and oscillates at the crystal frequency (see Fig. 6, Table III).

2. An external frequency input that is supplied at the XTAL input. XTAL is left open (see Fig. 5). A typical external oscillator circuit is shown in Fig. 7 in section, "Standby (Timekeeping) VOLTAGE OPERATION".

**TABLE III - Typical Oscillator Circuit Parameters for Suggested Oscillator Circuit, see Fig. 6**

PARAMETERS	4.197 MHz	2.097 MHz	1.049 MHz	32768 Hz*	UNITS
R <sub>f</sub>	22	22	22	22	MΩ
C <sub>o</sub>	39	39	39	39	pF
C <sub>i</sub>	5	5	5	5	pF
R <sub>s</sub>	—	—	—	200	KΩ
C <sub>L</sub>	—	—	—	91	pF
Crystal Impedance	73	200	200	50K (max.)	Ω

\*CDP1879C-1 only.

CDP1879, CDP1879C-1

STANDBY (TIMEKEEPING) VOLTAGE OPERATION (Cont'd)




Fig. 8 - Standby (timekeeping) voltage- and timing-waveforms.




Fig. 9 - Typical standby (timekeeping) voltage vs. full-temperature range.

APPLICATIONS

A typical application for this real-time clock is as a wake-up control to a CPU to reduce total system power in intermittent-use systems. A hookup diagram illustrating this feature is shown in Fig. 10. In this configuration, the alarm and power-down features of the CDP1879 are utilized in the control of the sleep and wake-up states of the CPU. A typical shut-down/start-up sequence for this system could proceed as follows:

1. The CPU has finished a current task and will be inactive for the next six hours.
2. The CPU loads the CDP1879 alarm registers with the desired wake-up time.
3. The CDP1800 Q output is set high, which stops the CPU oscillator (as an alternative, in an NMOS system, power to all components except the clock chip could be shut off).
4. This Q output signal is received by the CDP1879 as a power-down signal.
5. The CDP1879 tri-states the interrupt output pin.
6. The CDP1879 eventually times out, and sets an alarm by driving the INT output low.
7. The alarm signal resets the CPU (to avoid oscillator start-up problems) and flags the processor for a warm-start routine.
8. The CPU, once into its normal software sequence, writes to the CDP1879 control register to reset the interrupt request.





Fig. 10 - CPU wake-up circuit using the CDP1879 real-time clock.


CDP1879, CDP1879C-1

APPLICATIONS (Cont'd)




92CM-34905

Fig. 14 - Typical CDP1802 input/output-mapped system.



92CM-34906

Fig. 15 - CDP1800-series input/output-mapping timing waveforms with output instruction.



92CM-34907

Fig. 16 - CDP1800-series input/output-mapping timing waveforms with input instruction.

**CDP1879, CDP1879C-1**

**DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  
Input  $t_r, t_f = 10\text{ ns}$ ,  $C_L = 50\text{ pF}$**

CHARACTERISTIC Write Cycle Times (see Fig. 18)	V <sub>DD</sub> (V)	LIMITS				UNITS
		CDP1879		CDP1879C-1		
		Min.†	Max.	Min.†	Max.	
Address Setup to $\overline{\text{Write}}$	5	225	—	225	—	ns
	10	110	—	—	—	
$\overline{\text{Write}}$ Pulse Width	5	150	—	150	—	
	10	70	—	—	—	
Data Setup to $\overline{\text{Write}}$	5	65	—	65	—	
	10	30	—	—	—	
Address Hold after $\overline{\text{Write}}$	5	0	—	0	—	
	10	0	—	—	—	
Data Hold after $\overline{\text{Write}}$	5	150	—	150	—	
	10	80	—	—	—	
Chip Select Setup to TPA	5	50	—	50	—	
	10	30	—	—	—	

†Time required by a limit device to allow for the indicated function.




Fig. 18 - Write-cycle timing waveforms.

92CM-34908

**CDP1881, CDP1881C, CDP1882, CDP1882C**

**OPERATING CONDITIONS** at  $T_A$  = Full Package-Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1881, CDP1882		CDP1881C, CDP1882C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	

**STATIC ELECTRICAL CHARACTERISTICS** at  $T_A$  = -40 to +85°C, V<sub>DD</sub> ± 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS	
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	CDP1881 CDP1882			CDP1881C CDP1882C				
				Min.	Typ.*	Max.	Min.	Typ.*	Max.		
Quiescent Device Current	—	0, 5	5	—	1	10	—	5	50	μA	
I <sub>DD</sub>	—	0, 10	10	—	10	100	—	—	—		
Output Low Drive (Sink) Current	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA	
I <sub>OL</sub>	0.5	0, 10	10	3.2	6.4	—	—	—	—		
Output High Drive (Source) Current	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA	
I <sub>OH</sub>	9.5	0, 10	10	-2.3	-4.6	—	—	—	—		
Output Voltage Low-Level	—	0, 5	5	—	0	0.1	—	0	0.1	V	
V <sub>OL‡</sub>	—	0, 10	10	—	0	0.1	—	—	—		
Output Voltage High-Level	—	0, 5	5	4.9	5	—	4.9	5	—		
V <sub>OH‡</sub>	—	0, 10	10	9.9	10	—	—	—	—		
Input Low Voltage	0.5, 4.5	—	5	—	—	1.5	—	—	1.5		
V <sub>IL</sub>	1, 9	—	10	—	—	3	—	—	—		
Input High Voltage	0.5, 4.5	—	5	3.5	—	—	3.5	—	—		
V <sub>IH</sub>	1, 9	—	10	7	—	—	—	—	—		
Input Leakage Current	Any	0, 5	5	—	—	±1	—	—	±1	μA	
I <sub>IN</sub>	Input	0, 10	10	—	—	±2	—	—	—		
Input Capacitance	C <sub>IN</sub>	—	—	—	5	7.5	—	5	7.5	pF	
Output Capacitance	C <sub>OUT</sub>	—	—	—	10	15	—	10	15		
Operating Device Current	—	0, 5	0, 5	5	—	—	2	—	—	mA	
I <sub>DD1 Δ</sub>	—	0, 10	0, 10	10	—	—	4	—	—		
Minimum Data Retention Voltage	V <sub>DR</sub>	V <sub>DD</sub> = V <sub>DR</sub>			—	2	2.4	—	2	2.4	V
Data Retention Current	I <sub>DR</sub>	V <sub>DD</sub> = 2.4 V			—	0.01	1	—	0.5	5	μA

\*Typical values are for  $T_A$  = 25°C.

‡I<sub>OL</sub> = I<sub>OH</sub> = 1 μA.

ΔOperating current is measured at 200 kHz for V<sub>DD</sub> = 5 V and 400 kHz for V<sub>DD</sub> = 10 V, with outputs open circuit.  
(Equivalent to typical CDP1800 system at 3.2 MHz, 5-V; and 6.4 MHz, 10-V).



### CDP1881, CDP1881C, CDP1882, CDP1882C


DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD ± 5%, tr, tf = 20 ns, VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100 pF, See Fig. 3.

CHARACTERISTIC	VDD (V)	LIMITS						UNITS
		CDP1881, CDP1882			CDP1881C, CDP1882C			
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ	
Minimum Setup Time, Memory Address to CLOCK, tMA <sub>CL</sub>	5 10	—	10	35	—	10	35	ns
Minimum Hold Time, Memory Address After CLOCK, tCLMA	5 10	—	8	25	—	8	25	
Minimum CLOCK Pulse Width, tCLCL	5 10	—	50	75	—	50	75	
Propagation Delay Times:	5	—	75	150	—	75	150	
Chip Enable to Chip Select, tCECS	10	—	45	100	—	—	—	
MRD or MWR to Chip Select*, tMCS	5 10	—	75	150	—	75	150	
CLOCK to Chip Select, tCLCS	5 10	—	100	175	—	100	175	
CLOCK to Address, tCLA	5 10	—	100	175	—	100	175	
Memory Address to Chip Select, tMACS	5 10	—	100	175	—	—	—	
Memory Address to Address, tMAA	5 10	—	80	125	—	80	125	

\*Typical values are for TA = 25°C.

ΔMaximum limits of minimum characteristics are the values above which all devices function.

\*For the CDP1881 and CDP1881C types only.



92CM-37295

Fig. 3 - CDP1881 and CDP1882 timing waveforms.

CDP1881, CDP1881C, CDP1882, CDP1882C




Fig. 5 - CDP1800-series system using the CDP1882.

92CM-36399R1




Fig. 6 - 16K-byte ROM systems using the CDP1882.

92CM-37293

## CDP1883, CDP1883C

OPERATING CONDITIONS at  $T_A$ =Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1883		CDP1883C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ , Except as Noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	CDP1883			CDP1883C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I <sub>DD</sub>	—	0, 5	5	—	1	10	—	5	50	μA
	—	0, 10	10	—	10	100	—	—	—	
Output Low Drive (Sink) Current I <sub>OL</sub>	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	3.2	6.4	—	—	—	—	
Output High Drive (Source) Current I <sub>OH</sub>	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.3	-4.6	—	—	—	—	
Output Voltage Low-Level V <sub>OL</sub> ‡	—	0, 5	5	—	0	0.1	—	0	0.1	V
	—	0, 10	10	—	0	0.1	—	—	—	
Output Voltage High-Level V <sub>OH</sub> ‡	—	0, 5	5	4.9	5	—	4.9	5	—	V
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage V <sub>IL</sub>	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage V <sub>IH</sub>	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current I <sub>IN</sub>	Any Input	0, 5	5	—	—	±1	—	—	±1	μA
	—	0, 10	10	—	—	±2	—	—	—	
Input Capacitance C <sub>IN</sub>	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C <sub>OUT</sub>	—	—	—	—	10	15	—	10	15	pF
Operating Device Current I <sub>DD1</sub> Δ	0, 5	0, 5	5	—	—	2	—	—	2	mA
	0, 10	0, 10	10	—	—	4	—	—	—	
Minimum Data Retention Voltage V <sub>DR</sub>	V <sub>DD</sub> = V <sub>DR</sub>			—	2	2.4	—	2	2.4	V
Data Retention Current I <sub>DR</sub>	V <sub>DD</sub> = 2.4 V			—	0.01	1	—	0.5	5	μA

\*Typical values are for  $T_A = 25^\circ\text{C}$ .

‡I<sub>OL</sub> = I<sub>OH</sub> = 1 μA.

ΔOperating current is measured at 200 kHz for V<sub>DD</sub> = 5 V and 400 kHz for V<sub>DD</sub> = 10 V, with outputs open circuit.


## CDP1883, CDP1883C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  
 $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF. See Fig. 2.

CHARACTERISTIC	V <sub>DD</sub> (V)	LIMITS						UNITS	
		CDP1883			CDP1883C				
		Min.	Typ.*	Max.Δ	Min.	Typ.*	Max.Δ		
Minimum Setup Time, Memory Address to CLOCK	5	—	10	35	—	10	35	ns	
	10	—	8	25	—	—	—		
Minimum Hold Time, Memory Address After CLOCK	5	—	8	25	—	8	25		
	10	—	8	25	—	—	—		
Minimum CLOCK Pulse Width	5	—	50	75	—	50	75		
	10	—	25	40	—	—	—		
Propagation Delay Times:		5	—	75	150	—	75		150
Chip Enable to Chip Select	t <sub>CECS</sub>	10	—	45	100	—	—		—
CLOCK to Chip Select	t <sub>CLCS</sub>	5	—	100	175	—	100		175
	10	—	65	125	—	—	—		
CLOCK to Address,	t <sub>CLA</sub>	5	—	100	175	—	100		175
	10	—	65	125	—	—	—		
Memory Address to Chip Select	t <sub>MACS</sub>	5	—	100	175	—	100	175	
	10	—	75	125	—	—	—		
Memory Address to Address	t <sub>MAA</sub>	5	—	80	125	—	80	125	
	10	—	40	60	—	—	—		

\*Typical values are for  $T_A = 25^\circ\text{C}$ .


ΔMaximum limits of minimum characteristics are the values above which all devices function.



92CM-37284

Fig. 2 - CDP1883 timing waveforms.

CDP6402, CDP6402C



# CMOS Universal Asynchronous Receiver/Transmitter (UART)

**Features:**

- Low-power CMOS circuitry — 7.5 mW typ. at 3.2 MHz (max. freq.) at  $V_{DD} = 5 V$
- Baud rate - DC to 200K bits/sec (max.) at  $V_{DD} = 5 V, 85^{\circ}C$   
DC to 400K bits/sec (max.) at  $V_{DD} = 10 V, 85^{\circ}C$
- 4 V to 10.5 operation
- Automatic data formatting and status generation
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1.5, or 2 stop bits
- Operating-temperature range: (CDP6402D, CD) -55 to +125° (CDP6402E, CE) -40 to +85° C
- Replaces industry types IM6402 and HD6402

The RCA CDP6402 and CDP6402C are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver converts serial start, data, parity, and stop bits to parallel

data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.

The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5, or 2 (when transmitting 5-bit code).




Fig. 1 - Functional block diagram.

## CDP6402, CDP6402C

### DESCRIPTION OF OPERATION

#### Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to  $V_{SS}$  or  $V_{DD}$  with CRL to  $V_{DD}$ . When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

#### Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.




Fig. 2 - Serial data format.

Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the  $\overline{TBRL}$  input. Valid data must be present at least  $t_{DT}$  prior to, and  $t_{DD}$  following, the rising edge of  $\overline{TBRL}$ . If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of  $\overline{TBRL}$  clears  $\overline{TBRE}$ . One Hi to Lo transition of TRC later, data is transferred to the transmitter register and  $\overline{TRE}$  is cleared.  $\overline{TBRE}$  is reset to a logic High one Hi to Lo transition after that.

Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on  $\overline{TBRL}$  loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.




Fig. 3 - Transmitter timing waveforms.

#### Receiver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.




Fig. 4 - Receiver timing waveforms.

(A) A low level on  $\overline{DRR}$  clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. (C)  $1/2$  clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received. A logic high on PE indicates a parity error.

#### Start Bit Detection

The receiver uses a 16X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count  $7\ 1/2$ . If the receiver clock is a symmetrical square wave, the center of the start bit will be located within  $\pm 1/2$  clock cycle,  $\pm 1/32$  bit or  $\pm 3.125\%$ . The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




Fig. 5 - Start bit timing waveforms.

**CDP6402, CDP6402C**

**Table II - Function Pin Definition (Cont'd)**

PIN	SYMBOL	DESCRIPTION	PIN	SYMBOL	DESCRIPTION
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end.	34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
			35	PI*	A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low.
			36	SBS*	A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character format and 2 stop bits for other lengths.
24	TRE	A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits.	37	CLS2*	These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high CLS2 high 8-bits).
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.	38	CLS1*	See Pin 37 - CLS2
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8-bits, the TBR8, 7, and 6 inputs are ignored corresponding to the programmed word length.	39	EPE*	When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity.
			40	TRC	The TRANSMITTER REGISTER CLOCK is 16X the transmit data rate.
27	TBR2	} See Pin 26 - TBR1	*See Table I (Control Word Function)		
28	TBR3				
29	TBR4				
30	TBR5				
31	TBR6				
32	TBR7				
33	TBR8				

### CDP6402, CDP6402C


DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  $t_r, t_f = 20$  ns,  
 $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF

CHARACTERISTIC †	V <sub>DD</sub> (V)	LIMITS				UNITS	
		CDP6402		CDP6402C			
		Typ.*	Max.Δ	Typ.*	Max.Δ		
<b>Transmitter Timing (See Fig. 7)</b>							
Minimum Clock Period (TRC)	$t_{CC}$	5 10	250 125	310 155	250 —	310 —	ns
Minimum Pulse Width: Clock Low Level	$t_{CL}$	5 10	100 75	125 100	100 —	125 —	
Clock High Level	$t_{CH}$	5 10	100 75	125 100	100 —	125 —	
$\overline{\text{TBRL}}$	$t_{\text{THTH}}$	5 10	80 40	200 100	80 —	200 —	
Minimum Setup Time: $\overline{\text{TBRL}}$ to Clock	$t_{\text{THC}}$	5 10	175 90	275 150	175 —	275 —	
Data to $\overline{\text{TBRL}}$ ✗	$t_{\text{DT}}$	5 10	20 0	50 40	20 —	50 —	
Minimum Hold Time: Data after $\overline{\text{TBRL}}$ ✗	$t_{\text{TD}}$	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time: Clock to Data Start Bit	$t_{\text{CD}}$	5 10	300 150	450 225	300 —	450 —	
Clock to TBRE	$t_{\text{CT}}$	5 10	330 100	400 150	330 —	400 —	
$\overline{\text{TBRL}}$ to TBRE	$t_{\text{TTHR}}$	5 10	200 100	300 150	200 —	300 —	
Clock to TRE	$t_{\text{TTS}}$	5 10	330 100	400 150	330 —	400 —	

\*Typical values for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

ΔMaximum limits of minimum characteristics are the values above which all devices function.

†All measurements are made at the 50% point of the transition except tri-state measurements.




\* THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF TBRL  
 \*\* THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST 1/2 CLOCK PERIOD +  $t_{\text{THC}}$  AFTER THE TRAILING EDGE OF TBRL AND TRANSMISSION OF A START BIT OCCURS 1/2 CLOCK PERIOD +  $t_{\text{CD}}$  LATER  
 92CM-34556  
 Fig. 7 - Transmitter timing waveforms.



## CDP65C51

## Product Preview

## CMOS Asynchronous Communications Interface Adapter (ACIA)

**Features:**

- Compatible with 8-bit microprocessors
  - Full duplex operation with buffered receiver and transmitter
  - Data set/modem control functions
  - Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
  - Program-selectable internally or externally controlled receiver rate
  - Programmable word lengths, number of stop bits, and parity bit generation and detection
  - Programmable interrupt control
  - Program reset
- Program-selectable serial echo mode
  - Two chip selects
  - 2 MHz or 1 MHz operation (CDP65C51-2, CDP65C51-1, respectively)
  - Single 3 V to 6 V power supply
  - 28-pin plastic or ceramic (DIP or DIC)
  - Full TTL compatibility

The RCA-CDP65C51 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The CDP65C51 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times the external clock rate. The CDP65C51 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1½, or 2 stop bits.

The CDP65C51 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP65C51 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the  $\overline{\text{RTS}}$  line, receiver interrupt control, and the state of the  $\overline{\text{DTR}}$  line.

The Control Register controls the number of stop bits, word length, receiver clock source and baud rate.

The Status Register indicates the states of the  $\overline{\text{IRQ}}$ ,  $\overline{\text{DSR}}$ , and  $\overline{\text{DCD}}$  lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP65C51 Transmit and Receiver circuits.

The CDP65C51-1 and CDP65C51-2 are capable of interfacing with microprocessors with cycle times of 1 MHz and 2 MHz, respectively.

The CDP65C51 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead, dual-in-line plastic (E suffix) packages.

## CDP65C51

## CDP65C51 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP65C51 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP65C51.




Fig. 1 - CDP65C51 interface diagram.

### MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

#### RES (Reset) (4)

During system initialization a low on the  $\overline{\text{RES}}$  input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the  $\overline{\text{DSR}}$  and  $\overline{\text{DCD}}$  lines, and the transmitter Empty bit, which will be set.

#### φ2 (Input Clock) (27)

The input clock is the system φ2 clock and is used to clock all data transfers between the system microprocessor and the CDP65C51.

#### R/W (Read/Write) (28)

The R/W input, generated by the microprocessor, is used to control the direction of data transfers. A high on the R/W pin allows the processor to read the data supplied by the CDP65C51, a low allows a write to the CDP65C51.

#### IRQ (Interrupt Request) (26)

The IRQ pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common IRQ microprocessor input. Normally a high level, IRQ goes low when an interrupt occurs.

#### D0-D7 (Data Bus) (18-25)

The D0-D7 pins are the eight data lines used to transfer data between the processor and the CDP65C51. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP65C51 is selected.

#### CS0, CS1 (Chip Selects) (2,3)

The two chip select inputs are normally connected to the processor address lines either directly or through decoders. The CDP65C51 is selected when CS0 is high and CS1 is low.

#### RS0, RS1 (Register Selects) (13,14)

The two register select lines are normally connected to the processor address lines to allow the processor to select the various CDP65C51 internal registers. The following table shows the internal register select coding.

TABLE I

RS1	RS0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The Programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 3, 4 and 5.

### ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

#### XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

#### TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

#### RxD (Receive Data) (12)

The RxD input line is used to transfer serial NRZ data into the ACIA from the modem, LSB first. The receiver data rate is either the programmed baud rate or under the control of an externally generated receiver clock. The selection is made by programming the Control Register.

## CDP65C51

### CDP65C51 INTERNAL ORGANIZATION (Cont'd)

#### TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system  $\phi 2$  clock input. The chip will perform data transfers to or from the microcomputer data bus during the  $\phi 2$  high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset (RES) line goes low. See the individual register description for the state of the registers following a hardware reset.

#### TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP65C51 Transmitter and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

#### STATUS REGISTER

Fig. 3 indicates the format of the CDP65C51 Status Register. A description of each status bit follows.




Fig. 3 - Status register format

#### Receiver Data Register Full (Bit 3)

This bit goes to a "1" when the CDP65C51 transfers data from the Receiver Shift Register to the Receiver Data Register, and goes to a "0" when the processor reads the Receiver Data Register.

#### Transmitter Data Register Empty (Bit 4)

This bit goes to a "1" when the CDP65C51 transfers data from the Transmitter Data Register to the Transmitter Shift Register, and goes to a "0" when the processor writes new data onto the Transmitter Data Register.

#### Data Carrier Detect (BIT 5) and Data Set Ready (Bit 6)

These bits reflect the levels of the  $\overline{DCD}$  and  $\overline{DSR}$  inputs to the CDP65C51. A "0" indicates a low level (true condition) and a "1" indicates a high (false). Whenever either of these inputs change state, an immediate processor interrupt occurs, unless the CDP65C51 is disabled (bit 0 of the Command Register is a "0"). When the interrupt occurs, the status bits will indicate the levels of the inputs immediately after the change of state occurred. Subsequent level changes will not affect the status bits until the Status Register is interrogated by the processor. At that time, another interrupt will immediately occur and the status bits will reflect the new input levels.

#### Framing Error (Bit 1), Overrun (2), and Parity Error (Bit 0)

None of these bits causes a processor interrupt to occur, but they are normally checked at the time the Receiver Data Register is read so that the validity of the data can be verified.

#### Interrupt (Bit 7)

This bit goes to a "0" when the Status Register has been read by the processor, and goes to a "1" whenever any kind of interrupt occurs.

#### CONTROL REGISTER

The Control Register selects the desired baud rate, frequency source, word length, and the number of stop bits.

#### Selected Baud Rate (Bits 0,1,2,3)

These bits, set by the processor, select the Transmitter baud rate, which can be at 1/16 an external clock rate or one of 15 other rates controlled by the internal baud rate generator as shown in Fig. 4.

#### Receiver Clock Source (Bit 4)

This bit controls the clock source to the Receiver. A "0" causes the Receiver to operate at a baud rate of 1/16 an external clock. A "1" causes the Receiver to operate at the same baud rate as is selected for the transmitter as shown in Fig. 4.

#### Word Length (Bits 5,6)

These bits determine the word length to be used (5, 6, 7 or 8 bits). Fig. 4 shows the configuration for each number of bits desired.

#### Stop Bit Number (Bit 7)

This bit determines the number of stop bits used. A "0" always indicates one stop bit. A "1" indicates 1½ stop bits if the word length is 5 with no parity selected, 1 stop bit if the word length is 8 with parity selected, and 2 stop bits in all other configurations.

CDP65C51

CDP65C51 INTERNAL ORGANIZATION (Cont'd)

TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP65C51. Fig. 6 shows the transmitter and Receiver layout.




Fig. 6 - Transmitter receiver clock circuits.

CDP65C51 OPERATION

TRANSMITTER AND RECEIVER OPERATION

Continuous Data Transmit (Fig. 7)

In the normal operating mode, the processor interrupt (IRQ) is used to signal when the CDP65C51 is ready to accept the next data word to be transmitted. This interrupt occurs at the beginning of the Start Bit. When the processor

reads the Status Register of the CDP65C51, the interrupt is cleared. The processor must then identify that the Transmit Data Register is ready to be loaded and must then load it with the next data word. This must occur before the end of the Stop Bit, otherwise a continuous "MARK" will be transmitted.




Fig. 7 - Continuous data transmit.

Continuous Data Receive (Fig. 8)

Similar to the above case, the normal mode is to generate a processor interrupt when the CDP65C51 has received a full

data word. This occurs at about the 8/16 point through the Stop Bit. The processor must read the Status Register and read the data word before the next interrupt, otherwise the Overrun condition occurs.




Fig. 8 - Continuous data receive.

CDP65C51

CDP65C51 OPERATION (Cont'd)

Effect of Overrun on Receiver (Fig. 11)

See for normal Receiver operation. If the processor does not read the Receiver data Register in the allocated time, then, when the following interrupt occurs, the new data

word is not transferred to the Receiver Data Register, but the Overrun status bit is set. Thus, the Data Register will contain the last valid data word received and all following data is lost.




Fig. 11 - Effect of overrun on receiver.

Echo Mode Timing (Fig. 12)

In Echo Mode, the Tx D line re-transmits the data on the Rx D line, delayed by 1/2 of the bit time.




Fig. 12 - Echo mode timing.

Effect of CTS on Echo Mode Operation (Fig. 13)

See "Effect of CTS on Transmitter" for the effect of CTS on the Transmitter. Receiver operation is unaffected by CTS, so, in Echo Mode, the Transmitter is affected in the same

way as "Effects of CTS on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 13 - Effect of CTS on echo mode.

# CDP65C51

## CDP65C51 OPERATION (Cont'd)

### Effect of $\overline{DCD}$ on Receiver (Fig. 16)

$\overline{DCD}$  is a modem output used to indicate the status of the carrier-frequency-detection circuit of the modem. This line goes high for a loss of carrier. Normally, when this occurs, the modem will stop transmitting data (RxD) on the CDP65C51 some time later. The CDP65C51 will cause a processor interrupt whenever  $\overline{DCD}$  changes state and will

indicate this condition via the Status Register.

Once such a change of state occurs, subsequent transitions will not cause interrupts or changes in the Status Register until the first interrupt is serviced. When the Status Register is read by the processor, the CDP65C51 automatically checks the level of the  $\overline{DCD}$  line, and if it has changed, another interrupt occurs.




Fig. 16 - Effect of  $\overline{DCD}$  on receiver.

92CM-36786

### Timing with 1½ Stop Bits (Fig. 17)

It is possible to select 1½ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs in halfway through the trailing half-Stop Bit.




Fig. 17 - Timing with 1-1/2 stop bits.

92CM-36787

### Transmit Continuous "BREAK" (Fig. 18)

This mode is selected via the CDP65C51 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

At least one full "BREAK" character will be transmitted, even if the processor quickly re-programs the Command Register transmit mode. Later, when the Command Register is programmed back to normal transmit mode, a Stop Bit will occur, from one to fifteen clock periods at the next bit time.




Fig. 18 - Transmit continuous "BREAK".

92CM-36785

## CDP65C51

CDP65C51 OPERATION (Cont'd)  
Table II - Divisor Selection for the CDP65C51

CONTROL REGISTER BITS				DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL	BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F)
3	2	1	0			
0	0	0	0	No Divisor Selected	16 x External Clock at Pin R x C	16 x External Clock at Pin R x C
0	0	0	1	36,864	$\frac{1.8432 \times 10^6}{36,864} = 50$	$\frac{F}{36,864}$
0	0	1	0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	$\frac{F}{24,576}$
0	0	1	1	16,768	$\frac{1.8432 \times 10^6}{16,768} = 109.92$	$\frac{F}{16,768}$
0	1	0	0	13,696	$\frac{1.8432 \times 10^6}{13,696} = 134.58$	$\frac{F}{13,696}$
0	1	0	1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	$\frac{F}{12,288}$
0	1	1	0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	$\frac{F}{6,144}$
0	1	1	1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	$\frac{F}{3,072}$
1	0	0	0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1200$	$\frac{F}{1,536}$
1	0	0	1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1800$	$\frac{F}{1,024}$
1	0	1	0	768	$\frac{1.8432 \times 10^6}{768} = 2400$	$\frac{F}{768}$
1	0	1	1	512	$\frac{1.8432 \times 10^6}{512} = 3600$	$\frac{F}{512}$
1	1	0	0	384	$\frac{1.8432 \times 10^6}{384} = 4800$	$\frac{F}{384}$
1	1	0	1	256	$\frac{1.8432 \times 10^6}{256} = 7200$	$\frac{F}{256}$
1	1	1	0	192	$\frac{1.8432 \times 10^6}{192} = 9600$	$\frac{F}{192}$
1	1	1	1	96	$\frac{1.8432 \times 10^6}{96} = 19200$	$\frac{F}{96}$

**Generating Other Baud Rates**

By using a different crystal, other baud rates may be generated. These can be determined by:

$$\text{Baud Rate} = \frac{\text{Crystal Frequency}}{\text{Divisor}}$$

Furthermore, it is possible to drive the CDP65C51 with an

off-chip oscillator to achieve the same thing. In this case, XTLI (pin 6) must be the clock input and XTLO (pin 7) must be a no-connect.

**DIAGNOSTIC LOOP-BACK OPERATING MODES**

A simplified block diagram for a system incorporating a CDP65C51 ACIA is shown in Fig. 20.




Fig. 20 - Simplified system diagram.

# CDP65C51

## CDP65C51 OPERATION (Cont'd)

In order to sense the state of the inputs, it is necessary to do the following:

1. Disable the CDP65C51 by setting bit 0 of the Command Register to a "0".
2. Read the CDP65C51 Status Register. Bits 5 and 6 will then indicate the levels on  $\overline{\text{DCD}}$  and  $\overline{\text{DSR}}$ , respectively. A "0" is a low level and a "1" is a high.

As long as the CDP65C51 is disabled, the Status Register will reflect the levels on the pins and no interrupts will occur, even if the pins change state. However, if the CDP65C51 is enabled, then changes of state of the  $\overline{\text{DCD}}$  and  $\overline{\text{DSR}}$  levels cause immediate interrupts and the Status Register indicates the levels taken on the interrupt. Subsequent level changes are not indicated by the Status

Register until the interrupt is serviced. Thus, it is not convenient to use  $\overline{\text{DCD}}$  and  $\overline{\text{DSR}}$  as general switching inputs, but they may easily be used as inputs which do not change regularly.





Fig. 22 - Circuit connections for  $\overline{\text{DCD}}$  and  $\overline{\text{DSR}}$ .

## DYNAMIC ELECTRICAL CHARACTERISTICS—READ/WRITE CYCLE

$V_{CC}=5V \pm 5\%$ ,  $T_A=0$  to  $70^\circ C$ ,  $C_L=75$  pF

CHARACTERISTIC		LIMITS				UNITS
		CDP65C51-1		CDP65C51-2		
		Min.	Max.	Min.	Max.	
Cycle Time	$t_{CYC}$	1	40	0.5	40	$\mu s$
$\phi 2$ Pulse Width	$t_C$	400	—	200	—	ns
Address Set-Up Time	$t_{AC}$	120	—	70	—	ns
Address Hold Time	$t_{CAH}$	0	—	0	—	ns
R/W Set-Up Time	$t_{WC}$	120	—	70	—	ns
R/W Hold Time	$t_{CWH}$	0	—	0	—	ns
Data Bus Set-Up Time	$t_{DCW}$	150	—	60	—	ns
Data Bus Hold Time	$t_{HW}$	20	—	20	—	ns
Read Access Time (Valid Data)	$t_{CDR}$	—	200	—	150	ns
Read Hold Time	$t_{HR}$	20	—	20	—	ns
Bus Active Time (Invalid Data)	$t_{CDA}$	40	—	40	—	ns



92CM-36775


Fig. 23 - Timing waveforms.



## CDP68HC68A1

## Product Preview

## TERMINAL ASSIGNMENT



## CMOS Serial 10 Bit A/D Converter

## Features:

- 10-bit resolution
- 8-bit accuracy
- 8-bit mode
- SPI (Serial Peripheral Interface)
- No zero or fullscale adjustments required
- Operators ratiometrically or with internal 5 volt reference
- 100  $\mu$ s conversion time
- 8 multiplexed analog input channels
- Independent channel select with autoscanning
- Multiple modes of operation
- On chip oscillator
- Low power CMOS circuitry
- 16-pin dual-in-line plastic package

The CDP68HC68A1 is a CMOS 10-bit successive approximation analog to digital converter (A/D) with a serial peripheral interface (SPI) bus and eight analog inputs. A precision on chip voltage reference is available for 5 volt operation or the  $V_{DD}$  pin may be used with an external reference for ratiometric operation. The operating range of the converter includes the entire  $V_{DD}$  to  $V_{SS}$  voltage range for each of the eight inputs.

The CDP68HC68A1 implements a switched capacitor, successive approximation A/D conversion technique which provides an inherent sample and hold function. An on chip Schmitt oscillator provides the internal timing of the A/D converter. It can be driven by an external oscillator or system clock or connected to an external capacitor to provide an independent clock. The minimum conversion time per input is 100 microseconds. Each conversion requires 14 oscillator clock pulses in the 10-bit mode and 12 in the 8-bit mode.

A unique features of the CDP68HC68A1 allows any combination of the eight input channels to be selected and sequentially scanned in any one of three modes. The mode selection enables single, 8 channel or continuous conversion operation. The device has three write only registers which are used to select the mode of operation, input channels, and starting address. The 10-bit conversion data is stored (right justified) in two 8-bit bytes. The most significant byte contains two status bits which may be monitored by the microcomputer. An 8-bit mode is available which performs an eight bit conversion and stores the data in a single eight bit byte. In the 10-bit mode, all sixteen data bytes are directly addressable and in the 8-bit mode only the eight bit data byte is accessible. A status register is available to monitor the status of the conversion and the current channel address. The status register can be used for system polling or the  $\overline{INT}$  pin can be used for interrupt driven communications.

The CDP68HC68A1 is supplied in a 16-lead dual-in-line plastic package (E suffix).

## MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) (Voltage referenced to $V_{SS}$ terminal) .....	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS .....	-0.5 to $V_{DD}$ +0.5 V
DC INPUT CURRENT, ANY ONE INPUT .....	$\pm 10$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) .....	40 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE E .....	$-40$ to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE ( $T_{STG}$ ) .....	$-65$ to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max. ....	$+265^\circ\text{C}$

## CDP68HC68T1

## Product Preview

# CMOS Real-Time Clock with RAM and Power Sense/Control

## TERMINAL ASSIGNMENT



### Features:

- SPI (Serial Peripheral Interface)
- Full clock features: sec., min., hrs (12/24, AM/PM), day of week, date, month, year, (0-99), auto leap yr
- 32-Word x 8-bit RAM
- Seconds, minutes, hours alarm
- Automatic power loss detection
- Minimum standby (timekeeping) voltages: 2.2 volts
- Selectable crystal or 50/60 Hz line input
- Buffered clock output
- Battery input pin
- Three independent interrupt modes: alarm, periodic or power down sense

The CDP68HC68T1, real-time clock provides a time/calendar function, a 32 byte static RAM and a 3-wire serial peripheral interface (SPI bus). The primary function of the clock is to divide down a frequency input that can be supplied by the on-board oscillator in conjunction with an external crystal or by an external clock source. The clock either operates with a 32-kHz, 1+MHz, 2+MHz or 4+MHz crystal or it can be driven by an external clock source at the same frequencies. In addition, the frequency can be selected to allow operation from a 50 or 60 Hz input. The time registers furnish seconds, minutes, and hours data while the calendar registers offer day of week, date, month and year information. The data in the time/calendar registers is in BCD format. In addition, 12 or 24 hour operation can be selected with an AM-PM indicator available in the 12 hour mode. The T1 has a separate clock output that supplies one of 7 selectable frequencies.

Computer handshaking is established with a "wired or"

interrupt output. The interrupt can be activated by any one of three separate internal sources. The first is an alarm circuit that consists of seconds, minutes and hours alarm latches that trigger the interrupt when they are in coincidence with the value in the seconds, minutes and hours time counters. The second interrupt source is one of 15 periodic signals that range from subsecond to daily intervals. The final interrupt source is from the power sense circuit that is used with the LINE input pin to monitor power failures. Two other pins, the power supply enable (PSE) output and the  $V_{SYS}$  input are used for external power control. The CPU R reset output pin is available for power down operation and is activated under software control. CPU R is also activated by a watchdog circuit that if enabled requires the CPU to toggle the CE pin periodically without a serial data transfer.

The CDP68HC68T1 is available in a 16-lead hermetic dual-in-line ceramic package (D suffix) and in a 16-lead dual-in-line plastic package (E suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) (Voltage referenced to $V_{SS}$ terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD}$ +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	$\pm 10$ mA
POWER DISSIPATION PER PACKAGE ( $P_b$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D)	500 mW
For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE D)	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$	40 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE D	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE ( $T_{stg}$ )	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.	$+265^\circ\text{C}$

## CDP68HC68T1

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = V_{BATT} = 5\text{ V} \pm 10\%$ , Except as Noted

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		CDP68HC68T1				
		MIN.	TYP.*	MAX.		
Quiescent Device Current	$I_{DD}$	—	10	100	$\mu\text{A}$	
Output Voltage High Level	$V_{OH}$	$I_{OH} = -1.6\text{ mA}$ , $V_{DD} = 4.5\text{ V}$	3.7	—	V	
Output Voltage Low Level	$V_{OL}$	$I_{OL} = 1.6\text{ mA}$ , $V_{DD} = 4.5\text{ V}$	—	0.4		
Output Voltage High Level	$V_{OH}$	$I_{OH} \leq 10\ \mu\text{A}$ , $V_{DD} = 4.5\text{ V}$	4.4	—		
Output Voltage Low Level	$V_{OL}$	$I_{OL} \leq 10\ \mu\text{A}$ , $V_{DD} = 4.5\text{ V}$	—	0.1		
Input Leakage Current	$I_{IN}$	—	—	$\pm 1$		$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	—	—	$\pm 10$	$\mu\text{A}$	
Operating Current # ( $I_{DD} + I_{bb}$ ) Crystal Oscillator		32 kHz	—	0.2	0.25	mA
		1 MHz	—	0.5	1	
		2 MHz	—	1	2	
		4 MHz	—	2	4	
External Clock		32 kHz	—	0.1	0.15	
		1 MHz	—	0.6	0.9	
		2 MHz	—	1	1.5	
		4 MHz	—	1.5	2	
Input Capacitance	$C_{IN}$	$V_{IN} = 0$ , $T_A = 25^\circ\text{C}$	—	—	2	pF
Maximum Clock Rise and Fall Times *	$t_r$ , $t_f$	—	—	—	2	$\mu\text{s}$

• Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

# Outputs open circuited.

\* Except XTAL input.

CDP68HC68T1

PROGRAMMERS MODEL - CLOCK REGISTERS

HEX ADDRESS	WRITE/READ REGISTERS	NAME				
	DB7 <span style="float: right;">DB0</span>					
20	TENS 0-5   UNITS 0-9	← SECONDS (00-59)				
21	TENS 0-5   UNITS 0-9	← MINUTES (00-59)				
22	12 HR. X PM/AM 24 TENS 0-2   UNITS 0-9	← DB7, 1 = 12 HR, 0 = 24 HR DB5 = 1 PM, 0 = AM HOURS (01-12 OR 00-23)				
23	X X X X   X UNITS 1-7	← SUNDAY = 1 DAY OF WK (01-07)				
24	TENS 0-3   UNITS 0-9	← (DATE) DAY OF MONTH <table style="display: inline-table; vertical-align: middle;"><tr><td>01-28</td></tr><tr><td>29</td></tr><tr><td>30</td></tr><tr><td>31</td></tr></table>	01-28	29	30	31
01-28						
29						
30						
31						
25	TENS 0-1   UNITS 0-9	← MONTH (01-12) - JAN = 1 - DEC = 12				
26	TENS 0-9   UNITS 0-9	← YEARS (00-99)				
31	7 6 5 4   3 2 1 0	← CONTROL				
32	7 6 5 4   3 2 1 0	← INTERRUPT				

WRITE ONLY REGISTERS		
28	TENS 0-5   UNITS 0-9	← ALARM SECONDS (00-59)
29	TENS 0-5   UNITS 0-9	← ALARM MINUTES (00-59)
2A	X X PM/AM TENS 0-2   UNITS 0-9	← ALARM HOURS (01-12 or 00-23) PLUS AM/PM IN 12 HR. MODE PM = 1, AM = 0

READ ONLY REGISTER

30	7 6 5 4   3 2 1 0	STATUS
----	-------------------	--------

NOTE: X = DON'T CARE WRITES  
X = 0 WHEN READ

RAM DATA BYTE

BIT							
7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

HEX ADDRESS 00-1F

# CDP68HC68T1

## POWER DOWN (See Fig. 4.)

Power down is a processor-directed operation. A bit is set in the Interrupt Control Register to initiate operation. 3 pins are affected. The PSE (Power Supply Enable) output, normally high, is placed low. The CLK OUT is placed low. The CPUR output, connected to the processors reset input is also placed low. In addition, the Serial Interface and Power Sense are disabled.




Fig. 4 - Power down functional diagram.

## POWER UP (See Figs. 5 and 6.)

Two conditions will terminate the Power Down mode. The first condition (See Fig. 5) requires an interrupt. The interrupt can be generated by the alarm circuit or the programmable periodic interrupt signal.

The second condition that releases Power Down occurs when the level on the Vsys pin rises about 1 volt above the level at the VBATT input, after previously falling to the level of VBATT. See Fig. 6.




Fig. 5 - Power up functional diagram (Initiated by Interrupt Signal).




Fig. 6 - Power up functional diagram (Initiated by a rise in voltage on the "Vsys" pin).

## PIN FUNCTIONS

**CLK OUT** - Clock output pin. One of 7 frequencies can be selected (or this output can be set low) by the levels of the three LSB's in the clock control register. If a frequency is selected, it will toggle with a 50% duty cycle. (ex. If 1Hz is selected, the output will be high for 500ms and low for the same period). During power down operation (bit 6 in Interrupt Control Register set to "1"), the clock out pin will be set low.

**CPUR** - CPU reset output pin. This output is placed low from 15 to 40ms when the watchdog function detects a CPU failure. The low level time is determined by the frequency input source selected as the time standard. When power down is initiated the CPUR pin is set low.

**INT** - Interrupt output pin. This output is driven from a single NFET pulldown transistor and must be tied to an external pullup resistor. The output is activated to a low level when:

- 1 - Power sense operation is selected (B5 = 1 in Interrupt Control Register) and a power failure occurs.
- 2 - A previously set alarm time occurs.
- 3 - A previously selected periodic interrupt signal activates.

The status register must be read to set the Interrupt output high after the selected periodic interval occurs. This is also true when conditions 1 and 2 activate the interrupt. If power down had been previously selected, the interrupt will also reset the power down functions.

**SCK, MOSI, MISO** - See Serial Peripheral Interface (SPI) section in this data sheet.

**CE** - A positive chip enable input. A low level at this input holds the serial interface logic in a reset state. This pin is also used for the watchdog function.

**Vss** - The negative power supply pin that is connected to ground.

**CDP68HC68T1****INTERRUPT CONTROL REGISTER (Write/Read) - Address 32H**

D7	D6	D5	D4	D3	D2	D1	D0
<b>WATCHDOG</b>	<b>POWER DOWN</b>	<b>POWER SENSE</b>	<b>ALARM</b>	<b>PERIODIC SELECT</b>			

**WATCHDOG** - When this bit is set high, the watchdog operation will be enabled. This function requires the CPU to toggle the CE pin periodically without a serial transfer requirement. In the event this does not occur, a CPU reset will be issued.

**POWER DOWN** - A high in this location will initiate a power down. A CPU reset will occur, the CLK OUT and PSE output pins will be set low and the serial interface will be disabled.

**POWER SENSE** - This bit is used to enable the line input pin to sense a power failure. It is set high for this function. When power sense is selected, the input to the 50/60 Hz prescaler is disconnected, therefore crystal operation is

required when power sense is enabled. An interrupt is generated when a power failure is sensed and the power sense and Interrupt True bit in the Status Register are set.

**ALARM** - The output of the alarm comparator is enabled when this bit is set high. When a comparison occurs between the seconds, minutes and hours time and alarm counters, the interrupt output is activated. When loading the time counters, this bit should be set low to avoid a false interrupt. This is not required when loading the alarm counters.

**PERIODIC SELECT** - The value in these 4 bits will select the frequency of the periodic output as listed below. (See Table I).

**Table I - Periodic Interrupt Output**


D0-D3 VALUE	PERIODIC-INTERRUPT OUTPUT FREQUENCY	FREQUENCY TIMEBASE	
		XTAL	LINE
0	Disable		
1	2048 Hz	X	
2	1024 Hz	X	
3	512 Hz	X	
4	256 Hz	X	
5	128 Hz	X	
6	64 Hz	X	
	50 or 60 Hz		X
7	32 Hz	X	
8	16 Hz	X	
9	8 Hz	X	
10	4 Hz	X	
11	2 Hz	X	X
12	1 Hz	X	X
13	Minute	X	X
14	Hour	X	X
15	Day	X	X

All bits are reset by power-on reset.

# CDP68HC68T1

## FUNCTIONAL DESCRIPTION

The Serial Peripheral Interface (SPI) utilized by the CDP68HC68T1 is a serial synchronous bus for address and data transfers. The clock, which is generated by the microcomputer, is active only during address and data transfers. In systems using the CDP68HC05C4 or CDP68HC05D2, the inactive clock polarity is determined by the CPOL bit in the microcomputer's control register. A unique feature of the CDP68HC68T1 is that it automatically determines the level of the inactive clock by sampling SCK when CE becomes active (see Fig. 7). Input data (MOSI) is latched internally on the Internal Strobe edge and output data (MISO) is shifted out on the Shift edge, as defined by Fig. 7. There is one clock for each data bit transferred (address as well as data bits are transferred in groups of 8).



NOTE: "CPOL" IS A BIT THAT IS SET IN THE MICROCOMPUTER'S CONTROL REGISTER  
92CS-37945

Fig. 7 - Serial RAM clock (SCK) as a function of MCU clock polarity (CPOL).

## ADDRESS AND DATA FORMAT

There are three types of serial transfer.

1. Address Control - Fig. 8
2. READ or WRITE Data - Fig. 9
3. Watchdog Reset (actually a non-transfer) - Fig. 10

The Address/Control and Data bytes are shifted MSB first, into the serial data input (MOSI) and out of the serial data output (MISO).

Any transfer of data requires an Address/Control byte to specify a Write or Read operation and to select a Clock or RAM location, followed by one or more bytes of data.

Data is transferred out of MISO for a Read and into MOSI for a Write operation.


### ADDRESS/CONTROL BYTE - Fig. 8

It is always the first byte received after CE goes true. To transmit a new address, CE must first go false and then

true again. Bit 5 is used to select between Clock and RAM locations.

BIT	7	6	5	4	3	2	1	0
	W/R	0	CLK RAM	A4	A3	A2	A1	A0

- 0-4** **A0-A4** Selects 5 Bit HEX Address of RAM or specifies Clock Register. Most significant Address Bit. If equal to "1", A0 through A4 selects a Clock Register. If equal to "0", A0 through A4 selects one of 32 RAM locations. Must be set to "0" when not in Test Mode
- 5** **CLOCK/RAM**
- 6** **0**
- 7** **W/R** W/R = "1" initiates one or more WRITE cycles. W/R = "0", initiates one or more READ cycles.



\* SCK CAN BE EITHER POLARITY.

92CM-37946

Fig. 8 - Address/Control byte transfer waveforms.

CDP68HC68T1




Fig. 11 - Single byte transfer waveforms.





Fig. 12 - Multiple-byte transfers waveforms.




CDP68HC68T1



92CM-37952

Fig. 14 - READ cycle timing waveforms.

SYSTEM DIAGRAMS




92CM-37953

Example of a system in which power is always on. Clock circuit driven by line input frequency. Power-on-reset circuit included to detect power-failure.

Fig. 15 - Power-on always system-diagram.

## CDP68HC68T1




Example of a system in which the power is controlled by the CPU. To power-down the system, the CPU gives the CDP68HC68T1 a power down instruction. This occurs when bit 6 in the INTERRUPT Control Register is set high. The power down will be released by a previously programmed periodic interrupt or an alarm circuit interrupt. When the interrupt occurs, the level on the PSE pin will return high and the system power will be restored. An external switch can be included to power-up the system independent of a programmed power-up.

Fig. 17 - CPU controlled power system-diagram.

CDP6818

Advance Information/  
Preliminary Data

CMOS Real-Time Clock with RAM



Features:

- Low-Power, High-Speed, High-Density CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes, and Hours of the Day
- Counts Days of the Week, Date, Month, and Year
- 3 V to 6 V Operation
- Time Base Input Options: 4.194304 MHz, 1.048576 MHz, or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- 40 to 200  $\mu$ W Typical Operating Power at Low Frequency Time Base
- 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24-Hour Clock with AM and PM in 12-Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- MOTEL Circuit for Bus Universality
- Multiplexed Bus for Pin Efficiency
- Interfaced with Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals ( $\overline{IRQ}$ )
- Three Interrupts are Separately Software Maskable and Testable
  - Time-of-Day, Alarm, Once-per-Second to Once-per-Day
  - Periodic Rates from 30.5  $\mu$ s to 500 ms
  - End-of-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Clock Output May Be Used as Microprocessor Clock Input
  - At Time Base Frequency +1 or +4
- 24-Pin Dual-In-Line Package

The CDP6818 Real-Time Clock plus RAM is a peripheral device which includes the unique MOTEL concept for use with many 8-bit microprocessors, microcomputers, and larger computers. This device combines three unique features: a complete time-of-day clock with alarm and one hundred year calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of low-power static RAM. The CDP6818 uses high-speed CMOS technology to interface with 1 MHz processor buses, while consuming very little power.

The Real-Time Clock plus RAM has two distinct uses. First, it is designed as a battery powered CMOS device (in an otherwise NMOS/TTL system) including all the common battery backed-up functions such as RAM, time, and calendar. Secondly, the CDP6818 may be used with a CMOS microprocessor to relieve the software of the timekeeping workload and to extend the available RAM of an MPU such as the CDP6805E2.




Fig. 1 — Block diagram.

CDP6818

BUS TIMING

Ident. Number	Characteristics	Symbol	V <sub>DD</sub> = 3.0 V 50 pF Load		V <sub>DD</sub> = 5.0 V ± 10% 2 TTL and 130 pF Load		Unit
			Min	Max	Min	Max	
1	Cycle Time	t <sub>cyc</sub>	5000	—	953	dc	ns
2	Pulse Width, DS/E Low or RD/WR High	PW <sub>EL</sub>	1000	—	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	PW <sub>EH</sub>	1500	—	325	—	ns
4	Input Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	—	100	—	30	ns
8	R/W Hold Time	t <sub>RWH</sub>	10	—	10	—	ns
13	R/W Setup Time Before DS/E	t <sub>RWS</sub>	200	—	165	—	ns
14	Chip Enable Setup Time Before AS/ALE Fall	t <sub>CS</sub>	200	*	55	*	ns
15	Chip Enable Hold Time	t <sub>CH</sub>	10	—	0	—	ns
18	Read Data Hold Time	t <sub>DHR</sub>	10	1000	10	100	ns
21	Write Data Hold Time	t <sub>DHW</sub>	100	—	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	t <sub>ASL</sub>	200	—	50	—	ns
25	Muxed Address Hold Time	t <sub>AHL</sub>	100	—	20	—	ns
26	Delay Time DS/E to AS/ALE Rise	t <sub>ASD</sub>	500	—	50	—	ns
27	Pulse Width, AS/ALE High	PW <sub>ASH</sub>	600	—	135	—	ns
28	Delay Time, AS/ALE to DS/E Rise	t <sub>ASED</sub>	500	—	60	—	ns
30	Peripheral Output Data Delay Time from DS/E or RD	t <sub>DDR</sub>	1300	—	20	240	ns
31	Peripheral Data Setup Time	t <sub>DSW</sub>	1500	—	200	—	ns

NOTE: Designations E, ALE, RD, and WR refer to signals from alternative microprocessor signals.  
 \*See Important Application Notice (refer to Fig. 23).





Fig. 2 — CDP6818 bus timing waveforms.

CDP6818


TABLE 1 — SWITCHING CHARACTERISTICS (V<sub>DD</sub> = 5 Vdc ± 10%, V<sub>SS</sub> = 0 Vdc, T<sub>A</sub> = 0° to 70°C)

Description	Symbol	Min	Max	Unit
Oscillator Startup	t <sub>RC</sub>	—	100	ms
Reset Pulse Width	t <sub>RWL</sub>	5	—	μs
Reset Delay Time	t <sub>RLH</sub>	5	—	μs
Power Sense Pulse Width	t <sub>PWL</sub>	5	—	μs
Power Sense Delay Time	t <sub>PLH</sub>	5	—	μs
IRQ Release from DS	t <sub>IRDS</sub>	—	2	μs
IRQ Release from RESET	t <sub>IRR</sub>	—	2	μs
VRT Bit Delay	t <sub>VRTD</sub>	—	2	μs



NOTE: V<sub>HIGH</sub> = V<sub>DD</sub> - 2.0 V, V<sub>LOW</sub> = 0.8 V, for V<sub>DD</sub> = 5.0 V ± 10%

Fig. 5 —  $\overline{\text{IRQ}}$  release delay timing waveforms.



All Outputs Except OSC2 (See Figure 10)

Fig. 6 — TTL equivalent test load.

## CDP6818

### MOTEL

The MOTEL circuit is a new concept that permits the CDP6818 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus microprocessors.

Practically all microprocessors interface with one of two synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry standard bus structure is now available. The MOTEL concept is shown logically in Figure 9.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and  $R/\overline{W}$  are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of  $R/\overline{W}$ . With competitor buses, the inversion of  $\overline{RD}$  and  $\overline{WR}$  create functionally identical internal read and write enable signals.

The CDP6818 automatically selects the processor type by using AS/ALE to latch the state of the DS/ $\overline{RD}$  pin. Since DS is always low and  $\overline{RD}$  is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 9 — Functional diagram of MOTEL circuit.

### SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

#### VDD, VSS

DC power is provided to the part on these two pins,  $V_{DD}$  being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

#### OSC1, OSC2 — TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC1 as shown in Figure 10. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies. The crystal connections are shown in Figure 11 and the crystal characteristics in Figure 12.

#### CKOUT — CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

#### CKFS — CLOCK OUT FREQUENCY SELECT, INPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to  $V_{DD}$  causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is at  $V_{SS}$ , CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

## CDP6818

TABLE 2 — CLOCK OUTPUT FREQUENCIES

Time Base (OSC1) Frequency	Clock Frequency Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MHz	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 kHz
32.768 kHz	High	32.768 kHz
32.768 kHz	Low	8.192 kHz

## SQW — SQUARE WAVE, OUTPUT

The SQW pin can output a signal one of 15 of the 22 internal-divider stages. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using a bit in Register B.

## AD0-AD7 — MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6818 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6818 latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or WR pulses. In a read cycle, the CDP6818 outputs 8 bits of data during the latter portion of the DS or RD pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or RD rises in the other case.

## AS — MULTIPLEXED ADDRESS STROBE, INPUT

A positive going multiplexed address strobe pulse serves to demultiplex the bus. The falling edge of AS or ALE causes the address to be latched within the CDP6818. The automatic MOTEL circuitry in the CDP6818 also latches the state of the DS pin with the falling edge of AS or ALE.

## DS — DATA STROBE OR READ, INPUT

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is variously called DS (data strobe), E (enable), and  $\phi 2$  ( $\phi 2$  clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.

The second MOTEL interpretation of DS is that of RD, MEMR, or I/OR emanating from a competitor type processor. In this case, DS identifies the time period when the real-time clock plus RAM drives the bus with read data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6818, latches the state of the DS pin on the falling edge of AS/ALE. When the 6800 mode of MOTEL is desired DS must be low during AS/ALE, which is

the case with the CDP6805 family of multiplexed bus processors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

## R/W — READ/WRITE, INPUT

The MOTEL circuit treats the R/W pin in one of two ways. When a 6805 type processor is connected, R/W is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/W while DS is high, whereas a write cycle is a low on R/W during DS.

The second interpretation of R/W is as a negative write pulse, WR, MEMW, and I/OW from competitor type processors. The MOTEL circuit in this mode gives R/W pin the same meaning as the write (W) pulse on many generic RAMs.

## CE — CHIP ENABLE, INPUT

The chip-enable (CE) signal must be asserted (low) for a bus cycle in which the CDP6818 is to be accessed. CE is not latched and must be stable during DS and AS (in the 6805 mode of MOTEL) and during RD and WR (in the competitor mode). Bus cycles which take place without asserting CE cause no actions to take place within the CDP6818. When CE is high, the multiplexed bus output is in a high-impedance state.

When CE is high, all address, data, DS, and R/W inputs from the processor are disconnected within the CDP6818. This permits the CDP6818 to be isolated from a powered-down processor. When CE is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on CE when the main power is off.

## IRQ — INTERRUPT REQUEST, OUTPUT

The IRQ pin is an active low output of the CDP6818 that may be used as an interrupt input to a processor. The IRQ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the IRQ pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the IRQ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an IRQ bus with one pullup at the processor.

## RESET — RESET, INPUT

The RESET pin does not affect the clock, calendar, or RAM functions. On the powerup, the RESET pin must be held low for the specified time,  $t_{ALH}$ , in order to allow the power supply to stabilize. Figure 13 shows a typical representation of the RESET pin circuit.

When RESET is low the following occurs:

- Periodic Interrupt Enable (PIE) bit is cleared to zero,
- Alarm Interrupt Enable (AIE) bit is cleared to zero,
- Update ended Interrupt Enable (UIE) bit is cleared to zero,
- Update ended Interrupt Flag (UF) bit is cleared to zero,
- Interrupt Request status Flag (IRQF) bit is cleared to zero,
- Periodic Interrupt Flag (PF) bit is cleared to zero,

### CDP6818

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or

0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessible by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248  $\mu$ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948  $\mu$ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.




Fig. 15 — Address map.

TABLE 3 — TIME, CALENDAR, AND ALARM DATA MODES

Address Location	Function	Decimal Range	Range		Example*	
			Binary Data Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
4	Hours (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
6	Day of the Week Sunday = 1	1-7	\$01-\$07	\$01-\$07	05	05
7	Day of the Month	1-31	\$01-\$1F	\$01-\$31	0F	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	4F	79

\*Example: 5:58:21 Thursday February 15 1979 (Time is A.M.)



## CDP6818

TABLE 4 – DIVIDER CONFIGURATIONS

Time-Base Frequency	Divider Bits Register A			Operation Mode	Divider Reset	Bypass First N-Divider Bits
	DV2	DV1	DV0			
4.194304 MHz	0	0	0	Yes		N = 0
1.048576 MHz	0	0	1	Yes		N = 2
32.768 kHz	0	1	0	Yes		N = 7
Any	1	1	0	No	Yes	
Any	1	1	1	No	Yes	

Note: Other combinations of divider bits are used for test purposes only.

## SQUARE-WAVE OUTPUT SELECTION

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal on the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymmetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

## PERIODIC INTERRUPT SELECTION

The periodic interrupt allows the  $\overline{IRQ}$  pin to be triggered from once every 500 ms to once every 30.517  $\mu$ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits on bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

TABLE 5 – PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

Rate Select Control Register A				4.194304 or 1.048576 MHz Time Base		32.768 kHz Time Base	
				Periodic Interrupt Rate (PI)	SQW Output Frequency	Periodic Interrupt Rate (PI)	SQW Output Frequency
RS3	RS2	RS1	RS0				
0	0	0	0	None	None	None	None
0	0	0	1	30.517 $\mu$ s	32.768 kHz	3.90625 ms	256 Hz
0	0	1	0	61.035 $\mu$ s	16.384 kHz	7.8125 ms	128 Hz
0	0	1	1	122.070 $\mu$ s	8.192 kHz	122.070 $\mu$ s	8.192 kHz
0	1	0	0	244.141 $\mu$ s	4.096 kHz	244.141 $\mu$ s	4.096 kHz
0	1	0	1	488.281 $\mu$ s	2.048 kHz	488.281 $\mu$ s	2.048 kHz
0	1	1	0	976.562 $\mu$ s	1.024 kHz	976.562 $\mu$ s	1.024 kHz
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz
1	1	1	0	250 ms	4 Hz	250 ms	4 Hz
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz

## CDP6818

**DV2, DV1, DV0** — Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one-half second later. These three read/write bits are not affected by **RESET**.

**RS3, RS2, RS1, RS0** — The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tape selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the **PIE** bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by **RESET**.

### REGISTER B (\$0B)

MSB							LSB		Read/Write Register
b7	b6	b5	b4	b3	b2	b1	b0		
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE		

**SET** — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is read/write bit which is not modified by **RESET** or internal functions of the CDP6818.

**PIE** — The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit in Register C to cause the  $\overline{\text{IRQ}}$  pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Register A. A zero in PIE blocks  $\overline{\text{IRQ}}$  from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal CDP6818 functions, but is cleared to "0" by a **RESET**.

**AIE** — The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert  $\overline{\text{IRQ}}$ . An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11XXXXXX). When the AIE bit is a "0", the AF bit does not initiate an  $\overline{\text{IRQ}}$  signal. The **RESET** pin clears AIE to "0". The internal functions do not affect the AIE bit.

**UIE** — The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert  $\overline{\text{IRQ}}$ . The **RESET** pin going low or the SET bit going high clears the UIE bit.

**SQWE** — When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the fre-

quency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the **RESET** pin. SQWE is a read/write bit.

**DM** — The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or **RESET**. A "1" in DM signifies binary data, while a "0" in DM specifies binary-coded-decimal (BCD) data.

**24/12** — The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

**DSE** — The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or **RESET**.

### REGISTER C (\$0C)

MSB						LSB		Read-Only Register
b7	b6	b5	b4	b3	b2	b1	b0	
$\overline{\text{IRQ}}$	PF	AF	UF	0	0	0	0	

**$\overline{\text{IRQ}}$**  — The interrupt request flag ( $\overline{\text{IRQ}}$ ) is set to a "1" when one or more of the following are true:

PF = PIE = "1"

AF = AIE = "1"

UF = UIE = "1"

i.e.,  $\overline{\text{IRQ}} = \text{PF} \cdot \text{PIE} + \text{AF} \cdot \text{AIE} + \text{UF} \cdot \text{UIE}$

Any time the  $\overline{\text{IRQ}}$  bit is a "1", the  $\overline{\text{IRQ}}$  pin is driven low. All flag bits are cleared after Register C is read by the program or when the **RESET** pin is low.

**PF** — The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an  $\overline{\text{IRQ}}$  signal and sets the  $\overline{\text{IRQ}}$  bit when PIE is also a "1." The PF bit is cleared by a **RESET** or a software read of Register C.

**AF** — A "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the  $\overline{\text{IRQ}}$  pin to go low, and a "1" to appear in the  $\overline{\text{IRQ}}$  bit, when the AIE bit also is a "1." A **RESET** or a read of Register C clears AF.

**UF** — The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the  $\overline{\text{IRQ}}$  bit to be a "1", asserting  $\overline{\text{IRQ}}$ . UF is cleared by a Register C read or a **RESET**.

**b3 TO b0** — The unused bits of Status Register 1 are read as "0's". They can not be written.

CDP6818





Fig. 18 — CDP6818 interfaced to competitor compatible multiplexed bus microprocessors.



This illustrates the use of CMOS gating for address decoding.

Fig. 19 — CDP6818 interface to CDP6805E2 CMOS multiplexed microprocessor with slow address decoding.

CDP6818

**FIGURE 22 — SUBROUTINE FOR READING AND WRITING THE CDP6818 WITH A NON-MULTIPLEXED BUS**

READ	STA	RTC	Generate AS and Latch Data from ACCA
	LDAB	RTC+1	Generate DS and Get Data
	RTS		
WRITE	STA	RTC	Generate AS and Latch Data from ACCA
	STAB	RTC+1	Generate DS and Store Data
	RTS		

**IMPORTANT APPLICATION NOTICE**

The CDP6818 with a bottom brand code of 6RR requires a synchronization of the  $\overline{CE}$  pin with address strobe. The following circuit will satisfy that condition and also shows a typical

application of power down circuitry. If  $\overline{CE}$  is grounded at all times (no power down required) the following circuit need not be used.




Fig. 23 — Typical Application Circuit

CDP6823

MAXIMUM RATINGS (Voltages reference to V<sub>SS</sub>)

Ratings	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +8	V
All Input Voltages	V <sub>in</sub>	V <sub>SS</sub> -0.5 to V <sub>DD</sub> +0.5	V
Current Drain per Pin Excluding V <sub>DD</sub> and V <sub>SS</sub>	I	10	mA
Operating Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance			
Ceramic	θ <sub>JA</sub>	50	°C/W
Plastic		100	

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub> ≥ (V<sub>in</sub> or V<sub>out</sub>) ≥ V<sub>DD</sub>. Leakage currents are reduced and reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).

DC ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=5 Vdc ± 10%, V<sub>SS</sub>=0 Vdc, T<sub>A</sub>=0°C to 70°C, unless otherwise noted)

Parameter	Symbol	Min	Max	Unit
Output Voltage (I <sub>Load</sub> ≤ 10 μA)	V <sub>OL</sub> V <sub>OH</sub>	-	0.1 -	V V
Output High Voltage (I <sub>Load</sub> = -1.6 mA) AD0-AD7 (I <sub>Load</sub> = -0.2 mA) PA0-PA7, PC0-PC7 (I <sub>Load</sub> = -0.36 mA) PB0-PB7	V <sub>OH</sub> V <sub>OH</sub> V <sub>OH</sub>	4.1 4.1 4.1	V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	V
Output Low Voltage (I <sub>Load</sub> = 1.6 mA) AD0-AD7, PB0-PB7 (I <sub>Load</sub> = 0.8 mA) PA0-PA7, PC0-PC7 (I <sub>Load</sub> = 1 mA) $\overline{IRQ}$	V <sub>OL</sub> V <sub>OL</sub> V <sub>OL</sub>	V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	0.4 0.4 0.4	V
Input High Voltage, AD0-AD7, AS, DS, R/ $\overline{W}$ , $\overline{CE}$ , PA0-PA7, PB0-PB7, PC0-PC7, RESET	V <sub>IH</sub> V <sub>IH</sub>	V <sub>DD</sub> -2.0 V <sub>DD</sub> -0.8	V <sub>DD</sub> V <sub>DD</sub>	V
Input Low Voltage (All Inputs)	V <sub>IL</sub>	V <sub>SS</sub>	0.8	V
Quiescent Current - No dc Loads (All Ports Programmed as Inputs, All Inputs = V <sub>DD</sub> - 0.2 V)	I <sub>DD</sub>	-	160	μA
Total Supply Current (All Ports Programmed as Inputs, CE = V <sub>IL</sub> , t <sub>cyc</sub> = 1 μs)	I <sub>DD</sub>	-	3	mA
Input Current, $\overline{CE}$ , AS, R/ $\overline{W}$ , DS, RESET	I <sub>in</sub>	-	±1	μA
Hi-Z State Leakage, AD0-AD7, PA0-PA7, PB0-PB7, PC0-PC7	I <sub>TSL</sub>	-	±10	μA





Fig. 2 - Equivalent test loads.

CDP6823





Fig. 4 - Bus READ timing competitor multiplexed bus.



NOTE:  $V_{HIGH} = V_{DD} - 2V$ ,  $V_{LOW} = 0.8V$ , for  $V_{DD} = 5V \pm 10\%$

Fig. 5 - Bus WRITE timing competitor multiplexed bus.

## CDP6823

### GENERAL DESCRIPTION

The CDP6823, CMOS parallel interface (CPI), contains 24 individual bidirectional I/O lines configured in three 8-bit ports. The 15 internal registers, which control the mode of operation and contain the status of the port pins, are accessed via an 8-bit multiplexed address/data bus. The lower four address bits (AD0-AD3) of the multiplexed address bus determine which register is to be accessed (see Register Address Map shown below). The four address bits (AD4, AD5, AD6, and AD7) must be separately decoded to position this memory map within each 256-byte address space available via the 8-bit multiplexed address bus. For more detailed information, refer to **REGISTER DESCRIPTION**.

REGISTER ADDRESS MAP

0	Port A Data, Clear CA1 Interrupt	P1DA
1	Port A Data, Clear CA2 Interrupt	P2DA
2	Port A Data	PDA
3	Port B Data	PDB
4	Port C Data	PDC
5	Not Used	—
6	Data Direction Register for Port A	DDRA
7	Data Direction Register for Port B	DDRB
8	Data Direction Register for Port C	DDRC
9	Control Register for Port A	CRA
A	Control Register for Port B	CRB
B	Pin Function Select Register for Port C	FSR
C	Port B Data, Clear CB1 Interrupt	P1DB
D	Port B Data, Clear CB2 Interrupt	P2DB
E	Handshake/Interrupt Status Register	HSR
F	Handshake Over-Run Warning Register	HWR

The CPI is implemented with the MOTEL circuit which allows direct interface with either of the two major multiplexed microprocessor bus types. A detailed description of the MOTEL circuit is provided in the **MOTEL** section.

Three data direction registers (DDRs), one for each port, determine which pins are outputs and which are inputs. A logic zero on a DDR bit configures its associated pin as an input; and a logic one configures the pin as an output. Upon reset, the DDrs are cleared to logic zero to configure all port pins as inputs.

Actual port data may be read or written via the port data registers (PDA, PDB, and PDC). Ports A and B each have two additional data registers (P1DA and P2DA - P1DB and P2DB) which are used to clear the associated handshake/interrupt status register bits (HSA1 and HSA2 - HSB1 and HSB2), respectively. Port A may also be configured as an 8-bit latch when used with CA1. Reset has no effect on the contents of the port data registers. Users are advised to initialize the port data registers before changing any port pin to an output.

Four pins on port C (PC4/CA1, PC5/CA2, PC6/CB1, and PC7/CB2) may additionally be programmed as handshake lines for ports A and B via the port C function select register (FSR). Both ports A and B have one input-only line and one bidirectional handshake line each associated with them. The handshake lines may be programmed to perform a variety of tasks such as interrupt requests, setting flags, latching data, and data transfer requests and/or acknowledgments. The handshake functions are programmed via control registers A and B (CRA and CRB). Additional information may be found in **PIN DESCRIPTIONS**, **REGISTER DESCRIPTION**, or **HANDSHAKE OPERATION**.

### MOTEL

The MOTEL circuit is a concept that permits the CDP6823 to be directly interfaced with different types of multiplexed bus microprocessors without any additional external logic. For a more detailed description of the multiplexed bus, see **MULTIPLEXED BIDIRECTIONAL ADDRESS/DATA BUS (AD0-AD7)**. Most multiplexed microprocessors use one of two synchronous buses to interface peripherals. An industry standard bus structure is now available.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. The MOTEL concept is shown logically in Fig. 7.

The microprocessor type is automatically selected by the MOTEL circuit through latching the state of the DS/ $\overline{RD}$  pin with AS/ALE. Since DS is always low during AS and  $\overline{RD}$  is always high during ALE, the latch automatically indicates with which type microprocessor bus it is interfaced.




Fig. 7 - Functional diagram of MOTEL circuit.

## CDP6823




Fig. 8 - Typical port I/O circuitry.

**HANDSHAKE OPERATION**) and latched input data may be read via any of the three port A data registers. If the port A input latch feature is not enabled, an MPU read of any port A data register reflects the current status of the port A input pins if the corresponding DDRA bits equal zero. Reset has no effect upon the contents of the port A data register; however, all pins will be placed in the input mode (all DDRA bits forced to equal zero) and all handshake lines will be disabled.

#### Port B Bidirectional I/O Lines (PB0-PB7)

Each line of port B, PB0-PB7, is individually programmable as either an input or an output via its data direction register (DDRB). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one.

There are three data registers associated with port B: PDB, P1DB, and P2DB. PDB is used for simple port B data reads and writes. P1DB and P2DB are accessed when certain handshake activity is desired. See **HANDSHAKE OPERATION** for more information.

Data written to PDB or P1DB data register is latched into the port B output latch regardless of the state of the DDRB. An MPU read of port bits programmed as outputs reflect the last value written to a port B data register. An MPU read of any port B register reflects the current status of the input pins whose DDRB bits equal zero. Reset has no effect upon the contents of the port B data register; however, all pins will be placed in the input mode (all DDRB bits forced to equal zero) and all handshake lines will be disabled.

#### Port C, Bidirectional I/O Lines (PC0-PC3)

Each line of port C, PC0-PC3, is individually programmable as either an input or an output via its data direction register (DDRC). An I/O pin is an input when its corresponding DDR bit is a logic zero and an output when the DDR bit is a logic one. Port C data register (PDC) is used for simple port C data reads and writes.

Data written into PDC is latched into the port C data latch regardless of the state of the DDRC. An MPU read of port C bits programmed as outputs reflect the last value written to the PDC register. An MPU read of the port C register reflects

the current status of the corresponding input pins whose DDRC bits equal zero. Reset has no effect upon the contents of the port C data register; however, all pins will be placed in the input mode (all DDRC bits forced to equal zero) and all handshake lines will be disabled.

#### Port C Bidirectional I/O Line or Port A Input Handshake Line (PC4/CA1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC4/CA1 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC4/CA1 performs as described in **HANDSHAKE OPERATION**.

#### Port C Bidirectional I/O Line or Port A Bidirectional Handshake Line (PC5/CA2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port A via the port C function select register (FSR). If programmed as a port C I/O pin, PC5/CA2 performs as described in the PC0-PC3 pin description. If programmed as a port A handshake line, PC5/CA2 performs as described in **HANDSHAKE OPERATION**.

#### Port C Bidirectional I/O Line or Port B Input Handshake Line (PC6/CB1)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O pin, PC6/CB1 performs as described in the PC0-PC3 pin description. If programmed as a port B handshake line, PC6/CB1 performs as described in **HANDSHAKE OPERATION**.

#### Port C Bidirectional I/O Line or Port B Bidirectional Handshake Line (PC7/CB2)

This line may be programmed as either a simple port C I/O line or as a handshake line for port B via the port C function select register (FSR). If programmed as a port C I/O line, PC7/CB2 performs as described in the PC0-PC3 pin description. If programmed as a port B handshake line, PC7/CB2 performs as described in **HANDSHAKE OPERATION**.



## CDP6823

### Input Latch

Port A input-only handshake line (PC4/CA1) can be programmed to function as a latch enable for port A input data via CA1 LE (bit 2 of CRA). If CA1 LE is programmed to a logic one, an active transition of PC4/CA1 will latch the current status of the port A input pins into all three port A data registers (PDA, P1DA, and P2DA). When CA1 LE is enabled, port A and PC4/CA1 function as an 8-bit transparent latch; that is, if the HSA1 bit in the HSR is a logic zero then a read of any port A register reflects the current state of the port A input pins and corresponding bits of the output data latch for port A output pins. If HSA1 is a logic one, a read of any port A data register reflects the state of the port A input pins when HSA1 was set and the corresponding bits of the port A output data latch for port A output pins.

Further transitions of PC4/CA1 result only in setting the HWA1 bit in the HWR and do not relatch data into the port A registers. Latched data is released only by clearing HSA1 in the HSR to a logic zero (HSA1 is cleared by reading P1DA).

### Output

Each bidirectional handshake line programmed as an output by the DDRC operates in one of four modes as described in Table 3. Modes 2 and 3 force the output handshake line to reflect the state of bit 4 in the appropriate control register.

In modes 0 and 1, PC5/CA2 is forced low during the cycle following a read of P1DA or a read of P2DA while HSA1 is cleared. PC7/CB2 is forced low during the cycle following a write to P1DB or a write to P2DB while HSB1 is cleared. Because of these differences, port A is the preferred input port and port B is the preferred output port.

In mode 0, PC5/CA2 (PC7/CB2) is set high by an active transition of PC4/CA1 (PC6/CB1). In mode 1, PC5/CA2 (PC7/CB2) is set high in the cycle following the cycle in which PC5/CA2 (PC7/CB2) goes low. Mode 1 forces a low-going pulse on PC5/CA2 (PC7/CB2) following a read (write) of P1DA (P1DB) or P2DA (P2DB) that is approximately one cycle time wide.

When entering an output handshake mode for the first time after a reset, the handshake line outputs the default level as listed in Table 3.

### INTERRUPT DESCRIPTION

The CDP6823 allows an MPU interrupt request ( $\overline{IRQ}$  low) via the input handshake lines. The input handshake line, operating in modes 1 or 3 as defined by the control registers (CRA and CRB), causes  $\overline{IRQ}$  to go low when IRQF (interrupt flag) in the HSR is set to a logic one.  $\overline{IRQ}$  is released when IRQF is cleared. See **Handshake/Interrupt Status Register** under **REGISTER DESCRIPTION** for additional information.

### REGISTER DESCRIPTION

The CDP6823 has 15 registers (see Fig. 1) which define the mode of operation and status of the port pins. The following paragraphs describe these registers.

#### Register Names:

Control Register A (CRA)  
Control Register B (CRB)

#### Register Addresses:

\$9 (CRA)  
\$A (CRB)

#### Register Bits:

	7	6	5	4	3	2	1	0
\$9	X	X	X	CA2 Mode	CA1 LE	CA1 Mode		
\$A	X	X	X	CB2 Mode	X	CB1 Mode		

#### Purpose:

These two registers control the handshake and interrupt activity for those pins defined as handshake lines by the port C function select register (FSR).

#### Description:

CA2 and CB2 are programmed as inputs or outputs via the associated DDRC bits. Each handshake line is controlled by two mode bits. Bit 2 of CRA enables the Port A latch for an active CA1 transition. Table 2 describes the input handshake modes (CA1, CB1, CA2, CB2) and Table 3 describes the output handshake modes for CA2 and CB2.

#### Register Names:

Port A Data Registers (PDA, P1DA, P2DA)

#### Register Addresses:

\$2 (PDA), \$0 (P1DA), \$1 (P2DA)

#### Register Bits:

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

#### Purpose:

These three registers serve different purposes. PDA is used to read input data and latch data written to the port A output pins. P1DA and P2DA are used to read input data and to affect handshake and status activity for PC4/CA1 and PC5/CA2. If enabled, port A input data may be latched into the three port A data registers on an active PC4/CA1 transition as described in **HANDSHAKE OPERATION**.

### CDP6823

**Register Name:**  
Port C Data Register (PDC)

**Register Address:**  
\$4

**Register Bits:**

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

**Purpose:**  
The port C data register (PDC) is used to read input data and to latch data written to the output pins.

**Description:**  
Data is written into the port C output latch (see Fig. 3) regardless of the state of DDRC. Any port C pin defined as a handshake line by the port C function select register (FSR) is not affected by PDC. Output pins, as defined by DDRC, assume logic levels of the corresponding bits in the port C output latch. A read of PDC reflects the contents of the output latch for output pins and the current state of the input pins (as reflected in the DDRC). Reset has no effect upon the contents of PDC. Users are recommended to initialize the port C output data latch before changing any pin to an output via the DDRC.

**Register Name:**  
Data Direction Register for Port A (B) (C)

**Register Address:**  
\$6 (\$7) (\$8)

**Register Bits:**

7	6	5	4	3	2	1	0
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

**Purpose:**  
Each of the three data direction registers (DDRA, DDRB, and DDRC) define the direction of data flow of the port pins for ports A, B, and C.

**Description:**  
A logic zero in a DDR bit places the corresponding port pin in the input mode. A logic one in a DDR bit places the corresponding pin in the output mode. Any port C pins defined as bidirectional handshake lines also use the port C DDR (DDRC). Input-only handshake lines are not affected by DDRC. Reset clears all DDR bits to logic zero configuring all port pins as inputs. The DDRs have no write-inhibit control over the port data output latches. Data may be written to the port data registers even though the pins are configured as inputs.

**Register Name:**  
Port C Pin Function Select Register (FSR)

**Register Address:**  
\$B

**Register Bits:**

7	6	5	4	3	2	1	0
CFB2	CFB1	CFA2	CFA1	XX	XX	XX	XX

**Purpose:**  
The port C pin function select register defines whether the multifunction port C pins are to operate as "normal" port C lines or as handshake lines.

**Description:**  
A logic zero in any FSR bit defines the corresponding port C pin as a "normal" I/O pin. A logic one in any valid FSR bit defines the corresponding port C pin as a handshake line. Pins defined as handshake lines function according to the contents of control register A (CRA) or control register B (CRB). The port C data direction register (DDRC) is valid regardless of FSR contents for all pins except PC4/CA1 and PC6/CB1. Transitions on port C pins not defined as handshake pins do not effect the handshake/interrupt status register. Reset clears all FSR bits to a logic zero. Users are recommended to initialize the data direction and control registers before modifying the FSR.

**Register Name:**  
Handshake/Interrupt Status Register (HSR)

**Register Address:**  
\$E

**Register Bits:**

7	6	5	4	3	2	1	0
IRQF	XX	XX	XX	HSB2	HSA2	HSB1	HSA1

**Purpose:**  
The handshake interrupt status register is a read-only flag register that may be used during a polling routine to determine if any enabled input handshake transition, as defined by the control register (CRA and CRB), has occurred.

**Description:**  
If an enabled input handshake transition occurs then the appropriate HSR bit (HSB2, HSA2, HSB1, or HSA1) is set. The IRQF flag bit (bit 7, IRQF) is set when one or more of the HSR bits 0-3 and their corresponding control register bits are set to a logic one as shown in the following equation:

$$\text{Bit 7} = \text{IRQF} = [\text{HSB2} \cdot \text{CRB2}(3)] + [\text{HSA2} \cdot \text{CRA2}(3)] + [\text{HSB1} \cdot \text{CRB1}(0)] + [\text{HSA1} \cdot \text{CRA1}(0)]$$

The numbers in ( ) indicate which bit in the control register enables the interrupt.

Handshake/interrupt status register bits are cleared by accessing the appropriate port data register. The following table lists the HSR bit and the port data register that must be accessed to clear the bit.

To Clear HSR Bit	Access Register
HSB2	P2DB
HSA2	P2DA
HSB1	P1DB
HSA1	P1DA

Reset clears all handshake/interrupt status register bits to a logic zero.

CDP6823




Fig. 10 - CDP6823 interfaced with the ports of a typical single-chip microprocessor.

## CDP6848, CDP6848C

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

(Voltage referenced to V<sub>SS</sub> terminal)

CDP6848	-0.5 to +11 V
CDP6848C	-0.5 to +7 V

#### INPUT VOLTAGE RANGE, ALL INPUTS

DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

#### POWER DISSIPATION PER PACKAGE (P<sub>D</sub>):

For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW

#### OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C

#### STORAGE-TEMPERATURE RANGE (T<sub>stg</sub>)

LEAD TEMPERATURE (DURING SOLDERING): ..... -65 to +150°C

At distance 1/16 ± in. (1.59 ± 0.79 mm) from case for 10 s max. .... +265°C

### STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> ±5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	CDP6848			CDP6848C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current I <sub>DD</sub>	—	.0, 5	5	—	0.01	50	—	0.02	200	μA
	—	0, 10	10	—	1	200	—	—	—	
Output Low Drive (Sink) Current I <sub>OL</sub>	0.4	0, 5	5	1.6	3.2	—	1.6	3.2	—	mA
	0.5	0, 10	10	2.6	5.2	—	—	—	—	
Output High Drive (Source) Current I <sub>OH</sub>	4.6	0, 5	5	-1.15	-2.3	—	-1.15	-2.3	—	mA
	9.5	0, 10	10	-2.6	-5.2	—	—	—	—	
Output Voltage Low-Level V <sub>OL</sub> ‡	—	0, 5	5	—	0	0.1	—	0	0.1	V
—	0, 10	10	—	0	0.1	—	—	—		
Output Voltage High Level V <sub>OH</sub> ‡	—	0, 5	5	4.9	5	—	4.9	5	—	
Input Low Voltage V <sub>IL</sub>	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage V <sub>IH</sub>	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Input Leakage Current I <sub>IN</sub>	Any Input	0, 5	5	—	—	±1	—	—	±1	μA
	—	0, 10	10	—	—	±2	—	—	—	
Operating Current I <sub>DD1</sub> Δ	—	0, 5	5	—	1.5	3	—	1.5	3	mA
	—	0, 10	10	—	6	12	—	—	—	
Input Capacitance C <sub>IN</sub>	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance C <sub>OUT</sub>	—	—	—	—	10	15	—	10	15	

\*Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>. ‡I<sub>OL</sub> = I<sub>OH</sub> = 1 μA.

ΔOperating current is measured at 200 kHz for V<sub>DD</sub> = 5 V and 400 kHz for V<sub>DD</sub> = 10 V, with open outputs.


## CDP6848, CDP6848C

REGISTER TRUTH TABLE


ADDRESS			ACTIVE		REGISTER OPERATION
A2	A1	A0	DS/WR	RD	
1	1	0	X		Write Counter A MSB
1	1	0		X	Read Counter A MSB
0	1	0	X		Write Counter A LSB
0	1	0		X	Read Counter A LSB
1	0	0	X		Control Register A
1	1	1	X		Write Counter B MSB
1	1	1		X	Read Counter B MSB
0	1	1	X		Write Counter B LSB
0	1	1		X	Read Counter B LSB
1	0	1	X		Control Register B
1	0	0		X	Interrupt Status Register
1	0	1		X	
0	0	0			Not Used
0	0	1			Not Used

## PROGRAMMING MODEL


## Counter A Registers



## Counter B Registers



## Interrupt Status Register



## CDP6848, CDP6848C

**Bit 3** — Gate level select — All modes require an enabling signal on the gate to allow counter operation. This enabling signal is either a level or pulse (edge). Positive gate level or edge enabling is selected by writing a "1" into this bit and negative (low) enabling is selected when bit 3 is "0". The gate level must be true (Gate pin TAG or TBG = Bit 3 Control Register) when JAM Register is loaded.

**Bit 4** — Interrupt enable — Setting this bit to "1" enables the  $\overline{\text{INT}}$  output, and setting it to "0" disables it. When reset, the  $\overline{\text{INT}}$  output is at a high level. If the interrupt enable bit in the control register is enabled and the counter decrements to zero, the  $\overline{\text{INT}}$  output will go low and will not return high until the counter-timer is reset or the selected control register is written to. Example: If timer B times out, control register B must be accessed to reset the  $\overline{\text{INT}}$  output high. If the interrupt enable bit is set to "0", the counter's timeout will have no effect on the  $\overline{\text{INT}}$  output.

In mode 5, the variable-duty cycle mode, the  $\overline{\text{INT}}$  pin will become active low when the MSB in the counter has decremented to zero.

**Bit 5** — Start/stop control — This bit controls the clock input to the counter and must be set to "1" to enable it. Writing a "0" into this location will halt operation of the counter. Operation will not resume until the bit is set to "1".

**Bit 6** — Holding register control — Since the counter may be decrementing during a read cycle, writing a "1" into this location will hold a stable value in the hold register for subsequent read operations. Rewriting a "1" into bit 6 will cause an update in the holding register on the next trailing clock edge. If this location contains a "0", the holding register will be updated continuously by the value in the counter.

**Bit 7** — Jam enable — When this bit is set to "1" during a write to the control register, the value in the jam register will be placed into the counter. The counter outputs TAO and TBO will be set high and  $\overline{\text{TAO}}$  and  $\overline{\text{TBO}}$  will be set low on the next trailing clock edge. If bit 0, 1, or 2 is equal to 1 (i.e. valid mode) then counting begins with the next clock edge. Setting this bit to "0" will leave the counter value unaffected. This location should be set to "0" any time a write to the control register must be performed without changing the preset counter value.

In mode 3, the hardware start is enabled by writing a "0" into bit 7. If a "1" is written to bit 7, the timeout will start immediately and mode 3 will resemble mode 1.

### Changing Counter Values

Each counter must be stopped to reliably/load it from the Jam Register. A counter can be stopped by:

- An external reset,
- Timeout in Modes 1, 2, and 3 (Modes 4 and 5 properly reload and continue running at timeout),
- A write to the control register with Bit 7 = 0 (no JAM), Bit 5 = 1 (Start), and (Bit 2 + Bit 1 + Bit 0) = 1 (valid Mode select).

Once stopped, the counter can be jammed with a write to the control register with Bit 7 = 1 (Jam), Bit 5 = 1 (Start), and Bit 2 + Bit 1 + Bit 0 = 1. The Gate level must be true (match the value written in the control register) in modes 1, 2, 4, and 5.

**NOTE:** The outputs are cleared. ( $\text{TXO} = 0$  and  $\overline{\text{TXO}} = 1$ ) with a write to the control register with (Bit 2 + Bit 1 + Bit 0) = 1.

### MODE DESCRIPTIONS

Mode		Control Register	Gate Control								
1	Timeout	<table border="1" style="margin: auto;"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>0</td><td>1</td> </tr> </table> <p style="text-align: center;">BUS 7                      BUS 0</p>	X	X	X	X	X	0	0	1	Selectable High or Low Level Enables Operation
X	X	X	X	X	0	0	1				

#### Mode 1:

After the count is loaded into the jam register and the control register is written to with the jam-enable bit high, TXO goes high and  $\overline{\text{TXO}}$  goes low. The input clock decrements the counter. When it reaches zero, TXO goes low and  $\overline{\text{TXO}}$  goes high, and if enabled, the interrupt output

is set low. When the control is decremented to 00H, the outputs ( $\text{TAO}$  and  $\overline{\text{TAO}}$ ) will change logic level, the next clock will set the counter to FFFFH. Additional clocks are ignored.

CDP6848, CDP6848C

Mode		Control Register	Gate Control								
3	Gate Controlled One Shot	<table border="1"> <tr> <td>0</td><td>X</td><td>X</td><td>X</td><td>X</td><td>0</td><td>1</td><td>1</td> </tr> </table>	0	X	X	X	X	0	1	1	Selectable Positive or Negative Going Edge Initiates Operation
		0	X	X	X	X	0	1	1		
BUS 7	BUS 0										

**Mode 3:**

After the jam register is loaded with the required value, the gate edge will initiate this mode. TXO will be set high, and TX̄O will be set low. The clock will decrement the counter. When zero is reached, TXO will go low and TX̄O will be high, and the interrupt output will be set low. The counter is

retriggerable: While the counter is decrementing, a gate edge or write to the control register with the jam-enable bit high, will load the counter with the jam register value and restart the one-shot operation. The jam register value cannot be changed for proper retriggering prior to timeout.




Fig. 4 - Gate controlled one-shot (mode 3) timing waveforms.

**Note:**

In order to avoid unwanted starts when selecting mode 3 or

4, the gate signal must be set to the opposite level that will be programmed.

Mode		Control Register	Gate Control								
4	Rate Generator	<table border="1"> <tr> <td>X</td><td>X</td><td>X</td><td>X</td><td>X</td><td>1</td><td>0</td><td>0</td> </tr> </table>	X	X	X	X	X	1	0	0	Selectable High or Low Level Enables Operation
		X	X	X	X	X	1	0	0		
BUS 7	BUS 0										

**Mode 4:**

A repetitive clock-wide output pulse will be output, with the

time between pulses equal to the counter's value, (trailing edge to leading edge).




Fig. 5 - Rate generators (mode 4) timing waveforms.

## CDP6848, CDP6848C

## Function Pin Definition

**DB7-DB0** — 8 bit bidirectional bus used to transfer binary information between the microprocessor and the dual counter-timer.

**VDD, VSS** — Power and ground for device.

**A0, A1, and A2** — Addresses used to select counters or registers.

**AS** — Address Strobe, the addresses on Pins A0, A1, and A2 are latched by the trailing edge of the signal on the address strobe pin.

**Mode** — Controls data transfer to and from counter-timer. The level on this pin determines the operation of the RD/RD and DS/WR signals.

**RD/RD and DS/WR** — A low level on the mode pin places the device in mode = 0. This mode is used when an 8085 type processor is interfaced to the counter-timer. Active low signals enable the pin functions. The device is written to when DS/WR is low. Data is latched on the trailing edge (low to high transition); RD/RD must be high. Read operations occur when RD/RD is low; DS/WR must remain high.

A high level on the mode select pin places the device in mode = 1. This mode selects the CDP6805 processor interface. Write cycles are performed when DS/WR is high and data is latched on the trailing edge of the signal (high to low transition); RD/RD must be low. Read operations occur when DS/WR is high; RD/RD must be high.

**Note:** All read and write cycles require that a valid address was latched and CS is high.

**TACL, TBCL** — Clocks used to decrement the counter.

**TAG, TBG** — Gate inputs used to control counter.

**TAO, TAO** — Complemented outputs of Timer A.

**TBO, TBO** — Complemented outputs of Timer B.

**INT** — Common interrupt output. Active when counter decrements to zero.

**RESET** — Active low signal that resets counter outputs (TAO, TBO low, TAO, TBO high). The interrupt output is set high and the status register is cleared.

**CS** — Chip Select, an active high signal that enables the device. It is not latched.

**BUS TIMING (VDD = 5 Vdc ± 10%, VSS = 0 Vdc, TA = 0° to 70° C unless otherwise noted), see Figs. 8 and 10.**

IDENTIFIER NO.	CHARACTERISTIC		MIN.	MAX.	UNITS
①	Cycle Time	t <sub>cyc</sub>	953	DC	ns
③	Pulse Width DS/WR or RD/RD Low	PWEH	325	—	
④	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	—	30	
⑧	R/W Hold Time	t <sub>RWH</sub>	10	—	
⑬	R/W Setup Time Before DS/WR	t <sub>RWS</sub>	15	—	
⑭	Chip Select to Valid Read Data	t <sub>ACS</sub>	400	—	
⑮	Chip Select Hold Time	t <sub>CH</sub>	0	—	
⑱	Read Data Hold Time	t <sub>DHR</sub>	10	350	
⑳	Write Data Hold Time	t <sub>DHW</sub>	50	—	
㉔	Muxed Address Valid Time to AS/ALE Fall	t <sub>ASL</sub>	60	—	
㉕	Muxed Address Hold Time	t <sub>AHL</sub>	50	—	
㉗	Pulse Width AS/ALE High	PWASH	100	—	
㉘	Delay Time AS/ALE to DS/WR Rise	t <sub>ASED</sub>	90	—	
⑳	Peripheral Output Data Delay Time From DS/WR or RD	t <sub>DDR</sub>	20	400	
㉑	Peripheral Data Setup Time	t <sub>DSW</sub>	100	—	

Note: Designations ALE, RD and WR refer to signals from non-6805 type microprocessors.



CDP6848, CDP6848C




Fig. 9 - Typical 8085 system using the CDP6848.




Fig. 10 - Bus timing waveforms.


CDP6848, CDP6848C

TYPICAL OPERATION EXAMPLES (Cont'd)

Example 3 Mode 2 (Time-out Strobe)

Conditions: A. External Gate Pin = 1  
 B. Interrupt Disabled (Bit 4 = 0)

Operation: Before counter underflows, it is stopped and restarted without changing its value.



- ① Jam Register is written MSB = 00H, LSB = 05H.
- ② Load Control Register with AAH.
- ③ Load Control Register with 08H. Start/Stop Bit 5 = 0.
- ④ Load Control Register with 28H.
- ⑤ Counter underflows and returns high on next clock.


92CM-36458

Fig. 13 - Timeout strobe (mode 2) timing waveforms.

Example 4 Mode 2 (Time-out Strobe)

Conditions: A. External Gate Pin = 1  
 B. Interrupt Disabled (Bit 4 = 0)

Operation: Counter is stopped and a new Jam Register value is placed in counter before it underflows.




- ① Jam Register is written MSB = 00H, LSB = 08H.
- ② Load Control Register with AAH.
- ③ Load Control Register with 08H. Counter is stopped.
- ④ Jam Register is loaded MSB = 44H, LSB = 02H.
- ⑤ Load Control Register with 2AH to Stop.
- ⑥ Load Control Register with AAH. Counter is Enabled to Jam and Start.

92CM-36459

Fig. 14 - Timeout strobe (mode 2) timing waveforms.

## CDP6853

## Product Preview



## CMOS Asynchronous Communications Interface Adapter (ACIA) with MOTEL Bus

### Features:

- Compatible with 8-bit microprocessors
- Multiplexed Address/Data Bus (MOTEL Bus)
- Full duplex operation with buffered receiver and transmitter
- Data set/modem control functions
- Internal baud rate generator with 15 programmable baud rates (50 to 19,200)
- Program-selectable internally or externally controlled receiver rate
- Programmable word lengths, number of stop bits, and parity bit generation and detection
- Programmable interrupt control
- Program reset

The RCA-CDP6853 Asynchronous Communications Interface Adapter (ACIA) provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.

The CDP6853 has an internal baud rate generator. This feature eliminates the need for multiple component support circuits, a crystal being the only other part required. The Transmitter baud rate can be selected under program control to be either 1 of 15 different rates from 50 to 19,200 baud, or at 1/16 times an external clock rate. The Receiver baud rate may be selected under program control to be either the Transmitter rate, or at 1/16 times the external clock rate. The CDP6853 has programmable word lengths of 5, 6, 7, or 8 bits; even, odd, or no parity; 1, 1½, or 2 stop bits.

The CDP6853 is designed for maximum programmed control from the CPU, to simplify hardware implementation. Three separate registers permit the CPU to easily select the CDP6853 operating modes and data checking parameters and determine operational status.

The Command Register controls parity, receiver echo mode, transmitter interrupt control, the state of the RTS line, receiver interrupt control, and the state of the DTR line.

- Program-selectable serial echo mode
- Two chip selects
- One chip enable
- 28-pin plastic or ceramic (DIP or DIC)
- Full TTL compatibility

The Control Register controls the number of stop bits, word length, receiver clock source and baud rate.

The Status Register indicates the states of the TRQ, DSR, and DCD lines, Transmitter and Receiver Data Registers, and Overrun, Framing and Parity Error conditions.

The Transmitter and Receiver Data Registers are used for temporary data storage by the CDP6853 Transmit and Receiver circuits.

The MOTEL Bus allows interfacing to 6805 and 8085 type multiplexed address data bus.

The CDP6853 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead, dual-in-line plastic (E suffix) packages.

## CDP6853

### CDP6853 INTERFACE REQUIREMENTS

This section describes the interface requirements for the CDP6853 ACIA. Fig. 1 is the Interface Diagram and the Terminal Diagram shows the pin-out configuration for the CDP6853.




Fig. 1 - CDP6853 interface diagram.

### MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION

#### RES (Reset) (4)

During system initialization a low on the  $\overline{RES}$  input will cause a hardware reset to occur. The Command Register and the Control Register will be cleared. The Status Register will be cleared with the exception of the indications of Data Set Ready and Data Carrier Detect, which are externally controlled by the  $\overline{DSR}$  and  $\overline{DCD}$  lines, and the transmitter Empty bit, which will be set.

#### R/W (Read/Write) (1)

The MOTEL circuit treats the  $\overline{R/W}$  pin in one of two ways. When a 6805 type processor is connected,  $\overline{R/W}$  is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on  $\overline{R/W}$  while DS is high, whereas a write cycle is a low on  $\overline{R/W}$  during DS.

The second interpretation of  $\overline{R/W}$  is as a negative write pulse,  $\overline{WR}$ ,  $\overline{MEMW}$ , and  $\overline{I/OW}$  from competitor type processors. The MOTEL circuit in this mode gives  $\overline{R/W}$  pin the same meaning as the write ( $\overline{W}$ ) pulse on many generic RAMs.

#### IRQ (Interrupt Request) (26)

The  $\overline{IRQ}$  pin is an interrupt output from the interrupt control logic. It is an open drain output, permitting several devices to be connected to the common  $\overline{IRQ}$  microprocessor input. Normally a high level,  $\overline{IRQ}$  goes low when an interrupt occurs.

#### D2-D7 (Data Bus) (20-25)

The D2-D7 pins are the eight data lines used to transfer data between the processor and the CDP6853. These lines are bi-directional and are normally high-impedance except during Read cycles when the CDP6853 is selected.

#### CE, CS0, CS1 (Chip Selects) (2,3,13)

The two chip select and the one chip enable inputs are normally connected to the processor address lines either directly or through decoders. The CDP6853 is selected when CS0 is high, CS1 is low, and CE is high.

#### AD0, AD1 (Multiplexed Bidirectional Address/Data Bits) (18,19)

Multiplexed bus processors save pins by presenting the address during the first portion of the bus cycle and using the same pins during the second portion for data. Address-then-data multiplexing does not slow the access time of the CDP6853 since the bus reversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6853 latches the address from AD0 to AD1. Valid write data must be presented and held stable during the latter portion of the DS or  $\overline{WR}$  pulses. In a read cycle, the CDP6853 outputs 8 bits of data during the latter portion of the DS or RD pulses, then ceases driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or RD rises in the other case. The following table shows internal register select coding:

TABLE I

AD1	AD0	Write	Read
0	0	Transmit Data Register	Receiver Data Register
0	1	Programmed Reset (Data is "Don't Care")	Status Register
1	0	Command Register	
1	1	Control Register	

Only the Command and Control registers are read/write. The programmed Reset operation does not cause any data transfer, but is used to clear bits 4 through 0 in the Command register and bit 2 in the Status register. The Control Register is unchanged by a Programmed Reset. It should be noted that the Programmed Reset is slightly different from the Hardware Reset (RES); these differences are shown in Figs. 4, 5, and 6.

### ACIA/MODEM INTERFACE SIGNAL DESCRIPTION

#### XTLI, XTLO (Crystal Pins) (6,7)

These pins are normally directly connected to the external crystal (1.8432 MHz) used to derive the various baud rates (see "Generation of Non-Standard Baud Rates"). Alternatively, an externally generated clock may be used to drive the XTLI pin, in which case the XTLO pin must float. XTLI is the input pin for the transmit clock.

#### TxD (Transmit Data) (10)

The TxD output line is used to transfer serial NRZ (nonreturn-to-zero) data to the modem. The LSB (least significant bit) of the Transmit Data Register is the first data bit transmitted and the rate of data transmission is determined by the baud rate selected or under control of an external clock. This selection is made by programming the Control Register.

## CDP6853

## CDP6853 INTERNAL ORGANIZATION

This section provides a functional description of the CDP6853. A block diagram of the CDP6853 is presented in Fig. 3.




Fig. 3 - Internal organization.

### DATA BUS BUFFERS

The Data Bus Buffer interfaces the system data lines to the internal data bus. The Data Bus Buffer is bi-directional. When the R/W line is high and the chip is selected, the Data Bus Buffer passes the data to the system data lines from the CDP6853 internal data bus. When the R/W line is low and the chip is selected, the Data Bus Buffer writes the data from the system data bus to the internal data bus.

### INTERRUPT LOGIC

The Interrupt Logic will cause the  $\overline{IRQ}$  line to the microprocessor to go low when conditions are met that require the attention of the microprocessor. The conditions which can cause an interrupt will set bit 7 and the appropriate bit of bits 3 through 6 in the Status Register if enabled. Bits 5 and 6 correspond to the Data Carrier Detect ( $\overline{DCD}$ ) logic and the Data Set Ready ( $\overline{DSR}$ ) logic. Bits 3 and 4 correspond to the Receiver Data Register full and the Transmitter Data Register empty conditions. These conditions can cause an interrupt request if enabled by the Command Register.

### I/O CONTROL

The I/O Control Logic controls the selection of internal registers in preparation for a data transfer on the internal data bus and the direction of the transfer to or from the register.

The registers are selected by the Register Select and Chip Select and Read/Write lines as described in Table I, previously.

### TIMING AND CONTROL

The Timing and Control logic controls the timing of data transfers on the internal data bus and the registers, the Data

Bus Buffer, and the microprocessor data bus, and the hardware reset features.

Timing is controlled by the system  $\phi 2$  clock input. The chip will perform data transfers to or from the microcomputer data bus during the  $\phi 2$  high period when selected.

All registers will be initialized by the Timing and Control Logic when the Reset ( $\overline{RES}$ ) line goes low. See the individual register description for the state of the registers following a hardware reset.

### TRANSMITTER AND RECEIVER DATA REGISTERS

These registers are used as temporary data storage for the CDP6853 Transmit and Receive Circuits. Both the Transmitter and Receiver are selected by a Register Select 0 (RS0) and Register Select 1 (RS1) low condition. The Read/Write line determines which actually uses the internal data bus; the Transmitter Data Register is write only and the Receiver Data Register is read only.

Bit 0 is the first bit to be transmitted from the Transmitter Data Register (least significant bit first). The higher order bits follow in order. Unused bits in this register are "don't care".

The Receiver Data Register holds the first received data bit in bit 0 (least significant bit first). Unused high-order bits are "0". Parity bits are not contained in the Receiver Data Register. They are stripped off after being used for parity checking.

### STATUS REGISTER

Fig. 4 indicates the format of the CDP6853 Status Register. A description of each status bit follows.

CDP6853

CDP6551 INTERNAL ORGANIZATION (Cont'd)

COMMAND REGISTER

The Command Register controls specific modes and functions.

Data Terminal Ready (Bit 0)

This bit enables all selected interrupts and controls the state of the Data Terminal Ready (DTR) line. A "0" indicates the microcomputer system is not ready by setting the DTR line high. A "1" indicates the microcomputer system is ready by setting the DTR line low.

Receiver Interrupt Control (Bit 1)

This bit disables the Receiver from generating an interrupt when set to a "1". The Receiver interrupt is enabled when this bit is set to a "0" and Bit 0 is set to a "1".

Transmitter Interrupt Control (Bits 2,3)

These bits control the state of the Ready to Send (RTS) line and the Transmitter interrupt. Fig. 6 shows the various configurations of the RTS line and Transmit Interrupt bit settings.

Receiver Echo Mode (Bit 4)

This bit enables the Receiver Echo Mode. Bits 2 and 3 must also be zero. In the Receiver Echo Mode, the Transmitter returns each transmission received by the Receiver delayed by 1/2 bit time. A "1" enables the Receiver Echo Mode. A "0" bit disables the mode.

Parity Mode Enable (Bit 5)

This bit enables parity bit generation and checking. A "0" disables parity bit generation by the Transmitter and parity bit checking by the Receiver. A "1" bit enables generation and checking of parity bits.

Parity Mode Control (Bits 6,7)

These bits determine the type of parity generated by the Transmitter, (even, odd, mark or space) and the type of parity check done by the Receiver (even, odd, or no check). Fig. 6 shows the possible bit configurations for the Parity Mode Control bits.

TRANSMITTER AND RECEIVER

Bits 0-3 of the Control Register select divisor used to generate the baud rate for the Transmitter. If the Receiver clock is to use the same baud rate as the transmitter, then RxC becomes an output and can be used to slave other circuits to the CDP6853. Fig. 7 shows the transmitter and Receiver layout.





Fig. 7 - Transmitter receiver clock circuits.



\* BITS 2 AND 3 MUST BE ZERO FOR RECEIVER ECHO MODE. RTS WILL BE LOW.

Fig. 6 - CDP6853 command register.

CDP6853

CDP6853 OPERATION (Cont'd)

**Transmit Data Register Not Loaded By Processor (Fig. 10)**

If the processor is unable to load the Transmit Data Register in the allocated time, then the Tx D line will go to the

"MARK" condition until the data is loaded. When the processor finally loads new data, a Start Bit immediately occurs, the data word transmission is started, and another interrupt is initiated, signaling for the next data word.




Fig. 10 - Transmit data register not loaded by processor.

**Effect of CTS on Transmitter (Fig. 11)**

CTS is the Clear-to-Send Signal generated by the modem. It is normally low (True State) but may go high in the event of some modem problems. When this occurs, the Tx D line immediately goes to the "MARK" condition. Interrupts

continue at the same rate, but the Status Register does not indicate that the Transmit Data Register is empty. Since there is no status bit for CTS, the processor must deduce that CTS has gone to the FALSE (high) state. This is covered later. CTS is a transmit control line only, and has no effect on the CDP6853 Receiver Operation.




Fig. 11 - Effect of CTS on transmitter.

CDP6853

CDP6853 OPERATION (Cont'd)

Effect of  $\overline{\text{CTS}}$  on Echo Mode Operation (Fig. 14)

See "Effect of  $\overline{\text{CTS}}$  on Transmitter" for the effect of  $\overline{\text{CTS}}$  on the Transmitter. Receiver operation is unaffected by  $\overline{\text{CTS}}$ , so, in Echo Mode, the Transmitter is affected in the same

way as "Effect of  $\overline{\text{CTS}}$  on Transmitter". In this case, however, the processor interrupts signify that the Receiver Data Register is full, so the processor has no way of knowing that the Transmitter has ceased to echo.




Fig. 14 - Effect of  $\overline{\text{CTS}}$  on echo mode.

Overrun in Echo Mode (Fig. 15)

If Overrun occurs in Echo Mode, the Receiver is affected the same way as described in "Effect of Overrun on Receiver".

For the re-transmitted data, when overrun occurs, the Tx D line goes to the "MARK" condition until the first Start Bit after the Receiver Data Register is read by the processor.




Fig. 15 - Overrun in echo mode.



CDP6853

CDP6853 OPERATION (Cont'd)

Timing with 1½ Stop Bits (Fig. 18)

It is possible to select 1½ Stop Bits, but this occurs only for

5-bit data words with no parity bit. In this case, the processor interrupt for Receiver Data Register Full occurs in halfway through the trailing half-Stop Bit.




Fig. 18 - Timing with 1-1/2 stop bits.

Transmit Continuous "BREAK" (Fig. 19)

This mode is selected via the CDP6853 Command Register and causes the Transmitter to send continuous "BREAK" characters after both the transmitter and transmitter-holding registers have been emptied.

At least one full "BREAK" character will be transmitted, even if the processor quickly re-programs the Command Register transmit mode. Later, when the Command Register is programmed back to normal transmit mode, a Stop Bit will occur from one to fifteen clock periods at the next bit time.




Fig. 19 - Transmit continuous "BREAK".

Receive Continuous "BREAK" (Fig. 20)

In the event the modem transmits continuous "BREAK"

characters, the CDP6853 will terminate receiving. Reception will resume only after a Stop Bit is encountered by the CDP6853.




Fig. 20 - Receive continuous "BREAK".

## CDP6853

## CDP6853 OPERATION (Cont'd)

Table II - Divisor Selection for the CDP6853

CONTROL REGISTER BITS				DIVISOR SELECTED FOR THE INTERNAL COUNTER	BAUD RATE GENERATED WITH 1.8432 MHz CRYSTAL	BAUD RATE GENERATED WITH A CRYSTAL OF FREQUENCY (F)
3	2	1	0			
0	0	0	0	No Divisor Selected	16 x External Clock at Pin R x C	16 x External Clock at Pin R x C
0	0	0	1	36,864	$\frac{1.8432 \times 10^6}{36,864} = 50$	$\frac{F}{36,864}$
0	0	1	0	24,576	$\frac{1.8432 \times 10^6}{24,576} = 75$	$\frac{F}{24,576}$
0	0	1	1	16,768	$\frac{1.8432 \times 10^6}{16,768} = 109.92$	$\frac{F}{16,768}$
0	1	0	0	13,696	$\frac{1.8432 \times 10^6}{13,696} = 134.58$	$\frac{F}{13,696}$
0	1	0	1	12,288	$\frac{1.8432 \times 10^6}{12,288} = 150$	$\frac{F}{12,288}$
0	1	1	0	6,144	$\frac{1.8432 \times 10^6}{6,144} = 300$	$\frac{F}{6,144}$
0	1	1	1	3,072	$\frac{1.8432 \times 10^6}{3,072} = 600$	$\frac{F}{3,072}$
1	0	0	0	1,536	$\frac{1.8432 \times 10^6}{1,536} = 1200$	$\frac{F}{1,536}$
1	0	0	1	1,024	$\frac{1.8432 \times 10^6}{1,024} = 1800$	$\frac{F}{1,024}$
1	0	1	0	768	$\frac{1.8432 \times 10^6}{768} = 2400$	$\frac{F}{768}$
1	0	1	1	512	$\frac{1.8432 \times 10^6}{512} = 3600$	$\frac{F}{512}$
1	1	0	0	384	$\frac{1.8432 \times 10^6}{384} = 4800$	$\frac{F}{384}$
1	1	0	1	256	$\frac{1.8432 \times 10^6}{256} = 7200$	$\frac{F}{256}$
1	1	1	0	192	$\frac{1.8432 \times 10^6}{192} = 9600$	$\frac{F}{192}$
1	1	1	1	96	$\frac{1.8432 \times 10^6}{96} = 19200$	$\frac{F}{96}$




Fig. 21 - Simplified system diagram.

The CDP6853 does not contain automatic loop-back operating modes, but they may be implemented with the addition of a small amount of external circuitry.

Fig. 22 indicates the necessary logic to be used with the CDP6853.

The LLB line is the positive-true signal to enable local loop-back operation. Essentially, LLB=high does the following:

1. Disables outputs TxD,  $\overline{DTR}$ , and  $\overline{RTS}$  (to Modem).
2. Disables inputs RxD,  $\overline{DCD}$ ,  $\overline{CTS}$ ,  $\overline{DSR}$  (from Modem).
3. Connects transmitter outputs to respective receiver inputs:
  - a) TxD to RxD
  - b)  $\overline{DTR}$  to  $\overline{DCD}$
  - c)  $\overline{RTS}$  to  $\overline{CTS}$

LLB may be tied to a peripheral control pin to provide processor control of local loop-back operation. In this way, the processor can easily perform local loop-back diagnostic testing.

CDP6853

DYNAMIC ELECTRICAL CHARACTERISTICS-BUS TIMING  $V_{DD}=5\text{ V dc} \pm 10\%$ ,  $V_{SS}=0\text{ V dc}$ ,  $T_A=0^\circ\text{ to }70^\circ\text{ C}$ ,  $C_L=75\text{ pF}$ , See Figs. 24, 25, and 26.

IDENT. NUMBER	CHARACTERISTIC	LIMITS		UNITS	
		ALL TYPES			
		Min.	Max.		
1	Cycle Time	$t_{cyc}$	953	DC	ns
2	Pulse Width, DS/E Low or RD/WR High	$PW_{EL}$	300	—	ns
3	Pulse Width, DS/E High or RD/WR Low	$PW_{EH}$	325	—	ns
4	Clock Rise and Fall Time	$t_r, t_f$	—	30	ns
8	R/W Hold Time	$t_{RWH}$	10	—	ns
13	R/W Set-up Time Before DS/E	$t_{RWS}$	15	—	ns
14	Chip Enable Set-up Time Before AS/ALE Fall	$t_{CS}$	55	—	ns
15	Chip Enable Hold Time	$t_{CH}$	0	—	ns
18	Read Data Hold Time	$t_{DHR}$	10	100	ns
21	Write Data Hold Time	$t_{DHW}$	0	—	ns
24	Muxed Address Valid Time to AS/ALE Fall	$t_{ASL}$	50	—	ns
25	Muxed Address Hold Time	$t_{AHL}$	50	—	ns
26	Delay Time DS/E to AS/ALE Rise	$t_{ASD}$	50	—	ns
27	Pulse Width, AS/ALE High	$PW_{ASH}$	100	—	ns
28	Delay Time, AS/ALE to DS/E Rise	$t_{ASED}$	90	—	ns
30	Peripheral Output Data Delay Time From DS/E or RD	$t_{DDR}$	20	240	ns
31	Peripheral Data Set-up Time	$t_{DSW}$	220	—	ns

Note: Designations E, ALE, RD and WR refer to signals from non-6805 type microprocessors.




Fig. 24 - Bus timing waveforms of CDP6853.

CDP6853

DYNAMIC ELECTRICAL CHARACTERISTICS—TRANSMIT/RECEIVE, See Figs. 27, 28 and 29.

CHARACTERISTIC		LIMITS		UNITS
		ALL TYPES		
		Min.	Max.	
Transmit/Receive Clock Rate	$t_{CCY}$	400*	—	ns
Transmit/Receive Clock High Time	$t_{CH}$	175	—	ns
Transmit/Receive Clock Low Time	$t_{CL}$	175	—	ns
XTLI to TxD Propagation Delay	$t_{DD}$	—	500	ns
RTS Propagation Delay	$t_{DLY}$	—	500	ns
IRQ Propagation Delay (Clear)	$t_{IRQ}$	—	500	ns

( $t_r, t_f = 10$  to 30 ns)

\*The baud rate with external clocking is:  $Baud\ Rate = \frac{1}{16 \times T_{CCY}}$




Fig. 27 - Transmit-timing waveforms with external clock.




Fig. 28 - Interrupt- and output-timing waveforms.




Fig. 29 - Receive external clock timing waveforms.

# RAM Cross Reference Guide

## 1K RAMS

**Note:** An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 256 X 4 STATIC RAM COMPARISON CHART (c)									
Mfr.	Type	Access Time (nS)	Standby Current ( $\mu$ A)	RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current ( $\mu$ A)	RCA Nearest Equivalent Type*
AMI	S5101L	650	10	MWS5101AL2	MOTOROLA	MCM5101P65	650	200	MWS5101AL3
	S5101L1	450	10	MWS5101AL2		MCM5101P80	800	500	MWS5101AL3
	S5101L3	650	140	MWS5101AL3		MCM51L01P45	450	10	MWS5101AL2
	S5101L8	800	500	MWS5101AL3		MCM51L01P65	650	10	MWS5101AL2
	S5101-8	800	500	MWS5101AL3		NATIONAL	NMC6551B-2	220	10
HARRIS	HM6551B-2	220	10	CDP1822C	NMC6551B-9		220	10	MWS5101AL2
	HM6551B-9	220	10	MWS5101AL2	NMC6551-2		300	10	CDP1822C
	HM6551-2	300	10	CDP1822C	NMC6551-9		300	10	MWS5101AL2
	HM6551-9	300	10	MWS5101AL2	NMC6551-5		360	100	MWS5101AL2
	HM6551-5	360	100	MWS5101AL2	NEC	$\mu$ PD5101L	650	10	MWS5101AL2
HUGHES	HCMP1822	450	500	CDP1822		$\mu$ PD5101L-1	450	10	MWS5101AL2
	HCMP1822C	450	500	CDP1822C	PANASONIC	MN5101	800	200	MWS5101AL3
INTERSIL	IM65X51-1	300	10	MWS5101AL2		SHARP	LH5101W	800	100
	IM65X51-M	300	10	CDP1822C	SSS		SCM5101-1A	350	10
IM65X51-11	220	10	MWS5101AL2	SCM5101-1		450	10	MWS5101AL2	
IM65X51-1M	220	10	CDP1822C	SCM5101-3		650	100	MWS5101AL2	
IM65X51-AI	235 (10V)	500	CDP1822	SCM5101-8		800	500	MWS5101AL3	
IM65X51-AM	235 (10V)	500	CDP1822	SCM5101-4		800	200	CDP1822C	
MITSUBISHI	IM65X51-C	350	100	MWS5101AL2	TOSHIBA	TC5501P	450	10	MWS5101AL2
	M5L5101LP-1	450	15	MWS5101AL2		TC5501P-1	650	10	MWS5101AL2

\*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 256 X 4 CMOS STATIC RAMS (c)										
RCA Type (a) (All 22 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Select Access Time (nS)	Standby Current ( $\mu$ A)	Data Retention Current (2V) ( $\mu$ A)	Operating Supply Current (e) (mA)	TTL Compatible? (See Notes)	Noise Immunity VIL (V)	VIH (V)
MWS5101L2(b)	4.0-6.5V	0° to 70°C	250	250	50	10	8	No (d)	1.5	3.5
MWS5101L3	4.0-6.5V	0° to 70°C	350	350	200	50	8	No (d)	1.5	3.5
MWS510AL2(b)	4.0-6.5V	0° to 70°C	250	250	50	10	8	Yes	0.65	2.2
MWS5101AL3	4.0-6.5V	0° to 70°C	350	350	200	50	8	Yes	0.65	2.2
CDP1822	4.0-10.5V	-40 to 85°C	450 (250@10V)	450 (250@10V)	500	100	8	No (d)	1.5	3.5
CDP1822C	4.0-6.5V	-40° to 85°C	450	450	500	100	8	No (d)	1.5	3.5

- (a) D suffix added for ceramic package, E suffix for plastic package. All RCA RAMS shown are asynchronous types.  
 (b) Not available in ceramic.  
 (c) Specifications at Vdd = 5V unless otherwise noted.  
 (d) Drives 1 TTL load, accepts TTL level input using pull-up resistor.  
 (e) Outputs open circuited. Cycle Time = 1  $\mu$ s.

# RAM Cross Reference Guide

## 16K RAMS

**Note:** An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

RCA 2048 X 8 CMOS STATIC RAM COMPARISON CHART (b)											
Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*
			CMOS (μA)	TTL (mA)					CMOS (μA)	TTL (mA)	
FUJITSU	MB8416	200	10	2	CDM6116A-2	HITACHI	HM6116I/PI-4	200	2000	20	CDM6116A-9
	MB8416-X	200	10	2	CDM6116A-9		HM6116LI-2	120	200	20	CDM6116A-9
	MB8416A-12	120			CDM6116A-3		HM6116LI-3	150	200	20	CDM6116A-9
	MB8416A-15	150			CDM6116A-3		HM6116LI-4	200	200	20	CDM6116A-9
HARRIS	HM65162-5	90	100	8	CDM6116A-3		HM6116LP-2	120	50	12	CDM6116A-3
	HM65162-9	90	100	9	CDM6116A-9		HM6116LP-3	150	50	12	CDM6116A-3
	HM65162S-5	55	100	8	CDM6116A-3		HM6116LP-4	200	50	12	CDM6116A-2
	HM65162S-9	55	100	9	CDM6116A-9		HM6116LP-2	120	100	20	CDM6116A-9
	HM65162B-5	70	50	8	CDM6116A-3		HM6116LP-3	150	100	20	CDM6116A-9
	HM65162B-9	70	50	9	CDM6116A-9		HM6116LP-4	200	100	20	CDM6116A-9
	HM65162C-9	90	1000	9	CDM6116A-9		HM6116LP-10	100	2000	4	CDM6116A-3
							HM6116AP-12	120	2000	4	CDM6116A-3
HITACHI	HM6116P-2	120	2000	15	CDM6116A-3	HM6116AP-15	150	2000	4	CDM6116A-3	
	HM6116P-3	150	2000	15	CDM6116A-3	HM6116AP-20	200	2000	4	CDM6116A-2	
	HM6116P-4	200	2000	15	CDM6116A-2	HM6116ALP-10	100	50	3	CDM6116A-3	
	HM6116I/PI-2	120	2000	20	CDM6116A-9	HM6116ALP-12	120	50	3	CDM6116A-3	
	HM6116I/PI-3	150	2000	20	CDM6116A-9	HM6116ALP-15	150	50	3	CDM6116A-3	
					HM6116ALP-20	200	50	3	CDM6116A-2		

\*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 2048 X 8 CMOS STATIC RAMS (b)									
RCA Type (a) (All 24 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Enable Access Time (nS)	Standby Current		Data Retention Current (3V) (μA)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
					CMOS (μA)	TTL (mA)			
CDM6116A-2	4.5-5.5V	0° to 70° C	200	200	30	2	15	35	Yes
CDM6116A-3	4.5-5.5V	0° to 70° C	150	150	50	2	25	35	Yes
CDM6116A-9	4.5-5.5V	-40 to 85° C	250	250	100	2	50	40	Yes

(a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.

(b) Specifications at V<sub>DD</sub> = 5V unless otherwise noted.

(c) Noise immunity levels: V<sub>IL</sub> = 0.8V, V<sub>IH</sub> = 2.4V.

(d) Outputs open circuited. Cycle Time = Min. 1 cycle; V<sub>IN</sub> = V<sub>IL</sub>, V<sub>IH</sub>.

# RAM Cross Reference Guide

## 16K RAMS

**Note:** An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.


RCA 2048 X 8 CMOS STATIC RAM COMPARISON CHART (b)												
Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	Mfr.	Type	Access Time (nS)	Standby Current		RCA Nearest Equivalent Type*	
			CMOS (μA)	TTL (mA)					CMOS (μA)	TTL (mA)		
FUJITSU	MB8417	200	10	2	CDM6117A-3	NEC	μPD449	450	10		CDM6118A-3	
	MB8417-12	120			CDM6117A-3		μPD449-1	250	10		CDM6118A-3	
	MB8417-15	150			CDM6117A-3		μPD449-2	200	10		CDM6118A-3	
	MB8418	200	10	2	CDM6118A-3		μPD449-3	150	10		CDM6118A-3	
	MB8418A-12	120			CDM6118A-3		SMOS	SRM2017C15	150	50	2	CDM6117A-3
	MB8418A-15	150			CDM6118A-3			SRM2017C20	200	50	2	CDM6117A-3
HARRIS	HM65172-5	90	100	CDM6117A-3	SRM2017C25	250		50	2	CDM6117A-3		
	HM65172S-5	55	100	CDM6117A-3	SRM2018C15	150		50	2	CDM6118A-3		
	HM65172B-5	70	50	CDM6117A-3	SRM2018C20	200		50	2	CDM6118A-3		
	HITACHI	HM6117P-3	150	2000	CDM6118A-3	SRM2018C25		250	50	2	CDM6118A-3	
		HM6117LP-3	150	50	CDM6118A-3	TOSHIBA	TC5516AP	250	30	3	CDM6117A-3	
		HM6117P-4	200	2000	CDM6118A-3		TC5516AP-2	200	30	3	CDM6117A-3	
HM6117LP-4		200	50	CDM6118A-3	TC5516APL		250	1@60°C	3	CDM6117A-3		
					TC5516APL-2		200	1@60°C	3	CDM6117A-3		
					TC5518BP-20		200	30	3	CDM6118A-3		
				TC5518BP-20	200		1@60°C	3	CDM6118A-3			

\*Determine the appropriate package designator (suffix letter) from the RCA Data Sheet.

RCA 2048 X 8 CMOS STATIC RAMS (b)									
RCA Type (a) (All 24 Pin Packages)	Operating Supply Voltage Range	Electrical Characteristic Temperature Range	Address Access Time (nS)	Chip Enable Access Time (nS)	Standby Current		Data Retention Current (3V) (μA)	Operating Supply Current (d) (mA)	TTL Compatible? (c)
					CMOS (μA)	TTL (mA)			
CDM6117A-3	4.5-5.5V	0° to 70°C	150	60	50	2	25	35	Yes
CDM6118A-3	4.5-5.5V	0° to 70°C	150	150	50	2	25	35	Yes

- (a) D suffix added for ceramic package, E suffix for plastic. All RCA RAMS shown are asynchronous types.  
 (b) Specifications at V<sub>dd</sub> = 5V unless otherwise noted.  
 (c) Noise immunity levels: V<sub>IL</sub> = 0.8V, V<sub>IH</sub> = 2.4V.  
 (d) Outputs open circuited. Cycle Time = Min. 1cycle; V<sub>IN</sub> = V<sub>IL</sub>, V<sub>IH</sub>.

CDM6116A



## CMOS 2048-Word by 8-Bit Static RAM

**Features:**

- Fully static operation
- Single power supply: 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24-pin configuration
- Chip-enable gates address buffers for minimum standby current
- Data retention voltage: 2 V min.

	CDM6116A-2	CDM6116A-3	CDM6116A-9
Access Time (max.)	200 ns	150 ns	250 ns
Output Enable Time (max.)	120 ns	60 ns	150 ns
Operating Temperature	0° to +70° C		-40° to +85° C
Operating Current (max.)	35 mA	35 mA	40 mA
Standby Current I <sub>DDSI</sub> (max.)	30 μA	50 μA	100 μA

The RCA-CDM6116A is a CMOS 2048-word by 8-bit static random-access memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This device has common data inputs and data outputs and utilizes a single power supply of 4.5 V to 5.5 V. A chip-enable input and an output-enable input are provided for memory expansion and output buffer control.

The output enable ( $\overline{OE}$ ) controls the output buffers to eliminate bus contention.

The CDM6116A-2 and CDM6116A-3 have an operating temperature range of 0° to +70° C. The CDM6116A-9 has an operating temperature range of -40° to +85° C.

The chip enable ( $\overline{CE}$ ) gates the address and output buffers and powers down the chip to the low power standby mode.

The CDM6116A-2 and CDM6116A-3 are supplied in a 24-lead dual-in-line plastic package (E suffix). The CDM6116A-9 is supplied in a 24-lead dual-in-line plastic package (E suffix) and a 24-lead dual-in-line side-brazed ceramic package (D suffix).




Fig. 1 - Functional block diagram.

**TRUTH TABLE**

$\overline{CE}$	$\overline{OE}$	$\overline{WE}$	A0 TO A10	MODE	I/01 TO I/08	DEVICE CURRENT
H	X	X	X	NOT SELECTED	HIGH Z	STANDBY
L	L	H	STABLE	READ	DATA OUT	ACTIVE
L	H	L	STABLE	WRITE	DATA IN	ACTIVE
L	L	L	STABLE	WRITE	DATA IN	ACTIVE

L = LOW H = HIGH X = H or L



## CDM6116A

## SIGNAL DESCRIPTIONS

**A0-A10 (Address Inputs):** These inputs must be stable prior to a write operation, but may change asynchronously during read operations.

I/01-I/08: 8-bit tristate data bus.

$\overline{\text{CE}}$  (Chip Enable): Powers down chip, disables Read and Write functions, and gates off address inputs.

$\overline{\text{OE}}$  (Output Enable): Enables tristate outputs if  $\overline{\text{CE}}$  is low and  $\overline{\text{WE}}$  is high.

$\overline{\text{WE}}$  (Write Enable): Enables Write function, if  $\overline{\text{CE}}$  is low.  $\overline{\text{WE}}$  will dominate if both  $\overline{\text{WE}}$  and  $\overline{\text{OE}}$  are low (i.e., the bus will be tristated and a Write will occur).

$V_{DD}$ ,  $V_{SS}$ : Power supply connections.

**DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 0$  to  $+70^\circ\text{C}$  (CDM6116A-2, CDM6116A-3);**

$T_A = -40^\circ$  to  $+85^\circ\text{C}$  (CDM6116A-9),  $V_{DD} = 5\text{V} \pm 10\%$ ,

Input  $t_r$ ,  $t_f = 10\text{ ns}$ ;  $C_L = 100\text{ pF}$  and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

CHARACTERISTIC		LIMITS						UNITS
		CDM6116A-2		CDM6116A-3		CDM6116A-9		
		MIN.†	MAX.	MIN.†	MAX.	MIN.†	MAX.	
Read Cycle Times See Fig. 2								
Read Cycle Time	$t_{RC}$	200	—	150	—	250	—	ns
Address Access Time	$t_{AA}$	—	200	—	150	—	250	
Chip Enable Access Time	$t_{ACE}$	—	200	—	150	—	250	
Chip Enable to Output Active	$t_{CX}$	15	—	15	—	15	—	
Output Enable to Output Valid	$t_{OEV}$	—	120	—	60	—	150	
Output Enable to Output Active	$t_{OEX}$	15	—	15	—	15	—	
Chip Disable to Output "High Z"	$t_{CHZ}$	0	60	0	50	0	80	
Output Disable to Output "High Z"	$t_{OHZ}$	0	60	0	50	0	80	
Output Hold from Address Change	$t_{OH}$	15	—	15	—	15	—	

†Time required by a limit device to allow for the indicated function.




Fig. 2 - Read-cycle timing waveforms.

CDM6116A

DATA RETENTION CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$  (CDM6116A-2, CDM6116A-3);

$T_A = -40$  to  $+85^\circ\text{C}$  (CDM6116A-9), Unless otherwise noted, See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS
		ALL TYPES		
		MIN.	MAX.	
Minimum Data Retention Voltage $V_{DR}$ CDM6116A-2, CDM6116A-3, CDM6116A-9	$T_A = 0$ to $70^\circ\text{C}$ $\overline{CE} \geq V_{DD} - 0.2\text{V}$	2	—	V
	CDM6116A-9 $T_A = -40$ to $0^\circ\text{C}$ $\overline{CE} \geq V_{DD} - 0.2\text{V}$	4.5	—	
Data Retention Quiescent Current $I_{DDDR}^*$	CDM6116A-2 $V_{DD} = 3\text{V}, \overline{CE} \geq 2.8\text{V}$	—	15	$\mu\text{A}$
	CDM6116A-3 $V_{DD} = 3\text{V}, \overline{CE} \geq 2.8\text{V}$	—	25	
	CDM6116A-9 $V_{DD} = 3\text{V}, \overline{CE} \geq 2.8\text{V}$	—	50	
Chip Disable to Data Retention Time $t_{CDR}$	See Fig. 4	0	—	ns
Recovery to Normal Operation Time $t_R$	See Fig. 4	* $t_{RC}$	—	

\* $I_{DDDR} = 7.5\ \mu\text{A}$  max. at  $T_A = 0^\circ$  to  $+40^\circ\text{C}$  for CDM6116A-2 and CDM6116A-3.

\* $t_{RC}$  = Read Cycle Time.




Fig. 4 - Low  $V_{DD}$  data retention timing waveforms.

## CDM6117A-3

**MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ):(All voltage values referenced to  $V_{SS}$  terminal) ..... -0.3 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.3 to +7 V

POWER DISSIPATION PER PACKAGE ( $P_D$ ):For  $T_A = 0^\circ$  to  $+60^\circ\text{C}$  ..... 500 mWFor  $T_A = +60$  to  $+70^\circ\text{C}$  ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 380 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  ..... 100 mWOPERATING-TEMPERATURE RANGE ( $T_A$ ) ..... 0 to  $+70^\circ\text{C}$ STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-55$  to  $+125^\circ\text{C}$ 

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$ **OPERATING CONDITIONS at  $T_A = 0^\circ$  to  $+70^\circ\text{C}$** **For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC		LIMITS CDM6117A-3		UNITS
		Min.	Max.	
DC Operating Voltage Range		4.5	5.5	V
Input Voltage Range	$V_{IH}$	2.2	$V_{DD} + 0.3$	
	$V_{IL}$	-0.3	0.8	
Input Signal Rise or Fall Time $\Delta$	$t_r, t_f$	—	5	$\mu\text{s}$

 $\Delta$  Input signal rise and fall times longer than the maximum value can cause loss of stored data in the selected mode.**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5\text{ V} \pm 10\%$ , Except as noted**

CHARACTERISTIC		CONDITIONS	LIMITS CDM6117A-3			UNITS
			Min.	Typ.*	Max.	
Standby Device Current	$I_{DDS}$	$\overline{CE} = V_{IH}$	—	0.6	2	mA
Current	$I_{DDS1}$	$\overline{CE} = V_{DD} - 0.2\text{ V}$	—	1	50	$\mu\text{A}$
Output Voltage Low-Level	$V_{OL}$ Max.	$I_{OL} = 2.1\text{ mA}$	—	—	0.4	V
		$I_{OL} = 1\ \mu\text{A}$	—	0.1	—	
Output Voltage High Level	$V_{OH}$ Min.	$I_{OH} = -1\text{ mA}$	2.4	—	—	V
		$I_{OH} = -1\ \mu\text{A}$	—	$V_{DD} - 0.1$	—	
Input Leakage Current	$I_{IN}$ Max.	$V_{DD} = 5.5\text{ V}$	—	$\pm 0.1$	$\pm 2$	$\mu\text{A}$
		$V_{IN} = 0\text{ V to } V_{DD}$	—	$\pm 0.5$	$\pm 2$	
3-State Output Leakage Current	$I_{OUT}$	$\overline{CS}$ or $\overline{CE} = V_{IH}$ $V_{I/O} = 0\text{ V to } V_{DD}$	—	$\pm 0.5$	$\pm 2$	pF
Operating Device Current	$I_{OPER\#}$	$V_{IN} = V_{IL}, V_{IH}$	—	20	35	
Input Capacitance	$C_{IN}$	$V_{IN} = 0\text{ V}$ , $f = 1\text{ MHz}, T_A = 25^\circ\text{C}$	—	4	6	pF
		$V_{I/O} = 0\text{ V}$ , $f = 1\text{ MHz}, T_A = 25^\circ\text{C}$	—	6	8	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .#Outputs open circuited; cycle time = Min.  $t_{cycle}$ , duty = 100%.


CDM6117A-3

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 0 to +70°C, VDD = 5 V ± 10%,  
 Input tr, tr = 10 ns; CL = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V  
 Write Cycle Times See Fig. 3

CHARACTERISTIC		LIMITS CDM6117A-3		UNITS
		Min. †	Max.	
Write Cycle Time	tWC	150	—	ns
Chip Select (CS) to End of WRITE	tCSW	90	—	
Chip Enable (CE) to End of WRITE	tCEW	90	—	
Address Width	tAW	90	—	
Address Setup Time	tAS	0	—	
Write Enable Width	tWW	90	—	
Input Data Setup Time	tDW	50	—	
Address Hold Time	tWR	0	—	
Input Data Hold Time	tDH	5	—	
Output Active From End of Write	tOW	10	—	
Write Enable to Output "High Z"	tWHZ	0	40	

†Time required by a limit device to allow for the indicated function.

WRITE CYCLE 1 - CS, CE CONTROL



WRITE CYCLE 2 - WE CONTROL





Fig. 3 - Write-cycle timing waveforms.

CDM6118A-3



# CMOS 2048-Word by 8-Bit Static RAM

**Features:**

- Fully static operation
- Single power supply: 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24-pin configuration
- Fast access time for systems with common or separate read/write:  $t_{ACC} = 150 \text{ ns}$
- Low standby and operating power:  $I_{DDS1} = 1 \mu\text{A}$  typical,  $I_{OPER} = 35 \text{ mA}$  maximum
- Data retention voltage = 2 V min.
- Operating temperature range (max. rating):  $0^\circ$  to  $70^\circ \text{C}$

The RCA-CDM6118A-3 is a 2048-word by 8-bit static random-access memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This type has common data input and data output and utilizes a single power supply of 4.5 V to 5.5 V.

The input address buffers are gated off by either chip enable input for minimum standby power with inputs toggling.

The CDM6118A-3 is supplied in a 24-lead, dual-in-line plastic package (E suffix).




Fig. 1 - Functional block diagram.

**TRUTH TABLE**

$\overline{\text{CE1}}$	$\overline{\text{CE2}}$	$\overline{\text{WE}}$	A0 TO A10	MODE	DATA I/O	DEVICE CURRENT
H	X	$\Delta$	$\Delta$	NOT SELECTED	HIGH Z	STANDBY
X	H	$\Delta$	$\Delta$	NOT SELECTED	HIGH Z	STANDBY
L	L	H	STABLE	READ	DATA OUT	ACTIVE
L	L	L	STABLE	WRITE	DATA IN	ACTIVE

L = LOW H = HIGH X = H or L,  $\Delta$  = L, H or HIGH Z.

# CDM6118A-3

## Signal Description

- A0-A10** Address Inputs. These inputs must be stable prior to a Write operation but may change asynchronously during Read operations.
- I/O<sub>0</sub>-I/O<sub>6</sub>** 8-bit tri-state data bus.
- CE1, CE2** Chip Enable. When either  $\overline{CE1}$  or  $\overline{CE2}$  is not true, the Read and Write functions are disabled, address and output buffers are gated off, and the chip is powered down to

- the low power standby mode.
- WE** Write Enable. Controls Read and Write functions if  $\overline{CE1}$  and  $\overline{CE2}$  are low. When  $\overline{WE}=\overline{CE1}=\overline{CE2}=0$ , the bus will be tri-stated and a Write will occur. When  $\overline{WE}=1$ ,  $\overline{CE1}=\overline{CE2}=0$ , a Read operation occurs.
- V<sub>DD</sub>, V<sub>SS</sub>** Power Supply connections.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at T<sub>A</sub> = 0 to +70°C, V<sub>DD</sub> = 5 V ± 10%,  
 Input t<sub>r</sub> = 10 ns; C<sub>L</sub> = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

Read Cycle Times See Fig. 2

CHARACTERISTIC		LIMITS		UNITS
		CDM6118A-3		
		MIN. †	MAX.	
Read Cycle Time	t <sub>RC</sub>	150	—	ns
Address Access Time	t <sub>ACC</sub>	—	150	
Chip Enable ( $\overline{CE1}$ ) Access Time	t <sub>ACE1</sub>	—	150	
Chip Enable ( $\overline{CE2}$ ) Access Time	t <sub>ACE2</sub>	—	150	
Chip Enable ( $\overline{CE1}$ ) to Output Active	t <sub>CLZ1</sub>	15	—	
Chip Disable ( $\overline{CE1}$ ) to Output High Z	t <sub>CHZ1</sub>	0	50	
Chip Enable ( $\overline{CE2}$ ) to Output Active	t <sub>CLZ2</sub>	15	—	
Chip Disable ( $\overline{CE2}$ ) to Output High Z	t <sub>CHZ2</sub>	0	50	
Output Hold Time	t <sub>OH</sub>	15	—	

†Time required by a limit device to allow for the indicated function.




Fig. 2 - Read-cycle timing waveforms.

CDM6118A-3

DATA RETENTION CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$ ; See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		CDM6118A-3			
		MIN.	MAX.		
Minimum Data Retention Voltage	$V_{DR}$	$\overline{CE1}$ or $\overline{CE2} \geq V_{DD} - 0.2\text{ V}$	2	—	V
Data Retention Quiescent Current	$I_{DDDR}^*$	$V_{DD} = 3\text{ V}$ , $\overline{CE1}$ or $\overline{CE2} \geq 2.8\text{ V}$ ■	—	25	$\mu\text{A}$
Chip Disable to Data Retention Time	$t_{CDR}$	See Fig. 4	0	—	ns
Recovery to Normal Operation Time	$t_R$	See Fig. 4	* $t_{RC}$	—	

\* $t_{RC}$  = Read Cycle Time.

■ If either pin ( $\overline{CE1}$  or  $\overline{CE2}$ ) is low, it must be  $\leq 0.2\text{ V}$ .

•  $I_{DDDR} = 12.5\ \mu\text{A}$  max. at  $T_A = 0^\circ$  to  $+40^\circ\text{C}$ .




Fig. 4 - Low  $V_{DD}$  data retention timing waveforms.

## CDM6264

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ):		
(Voltage referenced to $V_{SS}$ terminal)		-0.3 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS		-0.3 to +7 V
POWER DISSIPATION PER PACKAGE ( $P_D$ ):		
For $T_A = 0^\circ$ to $+60^\circ$ C (PACKAGE TYPE E)		500 mW
For $T_A = +60^\circ$ to $+70^\circ$ C (PACKAGE TYPE E)		Derate Linearly at 8 mW/ $^\circ$ C to 420 mW
For $T_A = 0^\circ$ to $+70^\circ$ C (PACKAGE TYPE D)		500 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR		
For $T_A =$ FULL PACKAGE-TEMPERATURE RANGE		100 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):		
PACKAGE TYPE D		0 to $+70^\circ$ C
PACKAGE TYPE E		0 to $+70^\circ$ C
STORAGE TEMPERATURE RANGE ( $T_{sto}$ )		-55 to $+125^\circ$ C
LEAD TEMPERATURE (DURING SOLDERING):		
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max.		$+265^\circ$ C

**OPERATING CONDITIONS at  $T_A = 0$  to  $+70^\circ$  C**

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS	
	ALL TYPES			
	MIN.	MAX.		
DC Operating Voltage Range		4.5	5.5	V
Input Voltage Range	$V_{IH}$	2.2	$V_{DD} + 0.3$	
	$V_{IL}$	-0.3	0.8	
Input Signal Rise or Fall Time <sup>A</sup>	$t_r, t_f$	—	5	$\mu$ s

<sup>A</sup> Input signal rise and fall times with a duration greater than the maximum value can cause loss of stored data in the selected mode.

**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = 0$  to  $+70^\circ$  C,  $V_{DD} = 5$  V  $\pm$  10%, Except as noted**

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS		
		ALL TYPES					
		Min.	Typ.*	Max.			
Standby Device Current	$I_{DD5}$	$CE1=V_{IH}$ or $CE2=V_{IL}$	—	1.5	3	mA	
	$I_{DD51}$	$CE1=CE2 \geq V_{DD}-0.2$ V or $CE2 \leq 0.2$ V	—	2	100	$\mu$ A	
Output Voltage Low Level	$V_{OL}$ Max.	$I_{OL}=2.1$ mA	—	—	0.4	V	
		$I_{OL}=1$ $\mu$ A	—	—	0.1		
Output Voltage High Level	$V_{OH}$ Min.	$I_{OH}=-1$ mA	2.4	—	—	V	
		$I_{OH}=-1$ $\mu$ A	—	$V_{DD}-0.1$	—		
Input Leakage Current	$I_{IN}$ Max.	$V_{IN}=0$ V to $V_{DD}$	—	$\pm 0.1$	$\pm 2$	$\mu$ A	
3-State Output Leakage Current	$I_{OUT}$	$V_{I/O}=0$ V to $V_{DD}$	—	$\pm 0.5$	$\pm 2$		
Operating Device Current	$I_{OPER1}$ <sup>#</sup>	$V_{IN}=V_{IL}, V_{IH}$	$t_{cyc}=1$ $\mu$ s	—	4.5	9	mA
			$t_{cyc}=120$ ns	—	22.5	45	
	$I_{OPER2}$ <sup>#</sup>	$V_{IN}=0.2$ V, $V_{DD}-0.2$ V	$t_{cyc}=1$ $\mu$ s	—	2	4	
			$t_{cyc}=120$ ns	—	20	40	
Input Capacitance	$C_{IN}$	$V_{IN}=0$ V, $f=1$ MHz, $T_A=25^\circ$ C	—	4	6	pF	
Output Capacitance	$C_{I/O}$	$V_{I/O}=0$ V, $f=1$ MHz, $T_A=25^\circ$ C	—	6	8		

\*Typical values are for  $T_A=25^\circ$  C and nominal  $V_{DD}$ .

<sup>#</sup>Outputs open circuited.



**CDM6264**


**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 10\%$ ,

Input  $t_r, t_f = 10\text{ ns}$ ;  $C_L = 100\text{ pF}$  and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

CHARACTERISTIC		LIMITS				UNITS
		CDM6264-3		CDM6264-4		
		MIN. <sup>†</sup>	MAX.	MIN. <sup>†</sup>	MAX.	
Write Cycle Time	$t_{WC}$	150	—	120	—	ns
Chip Enable to End of WRITE	$t_{CW1}, t_{CW2}$	120	—	100	—	
Address Valid to End of WRITE	$t_{AW}$	120	—	100	—	
Address Setup Time	$t_{AS}$	0	—	0	—	
Write Enable Width	$t_{WW}$	100	—	80	—	
Write Recovery Time	$t_{WR}$	0	—	0	—	
Write to Output "High Z"	$t_{WHZ}$	—	70	—	50	
Input Data Setup Time	$t_{DW}$	60	—	50	—	
Input Data Hold Time	$t_{DH}$	0	—	0	—	
Output Active from End of Write	$t_{OW}$	10	—	10	—	

<sup>†</sup>Time required by a limit device to allow for the indicated function.

**WRITE CYCLE 1 (CE1 CONTROL)**



IN A  $\overline{\text{CE1}}$  OR  $\overline{\text{CE2}}$  CONTROLLED WRITE CYCLE, THE OUTPUT BUFFERS REMAIN IN A HIGH IMPEDANCE STATE, WHETHER  $\overline{\text{OE}}$  IS HIGH OR LOW. TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

92CM-37204

Fig. 3 - Write-cycle timing waveforms.


CDM6264

DATA RETENTION CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$ ; See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIMITS		UNITS	
		ALL TYPES			
		MIN.	MAX.		
Minimum Data Retention Voltage	$V_{DR}$	$\overline{CE1} \geq V_{DD} - 0.2\text{ V}$ or $CE2 \leq 0.2\text{ V}$	2	5.5	V
Data Retention Quiescent Current	$I_{DDDR}$	$V_{DD} = 3\text{ V}, \overline{CE1}, CE2 \geq V_{DD} - 0.2\text{ V}$ or $CE2 \leq 0.2\text{ V}$	—	50	$\mu\text{A}$
Chip Disable to Data Retention Time	$t_{CDR}$	See Fig. 4	0	—	ns
Recovery to Normal Operation Time	$t_R$	See Fig. 4	* $t_{RC}$	—	

\* $t_{RC}$  = Read Cycle Time.

DATA RETENTION WAVEFORM 1 ( $\overline{CE1}$  CONTROL)



DATA RETENTION WAVEFORM 2 (CE2 CONTROL)




Fig. 4 - Low  $V_{DD}$  data-retention timing waveforms. 92CM-37208

## CDP1822, CDP1822C

### RECOMMENDED OPERATING CONDITIONS at $T_A$ = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1822		CDP1822C		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )

(Voltage referenced to  $V_{SS}$  Terminal)

CDP1822 ..... -0.5 to +11 V

CDP1822C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD}$  +0.5 V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW

For  $T_A = +100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE D .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) .....  $-65$  to  $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$

### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$ , Except as Noted

CHARACTERISTIC	TEST CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1822			CDP1822C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, $I_{DD}$	—	0, 5	5	—	—	500	—	—	500	$\mu\text{A}$
	—	0, 10	10	—	—	1000	—	—	—	
Output Voltage:										V
Low-Level, $V_{OL}$	—	0, 5	5	—	0	0.1	—	0	0.1	
High-Level, $V_{OH}$	—	0, 10	10	—	0	0.1	—	—	—	
	—	0, 5	5	4.9	5	—	4.9	5	—	
	—	0, 10	10	9.9	10	—	—	—	—	
Input Low Voltage, $V_{IL}$	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5, 9.5	—	10	—	—	3	—	—	—	
Input High Voltage, $V_{IH}$	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5, 9.5	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, $I_{OL}$	0.4	0, 5	5	2	4	—	2	4	—	mA
	0.5	0, 10	10	4.5	9	—	—	—	—	
Output High (Source) Current, $I_{OH}$	4.6	0, 5	5	-1	-2	—	-1	-2	—	mA
	9.5	0, 10	10	-2.2	-4.4	—	—	—	—	
Input Current, $I_{IN}$	—	0, 5	5	—	—	$\pm 5$	—	—	$\pm 5$	$\mu\text{A}$
	—	0, 10	10	—	—	$\pm 10$	—	—	—	
3-State Output Leakage Current, $I_{OUT}$	0, 5	0, 5	5	—	—	$\pm 5$	—	—	$\pm 5$	$\mu\text{A}$
	0, 10	0, 10	10	—	—	$\pm 10$	—	—	—	
Operating Current, $I_{DD1}^\dagger$	—	0, 5	5	—	4	8	—	4	8	mA
	—	0, 10	10	—	8	16	—	—	—	
Input Capacitance, $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, $C_{OUT}$	—	—	—	—	10	15	—	10	15	

$^\dagger$ Outputs open circuited; cycle time = 1  $\mu\text{s}$ .


\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

**CDP1822, CDP1822C**

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  
 Input  $t_r, t_f = 20$  ns,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100$  pF

CHARACTERISTIC	TEST CONDITIONS		LIMITS						UNITS
	$V_{DD}$ (V)		CDP1822			CDP1822C			
			Min. <sup>†</sup>	Typ.*	Max.	Min. <sup>†</sup>	Typ.*	Max.	
<b>Write Cycle Times (Fig. 2)</b>									
Write Cycle	$t_{wc}$	5	500	—	—	500	—	—	ns
		10	300	—	—	—	—	—	
Address Set-Up	$t_{as}$	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	
Write Recovery	$t_{wr}$	5	50	—	—	50	—	—	
		10	40	—	—	—	—	—	
Write Width	$t_{wrw}$	5	250	—	—	250	—	—	
		10	150	—	—	—	—	—	
Input Data Set-Up Time	$t_{ds}$	5	250	—	—	250	—	—	
		10	150	—	—	—	—	—	
Data In Hold	$t_{dh}$	5	50	—	—	50	—	—	
		10	40	—	—	—	—	—	
Chip-Select 1 Set-Up	$t_{cs1s}$	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	
Chip-Select 2 Set-Up	$t_{cs2s}$	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	
Chip-Select 1 Hold	$t_{cs1h}$	5	0	—	—	0	—	—	
		10	0	—	—	0	—	—	
Chip-Select 2 Hold	$t_{cs2h}$	5	0	—	—	0	—	—	
		10	0	—	—	0	—	—	
Output Disable Set-Up	$t_{ods}$	5	200	—	—	200	—	—	
		10	110	—	—	—	—	—	

<sup>†</sup>Time required by a limit device to allow for indicated function.  
 \*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .



\*  $t_{ods}$  IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE.

Fig. 2 - Write cycle timing waveforms.

CDP1822, CDP1822C




Fig. 6 - Functional block diagram for CDP1822 and CDP1822C.




Fig. 7 - 4-kilobyte RAM system using the CDP1858 and CDP1822.

## CDP1823, CDP1823C

**OPERATING CONDITIONS at  $T_A$  = FULL PACKAGE-TEMPERATURE RANGE**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1823D		CDP1823CD		
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	V

**MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )(All voltage values referenced to  $V_{SS}$  terminal)

CDP1823 ..... -0.5 to +11 V

CDP1823C ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD} + 0.5$  VDC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mAOPERATING-TEMPERATURE RANGE ( $T_A$ ):

CERAMIC PACKAGES (D SUFFIX TYPES) ..... -55 to +125°C

PLASTIC PACKAGES (E SUFFIX TYPES) ..... -40 to +85°C

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) ..... -65 to +150°C

## LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch (1.59  $\pm$  0.79 mm) from case for 10 s max. .... +265°C**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to +85°C, Except as noted**

CHARACTERISTICS	TEST CONDITIONS			LIMITS						UNITS
	$V_o$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1823			CDP1823C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, $I_{DD}$	—	0.5	5	—	—	500	—	—	500	$\mu$ A
	—	0.10	10	—	—	1000	—	—	—	
Output Voltage:	—	0.5	5	—	0	0.1	—	0	0.1	V
Low-Level, $V_{OL}$	—	0.10	10	—	0	0.1	—	—	—	
High-Level, $V_{OH}$	—	0.5	5	4.9	5	—	4.9	5	—	
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage, $V_{IL}$	0.5,4.5	—	5	—	—	1.5	—	—	1.5	V
	0.5,9.5	—	10	—	—	3	—	—	—	
Input High Voltage, $V_{IH}$	0.5,4.5	—	5	3.5	—	—	3.5	—	—	V
	0.5,9.5	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, $I_{OL}$	0.4	0.5	5	2	4	—	2	4	—	mA
	0.5	0.10	10	4.5	9	—	—	—	—	
Output High (Source) Current, $I_{OH}$	4.6	0.5	5	-1	-2	—	-1	-2	—	mA
	9.5	0.10	10	-2.2	-4.4	—	—	—	—	
Input Current, $I_{IN}$	Any Input	0.5	5	—	—	$\pm 5$	—	—	$\pm 5$	$\mu$ A
		0.10	10	—	—	$\pm 10$	—	—	—	
3-State Output Leakage Current, $I_{OUT}$	0.5	0.5	5	—	—	$\pm 5$	—	—	$\pm 5$	mA
	0.10	0.10	10	—	—	$\pm 10$	—	—	—	
Operating Current, $I_{DD1}^\dagger$	—	0.5	5	—	4	8	—	4	8	mA
	—	0.10	10	—	8	16	—	—	—	
Input Capacitance, $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, $C_{OUT}$	—	—	—	—	10	15	—	10	15	

†Outputs open circuited; cycle time = 1  $\mu$ s.\*Typical values are for  $T_A = 25^\circ$ C and nominal  $V_{DD}$ .

## CDP1823, CDP1823C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85$  °C,  $V_{DD} \pm 5\%$ ,  
 $t_r, t_f = 20$  ns,  $C_L = 100$  pF.

CHARACTERISTIC	VDD (V)	LIMITS						UNITS
		CDP1823			CDP1823C			
		Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
<b>Write Cycle (See Fig. 2)</b>								
Write Recovery, $t_{WR}$	5	75	—	—	75	—	—	ns
	10	50	—	—	—	—	—	
Write Cycle, $t_{WC}$	5	400	—	—	400	—	—	
	10	225	—	—	—	—	—	
Write Pulse Width, $t_{WRW}$	5	200	—	—	200	—	—	
	10	100	—	—	—	—	—	
Address Setup Time, $t_{AS}$	5	125	—	—	125	—	—	
	10	75	—	—	—	—	—	
Data Setup Time, $t_{DS}$	5	100	—	—	100	—	—	
	10	75	—	—	—	—	—	
Data Hold Time From $\overline{MWR}$ , $t_{DH}$	5	75	—	—	75	—	—	
	10	50	—	—	—	—	—	

\*Typical values are at  $T_A = 25$  °C and nominal voltage.

†Time required by a limit device to allow for the indicated function.




Fig. 2 - Write cycle timing diagram.

## CDP1823, CDP1823C




Fig. 5 - CDP1823 (128 x 8) minimum system (128 x 8)



## CDP1824, CDP1824C

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )(All voltage values referenced to  $V_{SS}$  terminal)

CDP1824	-0.5 to +11 V
CDP1824C	-0.5 to +7 V

## INPUT VOLTAGE RANGE, ALL INPUTS

-0.5 to  $V_{DD}$  +0.5 V

## DC INPUT CURRENT, ANY ONE INPUT

 $\pm 10$  mAOPERATING-TEMPERATURE RANGE ( $T_A$ ):

CERAMIC PACKAGES (D SUFFIX TYPES) -55 to +125°C

PLASTIC PACKAGES (E SUFFIX TYPES) -40 to +85°C

STORAGE TEMPERATURE RANGE ( $T_{stg}$ ) -65 to +150°C

## LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch (1.59  $\pm$  0.79 mm) from case for 10 s max. +265°COPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is

always within the following ranges:

CHARACTERISTIC	CONDITIONS	LIMITS				UNITS	
		$V_{DD}$ (V)	CDP1824D CDP1824E		CDP1824CD CDP1824CE		
			Min.	Max.	Min.		Max.
Supply-Voltage Range	—	4	10.5	4	6.5	V	
Recommended Input Voltage Range	—	$V_{SS}$	$V_{DD}$	$V_{SS}$	$V_{DD}$	V	
Input Signal Rise or Fall Time, <sup>▲</sup> $t_r, t_f$	5	—	5	—	5	$\mu$ s	
	10	—	2	—	—		

<sup>▲</sup> Input signal rise or fall times longer than these maxima can cause loss of stored data in either the selected or deselected mode.

STATIC ELECTRICAL CHARACTERISTICS at  $T_A$  = -40 to +85°C, Except as noted

CHARACTERISTICS	TEST CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1824			CDP1824C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current, $I_{DD}$	—	—	5	—	25	50	—	100	200	$\mu$ A
Output Voltage: Low-Level, $V_{OL}$	—	0.5	5	—	0	0.1	—	0	0.1	V
High-Level, $V_{OH}$	—	0.10	10	—	0	0.1	—	—	—	
	—	0.5	5	4.9	5	—	4.9	5	—	
	—	0.10	10	9.9	10	—	—	—	—	
Input Low Voltage, $V_{IL}$	0.5, 4.5	—	5	—	—	1.5	—	—	1.5	V
	1.9	—	10	—	—	3	—	—	—	
Input High Voltage, $V_{IH}$	0.5, 4.5	—	5	3.5	—	—	3.5	—	—	V
	1.9	—	10	7	—	—	—	—	—	
Output Low (Sink) Current, $I_{OL}$	0.4	0.5	5	1.8	2.2	—	1.8	2.2	—	mA
	0.5	0.10	10	3.6	4.5	—	—	—	—	
Output High (Source) Current, $I_{OH}$	4.6	0.5	5	-0.9	-1.1	—	-0.9	-1.1	—	mA
	9.5	0.10	10	-1.8	-2.2	—	—	—	—	
Input Current, $I_{IN}$	Any input	0.5	5	—	$\pm 0.1$	$\pm 1$	—	$\pm 0.1$	$\pm 1$	$\mu$ A
		0.10	10	—	$\pm 0.1$	$\pm 1$	—	—	—	
3-State Output Leakage Current, $I_{OUT}$	0.5	0.5	5	—	$\pm 0.2$	$\pm 2$	—	$\pm 0.2$	$\pm 2$	$\mu$ A
	0.10	0.10	10	—	$\pm 0.2$	$\pm 2$	—	—	—	
Operating Current, $I_{DD1}$ <sup>†</sup>	—	0.5	5	—	4	8	—	4	8	mA
	—	0.10	10	—	8	16	—	—	—	
Input Capacitance, $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance, $C_{OUT}$	—	—	—	—	10	15	—	10	15	

<sup>†</sup>Outputs open circuited; cycle time = 1  $\mu$ s.


\*Typical values are for  $T_A$  = 25°C and nominal  $V_{DD}$ .

**CDP1824, CDP1824C**

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  
 Input  $t_r, t_f = 10$  ns,  $C_L = 50$  pF,  $R_L = 200$  k $\Omega$ ; See Fig. 2.

CHARACTERISTIC	TEST CONDITIONS $V_{DD}$ (V)	LIMITS						UNIT
		CDP1824D CDP1824E			CDP1824CD CDP1824CE			
		Min.#	Typ.*	Max.	Min.#	Typ.*	Max.	
<b>Write Operation</b>								
Write Pulse Width, $t_{WRW}$	5	390	200	—	390	200	—	ns
	10	180	150	—	—	—	—	
Data Setup Time, $t_{DS}$	5	390	100	—	390	100	—	ns
	10	180	50	—	—	—	—	
Data Hold Time, $t_{DH}$	5	70	40	—	70	40	—	ns
	10	35	20	—	—	—	—	
Chip Select Setup Time, $t_{CS}$	5	425	210	—	425	210	—	ns
	10	215	110	—	—	—	—	
Address Setup Time, $t_{AS}$	5	640	500	—	640	500	—	ns
	10	390	300	—	—	—	—	

- \* Time required by a limit device to allow for the indicated function.
- Time required by a typical device to allow for the indicated function. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .



WRITE OPERATION TIMING DIAGRAM

92CS-34740

Fig. 2 - Write cycle timing diagram.

CDP1824, CDP1824C




Fig. 5 - CDP1824 (128 x 8) minimum system (128 x 8)

## CDP1826C

Two memory control signals,  $\overline{\text{MRD}}$  and  $\overline{\text{MWR}}$ , are provided for reading from and writing to the CDP1826C. The logic is designed so that  $\overline{\text{MWR}}$  overrides  $\overline{\text{MRD}}$ , allowing the chip to be controlled from a single  $\text{R}/\overline{\text{W}}$  line.

For such an interface, the  $\overline{\text{MRD}}$  line can be tied to  $V_{\text{SS}}$ , with the  $\overline{\text{MWR}}$  line connected to  $\text{R}/\overline{\text{W}}$ .

A CHIP ENABLE OUTPUT is provided for daisy-chaining to additional memories or I/O devices. This output is high whenever the chip-select function selects the CDP1826C, which deselected any other chip which has its  $\overline{\text{CS}}$  input connected to the CDP1826C CEO output. The connected

chip is selected when the CDP1826C is de-selected and the  $\overline{\text{MRD}}$  input is low. Thus, the CEO is only active for a read cycle and can be set up so that a CEO of another device can feed the  $\overline{\text{MRD}}$  of the CDP1826C, which in turn selects a third chip in the daisy chain.

The CDP1826C has a recommended operating voltage of 4.5 to 5.5 V and is supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix). The CDP1826C is also available in chip form (H suffix).

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, ( $V_{\text{DD}}$ )

(Voltages referenced to  $V_{\text{SS}}$  Terminal) ..... -0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{\text{DD}} + 0.5$  V

DC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE ( $P_{\text{D}}$ ):

For  $T_{\text{A}} = -40$  to  $+60^{\circ}\text{C}$  (PACKAGE TYPE E) ..... 500 mW

For  $T_{\text{A}} = +60$  to  $+85^{\circ}\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^{\circ}\text{C}$  to 200 mW

For  $T_{\text{A}} = -55$  to  $+100^{\circ}\text{C}$  (PACKAGE TYPE D) ..... 500 mW

For  $T_{\text{A}} = +100$  to  $+125^{\circ}\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/ $^{\circ}\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_{\text{A}} = \text{FULL PACKAGE-TEMPERATURE RANGE}$  (All Package Types) ..... 100 mW

OPERATING-TEMPERATURE RANGE ( $T_{\text{A}}$ ):

PACKAGE TYPE D .....  $-55$  to  $+125^{\circ}\text{C}$

PACKAGE TYPE E .....  $-40$  to  $+85^{\circ}\text{C}$

STORAGE TEMPERATURE RANGE ( $T_{\text{stg}}$ ) .....  $-65$  to  $+150^{\circ}\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^{\circ}\text{C}$

### RECOMMENDED OPERATING CONDITIONS at $T_{\text{A}} = \text{Full Package Temperature Range}$ .

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	CDP1826C		
	MIN.	MAX.	
DC Operating Voltage Range	4.5	6.5	V
Input Voltage Range	$V_{\text{SS}}$	$V_{\text{DD}}$	
Input Signal Rise or Fall Time $V_{\text{DD}} = 5$ V	$t_{\text{r}}, t_{\text{f}}$	10	$\mu\text{s}$

CDP1826C





Fig. 2 - Functional diagram.



OPERATING MODES

	FUNCTION	MRD	MWR	CSI-CS2	TPA	CS/A5*	CE0
CDP1800 MODE	WRITE	X	0	1		1	1
	READ	0	1	1		1	1
	DESELECT	1	1	1		1	1
	DESELECT	1	X	0	X	X	1
	DESELECT	0	X	0	X	X	0
	DESELECT	1	X	X		0	1
	DESELECT	0	X	X		0	0
NON-CDP1800 MODE	WRITE	X	0	1	1	X	1
	READ	0	1	1	1	X	1
	DESELECT	1	1	1	1	X	1
	DESELECT	1	X	0	1	X	1
	DESELECT	0	X	0	1	X	0

\* FOR CDP1800 MODE, REFERS TO HIGH ORDER MEMORY ADDRESS BIT LEVEL AT TIME WHEN TPA TRANSITION TAKES PLACE

Fig. 3 - Chip Enable Output timing waveforms for CDP1800-based systems.

CDP1826C




Fig. 5 - Timing waveforms for Read-cycle 2 [TPA-High].

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ C$ ,  $V_{DD} = 5 V \pm 5\%$ ,  
 Input  $t_r, t_f = 10$  ns;  $C_L = 50$  pF and 1 TTL Load

CHARACTERISTIC	LIMITS			UNITS	
	CDP1826C				
	MIN.†	TYP.●	MAX.		
<b>Write-Cycle Times (Figs. 6 and 7)</b>					
Address to TPA Setup, High Byte	$t_{ASH}$	100	—	—	ns
Address to TPA Hold	$t_{AH}$	100	—	—	
Address Setup Low Byte	$t_{ASL}$	500	250	—	
TPA Pulse Width	$t_{PAW}$	200	—	—	
Chip Select Setup	$t_{CS}$	700	350	—	
Write Pulse Width	$t_{WW}$	300	200	—	
Write Recovery	$t_{WR}$	100	—	—	
Data Setup	$t_{DS}$	400	200	—	
Data Hold from End of $\overline{MWR}$	$t_{DH1}$	100	50	—	
Data Hold from End of Chip Select	$t_{DH2}$	125	50	—	

†Time required by a limit device to allow for the indicated function.

●Typical values are for  $T_A = 25^\circ C$  and nominal  $V_{DD}$ .

## CDP1826C

DATA RETENTION CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ; see Fig. 8

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS
	CDP1826C					
	$V_{DR}$ (V)	$V_{DD}$ (V)	MIN.	TYP.*	MAX.	
Min. Data Retention Voltage $V_{DR}$	—	—	—	2	2.5	V
Data Retention Quiescent Current $I_{DD}$	2.5	—	—	5	25	$\mu\text{A}$
Chip Deselect to Data Retention Time $t_{CDR}$	—	5	600	—	—	ns
Recovery to Normal Operation Time $t_{RC}$	—	5	600	—	—	
$V_{DD}$ to $V_{DR}$ Rise and Fall Time $t_r, t_f$	2.5	5	1	—	—	$\mu\text{s}$

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




Fig. 8 - Low  $V_{DD}$  data retention timing waveforms.

**CDP68HC68R1, CDP68HC68R2****MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ):(All voltage values referenced to  $V_{SS}$  terminal) ..... -0.5 to +7 VINPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD}+0.5$  VDC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mAPOWER DISSIPATION PER PACKAGE ( $P_D$ ):For  $T_A=-40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mWFor  $T_A=+60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_A=\text{FULL PACKAGE-TEMPERATURE RANGE}$  ..... 100 mWOPERATING-TEMPERATURE RANGE ( $T_A$ ):PACKAGE TYPE E .....  $-40^\circ$  to  $+85^\circ\text{C}$ STORAGE TEMPERATURE RANGE ( $T_{\text{stg}}$ ) .....  $-65$  to  $+150^\circ\text{C}$ 

LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  in. (1.59 0.79 mm) from case for 10 s max. ....  $+265^\circ\text{C}$ **OPERATING CONDITIONS at  $T_A = -40^\circ$  to  $+85^\circ\text{C}$** **For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:**

CHARACTERISTIC	LIMITS			UNITS	
	ALL TYPES				
	MIN.		MAX.		
DC Operating Voltage Range		3	5.5	V	
Input Voltage Range	$V_{IH}$	$0.7 V_{DD}$	$V_{DD}+0.3$		
	$V_{IL}$	-0.3	$0.2 V_{DD}$		
Serial Clock Frequency	$f_{SCK}$			MHz	
		$V_{DD}=3$ V	—		1.05
		$V_{DD}=4.5$ V	—		2.1

**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 3.3$  V  $\pm 10\%$ , Except as Noted**


CHARACTERISTIC	CONDITIONS	LIMITS						UNITS
		CDP68HC68R1			CDP68HC68R2			
		MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Standby Device Current $I_{DSS}$	—	—	1	15	—	1	50	$\mu\text{A}$
Output Voltage High Level $V_{OH}$	$I_{OH}=-0.4$ mA, $V_{DD}=3$ V	2.7	—	—	2.7	—	—	V
Output Voltage Low Level $V_{OL}$	$I_{OL}=0.4$ mA, $V_{DD}=3$ V	—	—	0.3	—	—	0.3	
Input Leakage Current, $I_{IN}$	—	—	—	$\pm 1$	—	—	$\pm 1$	$\mu\text{A}$
3-State Output Leakage Current, $I_{OUT}$	—	—	—	$\pm 10$	—	—	$\pm 10$	
Operating Device Current $I_{OPER}^\#$	$V_{IN}=V_{IL}, V_{IH}$	—	5	10	—	5	10	mA
Input Capacitance, $C_{IN}$	$V_{IN}=0$ V, $f=1$ MHz, $T_A=25^\circ\text{C}$	—	4	6	—	4	6	pF

\*Typical values are for  $T_A=25^\circ\text{C}$  and nominal  $V_{DD}$ .#Outputs open circuited; cycle time=Min.  $t_{\text{cycle}}$ , duty=100%.




### CDP68HC68R1, CDP68HC68R2

a. Page/Device Byte (CDP68HC68R2 Only)



b. Address/Control Byte




A0-A6 The seven least significant RAM address bits, sufficient to address 128 bytes.

W/R Read or Write data transfer control bit.

W/R = 0 initiates one or more memory read cycles. W/R = 1 initiates one or more memory write cycles.

c. Data Byte




#### PAGE SELECTION (CDP68HC68R2 Only)

For the CDP68HC68R2, a Page/Device byte is sent from the microcomputer before the Address/Control byte. Because the Address/Control byte is limited to 128 addresses, the CDP68HC68R2 is divided into two 128-byte pages. A page select is accomplished by enabling the CDP68HC68R2, transmitting the Page/Device Select byte (see Fig. 2a), and finally disabling the device prior to any more data transfers. The Page/Device byte is recognizable because it is the only time that a single byte is transferred to the RAM before CE-SS is disabled (see Fig. 3). The page select is latched and remains until changed or is incremented during a burst transfer (see next section).

#### ADDRESS AND DATA

Data transfers can occur one byte at a time (Fig. 4) or in a multi-byte burst mode (Fig. 5). After the chip is enabled, an address word is sent to select one of the 128 bytes (on the selected page) and specify the type of operation (i.e., Read or Write). For a single byte Read or Write (Fig. 4), one byte is transferred to or from the location specified in the Address/Control byte; the device is then disabled. Additional reading or writing requires re-enabling the RAM and providing a new Address/Control byte. If the RAM is not disabled, additional bytes can be read or written in a burst mode (Fig. 5). Each Read or Write cycle causes the latched


Fig. 2 - Serial byte format.



\* SCK CAN BE EITHER POLARITY.

92CM-37713

Fig. 3 - Page/Device Select byte transfer waveforms.



92CM-37717

Fig. 4 - Single-byte transfer.

CDP68HC68R1, CDP68HC68R2




Fig. 6 - Page/Device byte timing waveforms.




Fig. 7 - WRITE cycle timing waveforms.





Fig. 8 - READ cycle timing waveforms.

## MWS5101



## TERMINAL ASSIGNMENT

## 256-Word by 4-Bit LSI Static Random-Access Memory

**Features:**

- Industry standard pinout
- Very low operating current—8 mA at  $V_{DD} = 5\text{ V}$  and cycle time =  $1\ \mu\text{s}$
- Two Chip-Select inputs—simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-state data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-MWS5101 is a 256-word by 4-bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems by forcing the output into a high-impedance state during a write operation independent of the Chip-Select input condition. The output assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by  $\overline{CS1}$  and/or CS2.

The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at 5-V operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.

For applications requiring wider temperature and operating voltage ranges, the mechanically and functionally equivalent static RAM, RCA-CDP1822, may be used.

The MWS5101 types are supplied in 22-lead hermetic dual-in-line, side-braced ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

## OPERATIONAL MODES

MODE	INPUTS				OUTPUT
	Chip Select 1 $\overline{CS1}$	Chip Select 2 CS2	Output Disable OD	Read/Write R/ $\overline{W}$	
READ	0	1	0	1	Read
WRITE	0	1	0	0	Data In
WRITE	0	1	1	0	High Impedance
STANDBY	1	X	X	X	High Impedance
STANDBY	X	0	X	X	High Impedance
OUTPUT DISABLE	X	X	1	X	High Impedance

Logic 1 = High

Logic 0 = Low


X = Don't Care

## MWS5101

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5\text{ V} \pm 5\%$ ,  
 $t_r, t_f = 20\text{ ns}$ ,  $V_{IH} = 0.7 V_{DD}$ ,  $V_{IL} = 0.3 V_{DD}$ ,  $C_L = 100\text{ pF}$

CHARACTERISTIC	LIMITS						U N I T S	
	MWS5101D, MWS5101E							
	L2 Types			L3 Types				
	Min.†	Typ.●	Max.	Min.†	Typ.●	Max.		
<b>Read Cycle Times (Fig. 1)</b>								
Read Cycle	$t_{RC}$	250	—	—	350	—	—	ns
Access from Address	$t_{AA}$	—	150	250	—	200	350	
Output Valid from Chip-Select 1	$t_{DOA1}$	—	150	250	—	200	350	
Output Valid from Chip-Select 2	$t_{DOA2}$	—	150	250	—	200	350	
Output Valid from Output Disable	$t_{DOA3}$	—	—	110	—	—	150	
Output Hold from Chip-Select 1	$t_{DOH1}$	20	—	—	20	—	—	
Output Hold from Chip-Select 2	$t_{DOH2}$	20	—	—	20	—	—	
Output Hold from Output Disable	$t_{DOH3}$	20	—	—	20	—	—	

- † Time required by a limit device to allow for the indicated function.  
 ● Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .



92CM-30244R4

Fig. 1 - Read cycle timing waveforms.

MWS5101

DATA RETENTION CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$ ; See Fig. 3

CHARACTERISTIC	TEST CONDITIONS		LIMITS			UNITS
	$V_{DR}$ (V)	$V_{DD}$ (V)	All Types			
			Min.	Typ.●	Max.	
Minimum Data Retention Voltage, $V_{DR}$	—	—	—	1.5	2	V
Data Retention Quiescent Current, $I_{DD}$	L2 Types	2	—	2	10	$\mu\text{A}$
	L3 Types					
Chip Deselect to Data Retention Time, $t_{CDR}$	—	5	600	—	—	ns
Recovery to Normal Operation Time, $t_{RC}$	—	5	600	—	—	
$V_{DD}$ to $V_{DR}$ Rise and Fall Time $t_r, t_f$	2	5	1	—	—	$\mu\text{s}$

● Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




Fig. 3 - Low  $V_{DD}$  data retention timing waveforms.




Fig. 4 - Memory cell configuration.



## MWS5101A

**OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range**

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	ALL TYPES		
	Min.	Max.	
DC Operating-Voltage Range	4	6.5	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	

**MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE RANGE (V<sub>DD</sub>)(All voltage referenced to V<sub>SS</sub> terminal) ..... -0.5 to -7 VINPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> + 0.5 VDC INPUT CURRENT, ANY ONE INPUT .....  $\pm 10$  mAPOWER DISSIPATION PER PACKAGE (P<sub>D</sub>):For T<sub>A</sub> = -40 to +60°C (PACKAGE TYPE E) ..... 500 mWFor T<sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mWFor T<sub>A</sub> = -55 to +100°C (PACKAGE TYPE D) ..... 500 mWFor T<sub>A</sub> = +100 to +125°C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mWOPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79 mm) from case for 10 s max. .... +265°C**STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 0 to 70°C, V<sub>DD</sub> = 5 V**

CHARACTERISTIC		TEST CONDITIONS		LIMITS			UNITS
		V <sub>O</sub> (V)	V <sub>IN</sub> (V)	MWS5101AD MWS5101AE			
				Min.	Typ.*	Max.	
Quiescent Device Current, I <sub>DD</sub>	L2 Types	—	0, 5	—	25	50	$\mu$ A
	L3 Types	—	0, 5	—	100	200	
Output Voltage:	Low-Level, V <sub>OL</sub>	—	0, 5	—	0	0.1	V
	High-Level, V <sub>OH</sub>	—	0, 5	4.9	5	—	
Input Low Voltage, V <sub>IL</sub>	—	—	—	—	—	0.65	
Input High Voltage, V <sub>IH</sub>	—	—	—	2.2	—	—	
Output Low (Sink) Current, I <sub>OL</sub>	—	0.4	0, 5	2	4	—	mA
Output High (Source) Current, I <sub>OH</sub>	—	4.6	0, 5	-1	-2	—	
Input Current, I <sub>IN</sub>	—	—	0, 5	—	—	$\pm 5$	$\mu$ A
3-State Output Leakage Current, I <sub>O</sub> UT	L2 Types	0, 5	0, 5	—	—	$\pm 5$	
	L3 Types	0, 5	0, 5	—	—	$\pm 5$	
Operating Current, I <sub>DD1</sub> #	—	—	0, 5	—	4	8	mA
Input Capacitance, C <sub>IN</sub>	—	—	—	—	5	7.5	pF
Output Capacitance, C <sub>O</sub> UT	—	—	—	—	10	15	

\*Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.#Outputs open-circuited; cycle time = 1  $\mu$ s.


## MWS5101A

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 5\%$ ,  
 $t_r, t_f = 20\text{ ns}$ ,  $C_L = 50\text{ pF}$  and 1 TTL Load

CHARACTERISTIC	LIMITS						UNITS	
	MWS5101AD, MWS5101AE							
	L2 Types			L3 Types				
	Min.†	Typ.*	Max.	Min.†	Typ.*	Max.		
<b>Write Cycle Times (Fig. 2)</b>								
Write Cycle	$t_{WC}$	300	—	—	400	—	—	ns
Address Setup	$t_{AS}$	110	—	—	150	—	—	
Write Recovery	$t_{WR}$	40	—	—	50	—	—	
Write Width	$t_{WRW}$	150	—	—	200	—	—	
Input Data Setup Time	$t_{DS}$	150	—	—	200	—	—	
Data In Hold	$t_{DH}$	40	—	—	50	—	—	
Chip-Select 1 Setup	$t_{CS1S}$	110	—	—	150	—	—	
Chip-Select 2 Setup	$t_{CS2S}$	110	—	—	150	—	—	
Chip-Select 1 Hold	$t_{CS1H}$	0	—	—	0	—	—	
Chip-Select 2 Hold	$t_{CS2H}$	0	—	—	0	—	—	
Output Disable Setup	$t_{ODS}$	110	—	—	150	—	—	

†Time required by a limit device to allow for the indicated function.

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .



\*  $t_{ODS}$  IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS 'DON'T CARE'.

Fig. 2 - Write cycle timing waveforms.



MWS5101A




Fig. 5 - Functional block diagram for MWS5101A.





Fig. 6 - Logic diagram of controls for MWS5101A.

**MWS5114**



**CMOS  
1024-Word by 4-Bit  
LSI Static RAM**

**Features:**

- Fully static operation
- Industry standard 1024 x 4 pinout (same as pinouts for 6514, 2114, 9114, and 4045 types)
- Common data input and output
- Memory retention for stand-by battery voltage as low as 2 V min.
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Low standby and operating power

The RCA-MWS5114 is a 1024-word by 4-bit static random-access memory that uses the RCA ion-implanted silicon gate complementary MOS (CMOS) technology. It is designed for use in memory systems where low power and simplicity in use are desirable. This type has common data

input and data output and utilizes a single power supply of 4.5 V to 6.5 V.

The MWS5114 is supplied in 18-lead, hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 18-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Functional block diagram for MWS5114

OPERATIONAL MODES			
FUNCTION	$\overline{CS}$	$\overline{WE}$	DATA PINS
Read	0	1	Output: Dependent on data
Write	0	0	Input
Not Selected	1	X	High-Impedance

**MWS5114**

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5\text{ V} \pm 5\%$ ,  
 Input  $t_r, t_f = 10\text{ ns}$ ;  $C_L = 50\text{ pF}$  and 1 TTL Load


CHARACTERISTIC	LIMITS									UNITS
	MWS 5114-3			MWS 5114-2			MWS 5114-1			
	MIN.†	TYP.*	MAX.	MIN.†	TYP.*	MAX.	MIN.†	TYP.*	MAX.	

Read Cycle Times See Fig. 2

Read Cycle	$t_{RC}$	200	160	—	250	200	—	300	250	—	ns
Access	$t_{AA}$	—	160	200	—	200	250	—	250	300	
Chip Selection to Output Valid	$t_{CO}$	—	110	150	—	150	200	—	200	250	
Chip Selection to Output Active	$t_{CX}$	20	100	—	20	100	—	20	100	—	
Output 3-state from Deselection	$t_{OTD}$	—	75	125	—	75	125	—	75	125	
Output Hold from Address Change	$t_{OHA}$	50	100	—	50	100	—	50	100	—	

† Time required by a limit device to allow for the indicated function.

\* Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




NOTE:  
 WE IS HIGH DURING THE READ CYCLE.  
 TIMING MEASUREMENT REF LEVEL IS 1.5 V

Fig. 2 — Read cycle waveforms.

## MWS5114

DATA RETENTION CHARACTERISTICS at  $T_A = 0$  to  $70^\circ\text{C}$ ; See Fig. 4.

CHARACTERISTIC		TEST CONDITIONS		LIMITS			UNITS
		$V_{DR}$ (V)	$V_{DD}$ (V)	ALL TYPES			
				MIN.	TYP.*	MAX.	
Minimum Data Retention Voltage	$V_{DR}$	—	—	2	—	—	V
Data Retention Quiescent Current, $I_{DD}$	MWS 5114-3	2	—	—	25	50	$\mu\text{A}$
	MWS 5114-2		—	—	25	50	
	MWS 5114-1		—	—	60	125	
Chip Deselect to Data Retention Time,	$t_{CDR}$	—	5	300	—	—	ns
Recovery to Normal Operation Time,	$t_{RC}$	—	5	300	—	—	
$V_{DD}$ to $V_{DR}$ Rise and Fall Time	$t_r, t_f$	2	5	1	—	—	$\mu\text{s}$

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .Fig. 4 — Low  $V_{DD}$  data retention timing waveforms.



## ROM Competitive Specifications

4K x 8 ROM (24 Pin JEDEC Pkg.) <sup>(a)</sup>				
PARAMETERS	UNITS	RCA CDM5333 (CMOS)	AMI S68A332 (NMOS)	GI R03-9332B (NMOS)
V <sub>DD</sub>	V	5 ± 10%	5 ± 5%	5 ± 10%
TA	°C	-40 to +85	0 to +70	0 to +70
VOL(max) @ IOL	V	0.4 @ 1.8mA	0.4 @ 3.2mA	0.4 @ 3.2mA
VOH(min) @ IOH	V	V <sub>DD</sub> - 0.4 @ -400μA	2.4 @ -220μA	2.4 @ -200μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.4	2	2
ILI	μA	1	10	10
ILO	μA	1	10	10
I(Active)	mA	25 @ 1MHz	70	125
I(Standby) <sup>1(b)</sup>	mA	0.5 @ 1MHz	—	—
I(Standby) <sup>2(c)</sup>	μA	50	—	—
t <sub>AA</sub>	ns	350	350	450
8K x 8 ROM (24 Pin Pkg.) <sup>(a)</sup>				
PARAMETERS	UNITS	RCA CDM5364 (CMOS)	AMI S68A364 (NMOS)	GI R03-9364B (NMOS)
V <sub>DD</sub>	V	5 ± 10%	5 ± 10%	5 ± 10%
TA	°C	-40 to +85	0 to +70	0 to +70
VOL(max) @ IOL	V	0.4 @ 3.2mA	0.4 @ 3.2mA	0.4 @ 3.2mA
VOH(min) @ IOH	V	2.4 @ -3.2mA	2.4 @ -220μA	2.4 @ -200μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.2	2	2
ILI	μA	1	10	10
ILO	μA	1	10	10
I(Active)	mA	10 @ 1μs/30 @ 250ns	70	50
I(Standby) <sup>1(b)</sup>	mA	1.5	10	10
I(Standby) <sup>2(c)</sup>	μA	50	—	—
t <sub>AA</sub>	ns	250	350	300
16K x 8 ROM (28 Pin JEDEC Pkg.) <sup>(a)</sup>				
PARAMETERS	UNITS	RCA CDM53128 (CMOS)	AMI S23128 (NMOS)	CSG 23128B (NMOS)
V <sub>DD</sub>	V	5 ± 10%	5 ± 10%	5 ± 5%
TA	°C	-40 to +85	0 to +70	0 to +70
VOL(max) @ IOL	V	0.4 @ 3.2mA	0.4 @ 3.2mA	0.4 @ 2.1mA
VOH(min) @ IOH	V	2.4 @ -3.2mA	2.4 @ -220μA	2.4 @ -400μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.2	2	2.1
ILI	μA	1	10	10
ILO	μA	1	10	10
I(Active)	mA	10 @ 1μs/30 @ 250ns	50	120
I(Standby) <sup>1(b)</sup>	mA	3	10	—
I(Standby) <sup>2(c)</sup>	μA	50	—	—
t <sub>AA</sub>	ns	250	250	300
32K x 8 ROM (28 Pin JEDEC Pkg.) <sup>(a)</sup>				
PARAMETERS	UNITS	RCA CDM53256 (CMOS)	MicroPower MP2325 (CMOS)	Hitachi HN61256 (CMOS)
V <sub>DD</sub>	V	5 ± 10%	5 ± 10%	5 ± 10%
TA	°C	-40 to +85	-10 to +70	-20 to +75
VOL(max) @ IOL	V	0.4 @ 3.2mA	0.4 @ 2mA	0.4 @ 1.6mA
VOH(min) @ IOH	V	2.4 @ -3.2mA	—	2.4 @ -100μA
VIL(max)	V	0.8	0.8	0.8
VIH(min)	V	2.2	2.2	2.4
ILI	μA	1	1	2
ILO	μA	1	1	5
I(Active)	mA	12 @ 1μs/36 @ 250ns	8.25 @ 450 ns	3 @ 4 μs
I(Standby) <sup>1(b)</sup>	mA	1.5	—	—
I(Standby) <sup>2(c)</sup>	μA	50	40	50
t <sub>AA</sub>	ns	250	450	3500

## BYTE-WIDE CMOS AND NMOS ROM's

Manufacturer	4K x 8		8K x 8		16K x 8	32K x 8	
	24-Pin†	24-Pin•	24-Pin	28-Pin†	28-Pin†	28-Pin†	28-Pin•
<b>RCA</b>	<b>CDM5332*</b>	<b>CDM5333*</b>	<b>CDM5364*</b>	<b>CDM5365*</b>	<b>CDM53128*</b>	<b>CDM53256*</b>	
AMI	S2333	S68A332	S68A364 S68B364	S2364	S23128		
AMD CSG EA	AM9233 2333 EA8332B	AM9232 2332 EA8332A	2364 EA8364		23128		
Fairchild Fujitsu GI GTE	F3533  R03-9333	F3532  R03-9332 2332	MB8364 R03-9364				
Hitachi  Intel Intersil Maruman	  2332A	HN46332  IM7332 MIC2332	HN48364 HN61365* HN61366*  IM7364 MIC2364	HN61364*	HN613128*	HN613256*	HN61256*
Micropower Motorola Mostek National		MCM68A332  MM52132	MP2364C* MCM68B364 MK36000 MM52164	MP2365*  MK37000			MP2325*
NEC OKI Panasonic Rockwell	μPD2332B	μPD2332A  MN2332	μPD2364  R2364A	  R2364B	μPD23128 MSM38128		
Seiko Signetics SSS  Supertex		2632A SCM5532* SCM23C32* CM3200*	SMM2364* 2664  CM6400A* 23S665	SMM2365*  CM6400* 23S664	23128	SMM2326*	SMM2325*
Synertek TI Toshiba  VLSI	SY2333  TC5332* TMM2332	SY2332 TMS4732 TMM333	SY2364A TMS4764 TMM2366 TC5365*	SY2365A  TMM2364 TC5364* VT2365	SY23128	TMM23256	
*CMOS parts, all others are NMOS †JEDEC Version B • JEDEC Version A							

**CDM5332, CDM5333****MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) (Voltage referenced to $V_{SS}$ terminal) .....	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS .....	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT .....	$\pm 10$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) .....	500 mW
For $T_A = +100$ to $125^\circ\text{C}$ (PACKAGE TYPE D) .....	Derate Linearly at 12 mW/ $^\circ\text{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (All Package Types)}$ .....	100 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE D .....	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E .....	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE ( $T_{STG}$ ) .....	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max. ....	$+265^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS at  $T_A = -40$  to  $+85^\circ\text{C}$** 

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	

**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 10\%$ , Except as noted**

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS		
		$V_O$ (V)	$V_{IN}$ (V)	Min.		Typ.*	Max.
Quiescent Device Current	$I_{DD}^{\Delta}$	—	0, $V_{DD}$	—	2	50	$\mu\text{A}$
Output Low Drive (Sink) Current	$I_{OL}$	0.4	0, $V_{DD}$	2.4	4	—	mA
Output High Drive (Source) Current	$I_{OH}$	$V_{DD} - 0.4$	0, $V_{DD}$	-1.2	-2	—	
Output Voltage Low-Level	$V_{OL}$	—	0, $V_{DD}$	—	0	0.1	V
Output Voltage High-Level	$V_{OH}$	—	0, $V_{DD}$	$V_{DD} - 0.1$	$V_{DD}$	—	
Input Low Voltage	$V_{IL}$	0.5, $V_{DD} - 0.5$	—	—	—	0.8	
Input High Voltage	$V_{IH}$	0.5, $V_{DD} - 0.5$	—	2.4	—	—	
Input Leakage Current	$I_{IN}$	—	0, $V_{DD}$	—	—	$\pm 1$	$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	0, $V_{DD}$	0, $V_{DD}$	—	—	$\pm 1$	
Input Capacitance	$C_{IN}$	—	—	—	5	7.5	pF
Output Capacitance	$C_{OUT}$	—	—	—	10	15	
Standby Device Current	$I_{SBY}^{\Delta}$	—	0.8 V, 2.4 V	—	0.25	0.5	mA
Operating Device Current	$I_{OPER}^{\Delta}$	—	0.8 V, 2.4 V	—	15	25	

$\Delta$ See chart on page 3 for test conditions.

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .



CDM5332, CDM5333




Fig. 3 - Typical CDP1800 series microprocessor system.

92CM-36399

**ROM ORDERING INFORMATION**

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy diskette generated on an RCA development system, or computer punch cards.

**DATA PROGRAMMING INSTRUCTIONS**

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Computer-Card Deck** — use standard 80-column computer punch cards.

2. **Floppy Diskette** — diskette information must be generated on an RCA CDP1800-series microprocessor development system or the MS2000 MicroDisk development system.
3. **Master Device** — a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

**Computer-Card Method**

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

**TITLE CARD**

Column No.	Data
1	Punch T
2-5	Leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	Leave blank
59-63	RCA custom selection number (5 digits) (obtained from RCA Sales Office)
64	Leave blank
65-71	RCA device type, without CDM prefix, e.g., 5332E
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis )
75-78	Leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01

### CDM5332, CDM5333

To minimize power consumption, all unused ROM locations should contain zeros.

#### Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, CDP18S008, or MS2000) and supply a track number or file name. If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

#### Master-Device Method

Data may be submitted on a master ROM, PROM, or

EPROM device. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the master device type; RCA will accept Intel types 1702, 2704, 2708, 2716, 2732, 2332A, 2758, Supertex CM3200, T.I. TMS4732, Motorola type: MCM68732 and MCM68A332 or their equivalents. If the ROM to be manufactured is smaller in memory size than the master device, or if more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets.

If the Master-Device is smaller than 4 kilobytes, the starting address of each Master-Device must be clearly identified.

For additional information refer to the following RCA publications:

"RCA CMOS ROMs", RPP-610A.

"Programming 2732 PROMs with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.

#### ROM INFORMATION SHEET

How is ROM pattern being submitted to RCA?

- check one **Computer Cards**  (Complete parts A and B)  
**Floppy Diskette**  (Complete parts A, B, and D)  
**Master Device (PROM)**  (Complete parts A, B, and C)

<b>PART A</b>	6-30	Customer Name (start at left)									
	35-54	Address or Division									
	59-63	RCA Custom Number (Obtained from RCA Sales Office)									
	65-71	ROM Type (without CDM prefix), e.g. 5332E									

<b>PART B</b>	<b>ROM TYPE</b>	Circle the ROM type desired, then circle one letter (P, N, or X)									
	<b>Circle one</b>	In each column for that ROM.									
	<b>Pin Functions</b>	P = active when logic 1, N = active when logic 0, X = don't care									
		CS1	CS2								
	CDM5332	PN	PN	X	X	X	X	X	X	X	X
	Polarity Options										
	CDM5333	PN	PN	X	X	X	X	X	X	X	X
	Polarity Options										
	Column #	28	29	30	31	32	34	36	37	38	39

<b>PART C</b>	If a master device is submitted, state type of ROM*/PROM:
	Starting and last address of data block in the Master Device (in Hex). <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>

<b>PART D</b>	If a diskette is submitted, check type of RCA Development System used:
	<input type="checkbox"/> CDP18S005 <input type="checkbox"/> MS2000 <input type="checkbox"/> CDP18S007 <input type="checkbox"/> CDP18S008 Specify: Track # <input type="text"/> <input type="text"/> Specify: File Name: _____
	Software program used: (check one)
	<input type="checkbox"/> ROM SAVE <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM <input type="checkbox"/> SAVE PROM

\*If Master Device is a ROM, state polarity of all chip select/enable functions.

### CDM5364, CDM5364A

**RECOMMENDED OPERATING CONDITIONS** at  $T_A = -40$  to  $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS CDM5364, CDM5364A		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	




Fig. 1 - Functional block diagram.

CDM5364, CDM5364A

STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%, Except as noted

CHARACTERISTIC	CONDITIONS	LIMITS CDM5364A			UNITS
		Min.	Typ.	Max.	
Average Operating Device Current <sup>a</sup>	VIN = VIL, VIH; CS = VIH; ( $\overline{CS}$ = VIL)  t <sub>cyc</sub> = 1 μs	—	—	15	mA
		—	—	35	
	VIN = 0.2 V, VDD -0.2 V; CS = VDD -0.2 V; ( $\overline{CS}$ = 0.2 V)  t <sub>cyc</sub> = 1 μs	—	—	10	
		—	—	30	
DC Active Device Current <sup>b</sup>	IOPER1 <sup>d</sup>	—	—	15	mA
	IOPER2 <sup>e</sup>	—	—	50	
Quiescent Device Current <sup>c</sup>	IACT1 <sup>d</sup>	—	2	50	μA
	IACT2 <sup>e</sup>	—	—	—	
Output Voltage Low-Level	VOL	IOL = 3.2 mA	—	—	V
Output Voltage High-Level	VOH	IOH = -3.2 mA	2.4	—	
Input Low Voltage	VIL	—	—	0.8	
Input High Voltage	VIH	—	2.2	—	
Input Leakage Current (Any Input)	IIN	VSS ≤ VIN ≤ VDD	—	±1	μA
3-State Output Leakage Current	IOUT	VSS ≤ VOUT ≤ VDD	—	±1	
Input Capacitance	CIN	f = 1 MHz, TA = 25°C	—	5	pF
Output Capacitance	COUT	f = 1 MHz, TA = 25°C	—	6	

• Typical values are for TA = 25°C and nominal VDD.

<sup>a</sup> Address inputs toggling, chip selected outputs open circuit.

<sup>b</sup> Inputs stable, chip selected outputs open circuit.

<sup>c</sup> Inputs stable, chip deselected.

<sup>d</sup> TTL inputs.

<sup>e</sup> CMOS inputs.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD = 5 V ± 10%,

Input tr, tr = 10 ns; CL = 100 pF, and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V — See Fig. 3

CHARACTERISTIC		LIMITS CDM5364A		UNITS
		Min.	Max.	
Address Access Time	tAVQV	—	250	ns
Chip Select to Output Active	tSVQX	0	—	
Chip Select to Output Valid	tSVQV	—	90	
Data Hold after Address	tAXQX	10	—	
Chip Deselect to Output High Z	tSXQZ	—	70	
Cycle Time	tCYC	250	—	




Fig. 3 - Timing waveforms.

NOTES:

- (1) Assumes t<sub>SVQV</sub> is satisfied.
- (2) Output Active requires Chip Select Active.
- (3) Assumes t<sub>AVQV</sub> is satisfied.
- (4) Invalid Chip Select causes Output High Z.
- (5) Generates 10-ns Valid Output Pulses (i.e., t<sub>CYC</sub> - t<sub>AVQV</sub> + t<sub>AXQX</sub>).

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V

**CDM5364, CDM5364A**

**DATA PROGRAMMING INSTRUCTIONS (Cont'd)**

**Floppy-Diskette Method**

The diskette contains the ROM address and data information. Title, option, and data format information must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, CDP18S008, or MS2000) and supply a track number or file name. If possible, include

a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method detailed in RPP-610A with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

**ROM Information Sheet**

How is ROM pattern being submitted to RCA?

- check one **Master Device (ROM, PROM, or EPROM)**  (Complete parts A, B, C, and D)  
**Floppy Diskette**  (Complete parts A, B, C, and E)  
**Computer Cards**  (Complete parts A, B, and C)

<b>PART A</b>	<p style="text-align:center;"><b>Customer Company Name (start at left)</b></p> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <p style="text-align:right;"><b>Address or Division</b></p> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <p style="text-align:center;"><b>RCA Customer Number</b></p> <div style="border: 1px solid black; width: 100%; height: 15px; margin-bottom: 5px;"></div> <p style="text-align:center;"><b>ROM Type (without CDM prefix, e.g. 5364E)</b></p> <div style="border: 1px solid black; width: 100%; height: 15px;"></div>																
<b>PART B</b>	<p style="text-align:center;"><b>Programmable Pin Options</b>  <b>ROM Type CDM5364/CDM5364A</b></p> <p style="text-align:center;">Check (✓) one polarity option for Pin 20 (CE for 5364, CS for 5364A):</p> <table style="width:100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align:left;">Pin Number</th> <th colspan="3" style="text-align:center;">Polarity Options *</th> </tr> <tr> <th></th> <th style="text-align:center;">P</th> <th style="text-align:center;">N</th> <th style="text-align:center;">X</th> </tr> </thead> <tbody> <tr> <td>20 (CE for CDM5364)</td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> </tr> <tr> <td>20 (CS for CDM5364A)</td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> <td style="text-align:center;"><input type="checkbox"/></td> </tr> </tbody> </table> <p style="font-size: small;">* P = Active, When Logic 1; N = Active, When Logic 0;  X = Don't Care (Active When Logic 0 or Logic 1†)</p>	Pin Number	Polarity Options *				P	N	X	20 (CE for CDM5364)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	20 (CS for CDM5364A)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Pin Number	Polarity Options *																
	P	N	X														
20 (CE for CDM5364)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>														
20 (CS for CDM5364A)	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>														
<b>PART C</b>	<p style="text-align:center;">Starting address of ROM pattern in Hex.</p> <div style="border: 1px solid black; width: 100%; height: 20px; margin-top: 5px;"></div>																
<b>PART D</b>	<p>If a master device is submitted, state type of ROM<sup>†</sup>/PROM:</p> <hr style="width: 80%; margin: 5px 0;"/> <p>Starting and last address of data block in the Master Device (in Hex).</p> <div style="display: flex; justify-content: space-around; margin-top: 5px;"> <div style="border: 1px solid black; width: 40px; height: 15px;"></div> <div style="border: 1px solid black; width: 40px; height: 15px;"></div> </div>																
<b>PART E</b>	<p>If a diskette is submitted, check type of RCA Development System used.</p> <table style="width:100%; border-collapse: collapse;"> <tr> <td style="width:50%; vertical-align: top;"> <input type="checkbox"/> <b>CDP18S005</b>  Specify: Track # <input style="width: 20px;" type="text"/> </td> <td style="width:50%; vertical-align: top;"> <input type="checkbox"/> <b>MS2000</b>  <input type="checkbox"/> <b>CDP18S007</b>  <input type="checkbox"/> <b>CDP18S008</b> </td> </tr> <tr> <td style="vertical-align: top;"> Software program used: (check one)  <input type="checkbox"/> ROM SAVE  <input type="checkbox"/> SAVE PROM </td> <td style="vertical-align: top;"> Specify: File Name: _____  Software program used: (check one)  <input type="checkbox"/> MEM SAVE  <input type="checkbox"/> SAVE PROM </td> </tr> </table>	<input type="checkbox"/> <b>CDP18S005</b> Specify: Track # <input style="width: 20px;" type="text"/>	<input type="checkbox"/> <b>MS2000</b> <input type="checkbox"/> <b>CDP18S007</b> <input type="checkbox"/> <b>CDP18S008</b>	Software program used: (check one) <input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM	Specify: File Name: _____ Software program used: (check one) <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM												
<input type="checkbox"/> <b>CDP18S005</b> Specify: Track # <input style="width: 20px;" type="text"/>	<input type="checkbox"/> <b>MS2000</b> <input type="checkbox"/> <b>CDP18S007</b> <input type="checkbox"/> <b>CDP18S008</b>																
Software program used: (check one) <input type="checkbox"/> ROM SAVE <input type="checkbox"/> SAVE PROM	Specify: File Name: _____ Software program used: (check one) <input type="checkbox"/> MEM SAVE <input type="checkbox"/> SAVE PROM																

† Termination of pin programmed as a "DON'T CARE" (X) is advised to avoid potential problems of coupling to this high impedance node. The termination must adhere to the absolute maximum input ratings (i.e., -0.5V ≤ VIN ≤ VDD + 0.5V and -10 mA ≤ IIN ≤ 10 mA).

• If Master Device is a ROM, state active polarity of all chip select/enable function.

For additional information refer to the following RCA publications:

"RCA CMOS ROMs", RPP-610A.

"Programming 2732 PROMs with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.

## CDM5365

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) (Voltage referenced to $V_{SS}$ terminal) .....	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS .....	-0.5 to $V_{DD} + 0.5$ V
DC INPUT CURRENT, ANY ONE INPUT .....	$\pm 10$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ):	
For $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E) .....	500 mW
For $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE D) .....	500 mW
For $T_A = +100$ to $125^\circ\text{C}$ (PACKAGE TYPE D) .....	Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$ (All Package Types) .....	100 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPE D .....	-55 to $+125^\circ\text{C}$
PACKAGE TYPE E .....	-40 to $+85^\circ\text{C}$
STORAGE-TEMPERATURE RANGE ( $T_{\text{stg}}$ ) .....	-65 to $+150^\circ\text{C}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ in. ( $1.59 \pm 0.79$ mm) from case for 10 s max. ....	$+265^\circ\text{C}$

**RECOMMENDED OPERATING CONDITIONS at  $T_A = -40$  to  $+85^\circ\text{C}$** 

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	

**STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5$  V  $\pm 10\%$ , Except as noted**

CHARACTERISTIC	CONDITIONS	LIMITS			UNITS	
		Min.	Typ.*	Max.		
Average Operating Device Current <sup>a</sup>	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IH};$ ( $CE = V_{IL}$ )	$t_{cyc} = 1 \mu\text{s}$	—	—	15	mA
		$t_{cyc} = 250 \text{ ns}$	—	—	35	
	$V_{IN} = 0.2 \text{ V}, V_{DD} = -0.2 \text{ V};$ $CE = V_{DD} - 0.2 \text{ V};$ ( $CE = 0.2 \text{ V}$ )	$t_{cyc} = 1 \mu\text{s}$	—	—	10	
		$t_{cyc} = 250 \text{ ns}$	—	—	30	
DC Active Device Current <sup>b</sup>	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IH};$ ( $CE = V_{IL}$ )	—	—	15	mA	
	$V_{IN} = 0.2 \text{ V}, V_{DD} = -0.2 \text{ V};$ $CE = V_{DD} - 0.2 \text{ V};$ ( $CE = 0.2 \text{ V}$ )	—	—	50	$\mu\text{A}$	
Standby Device Current <sup>c</sup>	$V_{IN} = V_{IL}, V_{IH}; CE = V_{IL};$ ( $CE = V_{IH}$ )	—	—	1.5	mA	
	$V_{IN} = 0.2 \text{ V}, V_{DD} = -0.2 \text{ V};$ $CE = 0.2 \text{ V};$ ( $CE = V_{DD} - 0.2 \text{ V}$ )	—	2	50	$\mu\text{A}$	
Output Voltage Low-Level	$V_{OL}$	$I_{OL} = 3.2 \text{ mA}$	—	—	0.4	V
Output Voltage High-Level	$V_{OH}$	$I_{OH} = -3.2 \text{ mA}$	2.4	—	—	
Input Low Voltage	$V_{IL}$	—	—	—	0.8	
Input High Voltage	$V_{IH}$	—	2.2	—	—	
Input Leakage Current (Any Input)	$I_{IN}$	$V_{SS} \leq V_{IN} \leq V_{DD}$	—	—	$\pm 1$	$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	$V_{SS} \leq V_{OUT} \leq V_{DD}$	—	—	$\pm 1$	
Input Capacitance	$C_{IN}$	$f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	5	10	pF
Output Capacitance	$C_{OUT}$	$f = 1 \text{ MHz}, T_A = 25^\circ\text{C}$	—	6	12	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

<sup>a</sup>Address inputs toggling, chip enabled, outputs open circuit.

<sup>b</sup>Inputs stable, chip enabled, outputs open circuit.


<sup>c</sup>Independent of address input activity, chip disabled.

<sup>d</sup>TTL inputs.

<sup>e</sup>CMOS inputs.



CDM53128



TERMINAL ASSIGNMENT

# CMOS 16,384-Word by 8-Bit LSI Static ROM


**Features:**

- Asynchronous operation
- Fast access time - 250 ns max.
- Low standby and operating power -  $I_{SBV2} = 2 \mu A$  typical  
 $I_{OPER2} = 10 \text{ mA max. at } t_{CYC} = 1 \mu s;$   
 $= 30 \text{ mA max. at } t_{CYC} = 250 \text{ ns}$
- Automatic power-down
- Mask-programmable chip enables and output enable
- TTL input and output compatible
- 28-pin JEDEC standard pin out

The RCA-CDM53128 is a 131,072-bit asynchronous mask-programmable CMOS READ-ONLY memory organized as 16,384 eight-bit words. The CDM53128 is designed to be used with a wide range of general-purpose microprocessor systems, including the RCA CDP1800 series system. Two chip-enable inputs and an output enable function are provided for memory expansion and output buffer control. Either chip enable (CE1 or CE2) can gate the address and output buffers and power down the chip to the standby

mode. The output enable (OE) controls the output buffers to eliminate bus contention. The polarity of each chip enable and the output enable are user mask-programmable. (See Data Programming instructions in this data sheet).

The CDM53128 is supplied in 28-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 28-lead dual-in-line plastic (E suffix) packages.



\* MASK PROGRAMMABLE AS:  
ACTIVE-HIGH OR ACTIVE-LOW OR DON'T CARE

\*\* MASK PROGRAMMABLE AS:  
ACTIVE-HIGH OR ACTIVE-LOW

92CM-36239

Fig. 1 - Functional block diagram.



### CDM53128


**RECOMMENDED OPERATING CONDITIONS** at  $T_A = -40$  to  $+85^\circ\text{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	$V_{SS}$	$V_{DD}$	

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5\text{ V} \pm 10\%$ ,  
 Input  $t_i, t_f = 10\text{ ns}$ ;  $C_L = 100\text{ pF}$ , and 1 TTL Load; Input Pulse Levels: 0.8 V to 2.2 V

CHARACTERISTIC		LIMITS		UNITS
		Min.	Max.	
Address Access Time	$t_{AVQV}$	—	250	ns
Chip Enable to Output Active	$t_{EVQX}$	0	—	
Output Enable to Output Active	$t_{GVQX}$	0	—	
Chip Enable Access	$t_{EVQV}$	—	250	
Output Enable to Output Valid	$t_{GVQV}$	—	90	
Data Hold After Address	$t_{AXQX}$	10	—	
Chip Disable to Output High Z	$t_{EXQZ}$	—	90	
Output Disable to Output High Z	$t_{GXQZ}$	—	70	
Cycle Time	$t_{CYC}$	250	—	



- NOTES:**
- (1) Assumes  $t_{GVQV}$  &  $t_{EVQV}$  are satisfied.
  - (2) Output Active requires both Chip Enables & Output Enable Active.
  - (3) Assumes  $t_{AVQV}$  &  $t_{GVQV}$  are satisfied.
  - (4) Assumes  $t_{AVQV}$  &  $t_{EVQV}$  are satisfied.
  - (5) Either Invalid Chip Enable or Output Enable causes Output High Z.
  - (6) Generates 10 ns Valid Output Pulses (i.e.,  $t_{CYC} - t_{AVQV} + t_{AXQX}$ ).

92CM-36407R1

NOTE: TIMING MEASUREMENT REFERENCE LEVEL IS 1.5 V.

Fig. 2 - Timing waveforms.



## CDM53256

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltage referenced to V <sub>SS</sub> terminal)	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P <sub>b</sub> ):	
For TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
For TA = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 8 mW/°C to 300 mW
For TA = -55 to +100°C (PACKAGE TYPE D)	500 mW
For TA = +100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 8 mW/°C to 300 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE-TEMPERATURE RANGE (T <sub>stg</sub> )	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max.	+265°C

**RECOMMENDED OPERATING CONDITIONS at TA = -40 to +85°C**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
DC Operating Voltage Range	4	6	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	

**STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, V<sub>DD</sub> = 5 V ± 10%, Except as noted**

CHARACTERISTIC	CONDITIONS	LIMITS ALL TYPES			UNITS
		Min.	Typ.*	Max.	
Average Operating Device Current <sup>a</sup>	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub> ; CE = V <sub>IH</sub> ; ( $\overline{CE}$ = V <sub>IL</sub> )  t <sub>cy</sub> = 1 μs	—	—	16	mA
		t <sub>cy</sub> = 250 ns	—	40	
	V <sub>IN</sub> = 0.2 V, V <sub>DD</sub> -0.2 V; CE = V <sub>DD</sub> -0.2 V; ( $\overline{CE}$ = 0.2 V) t <sub>cy</sub> = 1 μs	—	—	12	
	t <sub>cy</sub> = 250 ns	—	—	36	
DC Active Device Current <sup>b</sup>	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub> ; CE = V <sub>IH</sub> ; ( $\overline{CE}$ = V <sub>IL</sub> )	—	—	15	mA
	V <sub>IN</sub> = 0.2 V, V <sub>DD</sub> -0.2 V; CE = V <sub>DD</sub> -0.2 V; ( $\overline{CE}$ = 0.2 V)	—	—	50	μA
Standby Device Current <sup>c</sup>	V <sub>IN</sub> = V <sub>IL</sub> , V <sub>IH</sub> ; CE = V <sub>IL</sub> ; ( $\overline{CE}$ = V <sub>IH</sub> )	—	—	1.5	mA
	V <sub>IN</sub> = 0.2 V, V <sub>DD</sub> -0.2 V; CE = 0.2 V; ( $\overline{CE}$ = V <sub>DD</sub> -0.2 V)	—	2	50	μA
Output Voltage Low-Level	VOL IOL = 3.2 mA	—	—	0.4	V
Output Voltage High-Level	VOH IOH = -3.2 mA	2.4	—	—	
Input Low Voltage	VIL	—	—	0.8	
Input High Voltage	VIH	2.2	—	—	
Input Leakage Current (Any Input)	IIN V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub>	—	—	±1	μA
3-State Output Leakage Current	IOUT V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub>	—	—	±1	
Input Capacitance	CIN f = 1 MHz, TA = 25°C	—	5	10	pF
Output Capacitance	COUT f = 1 MHz, TA = 25°C	—	6	12	

\*Typical values are for TA = 25°C and nominal V<sub>DD</sub>.

<sup>a</sup>Address inputs toggling, chip enabled, outputs open circuit.

<sup>b</sup>Inputs stable, chip enabled, outputs open circuit.

<sup>c</sup>Independent of address input activity, chip disabled.

<sup>d</sup>TTL inputs.

<sup>e</sup>CMOS inputs.

## CDM53256




Fig. 3 - Typical CDP1800 series microprocessor system.

### Decoupling Capacitors

The CDM53256 operates with a low average dc power supply current that varies with cycle time. However, CDM53256 is a large ROM with many internal nodes. Precharging of selected nodes during portions of the memory cycle results in short duration peak currents that

can be much higher than the average dc value. The rise and fall times of the peak current pulses can have a value sufficient to generate unwanted system noise components. To minimize or eliminate the effects of the current spikes, a 0.1  $\mu\text{F}$  ceramic decoupling capacitor is recommended between the  $V_{DD}$  and  $V_{SS}$  pins of every ROM device.

### ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy

diskette generated on an RCA development system or computer punch cards.

### DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. **Master Device** — a ROM, PROM, or EPROM that contains the required programming information.
2. **Floppy Diskette** — diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. **Computer-Card Deck** — use standard 80-column computer punch cards.

The requirements for the Master Device and Floppy Diskette methods are described in the following paragraphs. The requirements for all three methods are described in detail in the RCA ROM Brochure, "Sales Policy and Data Programming Instructions", RPP-610A.

#### Master-Device Method


Data may be submitted on a master ROM, PROM, or EPROM device.

The ROM INFORMATION SHEET must be completed and submitted with the Master-Device. In addition to the title, option, and data-format information, specify the Master-Device type and the first and last addresses of the data block in the Master-Device. Acceptable Master-Device EPROMS include types 68764, 2732, 2764, 27128, and 27256 or their equivalents.

If the Master-Device is smaller than the ROM being ordered, the starting address of each Master-Device must be clearly identified. If the Master-Device is a ROM, state the active polarity of all chip-select/enable functions.

**NOTE:** To minimize power consumption, all unused ROM locations should contain zeros.

# CDP1831, CDP1831C



## 512-Word x 8-Bit Static Read-Only Memory

**Features:**

- Compatible with CDP1800 and CD4000-series devices
- On-chip address latch
- Interfaces with CDP1802 microprocessor without additional components
- Optional programmable location within 64K memory space
- Three-state outputs

The RCA-CDP 1831 and CDP1831C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words x 8 bits and are completely static; no clocks required. They will directly interface with CDP1800-series micro-processors without additional components.

The CDP1831 and CDP1831C respond to 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 512-word block within 64K memory space. The polarity of the high address strobe (TPA), and CS1 and CS2 are user mask-programmable. (See RPP-610, "ROM Sales Policy and Data Programming Instructions").

The Chip-Enable output signal (CEO) goes "high" when the device is selected, and is intended for use as an output disable control for RAM memory in a microprocessor system.

The CDP 1831C is functionally identical to the CDP1831. The CDP1831 has an operating voltage range of 4 to 10.5 volts, and the CDP1831C has an operating voltage range of 4 to 6.5 volts.

The CDP1831 and CDP1831C types are supplied in 24-lead hermetic dual-in-line, side-brazed ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1831C is also available in chip form (H suffix).




Fig. 1 - Functional diagram.

92CS-27587R3

## CDP1831, CDP1831C

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  
Input  $t_r, t_f = 10$  ns,  $C_L = 50$  pF,  $R_L = 200\text{k}\Omega$

CHARACTERISTIC	TEST CONDITIONS		LIMITS					UNITS
	$V_{DD}$ (V)	Min.†	Typ.*	Max.	CDP1831C			
					Min.†	Typ.*	Max.	
Access Time from Address Change, $t_{AA}$	5 10	— —	850 350	1000 400	— —	850 —	1000 —	
Access Time from Chip Select, $t_{ACS}$	5 10	— —	700 250	800 300	— —	700 —	800 —	
Chip Select Delay, $t_{CS}$	5 10	— —	600 200	— 300	— —	600 —	— —	
Address Setup Time, $t_{AS}$	5 10	50 25	— —	— —	50 —	— —	— —	
Address Hold Time, $t_{AH}$	5 10	150 75	— —	— —	150 —	— —	— —	ns
Read Delay, $t_{MRD}$	5 10	— —	300 100	500 150	— —	300 —	500 —	
Chip Enable Output Delay from Address, $t_{CA}$	5 10	— —	500 200	600 250	— —	500 —	600 —	
Bus Contention Delay, $t_D$	5 10	— —	200 100	350 150	— —	200 —	350 —	
TPA Pulse Width, $t_{PAW}$	5 10	200 70	— —	— —	200 —	— —	— —	

†Time required by a limit device to allow for the indicated function.

\*Time required by a typical device to allow for the indicated function. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .





Fig. 2 - Timing waveforms.

# CDP1832, CDP1832C

## TERMINAL ASSIGNMENT



# 512-Word x 8-Bit Static Read-Only Memory

### Features:

- Compatible with CDP1800 and CD4000-series devices
- Functional replacement for industry type 2704 512 x 8 EPROM
- Three-state outputs

The RCA CDP1832 and CDP1832C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words x 8 bits and designed for use in CDP1800-series microprocessor systems. (See PD30, "ROM Purchase Policy and Data Programming Instructions.")

The CDP1832 ROMs are completely static; no clocks are required.

A Chip-Select input ( $\overline{CS}$ ) is provided for memory expansion. Outputs are enabled when  $\overline{CS}=0$ .

The CDP1832 is a pin-for-pin compatible replacement for the industry types 2704 EPROM.

The CDP1832C is functionally identical to the CDP1832. The CDP1832 has an operating voltage range of 4 to 10.5 volts, and the CDP1832C has an operating voltage range of 4 to 6.5 volts.

The CDP1832 and CDP1832C are supplied in 24-lead, hermetic, dual-in-line, side-brazed, ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1832C is also available in chip form (H suffix).





Fig. 1 - Typical CDP1802 microprocessor system.

CDP1832, CDP1832C



FUNCTIONAL DIAGRAM  
 Fig. 2 - Functional diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  
 Input  $t_r, t_f = 10\text{ ns}$ ,  $C_L = 50\text{ pF}$ ,  $R_L = 200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS $V_{DD}$ (V)	LIMITS						UNITS
		CDP1832			CDP1832C			
		Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Access Time From Address Change, $t_{AA}$	5	—	850	1000	—	850	1000	ns
	10	—	400	500	—	—	—	
Access Time From Chip Select, $t_{ACS}$	5	—	400	550	—	400	550	
	10	—	200	250	—	—	—	
Chip Select Delay, $t_{CS}$	5	—	200	250	—	200	250	
	10	—	100	130	—	—	—	

\* Time required by a typical device to allow for the indicated function. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .




Fig. 3 - Timing waveforms.



### CDP1833, CDP1833C, CDP1833BC

**MAXIMUM RATINGS, Absolute-Maximum Values:**

DC SUPPLY-VOLTAGE RANGE, (V<sub>DD</sub>)

(Voltage referenced to V<sub>SS</sub> terminal)

CDP1833 .....	-0.5 to +11 V
CDP1833C, CDP1833BC .....	-0.5 to +7 V

INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to V<sub>DD</sub> +0.5 V

DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

POWER DISSIPATION PER PACKAGE (P<sub>d</sub>):

For T<sub>A</sub> = -40 to +60°C (PACKAGE TYPE E) ..... 500 mW

For T<sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mW

For T<sub>A</sub> = -55 to +100°C (PACKAGE TYPE D) ..... 500 mW

For T<sub>A</sub> = +100 to 125°C (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For T<sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Packages) ..... 100 mW

OPERATING-TEMPERATURE RANGE (T<sub>A</sub>):

PACKAGE TYPE D ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ..... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 in. (1.59 ± 0.79 mm) from case for 10 s max. .... +265°C

**OPERATING CONDITIONS at T<sub>A</sub> = -40° to +85° C**

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS				UNITS
	CDP1833		CDP1833C, CDP1833BC		
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	




Fig. 2 - Functional diagram.

## CDP1833, CDP1833C, CDP1833BC

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} \pm 5\%$ ,  
Input  $t_r, t_f = 10$  ns,  $C_L = 50$  pF,  $R_L = 200$  k $\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS									UNITS	
		CDP1833			CDP1833C			CDP1833BC				
		Min.#	Typ.*	Max.	Min.#	Typ.*	Max.	Min.#	Typ.*	Max.		
Access Time From Address Change	$t_{AA}$	5	—	650	775	—	650	775	—	575	700	ns
		10	—	350	425	—	—	—	—	—	—	
Access Time From Chip Select	$t_{ACS}$	5	—	500	625	—	500	625	—	475	600	
		10	—	275	310	—	—	—	—	—	—	
Chip Select Delay	$t_{CS}$	5	—	250	320	—	250	320	—	250	320	
		10	—	125	180	—	—	—	—	—	—	
Address Setup Time	$t_{AS}$	5	75	50	—	75	50	—	75	50	—	
		10	40	25	—	—	—	—	—	—	—	
Address Hold Time	$t_{AH}$	5	100	75	—	100	75	—	75	50	—	
		10	50	30	—	—	—	—	—	—	—	
Read Delay	$t_{MRD}$	5	—	400	500	—	400	500	—	400	500	
		10	—	200	275	—	—	—	—	—	—	
Chip Enable Output Delay from Address	$t_{CA}$	5	—	120	170	—	120	170	—	120	170	
		10	—	70	100	—	—	—	—	—	—	
Bus Contention Delay	$t_D$	5	—	220	270	—	220	270	—	220	270	
		10	—	130	150	—	—	—	—	—	—	
TPA Pulse Width	$t_{PAW}$	5	200	—	—	200	—	—	175	—	—	
		10	70	—	—	—	—	—	—	—	—	
Chip Enable In to Chip Enable Out Delay	$t_{CEIO}$	5	—	200	250	—	200	250	—	200	250	
		10	—	100	150	—	—	—	—	—	—	

# Time required by a limit device to allow for the indicated function.

\* Time required by a typical device to allow for the indicated function. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal voltages.




Fig. 4 - Timing waveforms.

**Note:**

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1833. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1833 is used with a CDP1800-series microprocessor.

$$t_{AH} = 0.5 t_c$$

$$t_{PAW} = 1 t_c$$

$t_{MRD}$  occurs one clock period ( $t_c$ ) earlier than the address bits MA0-MA7.

$$\text{where } t_c = \frac{1}{\text{CPU clock frequency}}$$

## CDP1834, CDP1834C

### MAXIMUM RATINGS, Absolute-Maximum Values:

#### DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ):

(All voltage values referenced to  $V_{SS}$  terminal)

CDP1834	0.5 to +11 V
CDP1834C	-0.5 to +7 V

#### INPUT VOLTAGE RANGE, ALL INPUTS

-0.5 to  $V_{DD} + 0.5$  V

#### DC INPUT CURRENT, ANY ONE INPUT

$\pm 10$  mA

#### POWER DISSIPATION PER PACKAGE ( $P_D$ ):

For  $T_A = -40$  to  $+60^\circ\text{C}$  (PACKAGE TYPE E) ..... 500 mW  
 For  $T_A = +60$  to  $+85^\circ\text{C}$  (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

For  $T_A = -55$  to  $+100^\circ\text{C}$  (PACKAGE TYPE D) ..... 500 mW  
 For  $T_A = 100$  to  $+125^\circ\text{C}$  (PACKAGE TYPE D) ..... Derate Linearly at 12 mW/ $^\circ\text{C}$  to 200 mW

#### DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For  $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE}$  ..... 100 mW

#### OPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPE D .....  $-55$  to  $+125^\circ\text{C}$

PACKAGE TYPE E .....  $-40$  to  $+85^\circ\text{C}$

#### STORAGE TEMPERATURE RANGE ( $T_{stg}$ )

$-65$  to  $+150^\circ\text{C}$

#### LEAD TEMPERATURE (DURING SOLDERING):

At distance  $1/16 \pm 1/32$  inch ( $1.59 \pm 0.79$  mm) from case for 10 s max. ....  $+265^\circ\text{C}$


### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^\circ\text{C}$ , $V_{DD}$ 5%, Except as noted

CHARACTERISTIC	CONDITIONS			LIMITS						UNITS
	$V_O$ (V)	$V_{IN}$ (V)	$V_{DD}$ (V)	CDP1834			CDP1834C			
				Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current $I_{DD}$	—	5 10	5 10	— —	0.01 1	50 200	— —	0.02 —	200 —	$\mu\text{A}$
Output Low Drive (Sink) Current $I_{OL}$	0.4 0.5	0, 5 0, 10	5 10	0.8 1.8	— —	— —	0.8 —	— —	— —	mA
Output High Drive (Source) Current $I_{OH}$	4.6 9.5	0, 5 0, 10	5 10	-0.8 -1.8	— —	— —	-0.8 —	— —	— —	
Output Voltage Low-Level $V_{OL}$	— —	0, 5 0, 10	5 10	— —	0 0	0.1 0.1	— —	0 —	0.1 —	V
Output Voltage High Level $V_{OH}$	— —	0, 5 0, 10	5 10	4.9 9.9	5 10	— —	4.9 —	5 —	— —	
Input Low Voltage $V_{IL}$	0.5, 4.5 1, 9	— —	5 10	— —	— —	1.5 3	— —	— —	1.5 —	
Input High Voltage $V_{IH}$	0.5, 4.5 1, 9	— —	5 10	3.5 7	— —	— —	3.5 —	— —	— —	
Input Leakage Current $I_{IN}$	Any Input	0, 5 0, 10	5 10	— —	— —	$\pm 1$ $\pm 2$	— —	— —	$\pm 1$ —	$\mu\text{A}$
3-State Output Leakage Current $I_{OUT}$	0, 5 0, 10	5 10	5 10	— —	— —	$\pm 1$ $\pm 2$	— —	— —	$\pm 1$ —	
Input Capacitance $C_{IN}$	—	—	—	—	5	7.5	—	5	7.5	pF
Output Capacitance $C_{OUT}$	—	—	—	—	10	15	—	10	15	pF
Operating Device Current $I_{DD1+}$	— —	0, 5 0, 10	5 10	— —	7 14	10 20	— —	7 —	10 —	mA

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

+Outputs open-circuited; cycle time = 2.5  $\mu\text{s}$ .

### CDP1835C



## CMOS 2048-Word x 8-Bit Static Read-Only Memory

**Features:**

- Interfaces with CDP1800-series microprocessors ( $f_{clock} \leq 5 \text{ MHz}$ ) without additional components
- On-chip address latch
- On-chip address decoder provides programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1835C is a 16384-bit mask-programmable CMOS read-only memory, organized as 2048 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors that have clock frequencies up to 5 MHz without additional components.

The CDP1835C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 2048-word block of 64K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

(See Data Programming Instructions in this data sheet.)

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1835C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1835C is supplied in 24-lead hermetic dual-in-line side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

## CDP1835C

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 5\%$ , except as noted

CHARACTERISTIC		CONDITIONS		LIMITS			UNITS
		$V_o$ (V)	$V_{IN}$ (V)	CDP1835C			
				Min.	Typ.*	Max.	
Quiescent Device Current	$I_{DD}$	—	0, $V_{DD}$	—	5	50	$\mu\text{A}$
Output Low Drive (Sink) Current	$I_{OL}$	0.4	0, $V_{DD}$	0.8	1.6	—	mA
Output High Drive (Source) Current	$I_{OH}$	$V_{DD} - 0.4$	0, $V_{DD}$	-0.8	-1.6	—	
Output Voltage Low-Level	$V_{OL}$	—	0, $V_{DD}$	—	0	0.1	V
Output Voltage High-Level	$V_{OH}$	—	0, $V_{DD}$	$V_{DD} - 0.1$	$V_{DD}$	—	
Input Low Voltage	$V_{IL}$	$V_{DD} - 0.5$	—	—	—	1.5	
Input High Voltage	$V_{IH}$	$V_{DD} - 0.5$	—	3.5	—	—	
Input Leakage Current (Any Input)	$I_{IN}$	—	0, $V_{DD}$	—	—	$\pm 1$	$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	0, $V_{DD}$	0, $V_{DD}$	—	—	$\pm 2$	
Operating Device Current	$I_{OPER}$ •	—	0, $V_{DD}$	—	5	10	mA
Input Capacitance	$C_{IN}$	—	—	—	5	7.5	pF
Output Capacitance	$C_{OUT}$	—	—	—	10	15	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

•Outputs open circuited; cycle time  $1\ \mu\text{s}$ .




Fig. 3 - Typical use of daisy chaining feature of the CDP1835C.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-07FF<sub>16</sub> and ROM No. 2 masked-programmed for memory locations

0800<sub>16</sub>-0FFF<sub>16</sub>, for addresses from 0000-0FFF<sub>16</sub>, the RAM would be disabled and one of the ROMs enabled. For locations above 0FFF<sub>16</sub>, the ROM's would be disabled and the RAM enabled.

## CDP1835C





Fig. 4 - Timing diagram.

**Notes:**

- (1) MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.)
- (2) CS (CS1 and CS2) controls the output buffers only. Output will be tri-stated when either CS1 or CS2 is not valid.
- (3) CEO is high when ROM is enabled.
- (4) Provided  $t_{AVQV}$  is satisfied.

CDP1837C

4096-Word x 8-Bit Static Read-Only Memory



Features:

- Interfaces with CDP1800-series microprocessors ( $f_{clock} \leq 5 \text{ MHz}$ ) without additional components
- On-chip address latch
- On-chip address decoder provides programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1837C is a 32768-bit mask-programmable CMOS read-only memory, organized as 4096 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors, having clock frequencies up to 5 MHz, without additional components.


The CDP1837C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on chip for storing the high byte address data. By mask option, this ROM can be programmed to operate in any 4096-word block of 64-K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

(See Data Programming Instructions in this data sheet).

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1837C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1837C is supplied in 24-lead hermetic dual-in-line side-braced ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).



92CM-35120

Fig. 1 - Typical CDP1800 Series microprocessor system.

## CDP1837C

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5\text{V} \pm 5\%$ , except as noted

CHARACTERISTIC		CONDITIONS		LIMITS			UNITS
		$V_o$ (V)	$V_{in}$ (V)	CDP1837C			
				Min.	Typ.*	Max.	
Quiescent Device Current	$I_{DD}$	—	0, $V_{DD}$	—	5	50	$\mu\text{A}$
Output Low Drive (Sink) Current	$I_{OL}$	0.4	0, $V_{DD}$	0.8	1.6	—	mA
Output High Drive (Source) Current	$I_{OH}$	$V_{DD} - 0.4$	0, $V_{DD}$	-0.8	-1.6	—	
Output Voltage Low-Level	$V_{OL}$	—	0, $V_{DD}$	—	0	0.1	V
Output Voltage High-Level	$V_{OH}$	—	0, $V_{DD}$	$V_{DD} - 0.1$	$V_{DD}$	—	
Input Low Voltage	$V_{IL}$	$V_{DD} - 0.5$	—	—	—	1.5	
Input High Voltage	$V_{IH}$	$V_{DD} - 0.5$	—	3.5	—	—	
Input Current	$I_{IN}$	—	0, $V_{DD}$	—	—	$\pm 1$	$\mu\text{A}$
3-State Output Leakage Current	$I_{OUT}$	0, $V_{DD}$	0, $V_{DD}$	—	—	$\pm 2$	
Operating Device Current	$I_{OPER}\bullet$	—	0, $V_{DD}$	—	5	10	mA
Input Capacitance	$C_{IN}$	—	—	—	5	7.5	pF
Output Capacitance	$C_{OUT}$	—	—	—	10	15	

\*Typical values are for  $T_A = 25^\circ\text{C}$  and nominal  $V_{DD}$ .

•Outputs open circuited; cycle time  $1\ \mu\text{s}$ .




Fig. 3 - Daisy chaining CDP1837C's.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-0FFF<sub>16</sub> and ROM No. 2 masked-programmed for memory locations

1000<sub>16</sub>-1FFF<sub>16</sub>, for addresses from 0000-1FFF<sub>16</sub>, the RAM would be disabled and one of the ROMs enabled. For locations above 1FFF<sub>16</sub>, the ROM's would be disabled and the RAM enabled.



## CDP1837C




Fig. 4 - Timing diagram.

**Notes:**

- (1) MRD must be valid on or before the trailing edge of TPA. (Output will be tri-stated and the ROM powered down when MRD is not valid.)
- (2) CS (CS1 and CS2) controls the output buffers only. Output will be tri-stated when either CS1 or CS2 is not valid.
- (3) CEO is high when ROM is enabled.
- (4) Provided  $t_{AVQV}$  is satisfied.


## CDP65516

Product Preview

# CMOS 2048-Word x 8-Bit Static Read-Only Memory

## Features

- 3 to 6 volt supply
- Access time  
430 ns (5 V) CDP65516-43  
550 ns (5 V) CDP65516-55
- Low power dissipation  
15 mA maximum (active)  
30  $\mu$ A maximum (standby)
- Directly compatible with muxed bus CMOS microprocessors
- Pins 13, 14, 16, and 17 are mask programmable
- MOTEL mask option also insures direct compatibility with many NMOS microprocessors
- Standard 18-pin package



## TERMINAL ASSIGNMENT

The CDP65516 is a complementary MOS mask programmable byte organized read-only memory (ROM). The CDP65516 is organized as 2048 bytes of 8 bits, designed for use in multiplex bus systems. It is fabricated using silicon gate CMOS technology, which offers low-power operation from a single 5-volt supply.

The memory is compatible with CMOS microprocessors that share address and data lines. Compatibility is enhanced by pins 13, 14, 16, and 17 which give the user the versatility

of selecting the active levels of each. Pin 17 allows the user to choose active high, active low or a third option of programming which is termed the "MOTEL" mode. If this mode is selected by the user, it provides direct compatibility with the CDP6805E2 type microprocessor series. In the MOTEL operation the ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This unique operational feature makes the ROM an extremely versatile part.




Fig. 1 - Block diagram.

## CDP65516




Fig. 2 - Read cycle timing waveforms.

## Functional Description

The 2K x 8 bit CMOS ROM (CDP65516) shares address and data lines and, therefore, is compatible with the majority of CMOS microprocessors in the industry. The package size is reduced from 24 pins for standard NMOS ROMs to 18 pins because of the multiplexed bus approach. The savings in package size and external bus lines adds up to tighter board packing density which is handy for battery-powered hand-carried CMOS Systems. This ROM is designed with the intention of having very low active as well as standby currents. The active power dissipation of 75 mW (at  $V_{CC}=5$  V, freq.=1 MHz) and standby power of 150  $\mu$ W (at  $V_{CC}=5$  V) add up to low power for battery operation. The typical access time of the ROM is 280 ns making it acceptable for operation with today's existing CMOS microprocessors.

An example of this operation is shown in Fig. 3. Shown is a typical connection with the CDP6805E2 CMOS microprocessor. The main difference between this system and competitive process is that the data strobe (DS) on the CDP6805E2 and the read bar (RD) on the competitive process both control the output of data from the ROM but are of opposite polarity. The 2K x 8 ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This is termed the MOTEL mode of operation. This unique operational feature makes the ROM an extremely versatile part. Further operational features are explained in the following section.

## Operational Features

In order to operate in a multiplexed bus system the ROM latches, for one cycle, the address and chip-select input information on the trailing edge of address strobe (M) so the address signals can be taken off the bus.

Since they are latched, the address and chip-select signals have a setup and hold time referenced to the negative edge of address strobe. Address strobe has a minimum pulse

width requirement since the circuit is internally precharged during this time and is set up for the next cycle on the trailing edge of negative address strobe. Access time is measured from the negative edge of address strobe.

The part is equipped with a data strobe input (G) which controls the output of data onto the bus lines after the addresses are off the bus. The data strobe has three potential modes of operation which are programmable with the ROM array. The first mode is termed the MOTEL mode of operation. In this mode, the circuit can work with either the 6805 or 8085 type microprocessor series. The difference between the two series for a ROM peripheral is only the polarity of the data-strobe signal. Therefore, in the MOTEL mode the ROM recognizes the state of the data-strobe signal at the trailing edge of address strobe (requires a setup and hold time), latches the state into the circuit after address strobe, and turns on the data outputs when an opposite polarity signal appears on the data-strobe input. In this manner the data-strobe input can work with either polarity signal but that signal must toggle during a cycle to output data on the bus lines. If the data strobe remains at a dc level the outputs will remain off. The data-strobe input has two other programmable modes of operation and those are the standard static select modes (high or low) where a dc input not synchronous with the address strobe will turn the output on or off.

The chip-enable and chip-select inputs are all programmable with the ROM array to either a high or low select. The chip select acts as an additional address and is latched on the address-strobe trailing edge. On deselection the chip select merely turns off the output drivers acting as an output disable. It does not power down the chip. The chip-enable inputs, however, do put the chip in a power down standby mode but they are not latched with address strobe and must be maintained in a dc state for a full cycle.

CDP65516




Fig. 5 - Expanded CBUG05 system.





**CDP18S693 and CDP18S694****RCA COSMAC****Microboard Computer Development Systems (MCDS)****RCA's Low-Cost Microboard Computer Development System (MCDS) CDP18S693 Combines:**

- CMOS Microprocessor Architecture CDP1802A
- CMOS Microboard Computer Module CDP18S601
- CMOS Microboard Memory and Tape I/O Module CDP18S652
- ROM-Based Basic 3 Interpreter with Full Floating-Point Arithmetic
- ROM-Based Monitor Program UT62
- Cassette I/O Unit for Mass Memory Storage
- RS232C or 20-mA Terminal Interface with Baud Rates to 1200
- Five-Card Chassis and Case
- Five-Volt Power Supply

Add a data terminal and you have a CMOS Microcomputer Development System at a surprising, unbelievably low cost.

With the CDP18S693 Microboard Computer Development System YOU can:

- Develop CDP1802 and/or Microboard software
- Program with floating-point Basic 3
- Use the system as a dedicated controller
- Expand system with any of the extensive Microboard family
- Expand system to use ROM-based Assembler/Editor
- Expand memory to full 65 kilobytes
- Extend I/O capabilities with analog and/or digital I/O Microboards

**RCA's Higher-Performance Microboard Computer Development System (MCDS) CDP18S694 Combines:**

- CMOS Microprocessor Architecture CDP1802A
- CMOS Microboard Computer Module CDP18S601
- CMOS Microboard Memory and Tape I/O Module CDP18S652
- ROM-Based Assembler/Editor Program
- ROM-Based Basic 3 Interpreter with Full Floating-Point Arithmetic
- ROM-Based Monitor Program UT62
- Two Cassette I/O Units for Mass Memory Storage
- RS232C or 20-mA Terminal Interface with Baud Rates to 1200
- Five-Card Chassis and Case
- Five-Volt Power Supply
- PROM Programmer Module and Software CDP18S680

Add a data terminal and you have an even higher-performance CMOS Microcomputer Development System at a surprising low cost.

With the CDP18S694 Microboard Computer Development System YOU can:

- Develop CDP1802 and/or Microboard software
- Program with floating-point Basic 3 or assembly language
- Use the ROM-Based Assembler/Editor to develop software
- Create ASCII files on cassette tape (EDITOR)
- Convert Level I source code on tape into executable machine language on another tape (ASSEMBLER)
- Program RCA and other industry-standard UV-erasable PROM's
- Use the system as a dedicated controller with optional run-time Basic 3 (ROM)
- Expand the system with any of the extensive Microboard family

## CDP18S693, CDP18S694

The COSMAC Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694 are economical and versatile systems for the development of the hardware and software for applications based on the RCA 1800 series of CMOS microprocessor products. With the optional run-time Basic 3 available on ROM, and with the addition if needed of any of the many available expansion Microboards, the MCDS may be used very effectively for control, testing, or other dedicated microcomputer applications.


The CDP18S693 includes a five-card chassis with case, a 5-volt power supply, a CDP18S601 Microboard Computer, a CDP18S652 Microboard Combination Memory and Tape I/O Control Module augmented with a ROM-based monitor program and a ROM-based extended Basic 3 interpreter, an audio cassette tape system for mass memory storage, and the cables needed for connecting a data terminal and for connecting the cassette drive system to the CDP18S652.

The CDP18S694 has all the features of the CDP18S693 plus the following. In an additional three-ROM set on the CDP18S652, a Level I text Editor and Assembler enables the user to create CDP1802 machine language programs in Level I mnemonics. A PROM Programmer Module is also provided along with a control program on cassette tape that enables the user to program a wide variety of EPROM's. A second audio cassette drive unit is included to support the Editor and Assembler operations.


Versions for both domestic and overseas operation are available. Models CDP18S693V1 and CDP18S694V1 operate on 110-120 volts ac, 60 Hz; models CDP18S693V3 and CDP18S694V3 operate on 220-240 volts ac, 50 Hz.

### Hardware Features


A **five-card chassis and case** houses the Microboards provided with the MCDS. The CDP18S693 includes the CDP18S601 Microboard Computer and the CDP18S652 Combination Memory and Tape I/O Control Module. The CDP18S694 includes the CDP18S601, CDP18S652, and a PROM programmer module. The chassis and case assembly has openings at the bottom and end to permit easy access to the cabling terminal connections.



The **power supply** for the card nest is wired through a disconnect plug to the universal backplane. Power Converter Type CDP18S023V1 is for 110-volt operation and Type CDP18S023V3 is for 220-volt operation. The dc output is 5 volts at 600 milliamperes.



The **cassette recorder unit** is connected to the CDP18S652 controller board by means of a 3-wire interface cable. The unit uses economical audio-type cassette tape. The controls on the cassette recorder include a tone control, a volume control, and play, record, rewind, fast forward, stop, and eject buttons. The unit also has a tape counter. The recorder drive mechanism is controlled through the "remote" jack by the software to provide system control of the tapes. A 60-minute tape can store over 115,000 ASCII bytes per side.



Two **cables** are provided for connecting the user-supplied **data terminal**. The CDP18S516 cable is for terminals using the EIA RS232C interface and the CDP18S515 is for terminals using a current loop interface. Either cable can be connected to the CDP18S601 Microboard Computer. No handshaking lines are required for operation. When an EIA RS232C data terminal is used, its 5-volt supply is available at the backplane, but the user must provide the additional -5 to -15 and +12 to +15 volts required.

The CDP18S694 includes all the items provided with the CDP18S693 plus a second cassette recorder unit for additional mass memory storage, a ROM-based Editor/Assembler, and a **PROM Programmer module** with cassette-tape software. The Editor/Assembler ERPOM's (3) are on the CDP18S652 Combination Memory and Tape I/O Control Module.



## CDP18S693, CDP18S694

followed by a verification: (2) verifying a PROM against a RAM buffer or file; (3) copying a PROM into a RAM buffer, automatically followed by a verification; (4) filling a RAM buffer with all 1's or 0's used in verifying PROM erasure; and, (5) saving a RAM buffer onto a tape. The software is designed for flexibility so that, in addition to the basic operations provided, more sophisticated procedures can be derived.

### Optional Software

The **Basic 3 Run-time** version CDP18S842 allows the user to execute his program in any CDP1802-based system. This version starts program execution automatically after reset. Thus, the user may develop his program using the Basic 3 development version supplied with the MCDS and then for his final turnkey operation, use the Basic 3 Run-time version. To use Run-time Basic an additional Microboard such as the CDP18S626 32/64-kilobyte ROM/PROM/RAM is required. (Part number CDP18S842)

### Accessory and Expansion Options


**Microboard Expansion Modules.** The user can add any of the many CDP18S600-series Microboards to provide I/O expansion or expanded peripheral interfacing. Microboards have a wide temperature range; normal operation is at  $-40$  to  $+85^{\circ}\text{C}$  with exceptions. (Booklet: COSMAC Microboard Computer Systems CMB-250)

### Printer Option

With the CDP18S646 Microboard printer interface, the user can add a parallel Centronics-type printer and obtain hard copy output from cassette tape using the Editor P command. With a serial printer used in combination with a video terminal and connected to one of the CDP18S601 serial output ports, the user can obtain a hard copy output through the T command.

### Components Available Separately for Replacement or Upgrading

- CDP18S601 Microboard Computer
- CDP18S652 Combination Memory and Tape I/O Control
- CDP18S680 PROM Programmer Module and Software
- CDP18S810 Audio Cassette Recorder Unit
- CDP18SUT62 MCDS Monitor ROM
- CDP18S841 MCDS Basic 3 Interpreter ROM set (development)
- CDP18S842 MCDS Basic 3 Interpreter ROM set (run-time)
- CDP18S843 MCDS Assembler/Editor ROM's
- CDP18S646 Microboard Printer Interface, Parallel Centronics Type



## Actual MCDS Application

This diagram illustrates a practical application of Microboards and the Microboard Computer Development System (MCDS) in custom production test equipment. This particular custom tester, in actual use in RCA's Malaysian plant, tests and sorts transistors. In addition to the Beta test shown, other processor-controlled subsystems test for saturation voltage, breakdown voltage, leakage, and switching parameters. High-level

languages were used for rapid program development. For the test subsystems, PLM was chosen because it contains built-in constructs for programming the I/O Microboards. For the system controller, Basic was chosen because it provides the human interaction and the floating-point arithmetic needed for displays and report generation.

Note that the MCDS was both the basic development tool and the final control system.

## CDP18S693, CDP18S694

Here are some answers you might want while you are considering the many advantages of the MCDS.

### Why CMOS?

The many advantages of CMOS (Complementary-Symmetry Metal-Oxide Semiconductor) include ultra-low power dissipation, high noise immunity, operation from a single power supply with a wide operating range or even from batteries, and a wide temperature range. RCA has been the leader in CMOS since its inception.

### Why Microboards?

RCA Microboards are simple-to-use, small-size (4.5 x 7.5 inches), high-performance modules that take advantage of all the CMOS features. CMOS Microboards can provide reliable operation in high-noise process-control, automotive, or production environments and are especially effective in remote or portable applications. Because Microboards are designed to fit a compact universal backplane, you have a broad selection of readily interchangeable Microboards for performance expansion. To assure reliable operation, all Microboards are tested, burned-in for 72 hours at maximum rated temperature, and then retested.

### Why should I use the MCDS?

MCDS is an economical highly versatile development system for CDP1802 CMOS Microprocessor hardware and software applications. With MCDS you can program with floating-point Basic 3 or the ROM-based Assembler/Editor and take advantage of the PROM programmer. You can expand your system with any of more than 45 different Microboard products, expand memory to 65 kilobytes, and extend the I/O with both analog and digital Microboards. MCDS can be not only your development system but also your final target system.

### What's so unusual about MCDS Basic 3?

The Basic 3 Interpreter ROM features full floating-point arithmetic, line editing, trace debugging, cold or warm start, tape control, up to 6682 multiple-character variables, strings and arrays, plus access to CDP1802 I/O constructs. It allows calls to user machine-language routines and provides I/O instructions for any added Microboard. **Another big plus for Basic 3 is a special ROM-based run-time version for executing your program on any CDP1802 system. With run-time Basic 3 and the user program in memory (either RAM or ROM), your program will begin execution immediately after reset.**

### How will the Editor/Assembler help me?

The ROM-based Editor supplied with the CDP18S694 will help you generate ASCII files in CDP1802 Assembly language, Basic 3 instructions with line numbers, or simply text. The Assembler converts source files into executable machine language programs. With the Editor/Assembler, you can write programs faster and more accurately using mnemonics instead of machine language. And you get error messages to speed up program debugging.

### How much memory do I get?

With the MCDS you get 5 K of RAM and 4 sockets for up to 8 K of ROM. You also get 20 K of ROM containing the UT62 Monitor (2 K), Basic 3 (12 K), and, in the CDP18S694, the Editor/Assembler (6 K). Microboard Memories can be added and for mass memory storage you can use the tape cassettes.

### Why audio tape cassettes?

Audio-type magnetic tapes on cassettes provide a low-cost, reliable means of mass memory storage. On a 60-minute tape you can store over 115,000 ASCII bytes per side. The record unit is software controlled and operated through the Monitor program. With two units, provided with the CDP18S694, the Editor/Assembler operations are supported at minimum cost.

### Can I use this low-cost microcomputer as a dedicated controller?

Very definitely. Because of its relatively low cost, the optional run-time Basic, and its mass memory storage, the MCDS is an excellent choice for many dedicated control, custom testing, or data acquisition tasks. A practical example is shown on page 460.

### How can I expand the MCDS capabilities?

An easy question. Just request a copy of **COSMAC Microboard Computers Systems CMB-250** and read about the more than 45 different CMOS Microboard products for your system. This comprehensive product guide describes Single-Board Computers, Memories, Digital I/O's, Video-Audio-Keyboards Interfaces, A/D Converters, D/A Converters plus accessory hardware. And our rapidly growing Microboard family always has more on the way.

### Is the MCDS really "unbelievably" low cost?

This question you can best answer for yourself by making the same comparisons that we did. If you find any other system with comparable performance at anything near a comparable price, please let us know.

**CDP18S695****RCA Color-Enhanced  
Microboard Computer Development System****A Complete Stand-Alone Color System for  
CMOS Microcomputers at Unbelievably Low Cost****Hardware Features:**

- CMOS Microprocessor Architecture
- CMOS Microboard Computer CDP18S601
- CMOS Microboard Memory and Tape I/O Module CDP18S652
- CMOS Microboard Video, Audio, Keyboard Interface CDP18S661B
- CMOS PROM Programmer CDP18S680
- Keyboard VP601
- 10-Inch Color Monitor
- 8-Card Industrial Chassis or 5-Card Chassis and Case
- 5-Volt Power Supply
- Two Audio-Cassette-Tape I/O Drives
- All Required Cables
- 20-Line Parallel I/O    ■ 2 Serial I/O Lines

**Software Features:**

- Floating-Point BASIC3 with 73 Statements and Functions plus CDP1802 I/O Constructs
- ROM-Based Editor
- ROM-Based Assembler
- ROM-Based Monitor Including 13 Utility Commands
- Dual Tape-Based PROM Programmer
- 5 K RAM and 30 K ROM Expandable to 64 K
- Tape-Based Mass-Memory Storage plus
- Membership in RCA Software Users Group

**What You Can Do With Color-Enhanced  
Microboard Computer Development System**

- Develop Software for Any CDP1802 or Microboard Applications
- Use Color for Cursor and to Distinguish User Inputs from Computer Responses
- Use Background Color to Identify Monitor versus Program Development Modes
- Speed Up and Simplify Editing and Program Development
- Develop Software in Assembly Language or BASIC3 High-Level Language
- Write Your Entire Program in BASIC3 with Total I/O Handling
- Use Color for Your Application
- Expand with Any RCA Memory or I/O Microboard



Hardware Components  
(5-Card Chassis shown)  
of Color-Enhanced  
Microboard Computer  
Development System  
CDP18S695V1  
(For domestic use).

## CDP18S695

Interpreter, the Editor, the Assembler, or a user-generated program at any address, and (4) debugs programs. The thirteen UT63 Monitor commands are Memory Move, Memory Fill, Memory Substitute, Memory Display, Memory Insert, Program Run, Read Tape, Write Tape, Rewind Tape, Copy Tape to Screen, Run Basic, Run Editor, and Run Assembler. Callable Read and Type routines permit communication between the video monitor and keyboard.

```

▶ D0-1F
0000 F810 2A3C 7A30 2C4F;
0008 22C4 6060 F018 12C2;
0010 6300 6408 A33F 4500;
0018 12D2 633A A367 3000

▶ I0 F822B3D4

▶ S100 83-12 46-34 2A-30
0103 33-00 A9- B6-23

▶ F200-300 5A
▶ ■
  
```

*Utility/  
Monitor  
Debug  
Session*

The resident ROM-based **Editor** program allows the user to create ASCII files on cassette tape. These files can be Level I CDP1802 language, BASIC3 instructions with line numbers, or simply text. The Editor Level I output file becomes the input file for the Assembler. The Editor commands include: Move pointer to beginning of buffer, Move pointer to end of buffer, Move pointer by n characters, Move pointer by n lines, Define input tape, Append lines, Insert text, Delete n lines, Save n lines, Get saved text, Find text, Substitute text, Define output tape, Type n lines, Write n lines to output tape, Write entire buffer to output tape, Print n lines, Return to UT63, and Quit session and restart Editor.

```

▶ E
MCDS TAPE EDITOR VER. 0.0
->I THIS IS A TEST
LDI #34; PLO RF
LDI #2C; PHI RF


$$
->U$$
-----
▶ A
MCDS ASSEMBLER VER. 0.0
READ?0
WRITE?1
PRESS PLAY ON READ TAPE
TYPE ANY KEY ■
  
```

*Editor/  
Assembler  
Program  
Start-up*

The resident ROM-based **Assembler** program converts a Level I source file on tape (source code) into an executable machine language program on another tape (object code). The UT63 Monitor

program loads the object code into memory for execution, or the PROM Programmer can put it into EPROM. The Assembler permits the user to write programs using convenient mnemonic expressions rather than machine language. Error messages assist in debugging.

The **PROM programmer software** enables the rapid copying, verifying, reading, and programming of the RCA CDP18U42, the Intel 2708, 2758, and 2716 UV-erasable PROM's, or equivalents.



*Demonstration  
of Video  
Overlay - a  
Potential  
Application*

## Optional Software

The BASIC3 Run-time version CDP18S842 allows the user to execute his program in any CDP1802-based system. This version starts program execution automatically after reset. Thus, the user may develop his program using the BASIC3 development version supplied with the CMCDS and then for his final turnkey operation, use the BASIC3 Run-time version. (Part number CDP18S842)

The VIS Interpreter, CDP18S836 on cassette, is an interpretive language designed to control the video interface system of the CDP18S661B Microboard Video-Audio-Keyboard Interface. Its interpretive command set provides simple control of text, graphics, and motion on a color screen.

Fixed-point binary arithmetic subroutines are available on ROM CDPRS82. This ROM contains a set of 16-bit 2's-complement arithmetic subroutines designed to operate on a CDP1802 microprocessor system.

## Microboard Expansion Modules

The user can add any of the many CDP18S600-series Microboards to provide I/O expansion or expanded peripheral interfacing. Microboards have a wide temperature range; normal operation is at  $-40$  to  $+85^{\circ}\text{C}$  with exceptions. (Booklet: COSMAC Microboard Computer Systems CMB-250)

## CDP18S695

# Why the Low-Cost RCA Color Microboard Computer Development System (CMCDS) Is Your Best Entry Into Microcomputers

Here are some answers you might want while you are considering the many advantages of the CMCDS.

### Why Microboards?

RCA Microboards are simple-to-use, small-size (4.5 x 7.5 inches), high-performance modules. Microboards can provide reliable operation in high-noise process-control, automotive, or production environments and are especially effective in remote or portable applications. Microboards are designed to fit a compact universal backplane and give you an extremely broad selection of readily interchangeable Microboards for performance expansion. To assure reliable operation, all Microboards are tested, burned-in for 72 hours at maximum rated temperature, and then retested.

### What Does Color Enhancement Do for Me?

Color enhancement has several major benefits. It speeds up and simplifies editing and program development (1) by using a unique cursor color that quickly identifies it, (2) by using different colors for user keyboard input and for computer response and (3) by using different background colors to identify whether the utility program is in control or whether the system is in the program development mode. In addition, colors can be used in the display with your application.

### Actual CMCDS Applications

This diagram illustrates a practical application of Microboards and the Color Microboard Computer Development System (CMCDS) in custom production test equipment that tests and sorts transistors. In addition to the Beta test shown, other processor-controlled subsystems test for saturation voltage, breakdown voltage leakage, and switching parameters.


### Can the CMCDS Be the Heart of My Final Product?

Because the CMCDS is a Microboard system expandable with any RAM or I/O Microboard, it can readily become your end product for control, testing, or data acquisition tasks. For example, with a CDP18S642 D/A Converter and suitable controllers you can make a remote control system that could have up to 115,000 instruction bytes on one cassette. Because of their low power, the CMCDS CPU Microboard and a CDP18S658 A/D Converter can comprise a battery-powered remote-data-acquisition system. And, if needed, the CDP18S653 MODEM Microboard can add a communications link between you and your remote system.

Your CMCDS can also be a field-programmable controller or data access system. Write your program in BASIC3 using the system in Run or Direct Execute mode as needed for debugging. Then, with the PROM Programmer put your program in EPROM and use Run-time BASIC for the final system. If a change in the program becomes necessary because of changing requirements, merely restore the BASIC3 ROM's and you can reprogram, debug, and remake EPROM's to meet the new requirements.

High-level languages were used for rapid program development. For the test subsystems, PLM was chosen because it contains built-in constructs for programming the I/O Microboards. For the system controller, Basic was chosen because it provides the human interaction and the floating-point arithmetic needed for displays and report generation.

Note that the CMCDS was both the basic development tool and the final control system.



## MS2000A, MS2000AE

The backplane is a standard Microboard Universal Bus in which any module may occupy any position. The backplane signals and their pin assignments are shown in the User Manual for the MS2000A.

The user may wish to rearrange the position of the existing modules when adding expansion modules. For example, if a UART card or a Modem card is added, the two memory cards can be moved to slots 13 through 16 to place the serial-interface card near the left side for ease of cable entry.

When using the PROM Programmer CDP18S680, the left side panel may be removed and the Programmer placed in slot 1 for access through the left-hand end bezel.

The **Microboard Computer** supplied as the CPU of the system is a variant of the CDP18S605 Microboard Computer. The on-board memory has been left out because the system memory is wholly contained in the two memory Microboards. As a result, the CDP1802A Microprocessor and the CDP1854A UART are the main functional units. The UART provides the serial-data path to an external data terminal through the RS232C interface. The baud rate is selectable by the setting of a DIP switch on the CPU Microboard. Baud rates from 50 to 19,200 are available.

One of the two **Microboard Memory** cards is a variant of the CDP18S632 and the other is a variant of the CDP18S628. The former is populated with 32 kilobytes of RAM and occupies memory space from 0000H through 7FFFH (H indicates hexadecimal notation). The latter is populated with 30 kilobytes of RAM and 2 kilobytes of ROM. The ROM contains the monitor program UT70. The ROM occupies memory space 8000H through 87FFH, and the RAM 8800H through FFFFH.

The **Microboard Disk Controller, CDP18S651**, provides the I/O interface between the system software and logic and the two disk drives. Instruction and status data are transferred by output and input commands; bit data are transferred by Direct Memory Access (DMA). The logic to control the DMA process is built into the disk controller Microboard to interface with the on-chip DMA controller of the CDP1802A on the CPU Microboard. At the end of a DMA transfer, external flag EF3 is used to signal the completion to the software. The monitor program UT70 contains the I/O driver routines for performing all the commands for the disk operating system (MicroDOS). The disk controller can perform the following instructions:

- Seek a track
- Format a track
- Write a sector
- Read a sector
- Read multiple sectors
- Write multiple sectors
- CRC READ (Read without data transfer but With error checking)

- Recalibrate (Return heads to home position On track 00)
- Scan Equal (Check memory = disk data)

The disk controller is capable of a variety of formats. Consult the Specifications section for the format and disk organization used by the MS2000.

The two **MicroDisk drives** are contained in the MSIM 50 module. The module occupies eight slots in the 20-slot chassis. An edge connector picks up power from the backplane, and power-conditioning circuits then provide +5 and +12 volts to the two disk drives. The signal cable is a "daisy chain" configuration using a 26-wire flat cable.

The drives are labeled 0 and 1, corresponding to the drive number used in the MicroDOS commands. Drive 0 is the left drive.

The mating 3.5-inch diskette has a hard cover with a sliding cover over the head access window.

The **MSIM 40 or MSIM 40E Power Supply Module** plugs into the system chassis and occupies four slots. The edge connector supplies +5, +15, and -15 volts to the system backplane and interfaces the control logic to the system. An AC input cord, fuse holder, power on-off switch, and power-on indicator (+5-volt LED) are on the front panel. In addition to the power functions, the front panel provides two system control switches and a running indicator. The RUN UTILITY (RNU) switch, when pressed down, causes a system reset followed by a start at address 8000H, the beginning of the monitor program UT70. The RUN PROGRAM (RNP) switch, when pressed down, causes a system reset followed by a start at address 0000H, where a user program may have been stored in RAM. If either switch is pressed upward, a system reset is generated and latched until either switch is pressed down. The indicator LED labeled RUN is lighted during program execution and extinguished when an IDLE instruction, a WAIT condition, or any malfunction preventing normal fetching of instructions is encountered.

The use of a MSIM 40 and MSIM 40E constitutes the only difference between the MS2000A and MS2000AE. The MSIM 40 has a 120-volt UL-type plug while the MSIM 40E has a 240-volt European-type plug. Power supply electronics remain the same.

**BASIC2 Interpreter CDP18S840V4.** This high-level language, more powerful than BASIC1, is also designed to facilitate rapid program development. Supplied on a diskette, it features floating-point and integer numbers, 80 statements and functions, one- or two-dimensional numerical arrays, one-dimensional string arrays, disk I/O, and trace function for debugging. In addition it has several enhanced features making use of the CDP1802 special capabilities including DMA capability, two-level input/output capability, statements to enable and disable interrupts, interrupt routines in BASIC2, and machine-language subroutines.

**MS2000A, MS2000AE****Specifications****System Components**

20-slot Industrial Microboard Chassis  
 CDP18S605 Microboard Computer less memory  
 CDP18S632 Microboard Memory configured as 32-kilobyte RAM  
 CDP18S628 Microboard Memory configured as 30-kilobyte RAM plus 2-kilobyte ROM  
 CDP18S651 Microboard Disk Controller  
 MSIM 50 Dual MicroFloppy Disk Drive Module  
 MSIM 40 Power Supply (MS2000) or MSIM 40E (MS2000E)  
 UT70 Monitor Software, ROM-based (On CDP18S628)  
 CDP18S516 EIA RS232C Terminal Interface Cable

**Dimensions**

Height: 5.76 inches (146 mm)  
 Width: 14.7 inches (373 mm)  
 Depth: 10.08 inches (256 mm)  
 Weight: 18.5 pounds (8.4 kilograms)

**Power Supply and Controls**

Plug-in Power Supply

Output:

+5 V at 3 A  
 +15 V at 1.6 A, 2-A peak  
 -15 V at 0.8 A

Input:

90 to 132 V, 47 to 440 Hz (MS2000A)  
 180 to 264 V, 47 to 440 Hz (MS2000AE)

Fuse: 1 A slow-blow, front-panel mounted

Controls:

Power on-off switch - front panel  
 RESET - RUN U switch  
 RESET - RUN P switch

Indicators:

RUN LED  
 +5 V ON LED

**Operating Temperature Range**

5 to 40 degrees C

**Literature**

Supplied with MS2000

MPM-241P1- User Manual for RCA MicroDisk Development System MS2000  
 MPM-201C- User Manual for the RCA CDP1802 Microprocessor  
 MPM-201C(Supp.)-Instruction Set for RCA CMOS Microprocessors CDP1804A, 5A, 6A  
 MB-605- CDP18S605 Microboard Computer  
 MB-628- RCA CMOS Microboard Memories CDP18S628  
 MB-50- MSIM 50 Dual MicroFloppy Disk Drive  
 MB-40- MSIM 40 Power Supplies for RCA Industrial Microboard Chassis Series  
 MB-651- CDP18S651 MicroFloppy Disk Controller  
 PD45- RCA MicroDisk Operating System CDP18S845 and Monitor Program CDP18SUT70  
 MB-8- RCA Microboard Industrial Chassis Series

## MSE3101, MSE3102

### MSE3101

#### 32K CMOS Overlay Memory (MicroEmulator Option)

### MSE3102

#### 64K CMOS Overlay Memory (MicroEmulator Option)

These overlay memory modules are plug-in modules for the MicroEmulator and are required for MicroEmulator users who intend to debug soft-


ware without a connected system-under-test. These modules may be mapped on an individual, indepen-

dent page basis anywhere within the memory space of the target system. 200 ns CMOS RAMs are used.

#### MicroEmulator Spare Assemblies

- MSE 3300 Logic State Analyzer Module
- CDP18S524 Master Board Module — with software EPROMs
- CDP18S525 1800-Series Header Pod Module — includes cables for connection to Personality Module and system under test.
- CDP18S527 CRT Assembly
- CDP18S528 Switching Power Supply Assembly
- CDP18S529 Keyboard Module
- CDP18S530 Ribbon Cables — Personality to Header
- CDP18S531 Ribbon Cable — Keyboard to Master Board
- CDP18S532 Ribbon Cable — Header to S.U.T.

#### MSE 3300 Logic State Analyzer Module (a) and MSE 3102 64K CMOS Overlay Memory (b).





## MSE3300

	E	C	A	MM	D	S	N	Q	EEEE	DD	I	WC	W	M	E
	NN	---	D	RW	-A	C			FFFF	MM	N	TL	R	A	-----X
	AT	R	DR	T				4321	IO	T	R	P	P		76543210
TRIGA	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
TRIGB	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
TRIGC	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
QUALIF	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
MODE	A+B+C														
TRIGPT	START														
LABREAK	DISABLED														
ARM	NO														

## LOGIC ANALYZER HEX TRACE DISPLAY

```

-----F1-----F2-----F3-----F4-----F5-----F6-----F7-----F8-----
CHANGEBASE CLEAR MODE ARM LABREAK TRIGPT TRIGGERA ETC

```

Fig. 2 - Logic Analyzer Hex Trace Display.

## Logic State Analyzer Description

## Triggering

Refer to Figure 2.

The logic analyzer triggers (A, B, and C) are used to determine when logging of data should commence or end. The trigger point can be defined to be the beginning, middle, or end of the storage buffer. The trigger field on the screen includes the target CPU address, data bus, and other relevant signals. These may be defined as true (1), false (0), or "don't care" (X) by the user. The count column (CNT) allows for repetitive occurrences of the trigger event (from 1 to 15) before the trigger condition is satisfied. For example, trigger A could be programmed to require 5 "writes" to address 0000.

The **ENABLE** column defines the trigger condition for A, B, or C as valid. For the qualifier, it specifies that the stored samples must meet the condition shown. For example, the qualifier may be used to store "memory read" cycles from a specific address. If the **ENABLE** bit is a zero, all machine cycles will be logged regardless of the specified qualifier condition.

The trigger **MODE** provides for combining triggers A, B, and C. The **OR** mode logically OR's triggers A, B, and C. The **AND** mode requires all three triggers to be satisfied. Note that in **AND** mode all three triggers must be

enabled. If not, the logical **AND** condition can never be satisfied. The **SEQUENTL** mode sets up the ordered **AND** condition. Trigger A must be satisfied before the hardware checks for trigger B, and trigger B must be met before checking for C. Thus an ordered sequence of machine cycles can be programmed to trigger storage. Note that in **SEQUENTL** mode triggers (A, B, or C) can be disabled (**ENABLE=0**).

The **SEQIMMED** mode sets up the ordered **AND** condition but requires the trigger conditions to be met on successive machine cycles. Thus, a target system machine cycle meeting trigger A condition must occur followed immediately by a trigger B cycle and then a C cycle before a valid trigger is produced. This provides for triggering on "linked" op-codes. Note also that any of three triggers may be disabled. (**ENABLE=0**). If only two successive cycles are used to trigger, the user should set the conditions into the A, B pair or the B, C pair. If the A, C pair are used (**B ENABLE=0**), a "don't care" machine cycle must occur between the A trigger and the B trigger.

The **ORAND** mode logically **OR**'s trigger A and B. This result is then logically **AND**'ed with C to produce a trigger.

Note that the "count" column (CNT) is valid for all trigger modes except **SEQIMMED**. If programmed in

## MSE3300

enable and trigger D as a disable. Thus the window mode provides for timing an event within an event. For example, the target CPU can be timed as it executes a subroutine only called from a specific region of memory. Note that in **WINDOW** mode, the **ENA** and **TYP** columns are not present.

The **AUTORETRIG** and **WINDOWRETRIG** modes behave like the **AUTO** and **WINDOW** modes respectively except that the timer will restart if a valid start condition is again met.

The timer runs on a 1 megahertz clock and thus has a minimum time resolution of plus or minus 1 microsecond. The time display format is in scientific notation with the form X.XXXEX seconds. The timer autoranges and scales itself by 16 whenever a carry occurs from the lowest 16 bits of the counter. Thus, it counts from 1 to 65,535 times 1 microsecond, then times 16 microseconds, 256, etc. Note, however, that the start/stop resolution is still 1 microsecond.

### Breakpoint Extension Mode

The **BPEXTEND** mode expands the standard four programmable breaks (BP0 through BP3) to eight by adding the logic analyzer triggers and qualifier to the breakpoint screen. Since the triggers are dedicated in this

fashion, tracing states or timing cannot be performed while in this mode.

The combinational features of the logic analyzer triggers (**OR**, **AND**, **SEQUENTL**, etc.) are available for use as breakpoints. The **MODE** display on the screen (refer to Figure 4) shows the logical combination of all eight breakpoints.

To select the **BPEXTEND** function, press the appropriate function key after pressing **MODELA**.

Unlike timer or trace operation, the breakpoint extension screen cannot be accessed while the target system is running. If attempted, the error message "**BPEXTEND INVALID WHILE RUNNING**" will be generated. This is due to the fact that breakpoints 0-3 are available on this screen, and these are incapable of being configured while the target CPU is running.

### Displaying Trace Data

Data in the trace buffer may be examined by pressing the **DATALA** function key. If the logic analyzer is in the **BPEXTEND** or **TIMER** mode, the error message "**NOT IN TRACE MODE**" will be generated if an attempt is made to examine trace data. If still armed, the error message "**ARMED**" will appear. Also, if the logic ana-

	E N A	C N T	A ---D R	MM RW DR	D -A T	S C	N Q	EEEE FFFF 4321	DD MM IO	I N T	WC TL R	W R P	M A P	E -----X 76543210	
BP0	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP1	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP2	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP3	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP4	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP5	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP6	0	1	XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
BP7	0		XXXX	XX	XX	X	X	X	XXXX	XX	X	XX	X	X	XXXXXXXXXX
EXTRNL	0		BREAKOUT			0			MODE	0+1+2+3+4+5+6+7					

**LOGIC ANALYZER HEX BREAKPOINT EXTENSION DISPLAY GROUP O ACTIVE**

-----F1-----F2-----F3-----F4-----F5-----F6-----F7-----F8-----  
 CHANGEBASE CLEAR MODE EXTERNAL BREAKOUT BP0 BP1 ETC

Fig. 4 - Logic Analyzer Hex Breakpoint Extension Display.

## MSE3300




Fig. 6 - Layout Diagram of RCA MicroEmulator Logic State Analyzer MSE3300.

#### Parts List

C1=10pF, ±10%, 200V  
 C2=39pF, ±10%, 200V  
 C3-C7, C9-C58, C61-C63=0.μF, ±20%, 50V  
 C8, C59, C60=0.15μF, ±20%, 25V  
 R1=10Meg, 1/4W, 5%  
 R2-R7, R9, R10=2K, 1/4W, 5%  
 N1, N2=Resistive Network 2K, 10-pin  
 N5, N6=Resistive Network 10K, 10-pin  
 N3, N4, N7, N8=Resistive Network 10K, 6-pin  
 Y1=Crystal, 4.000MHz  
 U1, U124=74HC10  
 U2, U19, U20=74LS00  
 U3=7453  
 U4=74LS20  
 U5, U36, U37, U44-U52=74LS74  
 U6=74S32  
 U8, U41=74HC02  
 U9=74LS157  
 U10=74LS151  
 U21, U42, U122, U137, U111=74HC04  
 U12-U16, U28-U32=74LS191  
 U17, U91A=74HC27

U18=74H62  
 U22, U27, U38-U40=74LS54  
 U23=74LS175  
 U24, U109=74HC00  
 U25, U26, U43, U108, U7=74HC74  
 U33-U35, U66-U68, U92-U94=74LS169  
 U11=74LS04  
 U53, U60=74HC374  
 U55, U54, U58, U59=74HC273  
 U61, U95-U107=74HC245  
 U57, U62, U65=74LS244  
 U56, U112, U113, U115, U116, U118-U121, U139-U148=74HC244  
 U63, U64=74LS374  
 U69, U70=74HC08  
 U71, U72, U123=74HC138  
 U73, U74, U75=74HC157  
 U76-U91=0692235  
 U110=74HC32  
 U114, U117=74HC139  
 U125, U128, U131, U134=74HC30  
 U126, U127, U129, U130, U132, U133, U135, U136=2473399  
 U138, U149-U156=74HC373



MSE3300




Fig. 10 - RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trigger Memory Bank 0.

MSE3300




Fig. 12 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Trigger Memory Bank 2.

MSE3300




Fig. 14 — RCA MicroEmulator Logic State Analyzer MSE3300 Logic Diagram - Timer Control Logic.





## CDP18S826, CDPR582

# COSMAC Microprocessor Fixed-Point Binary Arithmetic Subroutines

## MicroDisk CDP18S826V4

## Cassette CDP18S826V2

## Diskette CDP18S826

## ROM CDPR582

The Binary Arithmetic Subroutine Package is a set of 16-bit 2's-complement fixed-point arithmetic subroutines designed to be operated on COSMAC CDP-1802/1805 Microprocessor systems. The subroutines are coded in Level I assembly language and require 1 kilobyte of memory space. A detailed description of these subroutines is given in the Manual **Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-206A.

The subroutines are available on microdisk, floppy diskette, cassette, and ROM. In source language, they are available on microdisk CDP18S826V4 for use with the RCA MicroDisk Development System MS2000, and on floppy diskette CDP18S826 for use with the CDP18S005, CDP18S007, and CDP18S008 Development Systems. The subroutines are also available on a magnetic-tape cassette, CDP18S826V2, for a TI Silent 700 Data Terminal\*. In object code, the package is available in a single 1-kilobyte ROM, CDPR582CD (4- to 6.5-volt operation) or CDPR582D (4- to 10.5-volt operation). In addition to the binary arithmetic subroutines, the ROM contains the code for the Standard Call and Return Technique. The ROM contains its own address latch and is located in memory at hexadecimal locations C000 through C3FF.

## Functions

The Binary Arithmetic Subroutine Package includes 31 subroutines. Fifteen of these are binary arithmetic subroutines, fourteen are utility subroutines, and two are for format conversion. Appropriate selections from the set of subroutines may be made for the calculations required in a specific application.

**Arithmetic Functions.** The arithmetic functions included in this package are:

1. 16-bit 2's-complement addition
2. 16-bit 2's-complement subtraction
3. 16-bit 2's complement multiplication yielding 32-bit products
4. 32-bit 2's-complement division yielding 16-bit quotient and remainder

**Format Conversion.** In addition to the arithmetic functions, two format-conversion subroutines are included for interfacing the system to binary-coded-decimal-oriented peripheral hardware. These subroutines provide BCD-to-binary and binary-to-BCD conversions.

**Utility Subroutines.** A set of special utility subroutines allows the user to save and restore a group of registers on a stack or at a user-defined RAM area. These registers are used by the arithmetic function subroutines to store an operand and to point to an operand in memory. Other utility subroutines compare 16-bit operands and give indication if a register is greater than or equal to an operand.

The Standard Call and Return Technique, described in the **User Manual for the CDP1802 COSMAC Microprocessor**, MPM-201, is used for all the subroutines.

## Timing

Timing measurements at a 6.4-MHz clock rate for the best and worst cases of the various arithmetic and format conversion subroutines for the CDP1802 are given in the tabulations at the right. These times were determined by taking an ad hoc sample of large and small numbers and performing an operation upon them. Absolute best and worst case values may vary from the values listed here.

Arithmetic Function	Best (ms)	Worst (ms)	Format Conversion	Best (ms)	Worst (ms)
Add	0.041	0.068	Binary to BCD	1.33	2.82
Subtract	0.039	0.078			
Multiply	0.851	1.29	BCD to Binary	0.094	0.81
Divide	1.37	1.78			

## Literature

Further information on the Fixed-Point Binary Arithmetic subroutines, including a complete listing for all the subroutines, is given in the Manual **Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-206A. General information on the RCA 1800 microprocessor series, including software, programming techniques, and architecture, is given in the **User Manual for the CDP1802 COSMAC Microprocessor**, MPM-201.

Another arithmetic software package is described in Product Description PD7 for the COSMAC Floating-Point Arithmetic Subroutine Diskette CDP18S827. Additional information on the Floating-Point Package is given in the Manual **Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors**, MPM-207.

\*Registered trademark, Texas Instruments Corporation.

## CDP18S834

# BASIC1 High-Level Language Compiler/Interpreter

The BASIC1 Compiler/Interpreter, provided on a diskette, is a high-level language software package designed to simplify program development on the COSMAC DOS Development System (CDS III) CDP18S007, COSMAC Development System IV CDP18S008, and MicroDisk Development System MS2000. An excellent language for the beginner, BASIC1 is easily learned and facilitates the rapid development of elementary application programs. A feature of BASIC1 is that it can form the core of a system whose facilities, limited only by the system memory, may be extended indefinitely by the addition of machine language routines.

The Compiler/Interpreter gives the user the option of (1) developing and running programs in BASIC1 directly, or (2) converting these programs to executable object code capable of running at a greater speed.

The interpreter allows the user to write programs in BASIC1 with line numbers for later execution or without line numbers for immediate execution. The disk-related statements incorporated in the interpreter allow the programmer to save programs on a floppy disk for later recall.

The compiler enables the programmer to take any stored program written in BASIC1 and translate it into assembly language, giving the user the flexibility of specifying where in memory the program, variables, and stack are to reside. The output of the compiler is assembled by the COSMAC assembler (ASM8) to produce the executable object code. Programs compiled and assembled run at speeds much greater than those run directly through the interpreter.

### Features

The BASIC1 Compiler/Interpreter can handle lines of up to 77 characters in length. Line numbers can range from 1 to 32767. Multiple statements per line are accepted. Numbers can be entered in decimal (—32767 to +32767) or hexadecimal (#0000 to #FFFF). Variables are designated by any single capital letter.

BASIC1 performs fixed-point arithmetic. Expressions are composed of one or more numbers, variables, and/or functions joined together by operators (+, —, /, \*, @) and possibly grouped by parentheses. Expressions are evaluated modulo  $2^{16}$ .

The functions BASIC1 has in its repertoire include MOD, AND, OR, XOR, MAX, MIN, SGN, ABS, HEX, RND, INP and USR. The USR function is important in that it allows the user to extend the features of BASIC1 by

means of machine language subroutines and allows for the exchange of data between the assembly language subroutines and the BASIC1 program. BASIC1 also allows direct CDP1802 input and output port control within the language itself. This control is accomplished by the INP (port) function and the OUTPUT (port) statement.

The types of statements available to the programmer include the following:

Comments and Declarations: REM, !

Assignment: LET

Control: GOTO, GOSUB, RETURN, END

Conditional: IF

Input/Output: INPUT, PRINT, OUTPUT,

Disk Related: WFLN, RFLN, DOUT, DIN,

CLOSE, WEOF, TIN, TOUT,

NOUT

System Control: NEW, RUN, LIST, RDOS

### Loading and Operating BASIC1

Loading and operating BASIC1 on a COSMAC Development System is a simple procedure. To load the interpreter, the user places the disk in one of the disk drives and types BASIC1.INT:X where X is the drive (0 or 1) the disk has been placed in. This command loads the interpreter. The program initializes itself and then delivers its colon prompt ":" to indicate it is now in the enter mode and the user can begin entering a BASIC1 program.

To load the compiler, the user places the disk in one of the disk drives and types BASIC1.CMP:X, where X is the drive (0 or 1) the disk has been placed in. This command loads the compiler and begins execution. The compiler then issues its normal user prompts.

### Error Messages and Program Debugging

Whenever the BASIC1 interpreter detects an error in a statement, it generates an error message consisting of an exclamation point "!" followed by a decimal number. The number signifies the type of error. If an error is detected during program execution, the line number of the offending statement is also given. BASIC1 lends itself to the use of dummy stop or print statements to reveal whether the flow within the program is proper or to permit the examination of variables at convenient points during program execution.

## CDP18S835

# VIS Interpreter

The VIS Interpreter, on microdisk CDP18S835V4, floppy diskette CDP18S835, and cassette tape CDP18S835V2, is an interpretive language developed specifically to support the CDP1869 and CDP1870/CDP1876 Video Interface System (VIS). The interpretive commands allow the user to control the VIS to provide displays of text, graphics, and motion on a cathode-ray tube screen in black and white or color. The Interpreter is useful on any system containing the VIS chip set and is particularly supportive of the CDP18S661, Microboard Video-Audio-Keyboard Interface.

The VIS Interpreter is open ended, allowing the user to add interpretive commands for special purposes. By use of the supplied source, routines that are not required for the particular application may be deleted. The source routines may also be adapted to the user's own program and are documented to provide a guide to the programming of the VIS. The Interpreter as delivered is a 3-kilobyte program and requires a minimum of 64 bytes of RAM.

The source file for the VIS Interpreter is provided on microdisk compatible with the Micro-Disk Development System MS2000 or floppy diskette compatible with the CDP18S008 Development System (CDOS Operating System). It is capable of both NTSC and PAL operation. The CDP18S835V2 is intended for use with the CDP18S694 and CDP18S695 Microboard Computer Development Systems.

## Structure

The VIS Interpreter is based on:

1. Sixteen general-purpose, eight-bit variables.
2. An eight-bit accumulator and overflow flag.
3. A page memory pointer.
4. A character memory pointer.
5. A main memory pointer.
6. A hitflag.

**Variables.** The sixteen eight-bit variables are usable for general data storage. They are also usable as objects of arithmetic and logical operations. This use includes operations involving two variables or one variable with the accumulator (ACC). The variables are also used to contain control information for some interpretive instructions. Additional data storage may be accomplished by the use of instructions that allow direct storage and load from memory. Instructions are provided to test the content of the variables including comparisons against constants, ACC, and other variables.

**Accumulator (ACC).** A single eight-bit accumulator is provided in the interpreter. This accumulator is used as an operand and to store the result in arithmetic and logical operations. Instructions are provided to display the contents of the ACC by copying it to the page memory in two methods. In the first method, the contents of the ACC are placed in the page memory unchanged except the most significant bit is set equal to one. In the second method, the contents are taken and treated as two hexadecimal digits and the two ASCII codes for the digits are placed in

page memory. Transfers to and from main memory, the variables, and the page memory are supported.

**Overflow Flag.** A flag is provided to indicate overflow on all arithmetic operations. After addition, the flag is a one if a carry occurs and a zero if no carry occurs. After subtraction, the flag is a one if no borrow occurs and a zero if a borrow occurs. Instructions for testing the value of the flag are provided.

**Page Memory Pointer (PMP).** The Interpreter references the page memory by means of the page memory pointer (PMP). The PMP is a sixteen-bit memory pointer into the page memory. The value of the PMP normally ranges from FC00H to FCFH for half resolution and FC00H to FFBFH for full resolution. (H indicates hexadecimal notation.) The PMP is initialized to FC00H and the initial home address is zero, which results in the PMP pointing to the upper left screen location. The PMP may be directly accessed or loaded by use of interpretive instructions.

**Character Memory Pointer (CMP).** The Interpreter references the character memory by means of the character memory pointer (CMP). The CMP is an eight-bit pointer into the character memory. In order to reference a given character, the CMP must be loaded with the same value that, if stored in page memory, would display the character. Instructions are provided for the transfer of the CMP to and from the ACC and variables, along with increment and decrement instructions. No checks are made or limits placed on the value of the CMP, and thus it may be used in systems that allow up to 256 characters.

**Main Memory Pointer (MMP).** The Interpreter allows direct references to memory by means of the main memory pointer (MMP). The MMP is a sixteen-bit pointer into the system memory. Instructions are provided to load, save, and decrement its value. All Interpreter instructions that involve direct memory reference use the MMP. Instructions are provided to store and load the variables, ACC, and other pointers by means of the MMP. No checks are provided on the value of the MMP.

**Hitflag.** The Interpreter provides instructions that allow the user to display characters on the screen and to move these characters. In order to check for "colliding" objects, the interpreter maintains a hitflag. This hitflag is set true if any write to page memory or character memory is addressed to a non-zero location. The hitflag is cleared when an interpreter instruction performs a write to page or character memory locations that are zero. Instructions are provided to test the hitflag.

**Instructions.** The Interpreter is provided with 109 instructions.

## Literature

Further information on the VIS Interpreter is provided in the manual VIS Interpreter CDP18S835 User Manual, MPM-835A. Information on the Video Interface System (VIS) CDP1869 and CDP1870/CDP1876 is available in data sheet file number 1197.

## CDP18S839

**EXPRESSIONS** – permit the following operations: arithmetic +, -, \*, /, MOD logical AND, OR, XOR, NOT equality and ordering =, <>, <,>, <=, >=.

### Statement Description:

**ASSIGNMENT** – allows replacement of variable's value by evaluation of an expression; multiple assignments are possible in one statement.

**IF..THEN..ELSE** – allows execution of a group of statements based on a condition. IF statements may be nested.

**DO..END** – allows execution of a group of statements.

**ITERATIVE DO** – allows looping based on an iterative variable whose increment is controllable with an optional BY clause.

**DO..WHILE** – allows looping based on a condition.

**PROCEDURE** – contains executable instructions and local variable declarations. Procedures may be recursive if declared with REENTRANT attribute. Procedures may take on function attribute.

**CALL** – subroutine invocation.

**GO TO, GOTO** – branching capability to labels within scope rules of the language.

### Compiler Features:

- In-line assembly code capability
- Output listing controls
- Assembly code output

The error messages indicate the nature of the error, the number of the line in which the error occurred, and where in the line the error was detected.

A program development cycle using the PLM-1800 High-Level-Language Compiler is given in Fig. 1. The Compiler accepts source code written in the PLM language, and generates the equivalent assembly code that can subsequently be assembled into CDP1802 executable code.

## Sample Program

A sample program using PLM is given in Fig. 2. This program will sort an array by means of a method called "bubblesort."

```

DO;
/*THIS IS A BUBBLESORT PROGRAM*/
DECLARE A(10) ADDRESS INITIAL
(33, 10,99,60, 162,3,3,272,98,2);
DECLARE (I, SWITCHED,J) BYTE, TEMP ADDRESS;
SWITCHED = 1;
DO WHILE SWITCHED = 1;
  SWITCHED = 0;
  DO I = 1 TO 9;
    J = I + 1;
    IF A(I) > A(J) THEN
      DO;
        SWITCHED = 1;
        TEMP = A(I);
        A(I) = A(J);
        A(J) = TEMP;
      END;
    END;
  END; /*OF WHILE*/
END;
/*NOW COMPLETED SCAN WITHOUT SWITCHING*/
EOF

```

Fig. 2 - PLM "bubblesort" program.

## Operating with PLM

After a program is generated in the PLM language, the first step for using the Compiler is to place the PLM diskette in disk drive 0. The user then invokes compilation of the file by typing

PLM fname.ext:x

where fname.ext is the user's file name and x is the drive. If errors occur during compilation, they are transmitted to the development system terminal device as well as to an output file of PLM source code interlisted with CDP1802 assembly code. Another output file equating assembly names and PLM names is also generated by the Compiler.

## Literature

Further information on the PLM-1800 High-Level-Language Compiler CDP18S839 is given in the **User Manual for the RCA COSMAC PLM-1800 High-Level-Language Compiler**, MPM-239.

Information on the MicroDisk Development System MS2000 can be found in the **User Manual for the RCA MicroDisk Development System MS2000**, MPM-241.

Information on the RCA COSMAC Development System IV CDP18S008V1, CDP18S008V3, CDP18S008V5, and CDP18S008V7 is given in two manuals **Operator Manual for the RCA COSMAC Development**

## CDP18S840

# BASIC2

## High-Level Language Interpreter

The BASIC2 Interpreter CDP18S840 is a high-level-language software package on diskette designed to simplify program development on COSMAC Development System IV (CDP18S008V1 and V3) and the MicroDisk Development System MS2000. With additional RAM it may also be used with COSMAC DOS Development System III (CDP18S007V1 and V3). BASIC2 is a high-level interactive language that is easily learned and readily used by beginning programmers. BASIC3, a tape-based counterpart to BASIC2, is provided with the Microboard Computer Development System MCDS (CDP18S693 and CDP18S694).

A special Run-time BASIC, the CDP18S842, is available on ROM for use in custom applications not requiring disk I/O. With Run-time BASIC the user obtains a 4-kilobyte savings in the memory required. Run-time BASIC provides an excellent way to generate software quickly in a high-level language for use in any Microboard system. The system can be configured to suite the application. The software for the application is generated by the user in a development system (Micro-Disk MS2000, COSMAC Development System III or IV using BASIC2, or the Microboard Computer Development System MCDS using BASIC3) and installed in memory (RAM or ROM). Then with Run-time BASIC in the system, execution of the user program can begin immediately.

BASIC2 provides full access to the CDP1802 I/O constructs including two-level I/O, interrupt, DMA, external flags, and the Q output. It allows calls to user machine-language routines and provides I/O instructions for any added Microboards.

### Description

The BASIC2 Interpreter features over seventy statements and functions including both transcendental and string functions. It provides both immediate and program modes of operation. It features one- or two-dimensional numerical arrays up to a maximum size of 255 x 255 and one-dimensional string arrays up to 255. It has direct memory access capability and can handle two-level input and output statements. For programming ease, it also has line-editing capability.

The **statements** and **functions** available on BASIC2 are shown in Table 1.

### Arithmetic Capabilities

BASIC2 is capable of handling both integer and floating-point numbers. Both types are stored as 32-bit signed numbers. In the case of floating-point numbers,

### Features

- **Floating-Point and Integer Numbers**
- **Line-Editing Capability**
- **More than 70 Statements and Functions**
- **One- or Two-Dimensional Numerical Arrays**
- **Disk I/O**
- **Trace Function for Debugging**
- **Memory-Saving ROM Version for Turnkey Applications**
- **Uses CDP1802 Microprocessor Constructs**

#### Enhanced Features Using CDP1802 Special Capabilities

- **DMA Capability**
- **Two-Level Input/Output Capability**
- **BASIC Statements to Enable and Disable Interrupts**
- **Vectored Interrupts and Interrupt-Handling Routines in BASIC**
- **Flag and Q Status Commands**
- **Set Q Statement**
- **Machine Language Subroutines**
- **Easy Multi-Station Operation**

eight bits define the exponents and 24 bits the mantissa. The range of numbers is:

Integer: -2147483648 to +2147483647

Floating point: -17E38 to +.17E38

Integer numbers are accurate over the entire range, but floating-point numbers are accurate to approximately six mantissa digits, although up to nine digits are allowed on data entry. Two- or four-digit hexadecimal numbers can also be entered directly.

### Memory Requirements

BASIC2 requires a development system that is equipped with the COSMAC Disk Operating System (CDOS or MicroDOS) and with an additional 16 kilobytes of memory for the BASIC2 Interpreter. The interpreter is loaded into the 16-kilobyte block of memory that is above the block used by CDOS; that is, C000H through FFFFH (H indicates hexadecimal notation). The memory can be either RAM or ROM. The interpreter requires additional RAM in low memory beginning at 0000H. The amount of RAM available in low memory controls the size of the programs that may be written. The locations 0000H through 040FH are used as work space by the interpreter. When the system is first initialized, the interpreter begins a

## CDP18S840

When the interpreter is used, a program is created by the writing of one or more statements, separated by a colon, on a line and assigning the line a number. While the interpreter is being used, the lines of code can be easily modified by use of the EDIT command statement. The BASIC2 interpreter allows the lines to be entered in any order, but for execution it will automatically rearrange them in numerical sequence. For example, line 10 may be entered before line 5, but in execution line 5 will be executed first. This facility enables the programmer to leave unused numbers between lines so that additional lines can be inserted at a later time. The interpreter always executes the lines in numerical order starting with the lowest line number, thus providing one method of editing a program.

The second method of creating and entering programs is by use of the CDOS or MicroDOS editor. This method is described in detail in the manuals for the CDP18S007, CDP18S008, and MS2000 Development Systems.

### Error Messages and Program Debugging

Whenever the BASIC2 interpreter detects an error in a statement, it generates an error message consisting of ERR CODE and a two-digit decimal number followed by the message READY and the : prompt symbol. A listing of the error numbers and their corresponding meanings is provided in the BASIC2 instruction manual. If the error

is detected during program execution, the error code is followed by the words AT LINE followed by the line number of the offending statement.

The TRACE command statement is a useful tool for debugging because it allows the user to follow the flow of the program.

### Literature


Further information on the BASIC2 Interpreter and on Run-Time BASIC is given in the Manual **BASIC2 High-Level-Language Interpreter CDP18S840 User Manual**, MPM-840A.

Information on the RCA COSMAC DOS Development System CDP18S007V1 and V3 is given in the **Operator Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-232, and in the **Hardware Reference Manual for the RCA COSMAC DOS Development System (CDS III) CDP18S007**, MPM-233.

Information on the RCA COSMAC Development System IV CDP18S008V1 and V3 is given in the **Operator Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-235, and in the **Hardware Reference Manual for the RCA COSMAC Development System IV CDP18S008**, MPM-236.

Information on the MicroDisk Development System MS2000 can be obtained in the **User Manual for the RCA MicroDisk Development System MS2000**, MPM-241.

## CDP18S842



*Fig. 1 - Typical memory configuration for Run-time BASIC.*

**CDP18S844, CDP18S852, CDP18S853**

# Micro Concurrent Pascal

## Cross-Compiler CDP18S844 and Interpreter/Kernel CDP18S852 and CDP18S853

Micro Concurrent Pascal (mCP)\*, a Pascal dialect, is a high-level language having multi-task capability that is specially suited for program development not only for COSMAC Development Systems or other systems using the RCA 1800 microprocessor series, but also for many other 8-and 16-bit microprocessors. Pascal is a language that is easily written, read, and maintained. mCP has the additional feature that it enables the programmer to solve problems requiring concurrency. RCA Micro Concurrent Pascal, available on either tape or disk media, includes a cross-compiler CDP18S844 and a target system interpreter/kernel CDP18S852 for 8-bit microprocessor systems and CDP18S853 for 16-bit systems. In addition to providing the capabilities of mCP, this package gives the programmer access to the unique features of the RCA 1800-series microprocessors.

### The Language

The mCP language provides the user with a Pascal extension that offers the readability, maintainability, and control structures of standard sequential languages plus the flexible data typing of Pascal. Most significantly, however, it offers process and monitor constructs that permit multiple processes to run independently but at the same time to share data and communicate with each other. Interrupt response routines, device drivers, and bit-level manipulations are all programmed in mCP without having to use assembly code. But, for those time-critical routines, resort to assembly code is provided in the language.

Interrupts are programmable in the mCP language through specification of an interrupt table. This table orders the priority of the interrupts and allows proper association of the interrupts with the group number and external flags of the RCA 1800-series two-level I/O convention. In addition to static specification, interrupt priorities may be dynamically altered by means of a single mCP instruction.

RCA 1800 series microprocessor features are directly accessible by means of built-in routines. The mCP programmer may access the external flags, the DMA pointer, and the Q flag. In addition, the mCP input and output instructions (INN and OUT) may be

coded for either one-level or two-level I/O. Fig. 1 is an example of an mCP program fragment that transmits a line of characters to the CDP18S641 Microboard UART Interface.

#### Features of the mCP language include:

1. Pascal syntax with language constructs for concurrency.
2. RCA 1800-series-dependent routines allow the programmer to test external flags, set and test the DMA register, test and set the Q flag, and perform one- or two-level I/O.
3. Ability to specify and dynamically alter interrupt priorities for RCA 1800-series microprocessor interpreter/kernels.
4. Floating-point arithmetic.
5. Bit-level manipulation intrinsics.
6. Ability to use assembly language.
7. Structured data types.
8. Data typing flexibility.
9. Separate data types for 8- and 16-bit integers for efficient data storage.
10. String manipulation intrinsics.
11. Hexadecimal constants.
12. Direct hardware addressing (PEEK, POKE, INN, OUT).

### The Cross-Compiler CDP18S844

The mCP package is implemented by a cross-compiler and an interpreter/kernel. The cross-compiler creates mCP pseudo code (mCP p code) which may then be executed by the interpreter with the kernel acting as the program executive performing process switching, process synchronization, and interrupt vectoring. The compiler is free from any target machine dependencies.

The mCP compiler performs extensive compile-time checking, capturing many real-time errors. It offers many compile-time directives such as listing and output code options to ease development and debugging of programs.

The code produced is position-independent, re-entrant, and ROMable. An INCLUDE directive allows merging of mCP source files at compile time. mCP cross-compilers are available for Hewlett-Packard, DEC, Data General, and IBM mainframes.

\*Micro Concurrent Pascal and mCP are registered tradenames of Enertec, Inc.



## CDP18S844, CDP18S852, CDP18S853

### mCP Compared with Sequential Pascal

mCP has been extended from sequential Pascal in constructs to support concurrency, microprocessor input/output, and interrupt handling. To improve the efficiency of the mCP Compiler, some features of sequential Pascal were deleted. These deletions are dynamic storage, file types, and the GOTO statement. Because predefined functions and procedures in mCP are tailored for concurrency, bit handling, and access to machine features, some functions and procedures are different from the ones found in sequential Pascal. Many, however, are the same.

### Literature

A Micro Concurrent Pascal (mCP) User's Guide is supplied with every purchase of mCP. This manual contains twelve chapters which include syntax and semantics of mCP, operating instructions for compilation, description of the mCP interpreter/kernel, debugging hints, examples of mCP programs, and interpreter/kernel details particular to the target system.

A useful reference is the book **The Architecture of Concurrent Programs** by Per Brinch Hansen, Prentice-Hall, Englewood Cliffs, 1977. This book describes the construction of operating systems using the Concurrent Pascal language with which mCP shares the process, monitor, and class constructs.

```


TYPE UART_WRITE=DEVICE_MON (SELECTOR: INT);
PROCEDURE ENTRY WRITE(MESSAGE: LINE; DISP: LINE_DISP);
  VAR I: INT;
      THROWAWAY: INTEGER;
  BEGIN
    I:=1;
    OUT(#BD, CTRL_WORD) (*XMIT REQ., INT. EN., 8 DATA, 2 STOP, NO PARITY*);
    DOIO;
    WHILE (MESSAGE[I] <> NUL) AND (I < LINELENGTH) DO
      BEGIN
        OUT( ORD(MESSAGE[I]), DATA_WORD);
          (*SEND A CHARACTER*)

        DOIO;
        INC(I);
      END;
    IF (DISP=PROMPT) OR (DISP=NEWLINE) THEN
      BEGIN OUT(ORD(CR), DATA_WORD); DOIO;
        OUT(ORD(LF), DATA_WORD); DOIO;
      END;
    IF DISP=PROMPT THEN
      BEGIN OUT(ORD('>'), DATA_WORD); DOIO; END;
        OUT(#3D, CTRL_WORD); (*TRANSMIT INHIBIT OTHERWISE SAME AS ABOVE*)
        THROWAWAY :=INN(CTRL_WORD);
    END;
  BEGIN
    OUT(#3D, CTRL_WORD);
  END;


```

*Fig. 1 - Sample mCP program. This routine writes a line to the CDP18S641 Microboard UART Interface.*

CDP18S844, CDP18S852, CDP18S853



92CL-34082



SWITCH IDENTIFICATION	
S1	① TARGET SYSTEM
	② DOWNLOAD
	③ MODEM
S2	↑ EIA
	↓ LOCAL ECHO OFF
S3	↓ LOCAL ECHO ON

CONNECTOR IDENTIFICATION	PLUG TYPE
P1	TARGET SYSTEM (EIA)
P2	MODEM (EIA)
P3	TERMINAL (EIA)

INTEGRATED CIRCUIT	
U1	SN75194 (EIA LINE RECEIVER)
U2	SN75188 (EIA LINE DRIVER)
U3, U4	MC4330 (OPTO ISOLATOR)
U5	CD4007AE (NOR GATE)
U6	CD4050AE (BUFFER)
U7, U8	CD4049AE (INVERTER)

Fig. 2 - Download switchbox circuit.

## CDP18S845

# MicroDOS Operating System

The Microboard Disk Operating System (MicroDOS) associated with the MicroDisk Development System MS2000 is a powerful and easy-to-use tool for software development. It is an interactive mass-memory storage system capable of dynamic file operation and management. Its commands, obtained from a system console or diskfile, reference files stored on the diskette. By means of its dynamic operating system, MicroDOS keeps track of changes in file size during software development and allocates disk space as needed. Disk space not needed by a file is freed and made available for use by a different file. The file operating system can have multiple input and output files open at the same time and can thereby provide the user with considerable design flexibility. MicroDOS supports two types of files; ASCII and binary. ASCII files contain only ASCII files such as assembly source or listing files. Binary files require half the space for storage and can be loaded twice as fast. Files may be defined as system, write protected, delete protected, and/or contiguous. A prime function of MicroDOS is to manage the resources of the development system so that the user does not have to. The devices handled by the operating system include: keyboard, line printer, and CRT screen. The operating system also provides a set of functions that can be called by a user program to perform utility operations such as open files, close files, and the like.

### MicroDOS System Ingredients

Use of the MicroBoard Disk Operating System (MicroDOS) requires a MicroDisk Development System MS2000. The software needed for MicroDOS operation includes the UT70 Utility Program, provided on ROM, and the programs provided on the MicroDOS System

Diskette. These programs include.

### On Disk:

1. MicroDOS Operating System (OP. SYS)
2. MicroDOS System Commands (CDSBIN, COPY, DEL, DIR, FREE, MERGE, PRINT, RENAME, SYSGEN, U, VERIFY)
3. MicroDOS Macro Disk Assembler (ASM8)
4. MicroDOS Disk Editor (EDIT)
5. Memory Save Program (MEM)
6. Diskette File Examination and Modify Program (EXAM)
7. Diskette Diagnostic Program (DIAG)
8. ASM4 to ASM8 Source Conversion Utility (CONASM)
9. Pertec to or from MicroDisk Transfer Utility (PERTEC)
10. Cassette to or from MicroDisk Transfer Utility (TAPED)
11. Memory Test Utility (MEMTST)
12. Diskette Format Utility (FORMAT)
13. Instructions for MicroDOS (HELP)
14. Twelve User Functions

### On ROM (UT70)

1. Disk Loader
2. I/O Transfer Routines (READ, WRITE)
3. UT70 Self-Test Routine

Detailed information on the MicroDOS operating system and the MS2000 development system can be found in the **User Manual for the RCA MicroDisk Development System, MPM-241.**

## CDP18SUT62, CDP18SUT63, CDP18SUT71

### Utility Firmware

The CDP18SUT62, CDP18SUT63, and CDP18SUT71 are Utility Programs each provided on a 2716 EPROM for use with RCA Microboard Computer Systems. The CDP18SUT62 is designed for use with the CDP18S601, CDP18S603, CDP18S606, or CDP18S608 Microboards. The CDP18SUT63 will run with any RCA CPU Microboard provided that the CDP18S661B VIS board is also in the system. CDP18SUT71 runs with any CPU Microboard which includes a UART, or with any of the other CPU boards, provided the CDP18S641 board is also in the system.

The Utility Program on the CDP18SUT62 and CDP18SUT63 allows the user to:

1. Inspect and modify memory.
2. Store and retrieve data on tape.
3. Start execution of the BASIC3 Interpreter, the Editor, the Assembler or a user-generated program at any address.
4. Debug programs.

The twelve commands available on the CDP18SUT62 and CDP18SUT63 are Memory Move, Memory Fill, Memory Substitute, Memory Display, Memory Insert,


Program Run, Read Tape, Write Tape, Rewind Tape, Run BASIC, Run Editor, and Run Assembler. Also included are Read and Type routines for communications between the systems and the data terminal and for I/O transfers.

The CDP18SUT71 enables the user to examine or alter memory, begin program execution at a given location, do I/O from the keyboard, or transfer data between disk and memory. In addition, it can set up half- or full-duplex operation, load the operating system, or perform a test on itself. These functions are accomplished through a series of monitor commands that are initiated by typing D, F, I, M, S, P, T, L, B, ?, !, R, or W. The functions include memory display (D), memory fill (F), memory insert (I), memory move (M), memory substitute (S), run program (P), self test (T), load operating system (L or B), do I/O from keyboard (? or !), and disk read (R) or write (W). Also included are the standard read and type routines that provide communication with the user's terminal. Finally, the monitor contains routines that communicate with the RCA MSIM 50 3<sup>1</sup>/<sub>2</sub> inch micro floppy disk drives through the CDP18S651 disk controller.

# Dual-In-Line Packages

## Dual-In-Line Plastic Packages

### E SUFFIX



### 16-Lead (E & F) (JEDEC MO-001-AC)

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.51	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
α	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.040	0.075		1.02	1.90
S	0.015	0.060		0.39	1.52

92CM-15967R4

### 18-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.155	0.200		3.94	5.08
A <sub>1</sub>	0.020	0.050		0.508	1.27
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.845	0.885		21.47	22.47
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
α	0°	15°	4	0°	15°
N	18		5	18	
N <sub>1</sub>	0		6	0	
S	0.015	0.060		0.39	1.52

92CS-30630

### 20-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.210	10	—	5.33
A <sub>1</sub>	0.010	—	10	0.254	—
A <sub>2</sub>	0.115	0.195		2.93	4.95
B	0.014	0.022		0.356	0.558
B <sub>1</sub>	0.045	0.070	3	1.15	1.77
C	0.008	0.015		0.204	0.381
D	0.925	1.040	4	23.49	26.42
D <sub>2</sub>	0.005	—	5	0.13	—
E	0.300	0.325	6	7.62	8.25
E <sub>1</sub>	0.240	0.280	7, 8	6.10	7.11
e <sub>1</sub>	0.090	0.110	9	2.29	2.79
e <sub>A</sub>	0.300 TP		10	7.62 TP	
e <sub>B</sub>	—	0.410	11	—	10.41
L	0.115	0.150	10	2.93	3.81
N	20		12	20	
S	—	—	13	—	—

92CM-35136

### NOTES:

1. Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines.
2. Protrusions (flash) on the base plane surface shall not exceed .25 mm (.010 in.).
3. The dimension shown is for full leads. "Half" leads

are optional at lead positions 1, N,  $\frac{N}{2} \pm 1$ .


4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed .25 mm (.010 in.).
5. This dimension is controlling when a particular combination of body length, lead width and lead spacing dimensions would allow lead material to overhang the ends of the package.
6. E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
7. Dimension E<sub>1</sub> does not include mold flash or protrusions.

8. Package body and leads shall be symmetrical around center line shown in end view within .25 mm (.010 in.).
9. Lead spacing e<sub>1</sub> shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
10. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within .25 mm (.010 in.) diameter for dimension e<sub>A</sub>.
11. e<sub>B</sub> is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
12. N is the maximum number of lead positions.
13. Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).

# Dual-In-Line Packages

## Dual-In-Line Side-Brazed Ceramic Packages

### D SUFFIX



### 16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	—	0.830		—	21.08
C	—	0.200		—	5.08
D	0.015	0.021		0.381	0.533
F	0.045	0.070	1	1.143	1.778
G	0.100	BSC	1	2.54	BSC
H	0.015	0.090		0.381	2.286
J	0.008	0.012	3	0.203	0.304
K	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
M	0°	15°		0°	15°
P	0.020	—		0.508	—
N	16			16	


92CS-31130

### 18-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.890	0.915		22.606	23.241
C	—	0.200		—	5.080
D	0.015	0.021		0.381	0.533
F	0.054	REF.	1	1.371	REF.
G	0.100	BSC	1	2.54	BSC
H	0.035	0.065		0.889	1.651
J	0.008	0.012	3	0.203	0.304
K	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
M	0°	15°		0°	15°
P	0.025	0.045		0.635	1.143
N	18			18	

92CS-27231R1

### 20-Lead



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.105	0.175	6	2.667	4.445
A <sub>1</sub>	0.025	0.055	6	0.635	1.397
B	0.015	0.021	—	0.381	0.533
B <sub>1</sub>	0.038	0.060	—	0.965	1.524
C	0.008	0.015	—	0.203	0.381
D	0.970	1.020	—	24.638	25.908
E	0.290	0.325	—	7.366	8.255
E <sub>1</sub>	0.280	0.310	5	7.112	7.874
e <sub>1</sub>	0.090	0.110	1	2.286	2.794
e <sub>A</sub>	0.300 TP		1, 2	7.620 TP	
L	0.125	0.175	6	3.175	4.445
L <sub>2</sub>	0.000	0.030	—	0.000	0.762
α	0°	15°	3	0°	15°
N	20		4	20	
Q <sub>1</sub>	0.005	—	—	0.127	—
S	0.030	0.065	—	0.762	1.651

92CM-35139


#### NOTES:

- Leads within 0.005" (0.13 mm) radius of True Position (T.P.) at gauge plane with maximum material condition and unit installed. Lead spacing e<sub>1</sub> shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards, or sockets.
- e<sub>A</sub> applies in zone L<sub>2</sub> when unit is installed.
- α applies to spread leads prior to installation.
- N is the number of terminal positions.
- E<sub>1</sub> does not include particles of package materials.
- This dimension shall be measured with the device seated in the seating plane gauge JEDEC Outline No. GS-3.

# Dual-In-Line Packages

## Dual-In-Line Ceramic Package

### D SUFFIX



**NOTES:**

Refer to JEDEC Publication No. 95 for Rules for Dimensioning Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).
- Leads within 0.005" (0.127 mm) radius of True Position (TP) at gauge plane with maximum material condition.
- e<sub>1</sub> and e<sub>A</sub> apply in zone L<sub>2</sub> when unit is installed.
- Applies to spread leads prior to installation.
- N is the maximum quantity of lead positions.
- N<sub>1</sub> is the quantity of allowable missing leads.

### 16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.120	0.160		3.05	4.06
A <sub>1</sub>	0.020	0.065		0.51	1.65
B	0.014	0.020		0.356	0.508
B <sub>1</sub>	0.035	0.065		0.89	1.65
C	0.008	0.012	1	0.204	0.304
D	0.745	0.785		18.93	19.93
E	0.300	0.325		7.62	8.25
E <sub>1</sub>	0.240	0.260		6.10	6.60
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.300 TP		2, 3	7.62 TP	
L	0.125	0.150		3.18	3.81
L <sub>2</sub>	0.000	0.030		0.000	0.76
a	0°	15°	4	0°	15°
N	16		5	16	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.050	0.085		1.27	2.15
S	0.015	0.060		0.39	1.52

92SS-4286R5

### 24-Lead

(JEDEC MO-015-AG)


SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.090	0.200		2.29	5.08
A <sub>1</sub>	0.020	0.070		0.51	1.78
B	0.015	0.020		0.381	0.508
B <sub>1</sub>	0.045	0.055		1.143	1.397
C	0.008	0.012	1	0.204	0.304
D	1.15	1.22		29.21	30.98
E	0.600	0.625		15.24	15.87
E <sub>1</sub>	0.480	0.520		12.20	13.20
e <sub>1</sub>	0.100 TP		2	2.54 TP	
e <sub>A</sub>	0.600 TP		2, 3	15.24 TP	
L	0.100	0.180		2.54	4.57
L <sub>2</sub>	0.000	0.030		0.00	0.76
a	0°	15°	4	0°	15°
N	24		5	24	
N <sub>1</sub>	0		6	0	
Q <sub>1</sub>	0.020	0.080		0.51	2.03
S	0.020	0.060		0.51	1.52

92CS-1994BR4

# Surface-Mounted Packages

### Q SUFFIX

## 44-Lead Plastic Chip-Carrier (P.C.C.)



DIMENSIONS IN PARENTHESES ARE MILLIMETER EQUIVALENTS OF THE BASIC INCH DIMENSIONS

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.165	0.180		4.191	4.572
A <sub>1</sub>	0.090	0.120		2.286	3.048
D	0.685	0.695		17.399	17.653
D <sub>1</sub>	0.650	0.656	3	16.510	16.662
D <sub>2</sub>	0.590	0.630		14.985	16.002
D <sub>3</sub>	0.500 REF.			12.700 REF.	
E	0.685	0.695		17.399	17.653
E <sub>1</sub>	0.650	0.656	3	16.510	16.662
E <sub>2</sub>	0.590	0.630		14.985	16.002
E <sub>3</sub>	0.500 REF.			12.700 REF.	

92CM-38140

**NOTES:**

- Leads to be in true position within 0.005 in. (0.127 mm) when measured using maximum lead width.
- All leads to be coplanar within .004 in. (0.102 mm).
- Does not include mold flash. Mold flash shall not exceed 0.006 in (0.152 mm).





## Extra Value Program

### The EVP Option

For systems designers, the key to cost-effective device procurement is often found in determining the right level of reliability. How much reliability? At what cost?

For the semiconductor manufacturer and user alike, the answer has always been the same. As much reliability as the application requires at the lowest practical cost.

The screening programs of RCA Quality Assurance Laboratories employ this philosophy to achieve CMOS reliability goals in both standard product and military Hi Rel product.

As both integrated circuits and their application become more complex, an increasing number of CMOS users find the cost effective answer to reliability re-

quirements in a new level of reliability screening. One which, for the intended use, is more effective than standard product but does not involve the higher costs required to achieve military reliability levels.

This cost-effective approach to enhance commercial reliability is provided by the RCA Extra Value Program.

The Extra Value Program adds a burn-in and additional testing to the comprehensive real time controls and test procedures carried out on standard plastic and ceramic product. In addition, after 100% post burn-in testing, a 5% max. PDA (percent defective allowed) is imposed. The enhanced product of the Extra Value Program is then Quality sampled to a 0.065% cumulative AQL.\*

Extra Value Screening		Extra Value product is identified with the suffix "X".		
Burn-in Time	160 hrs.		<b>Standard Designation</b>	<b>Extra Value Designation</b>
Temperature	125°C			
Bias Voltage		Plastic	CDP1802ACE MWS5114E2	CDP1802ACEX MWS5114E2X
CDP1800 "C" Product and MWS Devices	7V	Ceramic	CDP1802ACD MWS5114D2	CDP1802ACDX MWS5114D2X
CDP1800 "Non-C" Product	11V			

\*Cumulative AQL — Means functional plus parametric

### The Extra Value of Burn-In

Quality relates to the percentage of defective units at "time zero." It is a measure of devices dead-on-arrival (DOA). While the total absence of even a single defective unit in any lot of devices received from the semiconductor manufacturer may be the ideal goal, it is an impractical one.

Testing experience and a complete understanding of failure mechanisms tells us that every increment of improvement over the standard 0.15% AQL carries a price tag which becomes disproportionately high relative to the number of rejects it will eliminate.


Application experience shows that the simple reduction of AQL does in no way guarantee an improvement in field-failure rates.

Reliability, in contrast to the zero-time aspects of quality, is a measure of the maintenance of quality through time in actual system environment.

Component burn-in is effective in screening out temperature and time dependent mechanisms that would normally escape detection under a 100% final electrical test.


Thus, the Extra Value Program offers greater cost effectiveness in achieving field reliability than any program which relies solely on reduced outgoing or incoming inspection levels.

The basic theory of burn-in and the type of improvement which can be expected through reduced device infant mortality is depicted in the chart below.



## Extra Value Program

### Extra Value Program Product Flow



### EVP Application

The need to achieve the enhanced reliability resulting from burn-in screening must be determined by careful analysis of system design and application.

How many IC's are incorporated into the total system? How many devices on each board?

Is the proper device being used for the application?

What are the MTBF goals?

What failure rates are being experienced without screening?

Cost-effectiveness of using Extra Value CMOS can be determined by mutual analysis of the economic trade-offs made possible by the following features of the program:

- Available in both plastic and frit-seal ceramic packages.
- Offered on the industry's broadest line of circuit functions.
- 0.065% AQL cumulative.
- Reduction in PC board reworking through fewer line rejects.
- Lower warranty requirements through the elimination of infant mortality failures.
- Reduced incoming inspection cost by reduction or complete elimination of test procedures.
- Reduction of system failures and related service expenses and customer complaints.

### Extra Value Reliability Data

	FAILURE RATE	MTFF (HOURS)	DATA BASE (DEVICE HOURS)
<b>Plastic (85°C)</b>			
Standard	0.15%	660,000	1.3x10 <sup>8</sup> @ 85°C
EVP	0.04%	2,500,000	4.3x10 <sup>9</sup> @ 125°C
<b>(55°C)</b>			
EVP	0.0015%	63,000,000	Note 3
<b>Frit (125°C)</b>			
Standard	0.2%	500,000	4.0x10 <sup>4</sup> @ 200°C
EVP	0.06%	1,650,000	6.3x10 <sup>4</sup> @ 125°C

#### NOTES:

1. Failure rates are per 1000 hours at 60% confidence.
2. EVP reduced failure rates are due to both burn-in and reduced AQL limits.
3. 55°C data extrapolated from standard conditions using a 1.1 eV activation energy curve.

## Application Notes

Number	Title
ICAN-6315	COS/MOS Interfacing Simplified
ICAN-6416	An Introduction to Microprocessors and the RCA COSMAC COS/MOS Microprocessor
ICAN-6525	Guide to Better Handling and Operation of CMOS Integrated Circuits
ICAN-6536	Use of CMOS ROM'S CDP1831 and CDP1832 with the RCA Microprocessor Evaluation Kit CDP18S020
ICAN-6537	Use of CMOS RAM CDP1824 with Microprocessor Evaluation Kit CDP18S020
ICAN-6538	Use of the CDP1852 8-Bit I/O Port with RCA Microprocessor Evaluation Kit CDP18S020
ICAN-6539	Use of CMOS-SOS RAM CDP1822 with RCA Microprocessor Evaluation Kit CDP18S020
ICAN-6562	Register-Based Output Function for RCA COSMAC Microprocessors
ICAN-6565	Design of Clock Generators for Use with RCA COSMAC Microprocessor CDP1802
ICAN-6581	Power-On Reset/Run Circuits for the RCA CDP1802 COSMAC Microprocessor
ICAN-6595	Interfacing Analog and Digital Displays with CMOS Integrated Circuits
ICAN-6602	Interfacing COS/MOS with Other Logic Families
ICAN-6611	Keyboard Scan Routine for Use with RCA COSMAC Microterminal CDP18S021
ICAN-6632	Use of the CDP1854UART with RCA Microprocessor Evaluation Kit CDP18S020 or EK/Assembler-Editor Design Kit CDP180S024
ICAN-6635	Use of CMOS ROM'S CDP1833 and CDP1834 with the RCA Microprocessor Evaluation Kit CDP18S020 and the EK/Assembler-Editor Design Kit CDP18S024
ICAN-6656	COSMAC Software Development Program on GE Mark III Timesharing System
ICAN-6657	Use of the CDP1856 and CDP1857 Buffer/Separators in CDP1802 Microprocessor Systems
ICAN-6677	Software Control of Microprocessor-Based Realtime Clock
ICAN-6693	CDP1802-Based Designs Using the 8253 Programmable Counter/Timer
ICAN-6704	Optimizing Hardware/Software Trade-Offs RCA CDP1802 Microprocessor Applications
ICAN-6842	16-Bit Operations in the CDP1802 Microprocessor
ICAN-6847	Programming 2732 PROM'S with the CDP18S480 PROM Programmer
ICAN-6883	Simplified Design of Astable RC Oscillators Using the CD4060B or Two CMOS Inverters
ICAN-6889	Using Slower Memories with the VIS Display System
ICAN-6901	CDP1802 Microprocessor-Based Setback Thermostat
ICAN-6907	A Counter/Timer for COSMAC Systems
ICAN-6918	A Methodology for Programming COSMAC 1802 Applications Using Higher-Level Languages
ICAN-6925	Understanding and Using the CDP18U42 EPROM
ICAN-6928	Interfacing PLM Code to CDOS System Functions
ICAN-6934	Cassette Tape I/O for COSMAC Microprocessor Systems
ICAN-6943	Designing Minimum/Nonvolatile Memory Systems with CMOS Static RAM'S
ICAN-6953	An Introduction to the Video Interface System (VIS) Devices-CDP1869 and CDP1870
ICAN-6955	Using the COSMAC Microboard Battery-Backup RAM, CDP18S622
ICAN-6957	CDP1804 and CDP1805 Processors Improve System Performance and Lower Chip Count
ICAN-6968	New CMOS CDP1800-Series Processors Reduce Chip Count
ICAN-6970	Understanding and Using the CDP1855 Multiply/Divide Unit
ICAN-6971	New CMOS CDP1800-Series Processors Enhance System Performance
ICAN-6991	A Slave CDP1802 Serial Printer Buffer System
ICAN-7020	Multimicroprocessor-based Transistor Test Equipment
ICAN-7026	Microboard Equipment Control
ICAN-7029	Low-Power Techniques for Use with CMOS CDP1800-Based Systems
ICAN-7032	CDP1800-Based Video Terminal Using the RCA Video Interface System, VIS
ICAN-7038	A CDP1800-based CRT Controller
ICAN-7063	Understanding the CDP1851 Programmable I/O
ICAN-7067	VIS-A Commercially Competitive CRT Controller Chip Set
ICAN-7079	CDP1800-Series Multiprocessing for Maximum Performance
ICAN-7116	New CMOS Counting Functions for Real-Time Applications
ICAN-7144	Real-Time Interrupts Using the CDP1804A/5A/6A CMOS Microprocessor

## User Manuals

### Systems

**User Manual for the RCA-CDP1802 COSMAC Microprocessor**—Describes the microprocessor architecture, provides easy-to-use programming instructions, and illustrates practical methods of adding external memory and control circuits.

**MPM-201C** (8-3/8" x 10-7/8", 170 pages) .....\$5.00\*

**Fixed-Point Binary Arithmetic Subroutines for RCA COSMAC Microprocessors**—Provides 31 subroutines designed to be operated on RCA COSMAC Microprocessors: 15 for 16-bit 2's-complement arithmetic, 14 for utility, and 2 for format conversion.

**MPM-206A** (8-3/8" x 10-7/8", 48 pages) .....\$5.00\*

**Floating-Point Arithmetic Subroutines for RCA COSMAC Microprocessors**—Describes 18 subroutines and gives detailed information on their application. Ten are 32-bit floating-point arithmetic subroutines, 6 are for utility, and 2 are for format conversion.

**MPM-207** (8-3/8" x 10-7/8", 32 pages) .....\$2.00\*

**Instruction Guide for the COSMAC Macro Assembler (CMAC)**—Describes use of Macro Assembler on COSMAC Development System CDS II CDP18S005 to extend Level II COSMAC Resident Assembler RAL II by providing macro and conditional assembly capability and other new logical features.

**MPM-223A** (8-3/8" x 10-7/8", 20 pages) .....\$2.00\*

**Use of BASIC1 Compiler/Interpreter CDP18S834 with RCA COSMAC DOS Development System (CDS III)**—Describes BASIC1 language and gives detailed operation information on the compiler and interpreter.

**MPM-234** (8-3/8" x 10-7/8", 31 pages) .....\$2.00\*

**User Manual for the RCA COSMAC PLM 1800 High-Level-Language Compiler**—Describes the PLM 1800 High-Level Language and the Compiler implementation for it.

**MPM-239A** (8-3/8" x 10-7/8", 36 pages) .....\$2.00\*

**User Manual for the RCA MicroDisk Development System MS2000**—Describes in detail the hardware structure and the software features and commands of the MicroDisk Development System MS2000.

**MPM-241** (8-3/8" x 10-7/8", 144 pages) .....\$2.00\*

**User Manual for the RCA MicroEmulator MSE3001**—Describes the use of the MicroEmulator MSE3001, a powerful, modular, self-contained, portable emulator for simplifying and augmenting the development of hardware and software for microprocessor-based systems. The manual assumes that the reader has a good working knowledge of the CDP1800-series microprocessor and covers only the operation of the MSE3001 with 1800-series Personality Module.

**MPM-243** (8-3/8" x 10-7/8", 84 pages) .....\$2.00\*

**User Manual for the RCA COSMAC Microboard Computer Development System (MCDS) CDP18S693 and CDP18S694**—Describes in detail the hardware structure and the software features and commands of the Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694.

**MPM-293A** (8-3/8" x 10-7/8", 108 pages) .....\$10.00\*

**User Manual for the RCA Color Microboard Computer Development System CDP18S695**—Describes the hardware structure and the software features and commands of the Color Microboard Computer Development System CDP18S695.

**MPM-295** (8-3/8" x 10-7/8", 120 pages) .....\$10.00\*

**Use of BASIC1 Compiler/Interpreter CDP18S834V4 with the RCA MicroDisk Development System MS2000**—Similar to the CDP18S834 described in MPM-234, but is supplied on a MicroDisk and is designed to run on the RCA MS2000 MicroDisk Development System.

**MPM-834V4** (8-3/8" x 10-7/8", 32 pages) .....\$2.00\*

**VIS Interpreter CDP18S835 User Manual**—Describes the interpretive language developed specifically to support the CDP1869 and CDP1870/CDP1876, Video Interface System (VIS). The source code for this language is provided on diskette.

**MPM-835** (8-3/8" x 10-7/8", 32 pages) .....\$2.00\*

**VIS Interpreter CDP18S835V2 User Manual**—Provides the same information as the CDP18S835 except that the source code is provided on audio cassette compatible with the CDP18S694 and CDP18S695 Development Systems.

**MPM-835V2** (8-3/8" x 10-7/8", 48 pages) .....\$2.00\*

**BASIC2 High-Level-Language Interpreter CDP18S840 User Manual**—Describes the BASIC2 language and gives detailed operation information for the interpreter.

**MPM-840A** (8-3/8" x 10-7/8", 44 pages) .....\$5.00\*

**BASIC3 High-Level-Language Interpreter CDP18S841 User Manual**—Describes the BASIC3 language and gives detailed operation information for the interpreter which is supplied in two versions.

**MPM-841A** (8-3/8" x 10-7/8", 48 pages) .....\$5.00\*

**User Manual for the RCA-6800 Series Cross Assemblers CDP18S854 and CDP18S854V4**—Describes assembly language using illustrative examples and Backus-Naur Format (BNF) notation. A summary of symbols used in describing instructions used with the 6800-Series Cross Assembler, tables of instructions, and sample programs are included.

**MPM-854** (8-3/8" x 10-7/8", 48 pages) .....\$10.00\*

**Technical Specifications for the RCA HCMOS Microcomputer CDP68HC05C4**—Provides a detailed guide to this HCMOS microcontroller. It is written for electronics engineers and assumes a general familiarity with microcomputers and microcomputer programming. Each of the features of the CDP68HC05C4 are described in detail in separate sections of this manual. Charts for dynamic and static electrical characteristics are also shown. All information and data needed for hardware and software design are included in this manual.

**TSM-203** (8-3/8" x 10-7/8", 96 pages) .....1.70\*

\*Prices are net (U.S. only) and are subject to change without notice at our discretion.

# RCA Authorized Distributors

## U.S. and Canada

### U.S.

#### ALABAMA

**Hamilton Avnet Electronics**  
4940 Research Drive  
Huntsville, AL 35805  
Tel: (205) 837-7210

#### ARIZONA

**Hamilton Avnet Electronics**  
505 South Madison Drive  
Tempe, AZ 85281  
Tel: (602) 231-5100

**Kieruff Electronics, Inc.**  
4134 East Wood Street  
Phoenix, AZ 85040  
Tel: (602) 243-4101

**Schweber Electronics Corp.**  
11049 N. 23rd Drive, Suite 1100,  
Phoenix, AZ 85029  
Tel: (602) 997-4874

**Sterling Electronics, Inc.**  
3501 E. Broadway Road,  
Phoenix, AZ 85040  
Tel: (602) 268-2121

**Wyle Electronics Marketing Group**  
8155 North 24th Avenue  
Phoenix, AZ 85021  
Tel: (602) 249-2232

#### CALIFORNIA

**Arrow Electronics, Inc.**  
9511 Ridge Haven Court  
San Diego, CA 92123  
Tel: (714) 565-6928

**Arrow Electronics, Inc.**  
521 Weddell Drive  
Sunnyvale, CA 94086  
Tel: (408) 745-6600

**Arrow Electronics, Inc.**  
19748 Dearborn Street  
North Ridge Business Center  
Chatsworth, CA 91311  
Tel: (213) 701-7500

**Avnet Electronics**  
20501 Plummer Street  
Chatsworth, CA 91311  
Tel: (818) 700-2600

**Avnet Electronics**  
350 McCormick Avenue  
Costa Mesa, CA 92626  
Tel: (714) 754-6051

**Hamilton Electro Sales**  
3170 Pullman Street  
Costa Mesa, CA 92626  
Tel: (714) 641-4107

**Hamilton Avnet Electronics**  
1175 Bordeaux Drive  
Sunnyvale, CA 94086  
Tel: (408) 743-3300

**Hamilton Avnet Electronics**  
4545 Viewridge Avenue  
San Diego, CA 92123  
Tel: (714) 571-7510

**Hamilton Electro Sales**  
10912 W. Washington Blvd.  
Culver City, CA 90230  
Tel: (213) 558-2121

**Hamilton Avnet Electronics**  
4103 Northgate Boulevard,  
Sacramento, CA 95834  
Tel: (916) 920-3150

**Kieruff Electronics, Inc.**  
2585 Commerce Way  
Los Angeles, CA 90040  
Tel: (213) 725-0325

**Kieruff Electronics, Inc.**  
3969 E. Bayshore Road  
Palo Alto, CA 94303  
Tel: (415) 968-6292

**Kieruff Electronics, Inc.**  
8797 Balboa Avenue  
San Diego, CA 92123  
Tel: (714) 278-2112

**Kieruff Electronics, Inc.**  
14101 Franklin Avenue  
Tustin, CA 92680  
Tel: (714) 731-5711

**Schweber Electronics Corp.**  
17822 Gillette Avenue  
Irvine, CA 92714  
Tel: (714) 863-0200

**Schweber Electronics Corp.**  
3110 Patrick Henry Drive  
Santa Clara, CA 95050  
Tel: (408) 748-4700

**Wyle Electronics Marketing Group**  
124 Maryland Avenue  
El Segundo, CA 90245  
Tel: (213) 322-8100

**Wyle Electronics Marketing Group**  
9525 Chesapeake Drive  
San Diego, CA 92123  
Tel: (714) 565-9171

**Wyle Electronics Marketing Group**  
3000 Bowers Avenue  
Santa Clara, CA 95052  
Tel: (408) 727-2500

**Wyle Electronics Marketing Group**  
17872 Cowan Avenue  
Irvine, CA 92714  
Tel: (714) 863-9953

#### COLORADO

**Arrow Electronics, Inc.**  
1390 So. Potomac Street  
Suite 136  
Aurora, CO 80012  
Tel: (303) 696-1111

**Hamilton Avnet Electronics**  
8765 E. Orchard Road  
Suite 708  
Englewood, CO 80111  
Tel: (303) 740-1000

**Kieruff Electronics, Inc.**  
7060 So. Tucson Way  
Englewood, CO 80112  
Tel: (303) 790-4444

**Wyle Electronics Marketing Group**  
451 East 124th Avenue  
Thornton, CO 80241  
Tel: (303) 457-9953

#### CONNECTICUT

**Arrow Electronics, Inc.**  
12 Beaumont Road  
Wallingford, CT 06492  
Tel: (203) 265-7741

**Hamilton Avnet Electronics**  
Commerce Drive,  
Commerce Industrial Park,  
Danbury, CT 06810  
Tel: (203) 797-2800

**Kieruff Electronics, Inc.**  
169 North Plains Industrial Road  
Wallingford, CT 06492  
Tel: (203) 265-1115

**Milgray Electronics, Inc.**  
378 Boston Post Road  
Orange, CT 06477  
Tel: (203) 795-0711

**Schweber Electronics Corp.**  
Finance Drive,  
Commerce Industrial Park,  
Danbury, CT 06810  
Tel: (203) 792-3500

#### FLORIDA

**Arrow Electronics, Inc.**  
1001 NW 62nd Street, Suite 108  
Ft. Lauderdale, FL 33309  
Tel: (305) 776-7790

**Arrow Electronics, Inc.**  
50 Woodlake Dr., West-Bldg. B  
Palm Bay, FL 32905  
Tel: (305) 725-1480

#### \*Chip Supply

1607 Forsythe Road  
Orlando, FL 32807  
Tel: (305) 275-3810

**Hamilton Avnet Electronics**  
6801 NW 15th Way  
Ft. Lauderdale, FL 33309  
Tel: (305) 971-2900

**Hamilton Avnet Electronics**  
3197 Tech Drive, No.  
St. Petersburg, FL 33702  
Tel: (813) 576-3930

**Kieruff Electronics, Inc.**  
3247 Tech Drive  
St. Petersburg, FL 33702  
Tel: (813) 576-1966

**Milgray Electronics, Inc.**  
1850 Lee World Center  
Suite 104  
Winter Park, FL 32789

Tel: (305) 647-5747

**Schweber Electronics Corp.**  
2830 North 28th Terrace  
Hollywood, FL 33020  
Tel: (305) 927-0511

#### GEORGIA

**Arrow Electronics, Inc.**  
2979 Pacific Drive  
Norcross, GA 30071  
Tel: (404) 449-8252

**Hamilton Avnet Electronics**  
5825D Peach Tree Corners  
Norcross, GA 30092  
Tel: (404) 447-7503

**Schweber Electronics Corp.**  
303 Research Drive  
Suite 210  
Norcross, GA 30092  
Tel: (404) 449-9170

#### ILLINOIS

**Arrow Electronics, Inc.**  
492 Lunt Avenue  
Schaumburg, IL 60193  
Tel: (312) 397-3440

\*Chip distributor only.

# RCA Authorized Distributors

## U.S. and Canada (Cont'd)

### U.S. NEW YORK

**Hamilton Avnet Electronics**  
933 Motor Parkway  
Hauppauge, L.I., NY 11788  
Tel: (516) 231-9800

**Hamilton Avnet Electronics**  
333 Metro Park  
Rochester, NY 14623  
Tel: (716) 475-9130

**Hamilton Avnet Electronics**  
16 Corporate Circle  
East Syracuse, NY 13057  
Tel: (315) 437-2641

**Milgray Electronics, Inc.**  
77 Schmitt Blvd.  
Farmingdale, L.I., NY 11735  
Tel: (516) 420-9800

**Schweber Electronics Corp.**  
Two Townline Circle  
Rochester, NY 14623  
Tel: (716) 424-2222

**Schweber Electronics Corp.**  
Jericho Turnpike  
Westbury, L.I., NY 11590  
Tel: (516) 334-7474

**Summit Distributors, Inc.**  
916 Main Street  
Buffalo, NY 14202  
Tel: (716) 884-3450

### NORTH CAROLINA

**Arrow Electronics, Inc.**  
5240 Greensdairy Road  
Raleigh, NC 27604  
Tel: (919) 876-3132

**Hamilton Avnet Electronics**  
3510 Spring Forest Road  
Raleigh, NC 27604  
Tel: (919) 878-0810

**Kierulff Electronics Inc.**  
One North Commerce Center  
5249 North Boulevard  
Raleigh, NC 27604  
Tel: (919) 872-8410

**Schweber Electronics Corp.**  
5285 North Boulevard  
Raleigh, NC 27604  
Tel: (919) 876-0000

### OHIO

**Arrow Electronics, Inc.**  
7620 McEwen Road  
Centerville, OH 45459  
Tel: (513) 435-5563

**Arrow Electronics, Inc.**  
6238 Cochran Road  
Solon, OH 44139  
Tel: (216) 248-3990

**Hamilton Avnet Electronics, Inc.**  
4588 Emery Industrial Parkway  
Warrensville Hts., OH 44128  
Tel: (216) 831-3500

**Hamilton Avnet Electronics**  
954 Senate Drive  
Dayton, OH 45459  
Tel: (513) 433-0610

**Hughes-Peters, Inc.**  
481 East Eleventh Avenue  
Columbus, OH 43211  
Tel: (614) 294-5351

**Kierulff Electronics, Inc.**  
23060 Miles Road  
Cleveland, OH 44128  
Tel: (216) 587-6558

**Schweber Electronics Corp.**  
23880 Commerce Park Road  
Beachwood, OH 44122  
Tel: (216) 464-2970

### OKLAHOMA

**Kierulff Electronics, Inc.**  
Metro Park 12318 East 60th  
Tulsa, OK 74145  
Tel: (918) 252-7537

### OREGON

**Hamilton Avnet Electronics**  
6024 S.W. Jean Road,  
Bldg. B-Suite J,  
Lake Oswego, OR 97034  
Tel: (503) 635-8157

**Wyle Electronics Marketing Group**  
5289 N.E. Ezram Young Parkway  
Hillsboro, OR 97123  
Tel: (503) 640-6000

### PENNSYLVANIA

**Arrow Electronics, Inc.**  
650 Seco Road  
Monroeville, PA 15146  
Tel: (412) 856-7000

**Herbach & Rademan, Inc.**  
401 East Erie Avenue  
Philadelphia, PA 19134  
Tel: (215) 426-1700

**Schweber Electronics Corp.**  
231 Gibraltar Road  
Horsham, PA 19044  
Tel: (215) 441-0600

### TEXAS

**Arrow Electronics, Inc.**  
13715 Gamma Road  
Dallas, TX 75234  
Tel: (214) 386-7500

**Arrow Electronics, Inc.**  
10899 Kinghurst Dr., Suite 100  
Houston, TX 77099  
Tel: (713) 530-4700

**Hamilton Avnet Electronics**  
2401 Rutland Drive  
Austin, TX 78758  
Tel: (512) 837-8911

**Hamilton Avnet Electronics**  
2111 West Walnut Hill Lane  
Irving, TX 75060  
Tel: (214) 659-4111

**Hamilton Avnet Electronics**  
8750 Westpark  
Houston, TX 77063  
Tel: (713) 975-3515

**Kierulff Electronics, Inc.**  
3007 Longhorn Blvd., Suite 105  
Austin, TX 78758  
Tel: (512) 835-2090

**Kierulff Electronics, Inc.**  
9610 Skillman Avenue  
Dallas, TX 75243  
Tel: (214) 343-2400

**Kierulff Electronics, Inc.**  
10415 Landsbury Drive, Suite 210  
Houston, TX 77099  
Tel: (713) 530-7030

**Schweber Electronics Corp.**  
4202 Beltway,  
Dallas, TX 75234  
Tel: (214) 661-5010

**Schweber Electronics Corp.**  
10625 Richmond Ste. 100  
Houston, TX 77042  
Tel: (713) 784-3600

**Sterling Electronics, Inc.**  
2335A Kramer Lane, Suite A  
Austin, TX 78758  
Tel: (512) 836-1341

**Sterling Electronics, Inc.**  
11090 Stemmons Freeway  
Stemmons at Southwell  
Dallas, TX 75229  
Tel: (214) 243-1600

**Sterling Electronics, Inc.**  
4201 Southwest Freeway  
Houston, TX 77027  
Tel: (713) 627-9800

**Wyle Electronics Marketing Group**  
1840 Greenville Avenue  
Richardson, TX 75081  
Tel: (214) 235-9953

### UTAH

**Hamilton Avnet Electronics**  
1585 West 2100 South  
Salt Lake City, UT 84119  
Tel: (801) 972-2800

**Kierulff Electronics, Inc.**  
2121 S. 3600 West Street  
Salt Lake City, UT 84119  
Tel: (801) 973-6913

**Wyle Electronics Marketing Group**  
1959 South 4130 West Unit B  
Salt Lake City, UT 84104  
Tel: (801) 974-9953

### WASHINGTON

**Arrow Electronics, Inc.**  
14320 N.E. 21st Street  
Bellevue, WA 98005  
Tel: (206) 643-4800

**Hamilton Avnet Electronics**  
14212 N.E. 21st Street  
Bellevue, WA 98005  
Tel: (206) 453-5874

**Kierulff Electronics, Inc.**  
1005 Andover Park E.  
Tukwila, WA 98188  
Tel: (206) 575-4420

**Robert E. Priebe Co.**  
2211 Fifth Avenue  
Seattle, WA 98121  
Tel: (206) 682-8242

**Wyle Electronics Marketing Group**  
1750 132nd Avenue, N.E.  
Bellevue, WA 98005  
Tel: (206) 453-8300

### WISCONSIN

**Arrow Electronics, Inc.**  
434 West Rawson Avenue  
Oak Creek, WI 53154  
Tel: (414) 764-6600

## RCA Authorized Distributors

### Europe, Middle East, and Africa(Cont'd)

<b>Italy</b>	<b>LASI Elettronica SpA</b> Viale Lombardia 1 20092 Cinisello Balsamo (MI) Tel: (02) 61.20.441-5 <b>Silverstar Ltd.</b> Via dei Gracchi 20, 20146 Milano Tel: (02) 49 96	<b>Portugal</b>	<b>Cristalonica</b> <b>Componentes de Radio</b> <b>e Televisao, Lda</b> Rua Bernardim Ribeiro, 25 1100 Lisbon Tel: (019) 53 46 31	<b>Gothic Crellon Electronics Ltd.</b> 380 Bath Road, Slough, Berks SL1 6JE Tel: <b>Burnham (06286) 4434</b> <b>Jermyn Distribution</b> Vestry Industrial Estate Sevenoaks, Kent TN14 5EU Tel: <b>Sevenoaks (0732) 450144</b> <b>Macro Marketing Ltd.</b> Burnham Lane Slough, Berkshire SL1 6LN Tel: <b>Burnham (06286) 4422</b>
<b>Kuwait</b>	<b>Morad Yousuf Behbehani</b> P.O. Box 146 Kuwait	<b>South Africa</b>	<b>Allied Electronic</b> <b>Components (PTY) Ltd.</b> P.O. Box 6387 Dunswart 1508 Tel: (011) 528-661	<b>†Power Technology Ltd.</b> Norbain House Boulton Road Reading, Berkshire RG2 0LT Tel: (0734) 866766
<b>Morocco</b>	<b>Societe d'Equipement Mecanique</b> <b>et Electrique SA (S.E.M.E.)</b> rue Ibn Batouta 29 Casablanca Tel: (212) 22.08.65	<b>Spain</b>	<b>Kontron S.A.</b> Salvatierra 4 Madrid 34 Tel: 1/729.11.55	<b>STC Electronics Services</b> Edinburgh Way Harlow, Essex, CM20 2DF Tel: <b>Harlow (0279) 26777</b>
<b>The Netherlands</b>	<b>Koning en Hartman</b> <b>Elektrotechniek BV</b> P.O. Box 43220 NL - 2504 AE The Hague Tel: 70-210101 <b>Vekano BV</b> Postbus 6115, 5600 HC Eindhoven Tel: (40) 81 09 75	<b>Sweden</b>	<b>Ferner Electronics AB</b> Snornakarvagren 35 P.O. Box 125 16126 Bromma Stockholm Tel: 08/80 25 40	<b>VSI Electronics Ltd.</b> Roydonbury Industrial Park Horsecroft Road Harlow, Essex CM19 5BY Tel: <b>Harlow (0279) 29666</b>
<b>Norway</b>	<b>National Elektro A/S</b> P.O. Box 53, Ulvenveien 75 Okern, Oslo 5 Tel: (472) 64 49 70	<b>Switzerland</b>	<b>Baerlocher AG</b> Forrlibuckstrasse 110 8005 Zurich Tel: (01) 42 99 00	<b>Yugoslavia</b>
		<b>Turkey</b>	<b>Teknim Company Ltd.</b> Riza Sah Pehlevi Caddesi 7 Kavaklidere Ankara Tel: 27.58.00	<b>Avtotehna</b> P.O. Box 593, Celovska 175 61000 Ljubljana Tel: (061) 552 341
		<b>U.K.</b>	<b>ACCESS Electronic Components Ltd.</b> Austin House, Bridge Street Hitchin, Hertfordshire SG5 2DE Tel: Hitchin (0462) 31 221	<b>Zambia</b>
				<b>African Technical Associates Ltd.</b> Stand 5196 Luanshya Road Lusaka
				<b>Zimbabwe</b>
				<b>BAK Electrical Holdings (Pvt) Ltd.</b> 30 Pioneer Street Harare

†Power Specialist

### Asia Pacific

<b>Australia</b>	<b>AWA Microelectronics</b> 348 Victoria Road Rydalmere N.S.W. 2116 <b>Amtron Tyree Pty. Ltd.</b> 176 Botany Street, Waterloo, N.S.W. 2017	<b>Japan</b>	<b>Okura &amp; Company Ltd.</b> 3-6 Ginza, Nichome, Chuo-Ku Tokyo 104	<b>Singapore</b>
<b>Bangladesh</b>	<b>Electronic Engineers &amp; Consultants Ltd.</b> 103 Elephant Road, 1st Floor Dacca 5	<b>Korea</b>	<b>Panwest Company, Ltd.</b> C.P.O. Box 3358 Room 603, Sam Duk Building 131, Da-Dong, Chung-Ku Seoul, Republic of South Korea	<b>Device Electronics Pte. Ltd.</b> 101 Kitchener Road No. 02-04 Singapore 0820 <b>Microtronics Asso. Pte. Ltd.</b> Block 1003, Unit 35B Aljunied Avenue 5 Singapore 1438
<b>Hong Kong</b>	<b>Gibb Livingston &amp; Co., Ltd.</b> 77 Leighton Road Leighton Centre P.O. Box 55 <b>Hong Kong Electronic Components Co.</b> Flat A Yun Kai Bldg. 1/ F1 466-472 Nathan Road Kowloon	<b>Nepal</b>	<b>Continental Commercial Distributors</b> Durbar Marg. Kathmandu	<b>Sri Lanka</b>
<b>India</b>	<b>Photophone Ltd.</b> 179-5 Second Cross Road Lower Palace Orchards Bangalore 560 003	<b>New Zealand</b>	<b>AWA NZ Ltd.</b> N.Z. P.O. Box 50-248 Porirua	<b>C.W. Mackie &amp; Co. Ltd.</b> 36 D.R. Wijewardena Mawatha Colombo 10
<b>Indonesia</b>	<b>NVPD Soedarpo Corp.</b> Samudera Indonesia Building JL Letten, Jen. S Parman No. 35 Slipi Jakarta Barat	<b>Philippines</b>	<b>Philippine Electronics Inc.</b> P.O. Box 498 3rd Floor, Rose Industrial Bldg., 11 Pioneer St. Pasig, Metro Manila <b>Semitronics Philippines</b> 216 Ortego Street San Juan 3134, Metro Manila	<b>Taiwan</b>
				<b>Delta Engineering Ltd.</b> No. 42 Hsu Chang Street 8th Floor, Taipei <b>Multitech International Corp.</b> No. 315, Fu Shing North Road Taipei
				<b>Thailand</b>
				<b>Anglo Thai Engineering Ltd.</b> 2160 Ramkambaeng Road Highway Hua Mark, Bangkok <b>Better Pro Co. Ltd.</b> 71 Chakkawat Road Wat Tuk, Bangkok

## RCA Manufacturers' Representatives

**Alabama**

**Electronic Sales, Inc.(ESI)**  
303 Williams Avenue  
Suite 422  
Huntsville, AL 35801  
Tel: (205) 533-1735

**California**

**CK Associates**  
8333 Clairemont Mesa Blvd.  
Suite 102  
San Diego, CA 92111  
Tel: (619) 279-0420

**Connecticut**

**New England Technical Sales (NETS)**  
240 Pomeroy Avenue  
Meriden, CT 06450  
Tel: (203) 237-8827

**Florida**

**G.F. Bohman Assoc., Inc.**  
130 N. Park Avenue  
Apopka, FL 32703  
Tel: (305) 886-1882

**G.F. Bohman Assoc., Inc.**  
2020 W. McNab Road  
Ft. Lauderdale, FL 33309  
Tel: (305) 979-0008

**Georgia**

**Electronic Sales, Inc.(ESI)**  
3188 Terrace Court  
Norcross, GA 30092  
Tel: (404) 448-6554

**Kansas**

**Electri-Rep**  
7070 W. 107th Street  
Suite 160  
Overland Park, KS 66212  
Tel: (913) 649-2168

**Massachusetts**

**New England Technical Sales (NETS)**  
135 Cambridge Street  
Burlington, MA 01803  
Tel: (617) 272-0434

**Minnesota**

**Comprehensive Technical Sales**  
8053 Bloomington Freeway  
Minneapolis, MN 55420  
Tel: (612) 888-7011

**New Jersey**

**Astrorep, Inc.**  
717 Convery Blvd.  
Perth Amboy, NJ 08861  
Tel: (201) 826-8050

**New York**

**Astrorep, Inc.**  
103 Cooper Street  
Babylon, L.I., NY 11704  
Tel: (516) 422-2500

**North Carolina**

**Electronic Sales, Inc.(ESI)**  
1209 H Village Greenway  
Cary, NC 27511  
Tel: (919) 467-8486

**Ohio**

**Lyons Corporation**  
4812 Frederick Road  
Suite 101  
Dayton, OH 45414  
Tel: (513) 278-0714

**Lyons Corporation**  
4615 W. Streetsboro Road  
Richfield, OH 44286  
Tel: (216) 659-9224

**Utah**

**Simpson Assocs.**  
7324 So. 1300 E.  
Suite 350  
Midvale, UT 84047  
Tel: (801) 566-3691

**Washington**

**Vantage Corp.**  
300 120th Avenue N.E.  
Bldg. 7, Suite 207  
Bellevue, WA 98005  
Tel: (206) 455-3460



**RCA** Solid  
State

# DATABOOK

CMOS Microprocessors, Memories and Peripherals

