




# Microprocessors • Memories • Peripherals



# RCA CMOS LSI Microprocessors, Memories, Peripherals

This DATABOOK contains full information on CMOS LSI products (microprocessors, memories, and peripherals) currently available from RCA Solid State Division. An Index to Products provides a complete listing of types.

The Index to Products is followed by several pages of general product information that includes photographs showing the package options available for RCA CMOS LSI products, a Product Overview that summarizes the basic features and complement of each category of products, and a Product Classification Chart that groups integrated circuits and systems according to product type and intended function. Next, a Cross-Reference Guide lists popular memory integrated circuits supplied by other manufacturers together with a recommended RCA replacement type. The DATABOOK then includes a general discussion of Operating and Handling Considerations for CMOS Integrated Circuits.

Five separate data sections provide definitive ratings, electrical characteristics, and user information for the (1) 1800 series of microprocessors and microcomputers, (2) 1800 series memories, (3) 1800 series peripherals, (4) general-purpose memories, and (5) 6805 series LSI products.

Within each data section, the data pages for individual integrated circuits are grouped in alphanumerical sequence of type numbers.

The DATABOOK also contains selected application note abstracts on RCA LSI products and dimensional outlines of all packages in which RCA LSI products are supplied.

# **Table of Contents**

**General Guide to** RCA LSI Products

**1800-Series Microprocessors** and Microcomputers

1800-Series Memories

1800-Series Peripherals

**General-Purpose Memories** 

6805-Series LSI Products

Supplementary Information

**RCA Sales Offices. Authorized Distributors and** Manufacturers' Representatives

Solid | Somerville, NJ • Brussels • Paris • London State | Hamburg • Sao Paulo • Hong Kong

Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of RCA.

The device data shown for some types are indicated as preliminary, advance, or objective. **Preliminary data** are intended for guidance purposes in evaluating devices for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. **Advance** or **Objective data** are intended for engineering evaluation of types in the initial stages of design. The type designations and data are subject to change, unless otherwise arranged. No obligations are assumed for notice of change or future manufacture of these devices. For current information on the status of preliminary or objective programs, please contact your local RCA sales office.

Copyright 1982 by RCA Corporation (All rights reserved under Pan-American Copyright Convention)

Trademark(s)®Registered Marca(s) Registrada(s)

Printed in USA/10-82

# General Guide to RCA LSI Products 1

P	ag	16

Index to Products	
Packages and Ordering Information	
Product Overview	
Product Classification Chart	
Cross-Reference Guide	
Operating and Handling Considerations	

# **Index to Products**

Part No.	Page No. De		File No.	Part No.	Page No.	Description	File No.
CD4036A CD4039A CD4061A CD40061 CD40061A	376 4 x 8 RAM 376 4 x 8 RAM 383 256 x 1 RAM 391 256 x 1 RAM 391 256 x 1 RAM	1 	613 613 786 1188 1188	CDP1854C CDP1855 CDP1855C CDP1856 CDP1856C	232 232 245	UART 8-Bit Programmable MDU 8-Bit Programmable MDU 4-Bit Bus Buffer/Separator 4-Bit Bus Buffer/Separator	1193 1053 1053 1192 1192
CD40114B CDM5332 CDM5333 CDM6116-1 CDM6116-2	396 16 x 4 RAM 401 4096 x 8 RO 401 4096 x 8 RO 407 2048 x 8 RA 407 2048 x 8 RA	M 1 M 1 M 1	1116 1366 1366 1372 1372	CDP1857 CDP1857C CDP1858 CDP1858C CDP1859	245 250 250	4-Bit Bus Buffer/Separator 4-Bit Bus Buffer/Separator 4-Bit Latch/Decoder 4-Bit Latch/Decoder 4-Bit Latch/Decoder	1192 1192 1127 1127 1127
CDP1802A CDP1802AC CDP1802BC CDP1804AC	Ctr/Tmr	orocessor 1 processor 1 comp/ROM/RAM/	1305 1305 1342 1371	CDP1859C CDP1861C CDP1862C CDP1863	258 266 271	4-Bit Latch/Decoder Video Display Controller Color Generator Controller 8-Bit Progr'ble Frequency Generator	1127 1223 1181 1179
CDP1805C CDP1805AC CDP1806C	84 8-Bit Microp 103 8-Bit Microp 84 8-Bit Microp		1349 1370 1349	CDP1863C CDP1864C		8-Bit Progr'ble Frequency Generator PAL Video Display Controller	1179 1196
CDP1806AC CDP1821 CDP1821C	103 8-Bit Microp 128 1K x 1 RAM 128 1K x 1 RAM	processor 1 1	1370 1200 1200	CDP1866 CDP1866 CDP1867 CDP1867	286 286 286	4-Bit Latch/Decoder 4-Bit Latch/Decoder 4-Bit Latch/Decoder 4-Bit Latch/Decoder 4-Bit Latch/Decoder	1112 1112 1112 1112
CDP1822 CDP1822C CDP1823 CDP1823C CDP1824	134 256 x 4 RAM 134 256 x 4 RAM 141 128 x 8 RAM 141 128 x 8 RAM 147 32 x 8 RAM	1 1 1 1	1074 1074 1198 1198 1103	CDP1868 CDP1868C CDP1869 CDP1869C	286 286 295	4-Bit Latch/Decoder 4-Bit Latch/Decoder Video Interface System Video Interface System	1112 1112 1112 1197 1197
CDP1824C CDP1826C CDP1831 CDP1831C CDP1832	147 32 x 8 RAM 153 64 x 8 RAM 160 512 x 8 ROM 160 512 x 8 ROM 164 512 x 8 ROM	1 1 1	1103 1311 1104 1104 1145	CDP1870 CDP1870C CDP1871A CDP1871AC CDP1872C	295 312 312 320	Video Interface System Video Interface System Keyboard Encoder Keyboard Encoder 8-Bit Input Port	1197 1197 1374 1374 1255
CDP1832C CDP1833 CDP1833BC CDP1833C CDP1834 CDP1834C	168 Mask-Progr 168 Mask-Progr 174 Mask-Progr	ble, 1K x 8 ROM 1	1145 1135 1135 1135 1143	CDP1873C CDP1874C CDP1875C CDP1876 CDP1876C CDP1877	320 320 295 295	1 of 8 Binary Decoder 8-Bit Input Port 8-Bit Output Port Video Interface System Video Interface System Progr'ble Interrupt Controller	1248 1255 1255 1197 1197 1319
CDP1835C CDP1837C CDP1851 CDP1851C	177 Mask-Progr 183 Mask-Progr 190 Programma 190 Programma	ble, 2K x 8 ROM ble, 4K x 8 ROM ble I/O ble I/O	1267 1381 1056 1056	CDP1877C CDP1878 CDP1878C CDP1879 CDP1879C	338 338 351	Progr'ble Interrupt Controller Dual Counter-Timer Dual Counter-Timer Real-Time Clock Real-Time Clock	1319 1341 1341 1360 1360
CDP1852 CDP1852C CDP1853 CDP1853C CDP1854	203 Byte-Wide I 203 Byte-Wide I 210 N-Bit 1 of 8 210 N-Bit 1 of 8 214 UART	O Port Decoder Decoder	1166 1166 1189 1189 1193	CDP1881 CDP1881C CDP1882 CDP1882C CDP6402	365 365 365 365	6-Bit Latch/Decoder 6-Bit Latch/Decoder 6-Bit Latch/Decoder 6-Bit Latch/Decoder UART	1367 1367 1367 1367 1328

# Index to Products (Cont'd)

Part No.	Page No.	Description	File No.	Part No.	Page No.	Description	File No.
CDP6402C	367 UART	•	1328	MWS5101DL	.3 412	256 x 4 RAM	1106
CDP65516	434 2K x 8	ROM	1376	MWS5101EL	<b>2</b> 412	256 x 4 RAM	1106
CDP6805E2	442 8-Bit	Micropro/RAM/Ctr/Tmr	1363	MWS5101EL	<b>3</b> 412	256 x 4 RAM	1106
CDP6805F2		Microcomp/ROM/RAM/		MWS5101AE	L2 419	256 x 4 RAM	1207
	Ctr/T		1369	MW\$5101AE	<b>)L3</b> 419	256 x 4 RAM	1207
CDP6805G2		Microcomp/ROM/RAM/	4004	MWS5101AE	<b>L2</b> 419	256 x 4 RAM	1207
	Ctr/T	mr	1364	MWS5101AE	<b>L3</b> 419	256 x 4 RAM	1207
CDP6818		Time Clock/RAM	1375	MWS5114-1	426	1K x 4 RAM	1325
CDP6823		el Interface	1377	MWS5114-2	426	1K x 4 RAM	1325
MWS5101DL	<b>.2</b> 412 256 x	4 RAM	1106	MWS5114-3	426	1K x 4 RAM	1325

# **Package and Ordering Information**

## **Packages**

D Suffix
Dual-In-Line Size-Brazed Ceramic Packages




16-, 18-, 22-, 24-, 28-, and 40-lead versions

E Suffix Plastic Dual-In-Line Packages



16-, 18-, 22-, 24-, and 40-lead versions

H Suffix Chip



#### **Ordering Information**

RCA CMOS microprocessor and memory integrated circuits are available in one or more of the following package styles and are identified by the Suffix Letters indicated: dual-in-line size-brazed ceramic, dual-in-line welded-seal ceramic, dual-in-line plastic, flat-pack ceramic, leadless chip-carrier ceramic and in chip form. The available package styles for any specific type are given in the technical data for that type.

When ordering CMOS devices, it is important that the appropriate suffix letter be affixed to the type number of the device required. For example a CDP1802A in a dual-in-line ceramic package will be identified as the CDP1802AD.

D Suffix
Dual-In-Line Welded-Seal Ceramic Packages



16- and 24-lead versions

K Suffix 24-Lead Ceramic Flat Pack



CD4036A and CD4039A only

L SUFFIX — LEADLESS-CHIP-CARRIER CERAMIC PACKAGE





PACKAGE	SUFFIX LETTERS
Dual-In-Line Welded-Seal or Side-Brazed Ceramic	D
Dual-In-Line Plastic	E
Chip	н
Ceramic Flat Pack (CD4036A and CD4039A only)	К
Ceramic Leadless Chip-Carrier	L

# **Product Overview**

RCA offers an all CMOS line of microprocessor, memory and peripheral integrated circuits for use in a broad range of diverse industrial, consumer, and military applications. These devices offer the user all the advantages unique to CMOS technology, including:

- Low power drain—makes CMOS integrated circuits a natural choice for battery-operated systems, battery backed-up systems, and systems in which heat dissipation is a prime consideration.
- High noise immunity and wide operating temperature range (-55° C to +125° C)—allows CMOS integrated circuits to be used in the most demanding industrial environments.
- Wide operating voltage range—reduces the need for expensive regulated power supplies and thereby allows the design engineer greater freedom to concentrate on other aspects of system design.

#### CDP1800 Series

The RCA CDP1800 series offers the most complete line of CMOS microprocessor and associated memory and peripheral devices in the industry. The heart of the series is the CDP1802A central processing unit (CPU). This unit, which features CMOS register-based architecture, offers 16 internal registers to facilitate data manipulation and to reduce the need for additional devices. The need for external devices is even further reduced by use of an on-chip clock, DMA, and single-phase operation.

The CDP1804A microcomputer, currently under development, incorporates all the features of the CDP1802 augmented by additional hardware and increased performance capabilities. The additional hardware includes 2 kilobytes of ROM, a 64-byte RAM array, an 8-bit presettable down-counter, and 32 additional software instruction, which add subroutine call and return capability, enhance data transfer manipulation, control counter modes and interrupt arbitration, and provide BCD arithmetic capability.

Also available, are four other 8-bit microprocessors that are functional and performance enhancements of the CDP1802. The CDP1805 and CDP1805A feature an onboard RAM and Counter/Timer. The CDP1806 and CDP1806A have all the features of the CDP1805 and CDP1805A, respectively, but contain no on-board RAM.

The microcomputer and microprocessor devices use the CMOS technology, designed on a single chip to maintain low power drain.

RCA's large and expanding CDP1800-series LSI product line offers the system designer exceptional flexibility in hardware/software tradeoffs. In addition to microprocessors and microcomputers, this product line includes a hardware multiply/divide unit (MDU), a programmable I/O, video and keyboard interface circuits, latches and decoders, a universal asynchronous receiver-transmitter (UART), buffers, separators, and a broad complement of directly interfaceable random-access memories (RAM's) and read-only memories (ROM's).

#### CDP6800 Series

RCA also offers the CDP6800 family, a new series of pinfor-pin replacements for the Motorola MC146805 Series of CMOS microprocessors and peripherals primarily intended for single-chip system applications. This family of parts includes the CDP6805E2 8-bit microprocessor; the CDP-6805F2 8-bit microcomputer (1K ROM); the CDP6805G2 8-bit microcomputer (2K ROM); the CDP6818 Real-Time

Clock plus RAM; the CDP6823 Parallel Interface I/O; and the CDP65516 2Kx8 Mask Programmable ROM. Additional types will be added as they become available.

#### **General-Purpose Memories**

In addition to the memories designed to interface directly with CDP1800-series microprocessors, RCA also offers a line of general-purpose memories. These memories include small scratchpad types in the CD4000 series, and types in the MWS5000 and CDM series.

#### **Leadless Chip Carrier**

RCA's broad CMOS LSI product line now includes 12 standard CDP1800 series chips in leadless chip-carrier packages. This basic chip set will consist of 20, 28, and 44-lead packages on 50-mil lead centers.

#### **Extra-Value Product**

Most RCA CDP1800 series parts are offered with burn-in (EVP - Extra-Value Program) and are designated by an "X", "Y" or "Q" suffix added to the part number, e.g., CDM5332EX.

# Microprocessor Development Systems and Microboard Computer Modules

For the designers of microprocessor-based equipment and in support of the CDP1800-series microprocessors and associated memory and peripheral circuits, RCA provides a strong and extensive line of systems, system support components, system support software, system modules (including Microboard milliwatt computer systems), and other development aids. The support-system line includes development systems ranging from a minimum tape-based system to a full development system having floppy-disk mass memory storage and operating system software. This line also includes two evaluation systems that serve as convenient learning tools for design. hardware interfacing, and programming of microcomputer systems. These systems can also be used as the basis for breadboarding and prototyping user-designed microcomputer systems.

The RCA Microboard milliwatt computer systems form an extensive line of fully coordinated products based on a standard, simple-to-use 4.5 by 7.5 inch module. These modules feature the inherent CMOS advantages of low power consumption, wide operating voltage range, and excellent noise immunity. The microboard systems are all designed with the microboard universal backplane and are compatible with RCA Development Systems. User-developed systems, therefore, can be readily developed and easily modified.

As a convenient starting point for the user, two microboard prototyping systems are available. These systems include an expandable 5-card chassis, a microboard computersystem module, a microboard control-and-display module, ROM-based utility software, and ample room for user-designed expansion. These prototyping systems enable the user to reduce his hardware concerns to a minimum and to maximize his efforts in custom design and software development to meet the specific requirements of his application.

The RCA Microsystems DATABOOK SSD-270 provides detailed information on RCA Microprocessor-based development systems and Microboard computer modules and in the product description booklets and user manuals available on specific types. (A list of these publications are included at the end of this DATABOOK).

# **Product Classification Chart**

					70-
Part Number	Description	Page No.	Part Number	Description	Page No.
Microproc	cessors		ROMs (Co	ont'd)	
CDP1802A	8-Bit	14	CDP1834	Mask-programmable ROM	
CDP1802A	8-Bit	36	02	1K x 8	174
CDP1805C	8-Bit with RAM	84	CDP1835	Mask-programmable ROM	
	8-Bit with RAM	103		2K x 8	177
CDP1806C	8-Bit with Counter-Timer	84	CDP1837	Mask-programmable ROM	
	8-Bit with Counter-Timer	103		4K x 8	183
	8-Bit with RAM/I-O/Counter-		CDP65516	Mask-programmable ROM	
	Timer	442		2K x 8	434
	• • •				
Microcom	•		Input/Out	put Circuits	
CDP1804A	8-Bit with RAM/ROM/Counter-		•		190
	Timer	56	CDP1851	Programmable I/O (PIO)	203
CDP6805F2	8-Bit with RAM/ROM/I-O/	477	CDP1852 CDP1853	Byte I/O - 8-Bit I/O Port Decoder - 1 of 8	203
	Counter-Timer	477	CDP1855	Multiply/Divide Unit (MDU)	323
CDP6805G2	8-Bit with RAM/ROM/I-O/	500	CDP1856	Buffer - 4-Bit	245
	Counter-Timer	503	CDP1857	Buffer - 4-Bit	250
RAMs			CDP1858	Latch/Decoder - 4-Bit	250 250
CDP1821	1K x 1	128	CDP1859	Latch/Decoder - 4-Bit	250
CDP1822	256 x 4	134	CDP1861	Video Display, Controller	200
CDP1823	128 x 8	141	ODFIOOI	(VDC)	258
CDP1824	32 x 8	147	CDP1862	Color Generator Circuit	266
CDP1826	64 x 8	153	CDP1863	Programmable Frequency	200
CDM6116	2K x 8	407	05. 1000	Generator	271
			CDP1864	PAL Video Display Controller	
MWS5101	256 x 4	412 419		(VDC)	277
MWS5101A	256 x 4	419 426	CDP1866	Latch/Decoder - 4-Bit	286
MWS5114	1K x 4	420	CDP1867	Latch/Decoder - 4-Bit	286
CD4036A	4 x 8	376	CDP1868	Latch/Decoder - 4-Bit	286
CD4039A	4 x 8	376	CDP1869	Video Interface System (VIS)	295
CD4061A	256 x 1	383	CDP1870	Video Interface System (VIS)	295
CD40061A	256 x 1	391	CDP1871A	Keyboard Encoder, ASCII/Hex	312
CD40114B	16 x 4	396	CDP1872	High-Speed Input Port - 8-Bit	320
			CDP1873	High-Speed Decoder - 1 of 8	325
			CDP1874	High-Speed Input Port - 8-Bit	320
			CDP1875	High-Speed Output Port	320
DOI:			CDP1876	Video Interface System (VIS)	295
ROMs			CDP1877	Programmable Interrupt	200
A-11777	Mark and and the Both		0004070	Controller	329
CDM5332	Mask-programmable ROM		CDP1878	Dual Counter-Timer Real Time Clock	338 351
0.0117.000	512 x 8	401	CDP1879		
CDM5333	Mask-programmable ROM		CDP1881	Latch/Decoder - 4-Bit Latch/Decoder - 4-Bit	365 365
	512 x 8	401	CDP1882	Real Time Clock with RAM	529
CDP1831	Mask-programmable ROM		CDP6818 CDP6823	Parallel Interface	529 547
	512 x 8	160	CDF0023	raianei iiitei iace	547
CDP1832	Mask-programmable ROM				
	512 x 8	164			
CDP1833	Mask-programmable ROM		<b>UARTs</b>		
	1K x 8	168			
CDP1833B	Mask-programmable ROM		CDP1854A	UART	214
	1K x 8	168	CDP6402	Industry Standard UART	367

# **Cross-Reference Guide**

**Note:** An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

	J		
Manufact- urer/Type	Description	RCA Nearest Equiv. Type	Pin-for-Pin
ulei/Type	Description	Equiv. Type	Compatible
AMI			
S5614	1K×4RAM	MWS5114	Yes
S5101	256 x 4 RAM	CDP1822/	Yes
		MWS5101	
S6508	1K x 1 RAM	CDP1821	Yes
FUJITSU			
MB8414E	1K x 4 RAM	MWS5114	Yes
HARRIS			
6402	UART	CDP6402	Yes
HM6551	256 x RAM	CDP1822/	Yes
		MWS5101	
HM6508	1K x 1 RAM	CDP1821	Yes
HM6514	1K x 4 RAM	MWS5114	Yes
HITACHI			
HM435101	256 x 4 RAM	CDP1822/	Yes
		MWS5101	
HM4334	1K x 4 RAM	MWS5114	Yes
HUGHES	OBU	0001000	
HCMP1802 HCMP1822	CPU 256 x 4 RAM	CDP1802	Yes
HCMP1022	256 X 4 HAM	CDP1822/	Yes
HCMP1824	32 x 8 RAM	MWS5101 CDP1824	Yes
HCMP1831	512 x 8 ROM	CDP1824 CDP1831	Yes Yes
HCMP1832	512 x 8 ROM	CDP1831 CDP1832	Yes
HCMP1833	1K x 8 ROM	CDP1832	Yes
HCMP1834	1K x 8 ROM	CDP1834	Yes
HCMP1835	2K x 8 ROM	CDP1835	Yes
HCMP1851	I/O Interface	CDP1851	Yes
HCMP1852	I/O Port	CDP1852	Yes
HCMP1853	N-Bit	CDP1853	Yes
	Decoder		
HCMP1854	UART	CDP1854	Yes
HCMP1855	8-Bit MDU	CDP1855	Yes
HCMP1856/	Bus Buffer	CDP1856/	Yes
1857		CDP1857/	
HCMP1858/	Latch/	CDP1858/	Yes
	Decoder		
1859		CDP1859	
HCMP1861	VDC	CDP1861	Yes
HCMP1871	Keyboard	CDP1871	Yes
	Encoder		

UART	CDP6402	Yes
256 x 4 RAM	CDP1822/	Yes
	MWS5101	
1K x 4 RAM	MWS5114	Yes
2K x 8 ROM	CDP1835	No
Decoder	CDP1873C	Yes
I/O Port	CDP1872C/	No
	CDP1874C	
1K x 1 RAM	CDP1821	Yes
256 x 4 RAM	CDP1822/	Yes
	MWS5101	
1K x 4 RAM	MWS5114	Yes
256 x 4 RAM	CDP1822/	No
	MWS5101	
1K x 1 RAM	CDP1821	Yes
256 x 4 RAM	CDP1822/	Yes
	MWS5101	
1k x 4 RAM	MWS5114	Yes
1K x 4 RAM	MWS5114	Yes
256 x 4 RAM	CDP1822/	Yes
	MWS5101	
1K x 4 RAM	MWS5114	Yes
2K x 8 ROM	CDP1835	No
2K x 8 ROM	CDP1835	No
1K x 4 RAM	MWS5114	Yes
256 x 4 RAM	CDP1822/	Yes
	MWS5101	
1K x 1 RAM	CDP1821	No
1K x 4 RAM	MWS5114	No
	1K x 4 RAM 2K x 8 ROM  Decoder I/O Port  1K x 1 RAM 256 x 4 RAM 1K x 4 RAM 2K x 8 ROM 2K x 8 ROM 1K x 4 RAM 2K x 8 ROM 1K x 4 RAM 2K x 8 ROM 1K x 4 RAM 2K x 8 ROM	1K x 4 RAM       MWS5101         2K x 8 ROM       CDP1835         Decoder I/O Port       CDP1873C         CDP1872C/CDP1874C         1K x 1 RAM       CDP1821         256 x 4 RAM       CDP1822/MWS5101         1K x 1 RAM       CDP1822/MWS5101         1K x 1 RAM       CDP1821         256 x 4 RAM       CDP1822/MWS5101         1K x 1 RAM       CDP1822/MWS5101         1k x 4 RAM       MWS5114         256 x 4 RAM       CDP1822/MWS5101         1K x 4 RAM       CDP1835         2K x 8 ROM       CDP1835         1K x 4 RAM       MWS5114         256 x 4 RAM       CDP1835         1K x 8 ROM       CDP1835         1K x 1 RAM       MWS5101         1K x 1 RAM       CDP1821

# Operating and Handling Considerations RCA CMOS Integrated Circuits

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.

The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.

The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.

It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

#### **General Considerations**

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possibility of device failure and make certain that no safety hazard would result from such an occurence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

The metal shells of the TO-5 style package often used for integrated circuits usually has the substrate or most negative supply voltage connected to the case. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable

precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

#### **TESTING PRECAUTIONS**

In common with many electronic components, solidstate devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

#### Mounting

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar leads.\* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress.

Trade Name: Westinghouse Corp.

\*Mil-M-38510A, paragraph 3.5.6.1(a), lead material

The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.

In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

#### Handling

All CMOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and

# Operating and Handling Considerations (Cont'd)

output interfaces protect CMOS devices from gate-oxide failure in handling environments where static discharge is not excessive. In low-temperature, low-humidity environments, improper handling may result in device damage. See ICAN-6525, "Handling and Operating Considerations for MOS Integrated Circuits", for proper handling procedures.

#### Operating

#### **Unused Inputs**

All unused input leads must be connected to either Vss or VDD, whichever is appropriate for the logic circuit involved. A floating input on a high-current type not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed-circuit boards that may temporarily become unterminated, should have a pull-up resistor to Vss or VDD. A useful range of values for such resistors is from 10 kilohms to 1 megohm.

#### **Input Signals**

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than 10 milliamperes. Input currents of less than 10 milliamperes prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

#### **Output Short Circuits**

Shorting of outputs to VSS or VDD can damage many of the higher-output-current CMOS types. In general, these types can all be safely shorted for supplies up to 5 volts, but will be damaged (depending on type) at higher powersupply voltages. For cases in which a short-circuit load, such as the base of a p-n-p or an n-p-n bipolar transistor, is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below 200 milliwatts.


For detailed CMOS IC operating and handling considerations, refer to Application Note ICAN-6525 "Handling and Operating Considerations for MOS Integrated circuits".

#### IC Chips

Integrated-circuit chips, unlike packaged devices, are non-hermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

- Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
  - A. Storage temperature, 40° C.
  - B. Relatively humidity, 50% max.
  - C. Clean, dust-free environment.
- The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
- During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical peformance.
- 4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the realtively small insulating surfaces, In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

# 1800-Series Microprocessors and Microcomputers Technical Data



# **CMOS 8-Bit Microprocessor**

#### Features:

- Minimum instruction fetch-execute time of 5 μs or 7.5 μs at V<sub>DD</sub>=5 V: 2.5 μs or 3.75 μs at V<sub>DD</sub>=10 V
- Any combination of standard RAM and ROM up to 65,536 bytes
- Operates with slow memories, up to 1 µs access time at f<sub>CL</sub>=4 MHz
- 8-bit parallel organization with bidirectional data bus and multiplexed address bus
- 16 x 16 matrix of registers for use as multiple program counters, data pointers, or data registers
- On-chip DMA, interrupt, and flag inputs
- Programmable single-bit output port
- 91 easy-to-use instructions

The RCA-CDP1802A LSI CMOS 8-bit register-oriented central-processing unit (CPU) is designed for use as a general-purpose computing or control element in a wide range of stored-program systems or products.

The CDP1802A includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.

The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that systems having maximum flexibility and minimum cost can be realized. The 1800 series CPU also provides a syn-

chronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt-driven, or direct memory-access modes.

The CDP1802A and CDP1802AC are functionally identical. They differ in that the CDP1802A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1802AC a recommended operating voltage range of 4 to 6.5 volts.

These types are supplied in 40-lead dual-in-line side-brazed ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix). The CDP1802AC is also available in chip form (H suffix).




Fig. 1 - Typical CDP1802A small microprocessor system.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ): (All voltages referenced to V <sub>SS</sub> terminal)	
CDP1802A	0.5 to +11 V
CDP1802AC	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA=-40 to +60°C (PACKAGE TYPE E)	500 mW
For TA=+60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For TA =-55 to +100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> =+100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA=FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16±1/32 in. (1.59±0.79 mm) from case for 10 s max	+265°C

#### OPERATING CONDITIONS at TA =-40°C to +85°C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	COND	TIONS		LIM	ITS		į
CHARACTERISTIC	V <sub>CC</sub> 1	VDD	CDP	1802A	CDP1802AC		UNITS
	(V)	(V)	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	_	_	4	10.5	4	6.5	v
Input Voltage Range	_	_	VSS	۷ <sub>DD</sub>	Vss	VDD	•
Maximum Clock Input Rise or Fall Time, t <sub>r</sub> ,t <sub>f</sub>	4 to 10.5	4 to 10.5	_	1		1	
	5	5	5		5	_	
Minimum Instruction Time2	5	10	4		_	_	μs
1	10	10	2.5	_		_	
	5	5	-	400		400	KBytes
Maximum DMA Transfer	5	10	_	500	-	-	per
Rate	10	10	_	800	_	1	second
Maximum Clock Input	5	5	DC	3.2	DC	3.2	
Frequency, fCL, Load	5	10	DC	4		_	MHz
Capacitance (CL)=50 pF	10	10	DC	6.4	-	_	

<sup>&</sup>lt;sup>1</sup>V<sub>CC</sub> must never exceed V<sub>DD</sub>.

<sup>&</sup>lt;sup>2</sup>Equals 2 machine cycles—one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles—one Fetch and two Execute operations.




Fig. 2 - Typical maximum clock frequency as a function of temperature.




Fig. 3 - Typical transition time vs. load capacitance.

STATIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, except as noted.

		CONDITIONS LIMITS								
'IC	VOUT	VIN	V <sub>CC</sub> , V <sub>DD</sub>		DP1802/	١		DP1802A	C	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
nt I <sub>DD</sub>	_	_	5 10		0.1 1	50 200	_	1	200	μΑ
IOL	0.4	0,5	5	1.1	2.2	_	1.1	2.2	_	4
	0.5	0,10	10	2.2	4.4			_	_	mA
lOL	0.4	5	5	170	350	_	170	350	_	μΑ
ЮН	4.6	0,5	5	-0.27	-0.55	_	-0.27	-0.55		
	9.5	0,10	10	-0.55	-1.1				_	mA
ЮН	4.6	0	5	-125	-250	_	-125	-250		μΑ
	_	0,5	5	_	0	0.1		0	0.1	
VOL		0,10	10	_	0	0.1	_	_	_	
		0,5	- 5	4.9	5	_	4.9	5	_	
۷он		0,10	10	9.9	10	_	_		_	
	0.5,4.5	_	5	_	_	1.5	_	_	1.5	
	0.5, 4.5	_	5,10	_		1	_	_	_	
	1,9		10	_		3				V
VIH	0.5,4.5	_	5	3.5	_	_	3.5	_	_	
	0.5,4.5		5,10	4	_	_	4	_	_	
	1,9		10	7						
۷н			5	0.4	0.5		0.4	0.5	_	
	_	_	5,10	0.3	0.4			_	_	
	_	_	10	1.5	2	_	_	_	_	
1.5.	Any	0,5	5		±10-4	±1	_	±10-4	±1	
אוי	Input	0,10	10		±10-4	±1	_	_	_	μΑ
	0,5	0,5	5	_	±10-4	±1	_	±10-4	±1	μ^
IOUT	0,10	0,10	10	_	±10 <sup>-4</sup>	±1	_	_		
	_	_	5		2	4	_	2	4	mA
			<b>.</b>					-		
		VDD=VDB		_	2	2.4		2	2.4	l v
							_			μA
	<del> </del>	- 00				7.5			7.5	
COUT	<del>                                     </del>				10	15		10	15	pF
	IOL  IOL  CCE) IOH  VOL  VOH  VIL  VIH  VH  IIN  IOUT  DD1 <sup>Δ</sup> MHz  VDR  IDR  CIN	VOH	Color	Color	Color   Colo	Count   Vin   Vi	TIC	TIC	TIC	TIC

<sup>•</sup>Typical values are for T<sub>A</sub>=25°C and nominal V<sub>DD</sub>.




Fig. 4 - Minimum output high (source) current characteristics.

 $\Delta$ Idle "00" at M(0000), C<sub>L</sub>=50 pF.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.




Fig. 7 - Typical change in propagation delay as a function of a change in load capacitance.




Fig. 9 - Basic dc timing waveforms, one instruction cycle.

#### SIGNAL DESCRIPTIONS

#### BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

#### N0 to N2 (i/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.

MRD=V<sub>CC</sub>: Data from I/O to CPU and Memory

MRD=VSS: Data from Memory to I/O

#### EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

## INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1802A during the interval between the leading edge of TPB and the leading edge of TPA.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

#### SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. H=VCC, L=VSS.

<b>01-1-</b>	State Co	de Lines
State Type	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	Н
S2 (DMA)	Н	L
S3 (Interrupt)	Н	Н

#### TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

#### MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64K bytes.

#### MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

#### MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, MRD is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.

#### Q:

Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB.

#### CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 6.4 MHz at  $V_{CC}=V_{DD}=10$  volts. The clock is counted down internally to 8 clock pulses per machine cycle.

#### XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

#### WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

# V<sub>DD</sub>, V<sub>SS</sub>, V<sub>CC</sub> (Power Levels):

The internal voltage supply V<sub>DD</sub> is isolated from the Input/Output voltage supply V<sub>CC</sub> so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. V<sub>CC</sub> must be less than or equal to V<sub>DD</sub>. All outputs swing from V<sub>SS</sub> to V<sub>CC</sub>. The recommended input voltage swing is V<sub>SS</sub> to V<sub>CC</sub>.

#### ARCHITECTURE

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

- the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
- 2. the D register (either of the two bytes can be gated to D):
- the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and third if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

- designate one of the 16 registers in R to be acted upon during register operations;
- indicate to the I/O devices a command code or deviceselection code for peripherals;
- indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B):
- indicate the value to be loaded into P to designate a new register to be used as the program counter R(P);
- 5. indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

#### **Program Counters**

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

#### **Data Pointers**

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table I):

- 1. ALU operations F1-F5, F7, 74, 75, 77;
- 2. output instructions 61 through 67;
- 3. input instructions 69 through 6F;

4. certain miscellaneous instructions — 70-73, 78, 60, F0. The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800-series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

#### **Data Registers**

When registers in R are used to store bytes of data, four instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

#### The Q Flip Flop

An internal flip flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of Q is also available as a microprocessor output.

#### **Interrupt Servicing**

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of T may be saved by means of a single instruction (78) in the memory location pointed to by R(X). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with a single instruction (70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

#### **CPU Register Summary**

D.	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
В	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
Р	4 Bits	Designates which register is Program Counter
X	4 Bits	Designates which register is Data Pointer

N	4 Bits	Holds Low-Order Instr. Digit
T	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
IE	1 Bit	Interrupt Enable
Q	1 Bit	Output Flip Flop

#### **CDP1802 Control Modes**

The WAIT and CLEAR lines provide four control modes as listed in the following truth table:

CLEAR	CLEAR WAIT			
L	Ĺ	LOAD		
L state	. Н	RESET		
Н	L	PAUSE		
H	H	RUN		

The function of the modes are defined as follows:

#### Load

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

#### Reset

Registers I, N, Q are reset, IE is set and 0's (VSS) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the CLEAR pin, since it has a Schmitt-triggered input, see Fig. 10.




Fig. 10 - Reset diagram.

#### Pause

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

#### Run

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

#### **RUN-MODE STATE TRANSITIONS**

The CDP1802A CPU state transitions when in the RUN and RESET modes are shown in Fig. 11. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table II shows the conditions on Data Bus and Memory-Address lines during all machine states.




Fig. 11 - State transition diagram.

#### **INSTRUCTION SET**

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where W=N or X, or P

R(W).0: Lower-order byte of R(W) R(W).1: Higher-order byte of R(W)

**Operation Notation** 

 $M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$ 

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

		ОР	
INSTRUCTION	MNEMONIC	CODE	OPERATION
MEMORY REFERENCE			
LOAD VIA N	LDN	ON	M(R(N))→D; FOR N NOT 0
LOAD ADVANCE	LDA	4N	M(R(N))→D; (RN)+1 →R(N)
LOAD VIA X	LDX	F0	M(R(X))→D
LOAD VIA X AND ADVANCE	LDXA	72	M(R(X))→D; R(X)+1→R(X)
LOAD IMMEDIATE	LDI	F8	M(R(P))→D; R(P)+1→R(P)
STORE VIA N	STR	5N	D→M(R(N))
STORE VIA X AND	STXD	73	D→M(R(X)); R(X)—1→R(X)
DECREMENT			
REGISTER OPERATIONS			
INCREMENT REG N	INC	1N	R(N)+1→R(N)
DECREMENT REG N	DEC	2N	R(N)-1→R(N)
INCREMENT REG X	IRX	60	R(X)+1→R(X)
GET LOW REG N	GLO	8N	-R(N).0→D
PUT LOW REG N	PLO	AN	D→R(N).0
GET HIGH REG N	GHI	9N	R(N).1→D
PUT HIGH REG N	PHI	BN	D→R(N).1
LOGIC OPERATIONS ∮			
OR	OR	F1	M(R(X)) OR D→D
OR IMMEDIATE	ORI	F9	M(R(P)) OR D→D;
			R(P)+1→R(P)
EXCLUSIVE OR	XOR	F3	M(R(X)) XOR D→D
EXCLUSIVE OR IMMEDIATE	XRI	FB	M(R(P)) XOR D→D;
			R(P)+1→R(P)
AND	AND	F2	M(R(X)) AND Q→D
AND IMMEDIATE	ANI	FA	M(R(P)) AND D→D;
		ł	R(P)+1→R(P)
SHIFT RIGHT	SHR	F6	SHIFT D RIGHT, LSB(D)→DF,
		1	O→MSB(D)
SHIFT RIGHT WITH CARRY	SHRC )	76 <b>§</b>	SHIFT D RIGHT, LSB(D)→DF,
	}		DF→MSB(D)
RING SHIFT RIGHT	RSHR )		
SHIFT LEFT	SHL	FE	SHIFT D LEFT, MSB(D)→DF,
			0-LSB(D)
SHIFT LEFT WITH CARRY	SHLC )	7E§	SHIFT D LEFT, MSB(D)→DF,
	}		DF-LSB(D)
RING SHIFT LEFT	RSHL )		

TABLE I — INSTRUCTION SUMMARY (Cont'd)

		OP	
INSTRUCTION	MNEMONIC	CODE	OPERATION
ARITHMETIC OPERATIONS 9			
ADD	ADD	F4	M(R(X))+D→DF, D
ADD IMMEDIATE	ADI	FC	M(R(P))+D→DF,D; R(P)+1→R(P)
ADD WITH CARRY	ADC	74	M(R(X))+D+DF→DF, D
ADD WITH CARRY, IMMEDIATE	ADCI	7C	M(R(P))+D+DF→DF, D
, , , , , , , , , , , , , , , , , , , ,			R(P)+1→R(P)
SUBTRACT D	SD	F5	M(R(X))−D→DF, D
SUBTRACT D IMMEDIATE	SDI	FD	M(R(P))−D→DF, D;
		ļ	R(P)+1→R(P)
SUBTRACT D WITH BORROW	SDB	75	M(R(X))−D−(NOT DF)→DF, D
SUBTRACT D WITH	SDBI	7D	M(R(P))-D-(NOT DF)→DF, D;
BORROW, IMMEDIATE			R(P)+1→R(P)
SUBTRACT MEMORY	SM	F7	D-M(R(X))→DF, D
SUBTRACT MEMORY IMMEDIATE	SMI	FF	D-M(R(P))→DF, D;
			R(P)+1→R(P)
SUBTRACT MEMORY WITH BORROW	SMB	77	D-M(R(X))-(NOT DF)→DF, D
SUBTRACT MEMORY WITH	SMBI	7F	D-M(R(P))-(NOT DF)→DF, D
BORROW, IMMEDIATE	· · · · · ·		R(P)+1→R(P)
BRANCH INSTRUCTIONS—SHORT BRA	ANCH		
SHORT BRANCH	BR	30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	NBR	38§	R(P)+1→R(P)
SHORT BRANCH IF D=0	BZ	32	IF D=0, M(R(P))→R(P).0
			ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	BNZ	3A	IF D NOT 0, M(R(P))→R(P).0
			ELSE R(P)+1→R(P)
SHORT BRANCH IF DF=1	BDF )	33§	IF DF=1, M(R(P))→R(P).0
SHORT BRANCH IF POS OR ZERO	BPZ		ELSE R(P)+1→R(P)
SHORT BRANCH IF EQUAL OR	BGE		. , . , ,
GREATER	,		
SHORT BRANCH IF DF=0	BNF )	3B§	IF DF=0, M(R(P))→R(P).0
SHORT BRANCH IF MINUS	вм }	ı	ELSE R(P)+1→R(P)
SHORT BRANCH IF LESS	BL )	ı	
SHORT BRANCH IF Q=F	BQ	31	IF Q=1, M(R(P))→R(P).0
		1	ELSE R(P)+1→R(P)
SHORT BRANCH IF Q=0	BNQ	39	IF Q=0, M(R(P))→R(P).0
		l l	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1=1	B1	34	IF EF1=1, M(R(P))→R(P).0
(EF1=V <sub>SS</sub> )		ļ	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF1=0	BN1	3C	IF EF1=0, M(R(P))→R(P).0
(EF1=V <sub>CC</sub> )		[	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2=1	B2	35	IF EF2=1, M(R(P))→R(P).0
(EF2=V <sub>SS</sub> )		1	ELSE R(P)+1-R(P)
SHORT BRANCH IF EF2=0	BN2	3D	IF EF2=0, M(R(P))→R(P).0
(EF2=V <sub>CC</sub> )		1	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3=1	В3	36	IF EF3=1, M(R(P))→R(P).0
(EF3=V <sub>SS</sub> )			ELSE R(P)+1→R(P)
(EL2-A22)			
SHORT BRANCH IF EF3=0	BN3	3E	IF EF3=0, M(R(P))→R(P).0

## TABLE I - INSTRUCTION SUMMARY (Cont'd)

	<u> </u>	1	
		OP	
INSTRUCTION	MNEMONIC	CODE	OPERATION
BRANCH INSTRUCTIONS—SHORT BR	ANCH		
SHORT BRANCH IF EF4=1	B4	37	IF EF4=1, M(R(P))→R(P).0
(EF4=V <sub>SS</sub> )			ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4=0	BN4	3F	IF EF4=0, M(R(P))→R(P).0
(EF4=V <sub>CC</sub> )			ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS—LONG BRA	NCH	<u> </u>	
LONG BRANCH	LBR	CO	M(R(P))→R(P).1
			M(R(P)+1)→R(P).0
NO LONG BRANCH (SEE LSKP)	NLBR	C8§	R(P)+2-R(P)
LONG BRANCH IF D=0	LBZ	C2	IF D=0, M(R(P))→R(P).1
			M(R(P)+1)→R(P).0
		1	ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1
i		l	M(R(P)+1)→R(P).0
	<u> </u>	İ	ELSE R(P)+2→R(P)
LONG BRANCH IF DF=1	LBDF	СЗ	IF DF=1, M(R(P))→R(P).1
			M(R(P)+1)→R(P).0
			ELSE R(P)+2-R(P)
LONG BRANCH IF DF=0	LBNF	СВ	IF DF=0, M(R(P))→R(P).1
	25.11	"	M(R(P)+1)→R(P).0
			ELSE R(P)+2→R(P)
LONG BRANCH IF Q=1	LBQ	C1	IF Q=1, M(R(P))→R(P).1
20110 211111011111 Q	Lou	0'	M(R(P)+1)→R(R).0
			ELSE R(P)+2→R(P)
LONG BRANCH IF Q=0	LBNQ	C9	IF Q=0, M(R(P))→R(P).1
LONG BINNOTTH Q-0	LDIVQ		M(R(P)+1)→R(P).0
			ELSE R(P)+2-R(P)
SKIP INSTRUCTIONS		<u> </u>	ELSE N(F)+2~N(F)
SHORT SKIP (SEE NBR)	SKP	38§	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	LSKP	C8§	R(P)+2-R(P)
LONG SKIP IF D=0	LSZ	CE	IF D=0, R(P)+2→R(P)
			ELSE CONTINUE
LONG SKIP IF D NOT 0	LSNZ	C6	IF D NOT 0, R(P)+2→R(P)
			ELSE CONTINUE
LONG SKIP IF DF=1	LSDF	CF	IF DF=1, R(P)+2→R(P)
			ELSE CONTINUE
LONG SKIP IF DF=0	LSNF	C7	IF DF=0, R(P)+2→R(P)
- · · · <del>-</del>		] -	ELSE CONTINUE
LONG SKIP IF Q=1	LSQ	CD	IF Q=1, R(P)+2→R(P)
	_ <del></del>		ELSE CONTINUE
LONG SKIP IF Q=0	LSNQ	C5	IF Q=0, R(P)+2→R(P)
			ELSE CONTINUE
LONG SKIP IF IE=1	LSIE	СС	IF IE=1, R(P)+2→R(P)
		"	ELSE CONTINUE
		<u> </u>	LESE CONTINUE

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	CODE	OPERATION
CONTROL INSTRUCTIONS	MNEMONIC	CODE	OPERATION
IDLE	IDL	00#	WAIT FOR DMA OR INTERRUPT:
IDLE	IDL	ω,,	M(R(0))→BUS
NO OPERATION	NOP	C4	CONTINUE
SET P	SEP	DN	N→P
SET X	SEX	EN	N-X
SET Q	SEQ	7B	1-0
RESET O	REQ	7A	0-Q
SAVE	SAV	78	T→M(R(X))
PUSH X.P TO STACK	MARK	79	(X,P)→T; (X,P)→M(R(2))
POSH A,P TO STACK	MARK	/ 9	THEN $P \rightarrow X$ ; $R(2) - 1 \rightarrow R(2)$
RETURN	RET	70	' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '
RETURN	NEI	1 10	M(R(X))→(X,P); R(X)+1→R(X) 1→IE
DISABLE	DIS 71		M(R(X))→(X,P); R(X)+1→R(X)
DISABLE	סוט	''	M(n(∧))~(∧,r), n(∧)+1~n(∧) 0→IE
INPUT-OUTPUT BYTE TRANSFER		l	0-1E
OUTPUT 1	OUT 1	61	M(R(X))→BUS;R(X)+1→R(X); N LINES=1
OUTPUT 2	OUT 2	62	$M(R(X)) \rightarrow BUS; R(X) + 1 \rightarrow R(X); N LINES=2$
OUTPUT 3	OUT 3	63	M(R(X))→BUS;R(X)+1→R(X); N LINES=3
OUTPUT:4	OUT 4	64	M(R(X))→BUS;R(X)+1→R(X); N LINES=4
OUTPUT 5	OUT 5	65	$M(R(X)) \rightarrow BUS; R(X) + 1 \rightarrow R(X); N LINES=5$
OUTPUT 6	OUT 6	66	M(R(X))→BUS;R(X)+1→R(X); N LINES=6
OUTPUT 7	OUT 7	67	M(R(X))→BUS;R(X)+1→R(X); N LINES=7
INPUT 1	INP 1	69	BUS→M(R(X)); BUS→D; N LINES=1
INPUT 2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES=2
INPUT 3	INP 3	6B	BUSM(R(X)); BUSD; N LINES=3
INPUT 4	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES=4
INPUT 5	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES=5
INPUT 6	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES=6
INPUT 7	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES=7
HAI OT /	HALL I	J 01	DOG 14((1(A)), DOG 10, 14 E114E3-1

#### Notes

THE ARITHMETIC OPERATIONS AND THE SHIFT INSTRUCTIONS ARE THE ONLY INSTRUCTIONS THAT CAN ALTER THE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED

DF=0 DENOTES A CARRY HAS NOT OCCURRED

AFTER A SUBTRACT INSTRUCTION:

DF=1 DENOTES NO BORROW. D IS A TRUE POSITIVE NUMBER

DF=0 DENOTES A BORROW. D IS TWO'S COMPLEMENT

THE SYNTAX "-(NOT DF)" DENOTES THE SUBTRACTION OF THE BORROW

\$THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.

\*AN IDLE INSTRUCTION INITIATES A REPEATING S1 CYCLE. THE PROCESSOR WILL CONTINUE TO IDLE UNTIL AN I/O REQUEST (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED AND THE I/O REQUEST IS SERVICED, AND THEN NORMAL OPERATION IS RESUMED.

#### Notes for TABLE I

 Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a) Branch unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.

The short-branch instruction can:

- a) Branch unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test the status (1 or 0) of the four EF flags
- f) Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

 The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.


The Long-Skip instructions take three cycles to complete (1 fetch +2 execute).

They can:

- a) Skip unconditionally
- b) Test for D=0 or D=0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test for IE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.

Execution is continued by fetching the next instruction in sequence.



NOTES:

- I. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE
- 2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS

3. SHADED AREAS INDICATE "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD

92CL - 33869RI

Fig. 12 - Timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$ =-40 to +85°C,  $C_L$ =50 pF,  $V_{DD}\pm5\%$ , except as noted.

CHARACTERISTIC	· · · · · · · · · · · · · · · · · · ·	Vcc	VDD		IITS	UNITS
CHARACTERISTIC		(V)	(V)	Typ.	Max.	UNITS
Propagation Delay Times:						
		5	5	200	300	
Clock to TPA, TPB	tPLH, tPHL	5	10	150	250	
		10	10	100	150	
		5	5	600	850	
Clock-to-Memory High-Address Byte	tPLH, tPHL	5	10	400	600	
		10	10	300	400	
		5	5	250	350	
Clock-to-Memory Low-Address Byte Valid	tPLH, tPHL	5	10	150	250	
		10	10	100	150	
21		5	5	200	300	
Clock to MRD	<sup>t</sup> PHL	5	10	150	250	
		10	10	100	150	
		5	5	200	350	
Clock to MRD	<sup>t</sup> PLH	5	10	150	290	
		10	10	100	175	
		5	5	200	300	
Clock to MWR	tPLH, tPHL	5	10	150	250	
		10	10	100	150	
		5	5	300	450	
Clock to (CPU DATA to BUS) Valid	tPLH, tPHL	5	10	250	350	
		10	10	100	200	ns
		5	5	300	450	
Clock to State Code	tPLH, tPHL	5	10	250	350	
		10	10	150	250	
		5	5	250	400	
Clock to Q	tPLH, tPHL	5	10	150	250	
		10	10	100	150	
		5	5	300	550	
Clock to N (0-2)	tPLH, tPHL	5	10	200	350	
		10	10	150	250	
Minimum Setup and Hold Times:		1				
B . B . I		5	5	-20	25	
Data Bus Input Setup	tsu	5	10	0	50	
		10	10	-10	40	
Data Bus land Hald		5	5	150	200	
Data Bus Input Hold	tH.	5	10	100	125	
		10	10	75	100	
DMA Setup	<b>4</b>	5	5	0	30	
DIMA Setup	tsu	5	10	0	20	
		10	10	0	10	
DMA Hold	. •	5	5	150	250	
DIVIA FIOID	tH.	5	10	100	200	
		10	10	75	125	
Intervent Cetur		5	5	-75	0	
Interrupt Setup	tsu	5	10	-50 05	0	
		10	10	-25	0	

 $<sup>^{</sup>ullet}$ Typical values are for TA=25°C and nominal VDD.

Maximum limits of minimum characteristics are the values above which all devices function.

# **RCA CMOS LSI Products**

# **CDP1802A, CDP1802AC**

#### DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)

		Vcc	VDD	LIM	ITS	
CHARACTERISTIC		(V)	(V)	Typ.	Max.	UNITS
Minimum Setup and Hold Times:		_	_		450	
	. •	5	5	100	150	l
Interrupt Hold	tH.	5	10	75	100	
	······································	10	10	50	75	į
		5	5	10	50	
WAIT Setup	tsu	5	10	-10	15	l
		10	10	0	25	
		5	5	-30	20	
EF1-4 Setup	tsu	5	10	-20	30	
	00	10	10	-10	40	
		5	5	150	200	ns
EF1-4 Hold	tH.	5	10	100	150	
		10	10	75	100	•
Minimum Pulse Width Times:						
		5	5	150	300	
CLEAR Pulse Width	twL=	5	10	100	200	1
		10	10	75	150	
	·	5	5	125	150	
CLOCK Pulse Width	twL	5	10	100	125	
		10	10	60	75	

 $<sup>^{</sup>ullet}$ Typical values are for TA=25°C and nominal VDD.

TIMING SPECIFICATIONS as a function of T (T=1/fc) ock) at TA=-40 to +85° C.

CHADACTERISTIC		VCC	VDD	LIMITS		
CHARACTERISTIC		(V)	(V)	Min.	Typ.	UNITS
High-Order Memory-Address Byte		5	5	2T-550	2T-400	
Set Up to TPA	tsu	5	10	2T-350	2T-250	
	,	10	10	2T-250	2T-200	
High-Order Memory-Address Byte		5	5	T/2-25	T/2-15	
Hold after TPA Time	tH	5	10	T/2-35	T/2-25	
		10	10	T/2-10	T/2+0	
Low-Order Memory-Address Byte		5	5	T-30	T+0	
Hold after WR Time	tн	5	10	T-20	T+0	ns
		10	10	T-10	T+0	l
CPU Data to Bus Hold		5	5	T-200	T-150	
after WR Time	tH	5	10	T-150	T-100	
		10	10	T-100	T-50	
Required Memory Access Time		5	5	5T-375	5T-250	
Address to Data	tACC	5	10	5T-250	5T-150	
		10	10	5T-190	5T-100	1

 $<sup>^{</sup>ullet}$ Typical values are for TA=25°C and nominal VDD.

Maximum limits of minimum characteristics are the values above which all devices function.

# 1800-Series Microprocessors and Microcomputers

# CDP1802A, CDP1802AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING

				ALL MA	CHINE STAT					,	
			**********	00001	DATA	MEMORY			N	NOTE G	
STATE		N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES	NOTESG	
S1		RESI	ET	0→I,N,Q,X,P; 1→IE	00	XXXX	1	1	0	A	
S1	INITIALIZE		0000R	00	XXXX	1	1	0	В		
l	NC	T PROG	RAMMER			1					
	ACCESSIBLE										
S0		FETCH		MRP→I, N;	MRP	RP	0	1	0	С	
				RP+1→RP							
1	0	0	IDL	IDLE	MRO	RO	0	11		D.3	
į	0	1-F	LDN	MRN→D	MRN	RN	0	1	. 0	3	
,	1_	0-F	INC	RN+1→RN	FLOAT	RN	1	11	0	11	
	2	0-F	DEC	RN-1→RN	FLOAT	RN	1	1	0	111	
Ì	3	0-F	SHORT	TAKEN;							
Ì			BRANCH	MRP→RP.0	MRP	RP	0	1	0	3	
1				NOT TAKEN;						•	
}				RP+1-RP					<u> </u>		
l	4	0-F	LDA	MRN→D;	MRN	RN	0	1	0	3	
ŀ				RN+1→RN		ļ					
	5	0-F	STR	D-MRN	D	RN	1	0	0	2	
S1	6	0	IRX	RX+1-RX	MRX	RX	0	1	0	2	
ł		1	OUT 1						1		
1		2	OUT 2				1		2		
ĺ		3	OUT 3						3		
1		4	OUT 4	MRX→BUS;	MRX	RX	0	1 .	4	6	
1		5	OUT 5	RX+1→RX				ļ	5		
l		6	OUT 6							6	
- 1	6	7	OUT 7						7		
- 1	ŭ	9	INP 1		DATA	-			1	·	
l		Α	INP 2		FROM		l		2	5	
1		В	INP3		1/0		İ	1	3		
- 1		С	INP 4	BUS→MRX,D	DEVICE	RX	1	0	- 4		
1		D	INP 5				1	Ì	5		
		E	INP 6				İ		6		
ļ		F	INP 7			<b> </b>	ļ		7		
		0	RET	MRX→(X,P);	MRX	RX	0	1	0	3	
)				RX+1→RX; 1→IE			<u> </u>	L			
1		1	DIS	MRX→(X,P);	MRX	RX	0	1	0	3	
1				RX+1→RX; 0→IE		1	<u> </u>				
1	7	2	LDXA	MRXD;	MRX	RX	0	1	0	3	
1				RX+1→RX		l	1		ł		
1	-	3	STXD	D→MRX;	D	RX	1	0	0	2	
1		Ŭ	0.70	RX-1→RX		1	'	1	1	-	
I		4	ADC		MRX	RX	0	1	0	3	
ļ		4	ADC	MRX+D+	MITA	1 ^^	1 "	1 '	"	"	
			L	DFDF,D			<u> </u>	<u> </u>		<u> </u>	

# TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

					DATA	MEMORY			N	
STATE		N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES	NOTESG
		5	SDB	MRX-D-	MRX	RX	0	1	0	3
		ľ	000	DFN→DF,D	· · · · · · · · · · · · · · · · · · ·	1		1	1	•
		6	SHRC	LSB(D)→DF;	FLOAT	RX	1	1	0	1
		ľ	01.110	DF→MSB(D)	I TEOM!	110	İ '	'		,
		7	SMB	D-MRX-	MRX	RX	0	1	0	3
	Ì	<b>'</b>	SWID	DFN→DF,D	WIDA	^^	ľ	i '	"	"
S1	7	8	SAV	T→MRX	Т	RX	1	0	0	2
31	l ′	9			<del>                                     </del>	R2	1	0	<del>                                     </del>	2
		9	MARK	(X,P)→T, MR2;	ļ '	H2	' '	١ ٠	"	2
		<u> </u>		P→X; R2−1→R2	=	+	<del> </del>		<del>                                     </del>	
		<u> </u>	REQ	0 <b>→</b> Q	FLOAT	RP	11	1	0	1
		В	SEQ	1→Q	FLOAT	RP	1	1	0	1
		C	ADCI	MRP+D+	MRP	RP	0	1 1	0	3
				DF→DF,D; RP+1		<b>_</b>				
	}	D	SDBI	MRP-D-	MRP	RP	0	1	0	3
		1		DFN→DF,D;					1	1
				RP+1						
		E	SHLC	MSB(D)→DF;	FLOAT	RP	1	1 1	0	1
				DF→LSB(D)						
		F	SMBI	D-MRP-	MRP	RP	0	1	0	3
		1		DFN-DF,D;						1
				RP+1						
	8	0-F	GLO	RN.0→D	RN.0	RN	1	1	0	1.
	9	0-F	GHI	RN.1→D	RN.1	RN	1	1	0	1
	Α	0-F	PLO	D→RN.0	D	RN	1	1	0	1
	В	0-F	PHI	D→RN.1	D	RN	1	1	0	1
S1#1		<u> </u>		TAKEN: MRP→B;	MRP	RP	0	1	0	4
		l		RP+1→RP			•	i i	ľ	(
#2		1	LONG	TAKEN: B→RP.1;	M(RP+1)	RP+1	0	1	0	4
		0-3.	BRANCH	MRP→RP.0	( / ./	1 "" "	1		ľ	
S1#1		8-B	D	NOT TAKEN:	MRP	RP	10	1	0	4
J		""		RP+1→RP	'*'' ''	'''	"	' '	١	, ,
#2	С			NOT TAKEN:	M(RP+1)	RP+1	0	1	0	4
<b>"</b> "	~			RP+1→RP	M(nr+1)	NETT	1 "	<b>'</b>	"	1 7
S1#1	ł	5			MRP	RP	0	1	0	4
31#1		1	ļ	TAKEN: RP+1→RP	MRP	H AP	+	<u> </u>	<u> </u>	<del>                                     </del>
<b>"</b> 0		6		T		1				
#2		7	LONG	TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0	4
04//4	1	С	SKIP			<b>T</b>	1 -		_	
S1#1		D		NOT TAKEN:	MRP	RP	0	1	0	4
		E		NO OPERATION		<del> </del>	<del></del>			
#2		F		NOT TAKEN:	MRP	RP	0	1	0	4
				NO OPERATION		<b>_</b>				
S1#1		1		NO OPERATION	MRP	RP	0	1	0	4
		4	NOP			1	1			
#2	l	Į		NO OPERATION	MRP	RP	0	1	0	4

# TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

					DATA	MEMORY			N	
STATE	1	N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES	NOTES
	D	0-F	SEP	N→P	NN	RN	1	1	0	11
	Ε	0-F	SEX	N→X	NN	RN	1	1	0	11
		0	LDX	MRX→D	MRX	RX	0	1	0	3
		1	OR	MRX OR D→D					,	
		2	AND	MRX AND D-D						
		3	XOR	MRX XOR D→D	MRX	RX	0	1	0	3
		4	ADD	MRX+D→DF,D	ì					
ì		5	SD	MRX-D→DF,D						
		7	SM	D-MRX→DF,D						
S1		6	SHR	LSB(D)→DF;	FLOAT	RX	1	1	0	1
				0→MSB(D)						
	F	8	LDI	MRP→D;						
			Ì	RP+1→RP						
		9	ORI	MRP OR D→D;						
		1		RP+1→RP						}
		Α	ANI	MRP AND D→D;						
		l	İ	RP+1→RP					İ	1
j		В	XRI	MRP XOR D→D;	MRP	RP	О	1	0	3
				RP+1→RP		ı				
		С	ADI	MRP+D→DF,D;						
				RP+1RP						
		D	SDI	MRP-D→DF,D;	]			j !		1
				RP+1→RP						
		F	SMI	D-MRP→DF,D;						i
				RP+1→RP						
		E	SHL	MSB(D)→DF;	FLOAT	RP	1	1	0	1
				0→LSB(D)						
	DMA IN  DMA OUT			BUS→MR0;	DATA FROM	R0	1	0	0	F, 7
S2				R0+1→R0	I/O DEVICE					·
32				MR0→BUS;	MR0	R0	0	1	0	F, 8
				R0+1→R0						
S3	INTERRUPT			X,P→T; 0→IE	FLOAT	RN	1	1	0	9
1				1→P; 2→X						
S1	LOAD			IDLE	M(R0-1)	R0-1	0	1	0	E,3
				(CLEAR, WAIT=0)						

## NOTES:

- A. IE=1, TPA, TPB suppressed, state=S1.
- B. BUS=0 for entire cycle.
- C. Next state always S1.
- D. Wait for DMA or INTERRUPT.
- E. Suppress TPA, wait for DMA.
- F. IN REQUEST has priority over OUT REQUEST.
- G. Number refers to machine cycle. See Fig. 14 timing waveforms for machine cycles 1 through 9.






Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown).



No. 5 Input-cycle timing waveforms.



No. 6 Output-cycle timing waveforms.

Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown). Continued.






Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown). Continued.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions and pad layout for CDP1802ACH.



# Preliminary Data CMOS 8-Bit Microprocessor

#### Features:

- Minimum instruction fetch-execute time of 3.2 µs (maximum clock frequency=5 MHz) at VDD=5 V
- Any combination of standard RAM and ROM up to 65,536 bytes
- Operates with slow memories, up to 775 ns access time at f<sub>CL</sub>=5 MHz
- 8-bit parallel organization with bidirectional data bus and multiplexed address bus
- 16 x 16 matrix of registers for use as multiple program counters, data pointers, or data registers
- On-chip DMA, interrupt, and flag inputs
- Programmable single-bit output port
- 91 easy-to-use instructions

The RCA-CDP1802BC LSI CMOS 8-bit register-oriented central-processing unit (CPU) is designed for use as a general-purpose computing or control element in a wide range of stored-program systems or products.

The CDP1802BC includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.

The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that

systems having maximum flexibility and minimum cost can be realized. The 1800 series CPU also provides a synchronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt-driven, or direct memory-access modes.

The CDP1802BC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40-lead dual-in-line side-brazed ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1802BC small microprocessor system.

# MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ): (All voltages referenced to V <sub>SS</sub> terminal)	
CDP1802BC	
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA=-40 to +60°C (PACKAGE TYPE E)	500 mW
For TA=+60 to +85°C (PACKAGE TYPE E)	
For T <sub>A</sub> =-55 to +100°C (PACKAGE TYPE D)	
For TA=+100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA=FULL PACKAGE-TEMPERATURE RANGE	
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125°C
PACKAGE TYPE E	
STORAGE TEMPERATURE RANGE (Tstg)	—65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16±1/32 in. (1.59±0.79 mm) from case for 10 s max	+265°C

# OPERATING CONDITIONS at TA=-40°C to +85°C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CONDITIONS		LIMITS			
CHARACTERISTIC	VCC1	VDD	CDP1	802BC	UNITS	
	(V)	(V)	Min.	Max.		
DC Operating Voltage Range		_	4.0	6.5	V	
Input Voltage Range	-		Vss	V <sub>DD</sub>	] <b>`</b>	
Maximum Clock Input Rise or Fall Time, t <sub>r</sub> ,t <sub>f</sub>	4 to 6.5	4 to 6.5	_	1		
Minimum Instruction Time <sup>2</sup>	5	5	3.2		μ	
Maximum DMA Transfer Rate	5	5	_	667	KBytes/s	
Maximum Clock Input Frequency, f <sub>CL</sub> Load Capacitance (C <sub>L</sub> )=50 pF	5	5	DC	5	MHz	

<sup>1</sup>V<sub>CC</sub> must never exceed V<sub>DD</sub>.
2Equals 2 machine cycles—one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles—one Fetch and two Execute operations.




Fig. 2 - Typical maximum clock frequency as a function of temperature.




Fig. 3 - Typical transition time vs. load capacitance.

STATIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, except as noted.

		CONDITIONS	LIMITS					
CHARACTERISTIC		Yout	VIN	V <sub>CC</sub> , V <sub>DD</sub>		DP1802B	<del> </del>	UNITS
		(V)	(V)	(V)	Min.	Typ.*	Max.	
Quiescent Device Current	IDD	_		5	_	1	200	μΑ
Output Low Drive (Sink) Current (Except XTAL)	lOL	0.4	0,5	5	1.1	2.2	_	mA
XTAL		0.4	5	5	170	350	_	μΑ
Output High Drive (Source) Current (Except XTAL)	ЮН	4.6	0,5	5	-0.27	-0.55	_	mA
XTAL		4.6	0	5	-125	-250	-	μΑ
Output Voltage Low-Level	VOL	_	0,5	5	_	0	0.1	
Output Voltage High Level	VOH	_	0,5	5	4.9	5		1
Input Low Voltage	VIL	0.5,4.5	_	5	_	_	1.5	l v
Input High Voltage	VIH	0.5,4.5	_	5	3.5	_	_	
CLEAR Input Voltage Schmitt Hysteresis	۷н	_	-	5	0.4	0.5	_	
Input Leakage Current	IN	Any Input	0,5	5	_	±10-4	±1	μA
3-State Output Leakage Current	IOUT	0,5	0,5	5	_	±10-4	±1	μ.
Total Power Dissipation, f=5 MHz△		_	_	5	_	15	30	mW
Minimum Data Retention Voltage	VDR		V <sub>DD</sub> =V <sub>DR</sub>			2	2.4	٧
Data Retention Current	IDR	V <sub>DD</sub> =2.4 V				0.5	_	μΑ
Input Capacitance	CIN					5	7.5	pF
Output Capacitance	COUT				-	10	15	"

 $<sup>^{\</sup>bullet}$  Typical values are for T\_A=25  $^{\circ}$  C and nominal V\_DD.  $\Delta$  Idle "00" at M(0000), C\_L=50 pF.




Fig. 4 - Minimum output high (source) current characteristics.




Fig. 5 - Minimum output low (sink) current characteristics.




Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.




Fig. 7 - Typical change in propagation delay as a function of a change in load capacitance.




Fig. 9 - Basic dc timing waveforms, one instruction cycle.

#### SIGNAL DESCRIPTIONS

# BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

#### N0 to N2 (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.

MRD=V<sub>CC</sub>: Data from I/O to CPU and Memory

MRD=VSS: Data from Memory to I/O

# EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

# INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1802BC during the interval between the leading edge of TPB and the leading edge of TPA.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

### SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. H=VCC, L=VSS.

State Tune	State Co	State Code Lines			
State Type	SC1	SC0			
S0 (Fetch)	L	L			
S1 (Execute)	L	Н			
S2 (DMA)	Н	L			
S3 (Interrupt)	Н	Н			

# TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

#### MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64K bytes.

# MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

### MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, MRD is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.

#### Q:

Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, Q is set or reset between the trailing edge of TPA and the leading edge of TPB.

# CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 5 MHz at  $V_{CC}=V_{DD}=5$  volts. The clock is counted down internally to 8 clock pulses per machine cycle.

# XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

# WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
l L	H	RESET
) H	L	PAUSE
H	Н	RUN

### VDD, VSS, VCC (Power Levels):

The internal voltage supply  $V_{DD}$  is isolated from the Input/Output voltage supply  $V_{CC}$  so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage.  $V_{CC}$  must be less than or equal to  $V_{DD}$ . All outputs swing from  $V_{SS}$  to  $V_{CC}$ . The recommended input voltage swing is  $V_{SS}$  to  $V_{CC}$ .

# **ARCHITECTURE**

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

- the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
- the D register (either of the two bytes can be gated to D);
- the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and third if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

- designate one of the 16 registers in R to be acted upon during register operations;
- indicate to the I/O devices a command code or deviceselection code for peripherals;
- indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B);
- 4. indicate the value to be loaded into P to designate a new register to be used as the program counter R(P);
- indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

# **Program Counters**

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

#### **Data Pointers**

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table I):

- 1. ALU operations F1-F5, F7, 74, 75, 77;
- 2. output instructions 61 through 67;
- 3. input instructions 69 through 6F;
- 4. certain miscellaneous instructions 70-73, 78, 60, F0. The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800-series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

#### **Data Registers**

When registers in R are used to store bytes of data, four instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

#### The Q Flip Flop

An internal flip flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of Q is also available as a microprocessor output.

# Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of T may be saved by means of a single instruction (78) in the memory location pointed to by R(X). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with a single instruction (70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

#### **CPU Register Summary**

D	8 Bits	Data Register (Accumulator)	
DF	1 Bit	Data Flag (ALU Carry)	
В	8 Bits	Auxiliary Holding Register	
R	16 Bits	1 of 16 Scratchpad Registers	
Р	4 Bits	Designates which register is	
		Program Counter	
X	4 Bits	Designates which register is	
L		Data Pointer	

N	4 Bits	Holds Low-Order Instr. Digit
1	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt (X is high nibble)
IE	1 Bit	Interrupt Enable
Q	1 Bit	Output Flip Flop

# **CDP1802 Control Modes**

The WAIT and CLEAR lines provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	LOAD
L	l H	RESET
H	L	PAUSE
H	Н	RUN


The function of the modes are defined as follows:

#### Load

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

#### Reset

Registers I, N, Q are reset, IE is set and 0's (VSS) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the CLEAR pin, since it has a Schmitt-triggered input, see Fig. 10.



The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

Fig. 10 - Reset diagram.

#### Pause

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

#### **Bun**

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

### **RUN-MODE STATE TRANSITIONS**

The CDP1802BC CPU state transitions when in the RUN and RESET modes are shown in Fig. 11. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table II shows the conditions on Data Bus and Memory-Address lines during all machine states.




Fig. 11 - State transition diagram.

# INSTRUCTION SET

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where W=N or X, or P

R(W).0: Lower-order byte of R(W) R(W).1: Higher-order byte of R(W)

**Operation Notation** 

 $M(R(N)) \rightarrow D; R(N) + 1 \rightarrow R(N)$ 

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

<del></del>	I	T	
		OP	OPERATION
INSTRUCTION	MNEMONIC	CODE	OPERATION
MEMORY REFERENCE LOAD VIA N	LDN	ON	M(R(N))→D; FOR N NOT 0
	LDN	4N	
LOAD WAY	LDA	F0	M(R(N))→D; (RN)+1 →R(N)
LOAD VIA X AND ADVANCE	LDX		M(R(X))→D
LOAD MAASSIATS	LDXA	72	$M(R(X)) \rightarrow D; R(X) + 1 \rightarrow R(X)$
LOAD IMMEDIATE	LDI	F8	M(R(P))→D; R(P)+1→R(P)
STORE VIA N	STR	5N	D-M(R(N))
STORE VIA X AND	STXD	73	D→M(R(X)); R(X)—1→R(X)
DECREMENT			
REGISTER OPERATIONS		1 401	
INCREMENT REG N	INC	1N	R(N)+1→R(N)
DECREMENT REG N	DEC	2N	R(N)-1→R(N)
INCREMENT REG X	IRX	60	$R(X)+1\rightarrow R(X)$
GET LOW REG N	GLO	8N	R(N).0→D
PUT LOW REG N	PLO	AN	D→R(N).0
GET HIGH REG N	GHI	9N	R(N).1→D
PUT HIGH REG N	PHI	BN	D→R(N).1
LOGIC OPERATIONS 9		·	
OR	OR	F1	M(R(X)) OR D→D
OR IMMEDIATE	ORI	F9	M(R(P)) OR D→D;
		1	R(P)+1→R(P)
EXCLUSIVE OR	XOR	F3	M(R(X)) XOR D→D
EXCLUSIVE OR IMMEDIATE	XRI	FB	M(R(P)) XOR D→D;
			R(P)+1→R(P)
AND	AND	F2	M(R(X)) AND D→D
AND IMMEDIATE	ANI	FA	M(R(P)) AND D→D;
		[	R(P)+1→R(P)
SHIFT RIGHT	SHR	F6	SHIFT D RIGHT, LSB(D)→DF,
		]	O→MSB(D)
SHIFT RIGHT WITH CARRY	SHRC )	76 <b>§</b>	SHIFT D RIGHT, LSB(D)→DF,
	}		DF→MSB(D)
RING SHIFT RIGHT	RSHR		
SHIFT LEFT	SHL	FE	SHIFT D LEFT, MSB(D)→DF,
			0→LSB(D)
SHIFT LEFT WITH CARRY	SHLC )	7E§	SHIFT D LEFT, MSB(D)→DF,
	}		DF→LSB(D)
RING SHIFT LEFT	RSHL )		<del></del> /

TABLE I — INSTRUCTION SUMMARY (Cont'd)

		****	OP	
INSTRUCTION	MNE	MONIC	CODE	OPERATION
ARITHMETIC OPERATIONS \$				
ADD	ADD		F4	M(R(X))+D→DF, D
ADD IMMEDIATE	ADI		FC	M(R(P))+D→DF,D; R(P)+1→R(P)
ADD WITH CARRY	ADC		74	M(R(X))+D+DF→DF, D
ADD WITH CARRY, IMMEDIATE	ADCI		7C	M(R(P))+D+DF→DF, D
			. •	R(P)+1→R(P)
SUBTRACT D	SD		F5	M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	SDI		FD	M(R(P))—D→DF, D;
	, , ,			R(P)+1→R(P)
SUBTRACT D WITH BORROW	SDB		75	M(R(X))−D−(NOT DF)→DF, D
SUBTRACT D WITH	SDBI		7D	M(R(P))-D-(NOT DF)→DF, D;
BORROW, IMMEDIATE	000.		, ,	R(P)+1→R(P)
SUBTRACT MEMORY	SM		F7	D-M(R(X))→DF, D
SUBTRACT MEMORY IMMEDIATE	SMI		FF	D-M(R(P))→DF, D;
	)			R(P)+1→R(P)
SUBTRACT MEMORY WITH BORROW	SMB		77	D-M(R(X))-(NOT DF)→DF, D
SUBTRACT MEMORY WITH	SMBI		7F	D-M(R(P))-(NOT DF)→DF, D
BORROW, IMMEDIATE	) OWID!		′'	R(P)+1→R(P)
BRANCH INSTRUCTIONS—SHORT BRA	ANCH			11(1) 11 11(1)
SHORT BRANCH	BR		30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	NBR		38§	R(P)+1→R(P)
SHORT BRANCH IF D=0	BZ		32	IF D=0, M(R(P))→R(P).0
SHOTT BRANSHII D-0	J		02	ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	BNZ		3A	IF D NOT 0, M(R(P))→R(P).0
SHOTT BILATON II BITOT S	5.12		07	ELSE R(P)+1→R(P)
SHORT BRANCH IF DF=1	BDF )	i	33§	IF DF=1, M(R(P))→R(P).0
SHORT BRANCH IF POS OR ZERO	BPZ		000	ELSE R(P)+1→R(P)
SHORT BRANCH IF EQUAL OR	BGE			LEGETHITYTT
GREATER	DGL ,			
SHORT BRANCH IF DF=0	BNF )		3B§	IF DF=0, M(R(P))→R(P).0
SHORT BRANCH IF MINUS	BM }		000	ELSE R(P)+1→R(P)
SHORT BRANCH IF LESS	BL			LEGE NO THE NOTE OF
SHORT BRANCH IF Q=F	BQ ,		31	IF Q=1, M(R(P))→R(P).0
SHORT BRANGITIF Q-F	BQ		31	ELSE R(P)+1→R(P)
SHORT BRANCH IF Q=0	BNQ		39	IF Q=0, M(R(P))→R(P).0
GHOTT BILANOITH Q=0	BING		39	
SHORT BRANCH IF EF1=1	B1		34	ELSE R(P)+1-R(P)
(EF1=Vss)	"'		34	IF EF1=1, M(R(P))→R(P).0
SHORT BRANCH IF EF1=0	DAM		20	ELSE R(P)+1→R(P)
	BN1		3C	IF EF1=0, M(R(P))→R(P).0
(EF1=V <sub>CC</sub> ) SHORT BRANCH IF EF2=1	B0		05	ELSE R(P)+1→R(P)
	B2		35	IF EF2=1, M(R(P))→R(P).0
(EF2=VSS)	BNO		20	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2=0	BN2		3D	IF EF2=0, M(R(P))→R(P).0
(EF2=V <sub>CC</sub> )	B0		26	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3=1	B3		36	IF EF3=1, M(R(P))→R(P).0
(EF3=V <sub>SS</sub> )	DN0		0.5	ELSE R(P)+1→R(P)
SHORT BRANCH IF EF3=0	BN3		3E	IF EF3=0, M(R(P))→R(P).0
(EF3=V <sub>CC</sub> )	<u> </u>			ELSE R(P)+1→R(P)

# TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	MNEMONIC	CODE	OPERATION				
	BRANCH INSTRUCTIONS—SHORT BRANCH						
		07	15 554-4 M(D(D))				
SHORT BRANCH IF EF4=1	B4	37	IF EF4=1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)				
(EF4=VSS)	BN4	3F	IF EF4=0, M(R(P))→R(P).0				
SHORT BRANCH IF EF4=0	DIV	35	ELSE R(P)+1→R(P)				
(EF4=V <sub>CC</sub> )	<u> </u>	l	ELOC H(F) 1 H(F)				
BRANCH INSTRUCTIONS—LONG BRA		<b>,</b>					
LONG BRANCH	LBR	C0	M(R(P))→R(P).1				
	==		M(R(P)+1)→R(P).0				
NO LONG BRANCH (SEE LSKP)	NLBR	C8§	R(P)+2-R(P)				
LONG BRANCH IF D=0	LBZ	C2	IF D=0, M(R(P))→R(P).1				
			M(R(P)+1)→R(P).0				
			ELSE R(P)+2-R(P)				
LONG BRANCH IF D NOT 0	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1				
	3		M(R(P)+1)→R(P).0				
			ELSE R(P)+2→R(P)				
LONG BRANCH IF DF=1	LBDF	C3	IF DF=1, M(R(P))→R(P).1				
			M(R(P)+1)→R(P).0				
			ELSE R(P)+2→R(P)				
LONG BRANCH IF DF=0	LBNF	СВ	IF DF=0, M(R(P))→R(P).1				
			M(R(P)+1)→R(P).0				
	_	1	ELSE R(P)+2→R(P)				
LONG BRANCH IF Q=1	LBQ	C1	IF Q=1, M(R(P))→R(P).1				
			M(R(P)+1)→R(R).0				
			ELSE R(P)+2→R(P)				
LONG BRANCH IF Q=0	LBNQ	C9	IF Q=0, M(R(P))→R(P).1				
			M(R(P)+1)→R(P).0				
OKID INOTELIOTIONS		J	ELSE R(P)+2-R(P)				
SKIP INSTRUCTIONS	OVB	300	D(D) 14 D(D)				
SHORT SKIP (SEE NBR)	SKP	38§	R(P)+1-R(P)				
LONG SKIP (SEE NLBR)	LSKP	C8§	R(P)+2→R(P)				
LONG SKIP IF D=0	LSZ	CE	IF D=0, R(P)+2→R(P)				
LONG OKIDIE DINOTA		1 00	ELSE CONTINUE				
LONG SKIP IF D NOT 0	LSNZ	C6	IF D NOT 0, R(P)+2→R(P)				
		1	ELSE CONTINUE				
LONG SKIP IF DF=1	LSDF	CF	IF DF=1, R(P)+2→R(P)				
		1	ELSE CONTINUE				
LONG SKIP IF DF=0	LSNF	C7	IF DF=0, R(P)+2→R(P)				
LONG SKIP IF O-4	1.00		ELSE CONTINUE				
LONG SKIP IF Q=1	LSQ	CD	IF Q=1, R(P)+2→R(P)				
LONG OKIDIF O-C	1	ا	ELSE CONTINUE				
LONG SKIP IF Q=0	LSNQ	C5	IF Q=0, R(P)+2→R(P)				
1.010.000.000			ELSE CONTINUE				
LONG SKIP IF IE=1	LSIE	cc	IF IE=1, R(P)+2→R(P)				
			ELSE CONTINUE				

TABLE I - INSTRUCTION SUMMARY (Cont'd)

		OP				
INSTRUCTION	MNEMONIC	CODE	OPERATION			
CONTROL INSTRUCTIONS						
IDLE	IDL	00#	WAIT FOR DMA OR INTERRUPT;			
			M(R(0))-BUS			
NO OPERATION	NOP	C4	CONTINUE			
SET P	SEP	DN	N→P			
SET X	SEX	EN	N→X			
SET Q	SEQ	7B	1-Q .			
RESET Q	REQ	7A	0 <b>→</b> Q			
SAVE	SAV	78	T→M(R(X))			
PUSH X,P TO STACK	MARK	79	(X,P)→T; (X,P)→M(R(2))			
			THEN P→X; R(2)—1→R(2)			
RETURN	RET	70	$M(R(X))\rightarrow (X,P); R(X)+1\rightarrow R(X)$			
			1→IE			
DISABLE	DIS	<b>-71</b>	M(R(X))→(X,P); R(X)+1→R(X)			
			0→IE			
INPUT-OUTPUT BYTE TRANSFER						
OUTPUT 1	OUT 1	61	$M(R(X))\rightarrow BUS;R(X)+1\rightarrow R(X); N LINES=1$			
OUTPUT 2	OUT 2	62	M(R(X))→BUS;R(X)+1→R(X); N LINES=2			
OUTPUT 3	OUT 3	63	$M(R(X))\rightarrow BUS;R(X)+1\rightarrow R(X); N LINES=3$			
OUTPUT,4	OUT 4	64	M(R(X))→BUS;R(X)+1→R(X); N LINES=4			
OUTPUT 5	OUT 5	65	M(R(X))→BUS;R(X)+1→R(X); N LINES=5			
OUTPUT 6	OUT 6	66	$M(R(X))\rightarrow BUS;R(X)+1\rightarrow R(X); N LINES=6$			
OUTPUT 7	OUT 7	67	M(R(X))→BUS;R(X)+1→R(X); N LINES=7			
INPUT 1	INP 1	69	BUS→M(R(X)); BUS→D; N LINES=1			
INPUT 2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES=2			
INPUT 3	INP 3	6B	BUS→M(R(X)); BUS→D; N LINES=3			
INPUT 4	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES=4			
INPUT 5	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES=5			
INPUT 6	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES=6			
INPUT 7	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES=7			

THE ARITHMETIC OPERATIONS AND THE SHIFT INSTRUCTIONS ARE THE ONLY INSTRUCTIONS THAT CAN ALTER THE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED

DF=0 DENOTES A CARRY HAS NOT OCCURRED

AFTER A SUBTRACT INSTRUCTION:

DF=1 DENOTES NO BORROW. D IS A TRUE POSITIVE NUMBER

DF=0 DENOTES A BORROW. D IS TWO'S COMPLEMENT

THE SYNTAX "-- (NOT DF)" DENOTES THE SUBTRACTION OF THE BORROW

\$THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.

#AN IDLE INSTRUCTION INITIATES A REPEATING S1 CYCLE. THE PROCESSOR WILL CONTINUE TO IDLE UNTIL AN I/O REQUEST (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED AND THE I/O REQUEST IS SERVICED, AND THEN NORMAL OPERATION IS RESUMED.

#### Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a) Branch unconditionally
- b) Test for D=0 or D≠0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1

- e) effect an unconditional no branch
- If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.
- If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, CL=50 pF, VDD±5%, except as noted.

CHARACTERISTIC	VCC (V)	V <sub>DD</sub> (V)	LIM Typ.*	ITS Max.	UNIT	
Propagation Delay Times:						
Clock to TPA, TPB	tPLH, tPHL	5	5	200	300	
Clock-to-Memory High-Address Byte	tPLH, tPHL	5	5	475	525	
Clock-to-Memory Low-Address Byte Valid	tPLH, tPHL	5	5	175	250	
Clock to MRD	tPLH, tPHL	5	5	175	275	
Clock to MWR	tPLH, tPHL	5	5	. 175	225	
Clock to (CPU DATA to BUS) Valid	tPLH, tPHL	5	5	250	375	
Clock to State Code	tPLH, tPHL	5	5	250	400	,
Clock to Q	tPLH, tPHL	5	5	200	300	
Clock to N (0-2)	tPLH, tPHL	5	5	275	350	
Minimum Setup and Hold Times:		<u> </u>				ns
Data Bus Input Setup	tsu	5	5	-20	0	
Data Bus Input Hold	tH*	5	5	125	150	
DMA Setup	tsu	5	5	0	30	
DMA Hold	t <sub>H</sub> "	5	5	100	150	Ì
Interrupt Setup	tsu	5	5	-75	0	
Interrupt Hold	tH <sup>≜</sup>	5	5	75	125	
WAIT Setup	tsu	5	5	20	40	ĺ
EF1-4 Setup	tsu	5	5	-30	. 0	ĺ
EF1-4 Hold	tH■	5	5	100	150	
Minimum Pulse Width Times:			Ī		`	ł
CLEAR Pulse Width	twL■	5	5	100	150	
CLOCK Pulse Width	twL	5	5	90	100	

<sup>\*</sup>Typical values are for TA=25°C and nominal VDD.

# Notes for TABLE I (Continued)

The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.

The short-branch instruction can:

- a) Branch unconditionally
- b) Test for D=0 or D≠0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test the status (1 or 0) of the four EF flags
- f) Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions. The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch  $\pm$  1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch +2 execute).


# They can:

- a) Skip unconditionally
- b) Test for D=0 or D≠0
- c) Test for DF=0 or DF=1
- d) Test for Q=0 or Q=1
- e) Test for IE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.

Execution is continued by fetching the next instruction in sequence.

Maximum limits of minimum characteristics are the values above which all devices function.



- I. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE
- 2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS

3. SHADED AREAS INDICATE "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSITIONS MAY OCCUR DURING THIS PERIOD

92CL -33869RI

Fig. 12 - Timing wavetorms.




Fig. 13 - Clock frequency dependent relative timing waveforms.

TIMING SPECIFICATIONS as a function of T (T=1/fclock) at TA=-40 to +85°C.

OLIADA OTERIOTIO	CHARACTERISTIC			LIN	UNITS	
CHARACTERISTIC		VCC (V)	(V)	Min.	Typ.	UNITS
High-Order Memory-Address Byte Set Up to TPA ે Time	tsaa	5	5	2T-325	2T-275	
High-Order Memory-Address Byte Hold after TPA Time	tHAA	5	5	T/2-25	T/2-15	
Low-Order Memory-Address Byte Hold after WR Time	tHAW	5	5	T-30	T+0	ns
CPU Data to Bus Hold after WR Time	tHDW	5	5	T-175	T-125	
Low-Order Memory-Address Byte Hold after TPB Time	tHAB	5	5	T/2+0	T/2+100	
MRD Hold after TPB Time	tHRB	5	5	T/2-25	T/2+0	1
Required Memory Access Time Address to Data	tAAD	5	5	5T-225	5Ť-175	

<sup>•</sup>Typical values are for TA=25°C and nominal VDD.

# **RCA CMOS LSI Products**

# CDP1802BC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

			<u> </u>	ALL MA	CHINE STAT	MEMORY			N	
STATE		N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES	NOTESG
	<u> </u>								0	
S1		RESI	=1	0→I,N,Q,X,P; 1→IE	00	xxxx	1	1	U	A
S1	-	INITIA	LIZE	0000→R	00	xxxx	1	1	0	В
"	NC		RAMMER	0000 11	00	1		· ·	ŭ	J
		ACCESS				ļ				
SO		FETO		MRP→I, N;	MRP	RP	0	1	0	С
				RP+1→RP						
	0	0	IDL	IDLE	MR0	R0	0	1	0	D,3
	0	1-F	LDN	MRN→D	MRN	RN	0	1	0	3
	<b>′1</b>	0-F	INC	RN+1→RN	FLOAT	RN	1	11	0	1
1	2	0-F	DEC	RN-1→RN	FLOAT	RN	1	1	0	1
	3	0-F	SHORT	TAKEN;						
			BRANCH	MRP→RP.0	MRP	RP	0	1	0	3
				NOT TAKEN;						3
1 1				RP+1→RP						
	4	0-F	LDA	MRN→D;	MRN	RN	0	1	0	3
				RN+1→RN						
1	5	0-F	STR	D→MRN	D	RN	1	0	0	2
S1	6	0	IRX	RX+1→RX	MRX	RX	0	11	0	2
		1	OUT 1						1	
i i		2	OUT 2				}		2	
		3	OUT 3					ŀ	3	
		4 .	OUT 4	MRX→BUS;	MRX	RX	0	1	4	6
		5	OUT 5	RX+1→RX		:	}	1	5	
		6	OUT 6				1		6	
	6	7	OUT 7		 		<u> </u>	ļ		
	Ů	9	INP 1		DATA			1	1	
		Α	INP 2		FROM		Ì	}	2	
		В	INP 3		1/0				3	_
		С	INP 4	BUS→MRX,D	DEVICE	RX	1	0	4	5
		D	INP 5					1	5	
		E	INP 6			1			6	
		F	INP 7				<del> </del>	<b></b>	7	
		0	RET	MRX→(X,P);	MRX	RX	0	1	0	3
			<b></b>	RX+1→RX; 1→IE			ļ			
		1	DIS	MRX→(X,P);	MRX	RX	0	1	0	3
				RX+1→RX; 0→IE						
	7	2	LDXA	MRX→D;	MRX	RX	0	1	0	3
			<b></b>	RX+1→RX						
		3	STXD	D→MRX;	D	RX	1	0	0	2
				RX−1→RX						
		4	ADC	MRX+D+	MRX	RX	0	1	0	3
l l			l	DF→DF,D	j	l	l	l		[

# TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

				ALL MACHIN	E STATES (C					,
					DATA	MEMORY			N	
STATE		N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES	NOTESG
		5	SDB	MRX-D-	MRX	RX	0	1	0	3
			SUDO	DFN→DF,D	51.047	- DV				
		6	SHRC	LSB(D)→DF;	FLOAT	RX	1	1	0	1
		<del></del>	CMB	DF→MSB(D)	MARY	- BY	0	<del></del>		3
		7	SMB	D-MRX-	MRX	RX	١	1	0	] 3
S1	7	8	SAV	DFN→DF,D T→MRX	т	RX	1	0	0	2
31	'	9	MARK	(X,P)→T, MR2;	<del>'</del>	R2	1	0	0	2
		"	WIANK	(X,F)~1, MH2, P~X; R2~1~R2	'	1 12	1	}	١ ١	•
		A	REQ	0-Q	FLOAT	RP	1	1	0	1
	١ ٠	В	SEQ	1→Q	FLOAT	RP	1	1	ō	1
	1	c	ADCI	MRP+D+	MRP	RP	Ö	1	0	3
				DF→DF,D; RP+1			•	Ì .	ľ	•
		D	SDBI	MRP-D-	MRP	RP	0	1	0	3
		l		DFN→DF,D;						_
				RP+1	1		1			
		E	SHLC	MSB(D)→DF;	FLOAT	RP	1	1	0	1
				DF→LSB(D)	1			ļ		
		F	SMBI	D-MRP-	MRP	RP	0	1	0	3
		l		DFN→DF,D;			1	l		
				RP+1						
	8	0-F	GLO	RN.0→D	RN.0	RN	1	1	0	1
	9	0-F	GHI	RN.1→D	RN.1	RN	1	1	0	1
	Α	0-F	PLO	D→RN.0	D	RN	1_1_	1	0	1
	В	0-F	PHI	D→RN.1	D	RN	1	11	0	11
S1#1		ŀ		TAKEN: MRP→B;	MRP	RP	0	1	0	4
				RP+1→RP		ļ	<del> </del>			
#2		}	LONG	TAKEN: B→RP.1;	M(RP+1)	RP+1	0	1	0	4
	l	0-3,	BRANCH	MRP→RP.0	<u></u>	<u> </u>	<u> </u>			
S1#1		8-B		NOT TAKEN:	MRP	RP	0	1	0	4
			İ	RP+1→RP		ļ		<u> </u>	ļ	<u> </u>
#2	С	İ	İ	NOT TAKEN:	M(RP+1)	RP+1	0	1	0	4
	ł	<u> </u>	<b></b>	RP+1→RP		<del> </del>	+	<del></del>		
S1#1	}	5		TAKEN: RP+1→RP	MRP	RP	<u> </u>	1	0	4
	1	6								
#2	l	7	LONG	TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0	4
S1#1	1	C	SKIP	NOT TAKEN	MDD	RP	0	1		
31#1	ĺ	E		NOT TAKEN:	MRP	nP nP	1 "	[ '	٥	4
#2	1	F	1	NO OPERATION NOT TAKEN:	MRP	RP	10	1	0	4
π <b>ε</b>	}	「	1	NO OPERATION	IVINE	l nr	١ "	'	ľ	"
S1#1	ł		<del>                                     </del>	NO OPERATION	MRP	RP	<del>                                     </del>	1	0	4
31#1	l	4	NOP	140 OF ENATION	MILIT	THE STATE OF THE S	<u> </u>	<u> </u>	ļ	<u> </u>
#2				NO OPERATION	MRP	RP	0	1	0	4
	<u> </u>	L	<u> </u>	L	<u> </u>	<u> </u>		<u> </u>	<u> </u>	<u> </u>

# TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (CONT'D)

				l	DATA	MEMORY			N	
STATE	1	N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES	NOTES 6
	D	0-F	SEP	N→P	NN	RN	1	1	<b>0</b> ·	11
	Ε	0-F	SEX	N→X	NN	RN	1	11	0	11
ſ		0	LDX	MRX→D	MRX	RX	0	11	0	3
		1	OR	MRX OR D→D						
		2	AND	MRX AND D→D						
		3	XOR	MRX XOR D→D	MRX	RX	0	1	0	3
	- 1	4	ADD	MRX+D→DF,D						
1	- i	5	SD	MRX-D→DF,D						
		7-	SM	D-MRX→DF,D						
S1		6	SHR	LSB(D)→DF;	FLOAT	RX	1	1	0	1
				0→MSB(D)						
	F	8	LDI	MRP→D;		,				
	- 1		,	RP+1→RP						
		9	ORI	MRP OR D→D;						
1	1			RP+1→RP						
	- 1	Α	ANI	MRP AND D→D;						1
				RP+1→RP						
1		В	XRI	MRP XOR D→D;	MRP	RP	0	1	0	3
				RP+1→RP						
		С	ADI	MRP+D→DF,D;						
				RP+1→RP						
1		D	SDI	MRP-D-DF,D;						
				RP+1→RP						
		F	SMI	D-MRP→DF,D;						
			,	RP+1→RP						
		E	SHL	MSB(D)→DF;	FLOAT	RP	1	1	0	1
				0→LSB(D)						
		DMA	IN	BUS→MR0;	DATA FROM	R0	1	0	0	F, 7
S2 -				R0+1→R0	1/O DEVICE					
32		DMA C	DUT	MR0→BUS;	MRO	R0	0	1	0	F, 8
				R0+1→R0						
S3		INTERF	IUPT	X,P→T; 0→IE	FLOAT	RN	1	1	0	9
				1→P; 2→X						
S1		LOA	D	IDLE	M(R0-1)	R0-1	0	1	0	E,3
				(CLEAR, WAIT=0)						

# NOTES:

- A. IE=1, TPA, TPB suppressed, state=S1.
- B. BUS=0 for entire cycle.
- C. Next state always S1.
- D. Wait for DMA or INTERRUPT.
- E. Suppress TPA, wait for DMA.
- F. IN REQUEST has priority over OUT REQUEST.
- G. Number refers to machine cycle. See Fig. 14 timing waveforms for machine cycles 1 through 9.






Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown).

"Don't Care" or internal delays. High-impedance state

92CL-29600




No. 5 Input-cycle timing waveforms.



No. 6 Output-cycle timing waveforms.

Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.



No. 9 INTERRUPT-cycle timing waveforms. Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.

NON-MEMORY CYCLE

VALID OUTPUT

\_ MEMORY READ, WRITE OR NON-MEMORY CYCLE

MEMORY

READ CYCLE

\*User-generated signal


"Don't Care" or internal delays.

VALID OUTPUT

92CM-29605

MEMORY

READ CYCLE



# **Objective Data**

# CMOS 8-Bit Microcomputer With On-Chip RAM, ROM, and Timer/Counter

#### Performance Features:

- Instruction time of 3.2 µs. -40 to +85° C
- 123 instructions-upwards software compatible with CDP1802, CDP1805, and CDP1806
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802, CDP1805, and CDP1806, except for V<sub>cc</sub> terminal
- 64K-byte memory address capability

The RCA-CDP1804AC is a functional and performance enhancement of the CDP1802, CDP1805C, and CDP1806C LSI CMOS 8-bit register-oriented microprocessor series and is designed for use in a wide variety of general-purpose applications.

The CDP1804AC hardware enhancements include a 2K-byte ROM array, a 64-byte RAM array, and a 8-bit presettable down counter. The timer/counter, which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The timer/counter underflow output can also be directed to the Q output terminal.

The CDP1805AC and CDP1806AC which are identical to the CDP1804AC, except for the on-chip memory, should be used for CDP1804AC development purposes.

The CDP1804AC software enhancements include 22 more instructions than the CDP1802 and 10 more instructions than the CDP1805AC and CDP1806AC. The 32 new software

- 2K bytes of on-chip ROM
- 64 bytes of on-chip RAM
- 16 x 16 matrix of on-board registers
- On-chip crystal or RC controlled oscillator
- 8-bit timer/counter

instructions add subroutine call and return capability, enhanced data transfer manipulation, timer/counter control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility are maintained when substituting a CDP1804AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of Vcc with EMS/ME.

The CDP1804AC has an operating voltage range of 4 V tc 6.5 V and is supplied in a 40-lead hermetic dual-in-line ceramic package (D suffix), and in a 40-lead dual-in-line plastic package (E suffix).




Fig. 1 - Typical CDP1804AC microprocessor system.

# MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD):	
(Voltage referenced to Vss Terminal)	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 200 mW
For T <sub>A</sub> = -55 to +100° C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to +125° C (PACKAGE TYPE D)	Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Type	s) 100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125°C
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max.	

RECOMMENDED OPERATING CONDITIONS at  $T_A$  = -40 to +85° C For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CONDITION	LIN CDP18 CDP18	UNITS	
	(V)	MIN.	MAX.	
DC Operating Voltage Range	_	4	6.5	
Input Voltage Range		Vss	V <sub>DD</sub>	- V
Minimum Instruction Time* (fcL=5 MHz)	5	3.2	_	μs
Maximum DMA Transfer Rate	5		0.625	Mbytes/s
Maximum Clock Input Frequency, Load Capacitance (CL) = 50 pF	5	DC	5	
Maximum External Counter/Timer  Clock Input Frequency to EF1, EF2 t <sub>CLX</sub>	5	DC	2	MHz

<sup>\*</sup>Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

# STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, Vdb $\pm$ 5%, Except as noted

		C	ONDITION	IS		LIMITS		
CHARACTERISTIC					DP1804AC	- •	UNITS	
		V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	Min.	Typ.•	Max.	
Quiescent Device Current	IDD	_	0, 5	5	_	50	200	μΑ
Output Low Drive (Sink) Current (Except XTAL)	loL	0.4	0, 5	5	1.6	4	_	
XTAL Output	loL	0.4	5	5	0.2	0.4	_	]
Output High Drive (Source) Current (Except XTAL)	Іон	4.6	0, 5	5	-1.6	-4	_	mA
XTAL	Іон	4.6	0	5	-0.1	-0.2	_	1
Output Voltage Low-Level	Vol	T -	0, 5	5		0	0.1	
Output Voltage High Level	V <sub>он</sub>	_	0, 5	5	4.9	5	_	
Input Low Voltage (BUS 0 — BUS 7, EMS/ME)	V <sub>IL</sub>	0.5, 4.5	-	5		_	1.5	]
Input High Voltage (BUS 0 — BUS 7, EMS/ME)	ViH	0.5, 4.5	-	5	3.5	_	_	
Schmitt Trigger Input Voltage								7 v
(Except BUS 0 — BUS 7, EMS/ME)								
Positive Trigger Threshold	$V_{P}$	1			2.2	2.9	3.6	
Negative Trigger Threshold	$V_N$	0.5, 4.5	_	5	0.9	1.9	2.8	]
Hysteresis	Vн				0.3	0.9	1.6	
Input Leakage Current	I <sub>IN</sub>		0.5	5		±0.1	±5	
3-State Output Leakage Current	lout	0, 5	0, 5	5		±0.2	±5	μΑ
Input Capacitance	Cin	_	_		_	5	7.5	- pF
Output Capacitance	Соит				_	10	15	pr
Total Power Dissipation (f=5 MHz)				5		1.5		
Idle "00" at M(0000), CL = 50 pF				_ °		1.5	3	mW
Minimum Data Retention Voltage	VDR		$V_{DD} = V_{DR}$			2	2.4	V
Data Retention Current	I <sub>DR</sub>		V <sub>DD</sub> = 2.4		· —	25	100	μΑ

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

#### **OPERATING AND HANDLING CONSIDERATIONS**

# 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

# 2. Operating

# **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — Vss to exceed the absolute maximum rating.

# Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

# **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

# **Output Short Circuits**

Shorting of outputs to VDD, VCC, or Vss may damage CMOS devices by exceeding the maximum device dissipation.




Fig. 2 - Block diagram for CDP1804AC.

### **Enhanced 1804AC Operation**

#### ROM/RAM

The 2K-byte ROM is mask-programmable and mask-selectable in any 2K block of the available 64K address space in the RUN (ROM/RAM) mode. (The procedure is detailed in the Mask-Programming section at the end of the data sheet.)

The 64-byte RAM is mask-selectable in any 64-byte block of memory in the RUN (ROM/RAM) mode. It may also be externally selected via the ME input in the RUN (RAM only) mode.

The EMS/ME pin serves a dual function. In the RUN (ROM/RAM) mode, EMS acts as an active low output to indicate when the internal ROM or RAM is not selected. This provides a convenient chip-select signal for any optional expansion memory devices and a stable-address latch signal. In the RUN (RAM only) mode, ME acts as an active low input and is used to select the internal RAM, which is not mask-selected in this mode. Decoding is performed externally and the RAM may reside in any 64-byte block.

#### Timing

Timing for the CDP1804AC is the same as the CDP1802 microprocessor series, with the following exceptions:

 4.5 clock cycles are provided for memory access instead of 5.

- Q changes 1/2 clock cycle earlier during the SEQ and REQ instructions.
- Flag lines (EF1-EF4) are sampled at the end of the S0 cycle instead of at the beginning of the S1 cycle.
- Pause can only occur on the low-to-high transition of either TPA or TPB, instead of any negative clock transition.

#### **Special Features**

Schmitt triggers are provided on all control inputs, except EMS/ME, for maximum immunity from noise and slow signal transitions. A Schmitt trigger in the oscillator section allows operation with an RC or crystal.

The CDP1802 series LOAD mode is not retained. This mode (WAIT, CLEAR=0) is the RUN (ROM/RAM) mode on the CDP1804AC.

A low power mode is provided, which is initiated via the IDLE instruction. In this mode all external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD is set to a logic "1", and the data bus floats. The IDLE mode is exited by a DMA or INT condition. The INT includes both external interrupts and interrupts generated by the timer /counter. The only restrictions are that the Timer mode, which uses the TPA  $\div$  32 clock source, and the underflow condition at the Pulse Width Measurement modes are not available to exit the IDLE mode.




Fig. 3 - Internal memory operation timing waveforms for CDP1804AC.




Fig. 4 - External memory operation timing waveforms for CDP1804AC.

92CS-34984

# SIGNAL DESCRIPTIONS

# BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

# N0 to N2 (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device

selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal:

MRD = VDD: Data from I/O to CPU and Memory

MRD = Vss: Data from Memory to I/O

#### SIGNAL DESCRIPTIONS (Cont'd)

# EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every S0 cycle. One additional use for EF1 and EF2 is event counting and pulse-width measurement in conjunction with the Timer/Counter.

# INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1804AC during TPB.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT.

# SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

State Type	State Co	de Lines
	SC1	SC0
S0 (Fetch)	L	L
S1 (Execute)	L	Н
S2 (DMA)	Н	L
S3 (Interrupt)	н	Н

H = V<sub>DD</sub>, L = V<sub>SS</sub>.

#### TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the 16-bit memory address.

# MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines 1/2 clock after the termination of TPA.

### MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

# MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

#### Q:

Single bit output from the CPU which can be set or reset, between the trailing edge of TPA and the leading edge of TPB, under program control. The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

#### **CLOCK:**

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at  $V_{DD}$  = 5 V. The clock is counted down internally to 8 clock pulses per machine cycle:

### XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

# WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	RUN (ROM/RAM)
L	Н	RESET
н	L	PAUSE
н	н	RUN (RAM ONLY)

# ME (Memory Enable) RUN (RAM ONLY) Mode

This active low signal line is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that ME is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA OUT cycle), ME should be wide enough to provide enough time for valid data to be latched.

In the RUN (RAM ONLY) mode the internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

# EMS (External Memory Select) RUN (ROM/RAM) Mode

This signal line is used for external memory expansion. It is low when external memory is being addressed and high at all other times. It is initiated 1.5 clock periods after TPA (at which time all addresses are stable) and terminates at the end of the cycle. Use of EMS for memory selection allows 3.5 clock cycles for data access.

# VDD, Vss, (Power Levels):

 $V_{SS}$  is the most negative supply voltage terminal and is normally connected to ground.  $V_{DD}$  is the positive supply voltage terminal. All outputs swing from  $V_{SS}$  to  $V_{DD}$ . The recommended input voltage swing is from  $V_{SS}$  to  $V_{DD}$ .

# **ARCHITECTURE**

Fig. 2 shows a block diagram of the CDP1804AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

- 1. the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
- 2. the D register (either of the two bytes can be gated to D)
- the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second —and more if necessary — are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

- designate one of the 16 registers in R to be acted upon during register operations
- indicate to the I/O devices a command code or device-selection code for peripherals
- indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
- indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
- indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

#### **Program Counters**

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to subroutine. When interrupts are being serviced, register R(1) is used as the program

counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

#### **Data Pointers**

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table I):

- 1. ALU operations
- 2. output instructions
- 3. input instructions
- 4. register → memory transfer
- 5. interrupt and subroutine handling.

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1804AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

# **Data Registers**

When registers in R are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSXD, and RNX instructions also allow loading, storing, and exchanging the full 16-bit contents of the R registers. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16-bit R register without affecting the D register.

## The Q Flip-Flop

An internal flip-flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. It can also be driven by the output of the timer/counter. The output of Q is also available as a microprocessor output.

# **ARCHITECTURE (Cont'd)**

	Rea	ister	Summary	,
--	-----	-------	---------	---

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
В	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which Register is Program Counter
×	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
Т	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1 Bit	Output Flip-Flop
СН	8 Bits	Holds Counter Jam Value
MIE	1 Bit	Master Interrupt Enable
CIE	1 Bit	Counter Interrupt Enable
XIE	1 Bit	External Interrupt Enable
CIL	1 Bit	Counter Interrupt Latch

# Interrupt Servicing

Register R(1) is always used as the program counter whenever interrupt servicing is initialized. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by R(X) or the contents of T, D, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

# Interrupt Generation and Arbitration (See Fig. 5)

Interrupt requests can be generated from the following sources:

- Externally through the interrupt input (Request not latched)
- Internally due to timer/counter response (Request is latched)
  - a. On the transition from count (01)<sub>16</sub> to its next value (counter underflow)

  - c. On the 

     ✓ transition of EF2 in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt request, and the Counter Interrupt Enable flip-flop must be set to service an internal timer/counter interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.

Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.

Interrupt requests can also be polled if automatic interrupt service is not desired (MIE=0). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a LDC instruction with the Counter stopped.




Fig. 5 - Interrupt logic-control diagram for CDP1804AC.

#### **ARCHITECTURE (Cont'd)**

# Timer/Counter and Controls (see Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo N type), and a conditional divide-by-32 prescaler. After counting down to (01)<sub>16</sub> the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to (00)<sub>16</sub> a full 256 counts will occur.

During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register (CH) are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. After counting down to (01) to the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.

The timer/counter has the following five programmable modes:

- Event Counter 1: Input to counter is connected to the EF1 terminal. The high-to-low transition decrements the counter.
- Event Counter 2: Input to counter is connected to the EF2 terminal. The high-to-low transition decrements the counter.
- Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by-32 prescaler is reset when the counter is in a mode other than the Timer mode or stopped by a STPC.
- Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of TPA

decrements the counter if the input signal at EF1 terminal (gate input) is low. On the transition of EF1 to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.

 Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except EF2 is used as the gate input.

The modes can be changed without affecting the stored count.

Those modes which use  $\overline{EF1}$  and  $\overline{EF2}$  terminals as inputs do not exclude testing these flags for branch instructions.

The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2.

In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in the other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.

The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle Q condition is cleared by an LDC with the timer/counter stopped, system Reset, or a BCI with CI=1.




Fig. 6 - Timer/Counter diagram for CDP1804AC.

# **ARCHITECTURE (Cont'd)**

# On-Board Clock (see Fig. 7 and 8)

Clock circuits may use either an external crystal or an RC network.

The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (1 megohm typ.).

Frequency trimming capacitors may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565. Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 7. The frequency is approximately 1/RC (see Fig. 8).




Fig. 7 - RC network for oscillator.




Fig. 8 - Nominal component values as a function of frequency for the RC oscillator.

# **CONTROL MODES**

CLEAR	WAIT	MODE
L		RUN (ROM/RAM)
L	н	RESET
Н	L	PAUSE
Н	н	RUN (RAM ONLY)

The function of the modes are defined as follows:

#### RESET

Registers I, N, Q, counter prescaler, and Counter Interrupt Latch are reset. XIE and CIE are set and 0's  $(V_{SS})$  are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The state of the timer/counter is unaffected by the RESET operation.

The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1, X,  $P \rightarrow T$ , and then registers X, P, R(0) are reset, and MIE is set. Interrupt and DMA servicing suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction followed by 00 at memory locations 0000 and 0001, may be used to reset MIE, so as to preclude interrupts until ready for them. Power-up reset/run (ROM /RAM) can be realized by connecting an RC network to WAIT (See Fig. 9).





Fig. 9 - Reset/Run (ROM/RAM) diagram.

# PAUSE

Stops the internal CPU timing generator, freezing the state of the processor. Pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB.

The oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 10).


If Pause is entered while in the event counter mode, the appropriate Flag transitions will continue to decrement the counter.



# ARCHITECTURE (Cont'd)

# **CONTROL MODES (Cont'd)**

#### **TPB PAUSE TIMING**



PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 10 - Pause mode timing waveforms.

#### RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (see Fig. 9). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

### SCHMITT TRIGGER INPUTS

All inputs except BUS 0—BUS 7 and ME contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (see Fig. 9) and the CLOCK input (see Fig. 7).

# **STATE TRANSITIONS**

The CDP1804AC state transitions are shown in Fig. 11. Each machine cycle requires the same period of time, 8

clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses.




Fig. 11 - State transition diagram.

# **INSTRUCTION SET**

The CDP1804AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where W=N or X, or P

R(W).0: Lower-order byte of R(W) R(W).1: Higher-order byte of R(W) Operation Notation

 $M(R(N))\rightarrow D; R(N) + 1\rightarrow R(N)$ 

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (For Notes, see also page 17)

	NO. OF		OP	
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION
MEMORY REFERENCE				
LOAD IMMEDIATE	2	LDI	F8	$M(R(P))\rightarrow D; R(P)+1\rightarrow R(P)$
REGISTER LOAD IMMEDIATE	5	RLDI	68CN■	$M(R(P))\rightarrow R(N).1; M(R(P))+1\rightarrow$
				R(N).0; R(P)+2→R(P)
LOAD VIA N	2	LDN	0N	$M(R(N))\rightarrow D$ ; FOR N NOT 0
LOAD ADVANCE	2	LDA	4N	$M(R(N))\rightarrow D; R(N)+1\rightarrow R(N)$
LOAD VIA X	2	LDX	F0	M(R(X))—D
LOAD VIA X AND ADVANCE	2	LDXA	72	$M(R(X))\rightarrow D; R(X)+1\rightarrow R(X)$
REGISTER LOAD VIA X AND	5	RLXA	686N <b>■</b>	$\int M(R(X)) \rightarrow R(N).1; M(R(X)+1) \rightarrow$
ADVANCE	]			R(N).0; R(X))+2→R(X)
STORE VIA N	2	STR	5N	D→M(RN))
STORE VIA X AND DECREMENT	2	STXD	73	D→M(R(X)); R(X)-1→R(X)
REGISTER STORE VIA X AND	5	RSXD	68AN■	$R(N).0\rightarrow M(R(X)); R(N).1\rightarrow$
DECREMENT	<u> </u>			M(R(X)-1); R(X)-2→R(X)
REGISTER OPERATIONS	_			
INCREMENT REG N	2	INC	1N	R(N)+1→R(N)
DECREMENT REG N	2	DEC	2N	R(N)-1→R(N)
DECREMENT REG N AND LONG	5	DBNZ	682N	$R(N)-1\rightarrow R(N)$ ; IF R(N) NOT 0,
BRANCH IF NOT EQUAL 0				$M(R(P)) \rightarrow R(P).1, M(R(P)+1) \rightarrow$
				R(P).0, ELSE R(P)+2→R(P)
INCREMENT REG X	2	IRX	60	R(X)+1→R(X)
GET LOW REG N	2	GLO	8N	R(N).0→D
PUT LOW REG N	2	PLO	AN	D→R(N).0
GET HIGH REG N	2	GHI	9N	R(N).1→D
PUT HIGH REG N	2	PHI	BN	D→R(N).1
REGISTER N TO REGISTER X COPY	4	RNX	68BN	R(N)→R(X)
LOGIC OPERATIONS (Note 5)				
OR	2	OR	F1	M(R(X)) OR D→D
OR IMMEDIATE	2	ORI	F9	M(R(P)) OR D→D;
	1			R(P)+1→R(P)
EXCLUSIVE OR	2	XOR	F3	M(R(X)) XOR D→D
EXCLUSIVE OR IMMEDIATE	2	XRI	FB	M(R(P)) XOR D→D;
				R(P)+1→R(P)
AND	2	AND	F2	M(R(X)) AND D→D
AND IMMEDIATE	2	ANI	FA	M(R(P)) AND D→D;
				R(P)+1→R(P)
SHIFT RIGHT	2	SHR	F6	SHIFT D RIGHT, LSB(D)→DF,
OUIET BLOUT WITH CORD	_	ا د ۱	<b></b>	0→MSB(D)
SHIFT RIGHT WITH CARRY	2	SHRC	76▲	SHIFT D RIGHT, LSB(D)-DF,
RING SHIFT RIGHT	2	RSHR 1		DF→MSB(D)
SHIFT LEFT	2	SHL	FE	SHIFT D LEFT, MSB(D)→DF,
	I .			0→LSB(D)

<sup>■</sup>Previous contents of T register are destroyed during instruction execution.

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

Table I — INSTRUCTION SUMMARY (Cont'd)

	NO. OF		OP	
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION
LOGIC OPERATIONS (Note 5) (Cont'd)				
SHIFT LEFT WITH CARRY	2	SHLC \	7E <b>▲</b>	SHIFT D LEFT, MSB(D)→DF,
RING SHIFT LEFT	2	RSHL }		DF→LSB(D)
ARITHMETIC OPERATIONS (Note 5)	L		L	
ADD (100 of Elixinoity (100 of	2	ADD	F4	M(R(X))+D→DF, D
DECIMAL ADD	4	DADD	68F4	M(R(X))+D→DF, D
	1			DECIMAL ADJUST-DF, D
ADD IMMEDIATE	2	ADI	FC	M(R(P))+D→DF, D; R(P)+1→R(P)
DECIMAL ADD IMMEDIATE	4	DADI	68FC	M(R(P))+D→DF,D
				R(P)+1→R(P)
				DECIMAL ADJUST-DF, D
ADD WITH CARRY	2	ADC	74	M(R(X))+D+DF→DF, D
DECIMAL ADD WITH CARRY	4	DADC	6874	M(R(X))+D+DF→DF, D
`				DECIMAL ADJUST-DF, D
ADD WITH CARRY, IMMEDIATE	2	ADCI	7C	M(R(P))+D+DF-DF, D
				R(P)+1→R(P)
DECIMAL ADD WITH CARRY,	4	DACI	687C	M(R(P))+D+DF→DF, D
IMMEDIATE				R(P)+1→R(P)
	1			DECIMAL ADJUST→DF, D
SUBTRACT D	2	SD	F5	M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	2	SDI	FD	M(R(P))-D→DF, D;
				R/P)+1→R(P)
SUBTRACT D WITH BORROW	2	SDB	75	$M(R(X))-D-(NOT DF)\rightarrow DF, D$
SUBTRACT D WITH	2	SDBI	7D	$M(R(P))-D-(NOT DF)\rightarrow DF, D;$
BORROW, IMMEDIATE				R(P)+1→R(P)
SUBTRACT MEMORY	2	SM	F7	D-M(R(X))→DF, D
DECIMAL SUBTRACT MEMORY	4	DSM	68F7	D-M(R(X))→DF, D
				DECIMAL ADJUST→DF, D
SUBTRACT MEMORY IMMEDIATE	2	SMI	FF	D-M(R(P))→DF, D;
				R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY,	4	DSMI	68FF	D-M(R(P))→DF, D
IMMEDIATE		ļ	į	R(P)+1→R(P)
	l			DECIMAL ADJUST→DF, D
SUBTRACT MEMORY WITH BORROW	2	SMB	77	$D-M(R(X))-(NOT DF)\rightarrow DF, D$
DECIMAL SUBTRACT MEMORY	4	DSMB	6877	$D-M(R(X))-(NOT DF)\rightarrow DF, D$
WITH BORROW				DECIMAL ADJUST-DF, D
SUBTRACT MEMORY WITH	2	SMBI	7F	D-M(R(P))-(NOT DF)→DF, D
BORROW, IMMEDIATE				R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY	4	DSBI	687F	D-M(R(P))-(NOT DF)→DF, D
WITH BORROW, IMMEDIATE	Ì			R(P)+1→R(P)
BRANCH INSTRUCTIONS — SHORT BRA	NCH	l	L	DECIMAL ADJUST→DF, D
SHORT BRANCH	2	BR	30	M(R(P))-R(P).0
NO SHORT BRANCH (SEE SKP)	2	NBR	38▲	R(P)+1→R(P)
SHORT BRANCH IF D = 0	2	BZ	32	IF D = 0, $M(R(P)) \rightarrow R(P).0$
	1 -		-	ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	2	BNZ	3A	IF D NOT 0, M(R(P))→R(P).0
	_		\	ELSE R(P)+1→R(P)

<sup>▲</sup>This instruction is associated with more than one mnemonic: Each mnemonic is individually listed.

Table I — INSTRUCTION SUMMARY (Co	<del></del>			
	NO. OF		ОР	
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION
BRANCH INSTRUCTIONS — SHORT BRA				
SHORT BRANCH IF DF = 1	2	BDF 7	33▲	IF DF = 1, $M(R(P)) \rightarrow R(P).0$
SHORT BRANCH IF POS OR ZERO	2	BPZ {		ELSE R(P)+1→R(P)
SHORT BRANCH IF EQUAL OR	2	BGE ,		•
GREATER	l .	Ì		
SHORT BRANCH IF DF = 0	2	BNF 7	38▲	IF D = 0, $M(R(P))\rightarrow R(P).0$
SHORT BRANCH IF MINUS	2	BM {		ELSE R(P)+1→R(P)
SHORT BRANCH IF LESS	2	BL )		
SHORT BRANCH IF Q = 1	2	BQ	31	IF Q = 1, M(R(P)) $\rightarrow$ R(P).0 ELSE R(P)+1 $\rightarrow$ R(P)
SHORT BRANCH IF Q = 0	2	BNQ	39	IF Q = 0, M(R(P)) $\rightarrow$ R(P).0 ELSE R(P)+1 $\rightarrow$ R(P)
SHORT BRANCH IF EF1 = 1 (EF1 = V <sub>SS</sub> )	2	B1	34	IF EF1 = 1, $M(R(P)) \rightarrow R(P).0$ ELSE $R(P)+1 \rightarrow R(P)$
SHORT BRANCH IF EF1 = 0 (EF1 = V <sub>DD</sub> )	2	BN1	3C	IF EF1 = 0, M(R(P))-R(P).0 ELSE R(P)+1-R(P)
SHORT BRANCH IF EF2 = 1 (EF2 = Vss)	2	B2 -	35	IF EF2 = 1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF2 = 0	2	BN2	3D	IF EF2 = 0, M(R(P))→R(P).0
(EF2 = V <sub>DD</sub> ) SHORT BRANCH IF EF3 = 1	2	В3	36	ELSE R(P)+1 $\rightarrow$ R(P) IF EF3 = 1, M(R(P)) $\rightarrow$ R(P).0
EF3 = V <sub>SS</sub> ) SHORT BRANCH IF EF3 = 0	2	BN3	3E	ELSE R(P)+1 $\rightarrow$ R(P) IF EF3 = 0, M(R(P)) $\rightarrow$ R(P).0
EF3 = V <sub>DD</sub> ) SHORT BRANCH IF EF4 = 1	2	B4	37	ELSE R(P)+1 $\rightarrow$ R(P) IF EF4 =1, M(R(P)) $\rightarrow$ R(P).0
EF4 = V <sub>ss</sub> ) SHORT BRANCH IF EF4 = 0	2	BN4	3F	ELSE R(P)+1 $\rightarrow$ R(P) IF EF4 = 0, M(R(P)) $\rightarrow$ R(P).0
(EF4 = V <sub>DD</sub> ) SHORT BRANCH ON	3	BCI	683E*	ELSE R(P)+1→R(P) IF CI =1, M(R(P))→R(P).0; 0→CI
COUNTER INTERRUPT	1			ELSE R(P)+1→R(P)
SHORT BRANCH ON	3	BXI	683F	$IFXI=1,M(R(P))\!\to\!R(P).0$
EXTERNAL INTERRUPT	1	<u> </u>	<u> </u>	ELSE R(P)+1→R(P)
BRANCH INSTRUCTIONS - LONG BRAI	NCH			
LONG BRANCH	3	LBR	CO	M(R(P))-R(P).1, M(R(P)+1)-R(P).0
NO LONG BRANCH (SEE LSKP)	3	NLBR	C8▲	R(P)+2→R(P)
LONG BRANCH IF D = 0	3	LBZ	C2	IF D = 0, M(R(P))→R(P).1
zena sirinori il b				M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	3	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0
LONG BRANCH IF DF = 1	3	LBDF	C3	ELSE R(P)+2→R(P)  IF DF = 1, M(R(P))→R(P).1
				M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF DF = 0	3	LBNF	СВ	IF DF = 0, M(R(P)) $\rightarrow$ R(P).1 M(R(P)+1) $\rightarrow$ R(P).0
LONG BRANCH IF Q = 1	3	LBQ	C1	ELSE R(P)+2 $\rightarrow$ R(P) IF Q = 1, M(R(P)) $\rightarrow$ R(P).1
LONG BRANCH IF Q = 0	3	LBNQ	C9	M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P) IF Q = 0, M(R(P))→R(P).1
				M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
This instruction is associated with more than one m			att tiaka d	

<sup>\*</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

\*ETQ cleared by LDC, reset of CPU, or BCI · (CI = 1). CI = Counter Interrupt, XI = External Interrupt.

# **RCA CMOS LSI Products**

# CDP1804AC

Table I — INSTRUCTION SUMMARY (Cont'd)

	NO. OF		ОР	00504700
INSTRUCTION SKIP INSTRUCTIONS	CYCLES	MNEMONIC	CODE	OPERATION
SHORT SKIP (SEE NBR)	2	SKP	38▲	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	3	LSKP	C8▲	R(P)+→R(P)
LONG SKIP IF D = 0	3	LSZ	CE	IF D = 0, R(P)+2→R(P)
	"		02	ELSE CONTINUE
LONG SKIP IF D NOT 0	3	LSNZ	C6	IF D NOT 0, R(P)+2→R(P)
		10.12		ELSE CONTINUE
LONG SKIP IF DF = 1	3	LSDF	CF	IF DF = 1, R(P)+2→R(P)
			_	ELSE CONTINUE
LONG SKIP IF DF = 0	3	LSNF	C7	IF DF = 0, R(P)+2→R(P)
				ELSE CONTINUE
LONG SKIP IF Q = 1	3	LSQ	CD	IF Q = 1, R(P)+2→R(P)
				ELSE CONTINUE
LONG SKIP IF Q = 0	3	LSNQ	C5	IF Q = 0, R(P)+2→R(P)
				ELSE CONTINUE
LONG SKIP IF IE = 1	3	LSIE	cc	IF IE = 1, $R(P)+2\rightarrow R(P)$
CONTROL INSTRUCTIONS	<u> </u>	<u> </u>		ELSE CONTINUE
CONTROL INSTRUCTIONS	T		4	
IDLE	2	IDL	00#	STOP ON TPB; WAIT FOR DMA OR
				INTERRUPT; BUS FLOATS
NO OPERATION	3	NOP	C4	CONTINUE
SETP	2	SEP	DN	N→P
SET X	2	SEX	EN	N→X
SET Q	2	SEQ	7B	1→Q
RESET Q	2	REQ	7 <b>A</b>	0 <b>→</b> Q
PUSH X, P TO STACK	2	MARK	79	(X, P)→T; (X, P)→M(R(2))
				THEN P→X; R(2)→1→R(2)
TIMED/OCUNTED INICTOLICATIONS	`	L		
TIMER/COUNTER INSTRUCTIONS	<del></del>		<del></del>	
LOAD COUNTER	3	LDC	6806°	D-COUNTER; 0-CI; (IF COUNTER
	_			IS.STOPPED)
GET COUNTER	3	GEC	6808	COUNTER-D
STOP COUNTER	3	STPC	6800	STOP COUNTER CLOCK;
	1			0→÷32 PRESCALER
DECREMENT TIMER/COUNTER	3	DTC	6801	COUNTER-1-COUNTER
SET TIMER MODE AND START	3	STM	6807	TPA÷32→COUNTER CLOCK
SET COUNTER MODE 1 AND START	3	SCM1	6805	EFT-COUNTER CLOCK
SET COUNTER MODE 2 AND START	3	SCM2	6803	EF2-COUNTER CLOCK
SET PULSE WIDTH MODE 1	3	SPM1	6804	TPA.EF1-COUNTER CLOCK;
AND START	_			EF1 & STOPS COUNT
SET PULSE WIDTH MODE 2	3	SPM2	6802	TPA.EF2~COUNTER CLOCK;
AND START				EF2 ✓ STOPS COUNT
ENABLE TOGGLE Q	3	ETQ	6809°	IF COUNTER = 01 · NEXT
	<u> </u>			COUNTER CLOCK ✓ : Q→Q

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

<sup>\*</sup>An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD is set to a logic '1' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and then normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE must be enabled.)

<sup>•</sup> ETQ cleared by LDC, reset of CPU or BCI · (CI = 1).

CI = Counter Interrupt, XI = External Interrupt.

Table I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
INTERRUPT CONTROL	0.0220	······································	0002	O LIATION
EXTERNAL INTERRUPT ENABLE EXTERNAL INTERRUPT DISABLE COUNTER INTERRUPT ENABLE COUNTER INTERRUPT DISABLE RETURN	3 3 3 3	XIE XID CIE CID RET	680A 680B 680C 680D 70	1→XIE 0→XIE 1→CIE 0→CIE M(R(X))→X, P;
DISABLE	2	DIS	71	R(X)+1→R(X); 1→MIE M(R(X)→X, P; R(X)+1→R(X); 0→MIE
SAVE SAVE T, D, DF	2 6	SAV DSAV	78 6876 <b>ª</b>	T → M(R(X))  R(X)-1 → R(X), T → M(R(X)),  R(X)-1 → R(X), D → M(R(X)),  R(X)-1 → R(X), SHIFT D  RIGHT WITH CARRY, D → M(R(X))
INPUT-OUTPUT BYTE TRANSFER	<u> </u>	<u> </u>		L
OUTPUT 1	2	OUT 1	61	M(R(X))→BUS; R(X)+1→R(X); N LINES = 1
OUTPUT 2	2	OUT 2	62	$M(R(X)) \rightarrow BUS; R(X)+1 \rightarrow R(X);$
ОИТРИТ 3	2	OUT 3	63	N LINES = 2 M(R(X))→BUS; R(X)+1→R(X); N LINES = 3
OUTPUT 4	2	OUT 4	64	$M(R(X))\rightarrow BUS; R(X)+1\rightarrow R(X);$
ОИТРИТ 5	2	OUT 5	65	N LINES = 4 M(R(X))→BUS; R(X)+1→R(X);
ОИТРИТ 6	2	OUT 6	66	N LINES = 5 M(R(X))→BUS; R(X)+1→R(X); N LINES = 6
OUTPUT 7	2	OUT 7	67	M(R(X))→BUS; R(X)+1→R(X); N LINES = 7
INPUT 1	2	INP 1	69	BUS→M(R(X)); BUS→D;
INPUT 2	2	INP 2	6A	N LINES = 1 BUS→M(R(X)); BUS→D;
INPUT 3	2	INP 3	6B	N LINES = 2 BUS→M(R(X)); BUS→D;
INPUT 4	2	INP 4	6C	N LINES = 3 BUS→M(R(X)); BUS→D;
INPUT 5	2	INP 5	6D	N LINES = 4 BUS→M(R(X)); BUS→D;
INPUT 6	2	INP 6	6E	N LINES = 5 BUS→M(R(X)); BUS→Ď;
INPUT 7	2	INP 7	6F	N LINES = 6   BUS→M(R(X)); BUS→D;   N LINES = 7
CALL AND RETURN		(		
STANDARD CALL	10	SCAL	688N <b>■</b>	$R(N).0 \rightarrow M(R(X));$ $R(N).1 \rightarrow M(R(X)-1);$ $R(X)-2 \rightarrow R(X); R(P) \rightarrow R(N);$ $THEN M(R(N)) \rightarrow R(P).1;$ $M(R(N)+1) \rightarrow R(P).0;$ $R(N)+2 \rightarrow R(N)$
STANDARD RETURN	8	SRET	689N <b>■</b>	$R(N) \rightarrow R(P); M(R(X)+1) \rightarrow R(N).1;$ $M(R(X)+2) \rightarrow R(N).0;$ $R(X)+2 \rightarrow R(X)$

<sup>■</sup>Previous contents of T register are destroyed during instruction execution.

#### CDP1804AC

#### **NOTES FOR TABLE I**

 Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch + 2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a. Branch unconditionally
- b. Test for D=0 or D≠0
- c. Test for DF=0 or DF=1
- d. Test for Q=0 or Q=1
- e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.

The short branch instruction can:

- a. Branch unconditionally
- b. Test for D=0 or D≠0
- c. Test for DF=0 or DF=1
- d. Test for Q=0 or Q=1
- é. Test the status (1 or 0) of the four EF flags
- f. Effect an unconditional no branch
- g. Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

 The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:

- a. Skip unconditionally
- b. Test for D=0 or D≠0
- c. Test for DF=0 or DF=1
- d. Test for Q=0 or Q=1
- e. Test for MIE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.

- 4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.
- 5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content of DF. The syntax '(NOT DF)' denotes the subtraction of the borrow. Binary Operations:

After an ADD instruction -

DF=1 denotes a carry has occurred. Result is greater than  $FF_{16}$ .

DF=0 denotes a carry has not occurred.

After a SUBTRACT instruction -

DF=1 denotes no borrow. D is a true positive number

DF=0 denotes a borrow. D is in two's complement form

**Binary Coded Decimal Operations:** 

After a BCD ADD instruction —

DF=1 denotes a carry has occurred. Result is greater than  $99_{10}$ .

DF=0 denotes a carry has not occurred.

After a BCD SUBTRACT instruction —

DF=1 denotes no borrow. D is a true positive decimal number.

(Example) 99

le) 99 D -<u>88</u> M(R(X)) 11 D DF=1

DF=0 denotes a borrow. D is in ten's complement form.

(Example) 88 D -99 M(R(X))

-<u>99</u> M(R(X)) 89 D DF=0

89 is the ten's complement of 11, which is the correct answer (with a minus value denoted by DF=0).




Fig. 12 - Objective dynamic timing waveforms for CDP1804AC.

## CDP1804AC

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, CL = 50 pF, Vod = 5 V,  $\pm$ 5%.

		LIN	IITS	
CHARACTERISTIC		CDP18	04AC	UNITS
		Typ.	Max.	1
Propagation Delay Times:				
Clock to TPA, TPB	t <sub>PLH</sub> , t <sub>PHL</sub>	150	275	
Clock-to-Memory High-Address Byte	t <sub>PLH</sub> , t <sub>PHL</sub>	325	550	
Clock-to-Memory Low-Address Byte	. t <sub>PLH</sub> , t <sub>PHL</sub>	275	450	
Clock to MRD	t <sub>PLH</sub> , t <sub>PHL</sub>	200	325	
Clock to MWR	t <sub>PLH</sub> , t <sub>PHL</sub>	150	275	ns
Clock to (CPU DATA to BUS)	t <sub>PLH</sub> , t <sub>PHL</sub>	375	625	
Clock to State Code	t <sub>PLH</sub> , t <sub>PHL</sub>	225	400	7
Clock to Q	t <sub>PLH</sub> , t <sub>PHL</sub>	250	425	7
Clock to N	t <sub>PLH</sub> , t <sub>PHL</sub>	250	425	7
Clock to Internal RAM Data to BUS	t <sub>PLH</sub> , t <sub>PHL</sub>	420	650	7
Clock to EMS	t <sub>PLH</sub> , t <sub>PHL</sub>	275	450	
Minimum Set Up and Hold Times:				
Data Bus Input Set-Up	tsu	-100	0	
Data Bus Input Hold	tн	125	225	
DMA Set-Up	tsu	-75	0	
DMA Hold	t <sub>H</sub>	100	175	
ME Set-Up	tsu	-25	0	
ME Hold	t <sub>H</sub>	90	150	1
Interrupt Set-Up	tsu	-100	0	ns
Interrupt Hold	t <sub>H</sub>	100	.175	
WAIT Set-Up	tsu	20	50	
EF1-4 Set-Up	tsu	-125	0	
EF1-4 Hold	t <sub>H</sub>	175	300	7
Minimum Pulse Width Times:■				
CLEAR Pulse Width	twL	100	175	
CLOCK Pulse Width	twL	75	125	- ns

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

#### TIMING SPECIFICATIONS as a function of T (T = 1/fclock) at TA = -40 to +85° C, VDD = 5 V, $\pm 5\%$ .

		LIM	IITS	
CHARACTERISTIC		CDP1	B04AC	UNITS
		Min.	Typ.*	
High-Order Memory-Address Byte	_	2T-275	2T-175	
Set-Up to TPA 🦜 Time	T <sub>SU</sub>			
High-Order Memory-Address Byte Hold after TPA Time	t <sub>H</sub>	T/2-50	T/2-15	
	ч			
Low-Order Memory-Address Byte		T+0	T+100	ns
Hold after WR Time	t <sub>H</sub>			
CPU Data to Bus Hold		T-200	T-100	
after WR Time	tн			
Required Memory Access Time		4.5T-400	4.5T-175	
Address to Data	tacc	4.01-400	4.51*176	

 $<sup>^{</sup>ullet}$ Typical values are for  $T_A$  = 25 $^{\circ}$  C and nominal  $V_{DD}$ .

Maximum limits of minimum characteristics are the values above which all devices function.

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	ı	N	MNEMONIC	OPERATION	DATA BUS	MEMORY Address	MRD	MWR	N LINES
		RES	ET	0-Q,I,N, COUNTER	00	UNDEFINED	1	1	0
	}			PRESCALER, CIL;					_
				1-CIE, XIE			İ		
S1		INITIA	LIZE	X, P→T THEN	00▲	UNDEFINED	1	1	0
	NC		RAMMER	0→X, P; 1→MIE, 0000→R0			l	İ	
		ACCES	SIBLE						
S0			FETCH	MRP→1, N; RP+1→RP	MRP	RP	0	1	0
	0	0	IDL	STOP AT TPB	FLOAT	RO	1	1	0
			1	WAIT FOR DMA OR INT					-
	0	1-F	LDN	MRN→D	MRN	RN	0	1	0
	1	0-F	INC	RN+1→RN	FLOAT	RN	1	1	Ō
	2	0-F	DEC	RN-1→RN	FLOAT	RN	1	1	0
	3	0-F	SHORT	TAKEN: MRP→RP.0	MRP	RP	ò	1	0
		1	BRANCH	NOT TAKEN: RP+1→RP		• • • • • • • • • • • • • • • • • • • •	"	'	"
	4	0-F	LDA	MRN→D; RN+1→RN	MRN	RN	0	1	0
	5	0-F	STR	D→MRN	D	RN .	1	0	0
	6	0-1	IRX		<del> </del>		1		
	l °	1		RX+1→RX	MRX	RX	<del>  '</del>	1	0
		1	OUT 1		1		l		1
	1	2	OUT 2		1				2
		3	OUT 3						3
	ĺ	4	OUT 4	MRX→BUS; RX+1→RX	MRX	RX	0	1	4
		5	OUT 5		{				5
	}	6	OUT 6		1	· ·	1	1	6
	6		OUT 7		ļ		ļ	<u> </u>	7
	١	9	INP 1		1			l	1
	l	Α	INP 2		1		l	ł	2
		В	INP 3		DATA		1	1	3
0.4	l	С	INP 4	BUS→MRX, D	FROM	RX	1	0	4
S1		D	INP 5	*	1/0		l	l	5
		E	INP 6		DEVICE		l	l	6
		F	INP 7				1		7
		0	RET	MRX→X,P; RX+1→RX 1→MIE	MRX	RX	0	1	0
		1	DIS	MRX→X,P; RX+1→RX 0→MIE	MRX	RX	0	1	0
		2	LDXA	MRXD; RX+1RX	MRX	RX	0	1	0
	1	3	STXD	D→MRX; RX-1→RX	D	RX	1	0	0
		4	ADC	MRX+D+DF→DF, D	MRX	RX	6	1 1	0
		5	SDB	MRX-D-DFN-DF, D	MRX	RX	0	1 1	0
		6	SHRC	LSB(D)→DF; DF→MSB(D)	FLOAT	RX	1	1	0
		7	SMB	D→MRX→DFN→DF, D	MRX	RX	0	1	0
	7	8	SAV	T→MRX	T	RX	1	0	0
					<del> </del>			1	
		9	MARK	X,P→T, MR2; P→X	T	R2	1	0	0
			550	R2-1→R2	51.017		<del>                                     </del>	<del>                                     </del>	<del>  </del>
	l	A	REQ	0→Q	FLOAT	RP	1	1 1	0
		В	SEQ	1→Q	FLOAT	RP	1	1	0
		C	ADCI	MRP+D+DF→DF, D; RP+1	MRP	RP	0	1	0
		D	SDBI	MRP-D-DFN→DF, D; RP+1	MRP	RP	0	1 1	0
		E	SHLC	MSB(D)→DF; DF→LSB(D)	FLOAT	RP	1	1	0
		F	SMBI	D-MRP-DFN→DF, D; RP+1	MRP	RP	0	1	0
	8	0-F	GLO	RN.0→D	RN.0	RN	1	11	0
	9	0-F	GHI	RN.1→D	RN.1	RN	1	1	0
	Α	0-F	PLO	D→RN.0	D	RN	1	1	0
	В	0-F	PHI	D→RN.1	D	RN	1	1	0

<sup>▲ =</sup> Data bus floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

## CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

			1		DATA	MEMORY			N
STATE		N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES
S1#1				TAKEN: MRP→B: RP+1→RP	MRP	RP	0	1	0
#2		0-3.	LONG	TAKEN:B-RP.1:MRP-RP.0	M(RP+1)	RP+1	0	1	0
S1#1		8-B	BRANCH	NOT TAKEN RP+1→RP	MRP	RP	0	1	0
#2	_			NOT TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1#1	С	5		TAKEN: RP+1→RP	MRP	RP	0	1	0
#2		6	LONG	TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
		7	SKIP						
S1#1		С		NOT TAKEN: NO	MRP	RP	0	1	0
		D		OPERATION					
#2		E		NOT TAKEN: NO	M(RP+1)	RP+1	0	1	0
		F		OPERATION					
S1#1				NO OPERATION	MRP	RP	0.	1	0
#2		4	NOP	NO OPERATION	M(RP+1)	RP+1	0	1	0
	D	0-F	SEP	N→P	NN	RN	1	1	0
	Ε	0-F	SEX	N→X	NN	RN	1	1	0
		0	LDX	MRX→D	MRX	RX	0	1	0
		1	OR	MRX OR D→D					
		2	AND	MRX AND D→D				Ì	
		3	XOR	MRX XOR D→D	MRX	RX	0	1	0
		4	ADD	MRX+D→DF, D			l		
		5	SD	MRX-D→DF, D				l	
		7	SM	D-MRX→DF; D				<u> </u>	
S1	F	6	SHR	LSB(D)→DF; 0→MSB(D)	FLOAT	RX	1	1	0
		8	LDI	MRP→D; RP+1→RP					
		9	ORI	MRP OR D→D; RP+1→RP		ŀ			
		A	ANI	MRP AND D→D; RP+1→RP					
		В	XRI	MRP XOR D→D; RP+1→RP	MRP	RP	0	1	0
		С	ADI	MRP+D→DF, D; RP+1→RP				I	
		D	SDI	MRP-D→DF, D; RP+1→RP					
		F	SMI	D-MRP→DF, D; RP+1→RP					
		E	SHL	MSB(D)→DF; 0→LSB(D)	FLOAT	RP ·	1	1	0
	DMA IN		IN	BUS→MR0; R0+1→R0	DATA FROM	R0	1	0	0
S2					I/O DEVICE				
		DMA	OUT	MR0→BUS; R0+1→R0	MR0	R0	0	11	0
S3		INTER	RUPT	X,P→T; 0→MIE	FLOAT	RN	1	1	0
				1→P; 2→X					
L	L					<u> </u>		<u> </u>	

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

					DATA	MEMORY			N
STATE	ı	N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES
		4		OLLOWING ARE ALL LINKE S ALL THE OP CODES, SO T			н		
		0	STPC	STOP COUNTER CLOCK; 0÷32 PRESCALER	FLOAT	R0	1	1	0
		1	DTC	CNTR→1→CNTR	FLOAT	R1	1	1	0
- 1		2	SPM2	CNTR-1 ON EF2 AND TPA	FLOAT	R2	1	1	0
1		3	SCM2	CNTR-1 ON EF2 0 TO 1	FLOAT	R3	1	1	0
		4	SPM1	CNTR-1 ON EF1 AND TPA	FLOAT	R4	1	1	0
		5	SCM1	CNTR-1 ON EF1 0 TO 1	FLOAT	R5	1	1	0
S1	0	6	LDC	D→CNTR;0→CIL (IF CNTR IS STOPPED)	D	R6	1	1	0
j		7	STM	CNTR-1 ON TPA÷32	FLOAT	R7	1	1	0
		8	GEC	CNTR→D	CNTR	R8	1	1	0
		9	ETQ	IF CNTR THRU 0: Q→Q	FLOAT	R9	1	1	0
		Α	XIE	1→XIE	FLOAT	RA	1	1	0
		В	XID	0→XIE	FLOAT	RB	1	1	0
		С	CIE	1→CIE	FLOAT	RC	1	1	0
	_	D	CID	0→CIE	FLOAT	RD	1	1	0
S1#1				RN-1→RN	FLOAT	RN	11	1	0
#2				MRP→B; RP+1→RP	MRP	RP	0	1	0
#3	2	0-F	DBNZ	TAKEN: B→RP.1; MRP→ RP.0 NOT TAKEN:	M(RP+1)	RP+1	0	1	0
S1	3	E	BCI	RP+1→RP TAKEN: MRP→RP.0; 0→CI NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
		F	BXI	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
S1#1				MRX→B, RX+1→RX	MRX	RX	0	1	0
#2	6	0-F	RLXA	B→T; MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#3				B, T→RN.0, RN.1	FLOAT	RN	1	1	0
S1#1				MRX+D+DF→DF, D	MRX	RX	0	1	0
#2	7	4	DADC	DECIMAL ADJUST→DF, D	FLOAT	RP	, 1	1	1
S1#1				RX-1→RX	FLOAT	RX	1	1	0
#2				T→MRX; RX-1→RX	Т	RX-1	1	0	0
#3	7	- 6	DSAV	D→MRX; RX-1→RX SHIFT D RIGHT WITH CARRY	D	RX-2	1	0	0
#4				D→MRX	D	RX-3	1	0	0
S1#1	7	7	DC: 45	D-MRX-(NOT DF)→DF, D	MRX	RX	0	1	0
#2			DSMB	DECIMAL ADJUST-DF, D	FLOAT	RP	1	1	0
S1#1	7	С	DACI	MRP+D+DF→DF, D; RP+1→RP	MRP	RP	0	1	0
#2			<u> </u>	DECIMAL ADJUST-DF, D	FLOAT	RP+1	1	1	0
S1#1	7	F	DSBI	D-MRP-(NOT DF)→DF, D; RP+1→RP	MRP	RP	0	1	0
#2	•	Ι .	-555.	DECIMAL ADJUST-DF, D	FLOAT	RP+1	1	1	0

## CDP1804AC

# TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

					DATA	MEMORY			N							
STATE	1	N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES							
				FOLLOWING ARE ALL LINKE												
			"68" PRECEDE	S ALL THE OP CODES, SO T	HERE IS A D	OUBLE FETC	Н									
S1#1				RN.0, RN.1→T, B	FLOAT	RN	1	1	0							
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0							
#3				B→MRX, RX-1→RX	RN.1	RX-1	1	0	0							
#4	8	0-F	SCAL	RP.0, RP.1→T, B	FLOAT	· RP	1	1	0 4							
#5				B, T→RN.1, RN.0	FLOAT	RN	1	1	0							
#6				MRN→B; RN+1→RN	MRP	RP	0	1	0							
#7				B→T; MRN→B; RN+1→RN	M(RP+1)	RP+1	0	1	0							
#8				B, T→RP.0, RP.1	FLOAT	RP	1	1	0							
S1#1				RN.0, RN.1→T, B	FLOAT	RN.	111	1	0							
#2				RX+1→RX	FLOAT	RX	1	1	0							
#3	9	0-F	0-F	SRET .	B, T→RP.1, RP.0	FLOAT	RP	1	1	0						
#4				0.1		0-1			0-1	SHEI	MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#5										B→T; MRX→B	M(RX+1)	RX+2	0	1	0	
#6				B, T→RN.0, RN.1	FLOAT	RN	11	1	0							
S1#1				RN.0, RN.1→T, B	FLOAT	RN	1	1	0							
#2	Α	0-F	RSXD	T→MRX; RX-1→RX	RN.0	RX	1	0	0							
#3				B→MRX; RX-1→RX	RN.1	RX-1	1	0	0							
S1#1	В	0-F	DNIV	RN.0, RN.1→T, B	FLOAT	RN	1	1	0							
#2	В	U-F	RNX	B, T→RX.1, RX.0	FLOAT	RX	1	1	0							
S1#1				MRP→B; RP+1→RP	MRP	RP	0	1	. 0							
#2	С	0-F	RLDI	B→T; MRP→B; RP+1→RP	M(RP+1)	RP+1	0	1	0							
#3				B, T→RN.0, RN.1; RP+1→RP	FLOAT	RN	1	1	0							
S1#1	F	4	5455	MRX+D→DF, D	MRX	RX	0	1	0							
#2	F	4	DADD	DECIMAL ADJUST→DF, D	FLOAT	RP	1	1	0							
S1#1	F	7	2014	D-MRX→DF, D	MRX	RX	0	1	0							
#2	F	/	DSM	DECIMAL ADJUST→DF, D	FLOAT	RP	1	1	. 0							
S1#1	F	С	DADI	MRP+D→DF, D; RP+1→RP	MRP	RP	0	1	0							
#2	·		55.	DECIMAL ADJUST→DF. D	FLOAT	RP+1	1	1	Ó							
S1#1	F	F	DSMI	D-MRP→DF, D RP+1→RP	MRP	RP	0	1	0							
#2	F	٢	DOMI	DECIMAL ADJUST→DF, D	FLOAT	RP+1	1	1	, 0							

#### **Instruction Summary**

N

r						·		r 1									
1		0	1	2	3	4	5	6	7	. 8	9	Α	В	С	D	E	F
-	0	IDL	L						LDN								
	1		INC														
	2	DEC															
ŀ	3	BR	BQ	BZ	BDF	B1	B2	B3	B4	SKP	BNQ	BNZ	BNF	BN1	BN2	BN3	BN4
	4		LDA														
	5		STR														
ļ	6	IRX			·	OUT		<del>,</del>		*				INP			
ļ	7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB	SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI
	8		GLO														
	9		GHI														
	Α		PLO														
	В	РНІ															
	С	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF	LSKP	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF
	D	SEP									*						
1	Ε	SEX															
	F	LDX	OR	AND	XOR	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI
						•	68' LINI	KED OP	CODES	(DOUI	BLE FET	CH)					
ŀ	0	STPC	DTC	SPM2	SCM2	SPM1	SCM1	LDC	STM	GEC	ETQ	XIE	XID	CIE	CID		
ŀ		311 9	010	31 1412	SOIVIZ	OI WII	JOWIT	LDC			LIG	AIL.	XID.	OIL	LOID		
- }	3								DBN		Ι			Ι		BCI	BXI
f												_=_				BCI	L BAI
ŀ	<u>6</u> 7					DADC		DSAV	RLX.	Α				DACI	ſ	T	DSBI
t	8					DAUCI		DSAV	SCA	<del></del>	<u> </u>		_=_	DACI			DSBI
ŀ	9								SRE								
ŀ	A								RSX								
}																	
-	B C								RNX						<del></del>		
-				1		DARG		Т		-	<del></del>			DAD:			5000
L	F					DADD			DSM					DADI			DSMI

<sup>\* &#</sup>x27;68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.

#### IMPORTANT NOTICE

Early versions of the CDP1804AC (with NLBJ5, NLBT5, or NR appearing in the bottom brand) fully execute all CDP1802 family, CDP1805C, and CDP1806C instructions, plus the additional eight BCD arithmetic instructions and the new DBNZ instruction described in the CDP1804AC data sheet. They do not, however, execute the new DSAV instruction.

#### CDP1804AC Mask-Programming

The ROM pattern for the CDP1804AC may be submitted on a suitable media, such as a punched card deck, floppy diskette, or EPROM as outlined below in the Programming Options.

In addition to specifying the 2K-byte ROM pattern, the address space for the ROM and RAM must also be defined. The locations of ROM and RAM in the CDP1804AC are determined by AND-gate decoders which decode the upper memory addresses and are programmable at the time of ROM pattern masking during device fabrication. The logical

values of the decoder inputs are selectable as 1 or P (positive), 0 or N (negative), or X (don't care). A 5-bit decoder is used for the ROM selection, so the ROM can be placed at one or more of the 32 available 2K-byte blocks within the 65,536 locations of memory. Similarly, the RAM has a 10-bit decoder and can be selected at one or more of the available 64-byte blocks. If the RAM is located within the ROM space, the RAM will be enabled at the locations where both are mapped. The RAM may also be selectively disabled.

#### **Programming Options**

#### Address Options

The logic levels of high-order address bits are mask programmable in the CDP1804AC. The high (1), low (0), or "don't care" (X) logic status of the high-order address bits is dependent upon the desired starting address of the 2K-byte ROM block and the 64-byte RAM block. The desired logic levels for the high-order address bits (A15 through A6) can be selected by use of the ROM information sheet, as follows:

 Translate the upper five hexadecimal starting address of the ROM block into binary. 2. Translate the upper ten hexadecimal starting addresses of the RAM block into binary.

3. Circle the corresponding 1 or 0 in columns 28 through 43 on the ROM Information Sheet, Part B.

Multiple mapping can be achieved by choosing X (don't care) for one or more of the high-order address lines; this choice will cause the ROM or RAM block to appear in more than one location in the 64K memory space. The RAM may also be disabled completely by programming the RAM enable bit (Col. 43) to a 0.

#### **SPECIAL NOTE**

Indicate your RAM starting address on the ROM information sheet, circling the address blocks under the RAM heading.

#### **Data Programming Instructions**

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instruction. Programming instructions may be submitted in any one of three ways, as follows:

- Computer card deck use standard 80-column computer punch cards.
- Floppy diskette diskette information must be generated on an RCA CDP1800-series microprocessor development system.
- Master device a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

#### Computer Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

#### **Title Card**

Column No.	Data
1	Punch T
2-5	leave blank
6-30	*Customer Name (start at 6)
31-34	*leave blank
35-54	*Customer Address or Division (start at 35)
55-58	•leave blank
59-63	<ul> <li>RCA custom selection number (5 digits) (Obtained from RCA Sales Office)</li> </ul>
64	•leave blank
65-71	*RCA device type, without CDP prefix (e.g., 1804ACE)
. 72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis )
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number;
	the first deck should be numbered 01 • See ROM Information Sheet (Part A)

#### Data Programming Instructions (Cont'd)

### **Option Card**

Column No. Data						
Column No.	Data					
1-6	Punch the word OPTION					
7	leave blank					
8-17	Punch CDP1804A					
18-27	leave blank					
28-43	Punch 1, 0, X, or leave blank per ROM Information Sheet (Part B)					
44-78	leave blank					
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)					

#### **Data-Format Card**

Column No.	Data				
1-11	Punch the words DATA FORMAT				
12	leave blank				
13-15	Punch the letters HEX				
16	leave blank				
17-19	Punch POS				
20-78	leave blank				
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)				


#### **Data Cards**

Column No.	Data	Column No.	Data
1-4	Punch the starting address	26-27	2 hex digits of 9th WORD
	in hexadecimal for the	28-29	2 hex digits of 10th WORD
	following data.*	30	Blank
5	Blank	31-32	2 hex digits of 11th WORD
6-7	2 hex digits of 1st WORD	33-34	2 hex digits of 12th WORD
8-9	2 hex digits of 2nd WORD	35	Blank
10	Blank	36-37	2 hex digits of 13th WORD
11-12	2 hex digits of 3rd WORD	38-39	2 hex digits of 14th WORD
13-14	2 hex digits of 4th WORD	40	Blank
15	Blank	41-42	2 hex digits of 15th WORD
16-17	2 hex digits or 5th WORD	43-44	2 hex digits of 16th WORD
18-19	2 hex digits of 6th WORD	45	Semicolon, blank if last card
20	Blank		
21-22	2 hex digits of 7th WORD	46-78	Blank
23-24	2 hex digits of 8th WORD	79-80	Punch 2 decimal digits
25	Blank		as in title card

<sup>\*</sup>The address block must be contiguous starting at an even-numbered address. (See Sample Card-Deck Printout on page 28.)
Column 4 must be zero.

To minimize power consumption, all unused ROM locations should contain zeros.

#### **Data Programming Instructions (Cont'd)**



92CL-35189

#### Sample Card-Deck Printout

#### Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, or CDP18S008) and supply a track number or file name, If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that shown on the Sample Card-Deck Printout with the addition of a carriage-return character at the end of tach line and an end-of-file character (DC3) at the end of the file.

#### **Master-Device Method**

Data may be submitted on a master ROM, PROM, or EPROM device. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specifiy the master device type; RCA will select Intel types 1702, 2332A, 2704, 2708, 2716, 2732, 2758, Supertex CM3200, TI 4732, Motorola MCM68732, and Motorola MCM68A332, or their equivalents as well as RCA type CDP18U42. If more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets. If the master-device is smaller than 2K bytes, the starting address of each master-device must be clearly identified.

R	MC	Inf	orma	ition	She	et
---	----	-----	------	-------	-----	----

check one Computer Cards

Computer Cards
Floppy Diskette
□ (Complete parts B and C)
□ (Complete parts A, B, C, and E)

Master Device (PROM)
□ (Complete parts A, B, C, and D)

	<u> </u>	Customer Name (start at left)						
	6-30							
\ <del> </del>	35-54	Address or Division						
PAR	59-63	RCA Custom Number (obtained from RCA Sales Office)						
	65-71	ROM Type without CDP prefix (e.g., 1804ACE)						

	INTERNAL MEMORY			ROM							RAI	vi					RAM
8	INTERNAL ADDRESS	A15	A14	A13	A12	A11	A15	A14	A13	A12	<b>A</b> 11.	A10	<b>A9</b>	A8	A7	A6	ENABLE
ART	COL#	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43
P.	OPTIONS (circle one)	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1=active high 0=active low	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	X≂don't care	х	х	х	х	х	х	х	x	х	x	х	х	х	х	х	-

TC	Starting address of CDF	P1804AC ROM and RAM blocks (in Hex)
PARTC	ROM III	RAM

	If a master device is submitted, state type of ROM/PROM:
PART D	Starting and last address of data block in the Master Device (in Hex).

	If a diskette is submitted, check RCA Development System used	
	☐ CDP18S005	☐ CDP188007
3TE	Specify: Track#	☐ CDP18S008
PART		Specify: File Name:
	Software program used: (check one)	Software program used: (check one)
	ROM SAVE	☐ MEM SAVE
	☐ SAVE PROM	☐ SAVE PROM

#### V<sub>DD</sub> XTAL DMA IN CLEAR DMA OUT INTERRUPT SCI 6 7 MWR MRD TPA BUS 7 TPB BUS 6 -9 32 MA7 10 м46 BUS 5 BUS 4 --30 29 MAS MA4 BUS 3 -12 MA3 BUS 2 BUS 1 MA2 BUS 0 -15 26 MAI MAO 16 N2 EFI EF2 NI 18 23 22 NO 19 ٧ss 92CS-34767 TOP VIEW TERMINAL ASSIGNMENT

## \* ME FOR CDP1805C VDD FOR CDP1806C

The RCA-CDP1805C and CDP1806C are functional and performance enhancements of the CDP1802 LSI CMOS 8-bit register-oriented microprocessor series and are designed for use in a wide variety of general-purpose applications.

The CDP1805C enhancements include a 64-byte RAM array, an 8-bit presettable down-counter, and 22 additional software instructions, that add subroutine call and return capability, enhanced data transfer manipulation, and control over the counter modes and interrupt arbitration.

The timer/counter generates an internal interrupt request on underflow that can be directed to the Q output line can be used in time-base, event-counting, and pulse duration measurement applications.

The CDP1806C enhancements are identical to those of the CDP1805C, but the CDP1806C contains no on-chip RAM.

## **Preliminary Data**

# **CMOS 8-Bit Microprocessor With** On-Chip RAM and Timer/Counter

#### Performance Features:

- Instruction time of 4 µs -40° to +85° C
- 113 instructions upwards software compatible with CDP1802
- Pin compatible with CDP1802 except for Vcc terminal
- 16 x 16 matrix of registers for use as memory pointers (program counters, data pointers, stack pointers) or as data storage registers
- On-chip crystal or RC controlled oscillator
- 64K memory address capability
- CDP1805C only

Upwards software and hardware compatibility are maintained when substituting a CDP1805C, CDP1806C for other CDP1800-series microprocessors. Pinout is identifical except for the replacement of Vcc with ME on the CDP1805C and the replacement of Vcc with Vpp on the **CDP1806C** 

Timing for the CDP1805C and CDP1806C is the same, except that 4.5 clock pulses are provided for memory access, Q changes 1/2 cycle earlier during SEQ and REQ instructions, and the FLAG LINES are sampled at the end of the SO machine cycle. Schmitt Triggers are provided on all control inputs, except ME. The only CDP1802 feature not retained is the LOAD MODE (WAIT = CLEAR = 0), which is not allowed on the CDP1805C and CDP1806C.

The CDP1805C and CDP1806C have an operating voltage range of 4 V to 6.5 V, and is supplied in a 40-lead hermetic dual-in-line ceramic package (D suffix) and in a 40-lead dual-in-line plastic package (E suffix).




Fig. 1 - Typical CDP1805C, CDP1806C small microprocessor system.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD):	
(Voltage referenced to VSS Terminal)	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)	500 mW
For TA = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

## RECOMMENDED OPERATING CONDITIONS at TA = -40 to +85°C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	CONDITION	LIM		
CHARACTERISTIC		CDP1805CD, CDP1806CD,	UNITS	
	VDD	MIN.	MAX.	
	(V)	MIN.	MAX.	
DC Operating Voltage Range	_	4	6.5	v
Input Voltage Range	_	V <sub>SS</sub>	V <sub>DD</sub>	V
Minimum Instruction Time * (f <sub>CL</sub> = 4 MHz)	5	4	_	μs
Maximum DMA Transfer Rate	5	_	0.5	MBytes/s
Maximum Clock Input Frequency, Load Capacitance (CL) = 50 pF	5	DC	4	
Maximum External Counter/Timer  Clock Input Frequency to EF1, EF2 tCLX	5	DC	2	MHz

<sup>\*</sup> Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, Vdo = 5 V  $\pm$  5%, Except as noted

		CO	NDITIO	NS				
CHARACTERISTIC	CHARACTERISTIC				CDP18	UNITS		
		V <sub>O</sub> (V)	V <sub>IN</sub>	V <sub>DD</sub> (V)	MIN.	TYP.	MAX.	,
Quiescent Device Current	IDD	_	0, 5	5		50	200	μΑ
Output Low Drive (Sink) Current	IOL	0.4	0, 5	5	1.6	4	_	
(Except XTAL)			-, -					j
XTAL Output	IOL	0.4	5	5	0.2	0.4	_	mA.
Output High Drive (Source) Current	ІОН	4.6	0, 5	5	-1.6	-4		1
(Except XTAL)		7.0	0, 0			·		İ
XTAL	ЮН	4.6	0	5	-0.1	-0.2		
Output Voltage Low-Level	VOL	_	0, 5	5		0	0.1	
Output Voltage High Level	Vон	_	0, 5	5	4.9	5	-	]
Input Low Voltage (BUS 0 — BUS 7, ME)	VIL	0.5, 4.5		5	_		1.5	
Input High Voltage (BUS 0 — BUS7, ME)	VіН	0.5, 4.5	_	5	3.5	_	_	1
Schmitt Trigger Input Voltage								V
(Except BUS 0 BUS 7, ME)								
Positive Trigger Threshold	٧p				2.2	2.9	3.6	İ
Negative Trigger Threshold	٧N	0.5, 4.5	_	5	0.9	1.9	2.8	
Hysteresis	٧H				0.3	0.9	1.6	
Input Leakage Current	IN	_	0, 5	5	_	±0.1	±5	μΑ
3-State Output Leakage Current	OUT	0, 5	0, 5	5	_	±0.2	±5	
Input Capacitance	CIN	_				5	7.5	pF
Output Capacitance	COUT	_	_	_		10	15	] "
Total Power Dissipation (f=4 MHz)				5		15	30	mW
Idle "00" at M(0000), CL = 50 pF								
Minimum Data Retention Voltage	VDR		DD = VD			2	2.4	٧
Data Retention Current	IDR		/ <sub>DD</sub> = 2.	4		25	100	μΑ

<sup>\*</sup>Typical values are for TA = 25°C and nominal VDD.





Fig. 2 - Block diagram for CDP1805C and CDP1806C.

#### TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES



92CS-33884RI

NOTE:
ME HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70. FOR A MEMORY READ OPERATION, RAM DATA WILL APPEAR ON THE DATA BUS DURING THE TIME ME IS ACTIVE. THE TIME SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS PERFORMED ON INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THE LIMITATION ON  $\overline{\text{ME}}$  PULSE WIDTH IS POSSIBLE BUS CONTENTION, WHICH CAN OCCUR NO EARLIER THAN CLOCK PULSE 31 OF THE NEXT MACHINE CYCLE

\* FOR CDP1805C ONLY

Fig. 3 - Internal memory operation timing waveforms for CDP1805C and CDP1806C.




Fig. 4 - External memory operation timing waveforms for CDP1805C and CDP1806C.

#### SIGNAL DESCRIPTIONS

#### BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

#### N0 to N2 (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal:

MRD = Voo: Data from I/O to CPU and Memory

MRD = Vss: Data from Memory to I/O

#### SIGNAL DESCRIPTIONS (Cont'd)

#### EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every SO cycle. One additional use for EF1 and EF2 is event counting and pulse width measurement in conjunction with the Timer/Counter.

#### INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1805C and CDP1806C during TPB.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT.

#### SCO, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

State Type	State Code Lines				
	SC1	SC0			
S0 (Fetch)	L	L			
S1 (Execute)	L	Н			
S2 (DMA)	Н	L			
S3 (Interrupt)	Н	Н			

H = VDD, L = Vss.

#### TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the 16-bit memory address.

### MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA.

#### MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

#### MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

#### Q:

Single bit output from the CPU which can be set or reset, between the trailing edge of TPA and the leading edge of TPB, under program control. The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

#### CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 4 MHz at  $V_{DD}$  = 5 V. The clock is counted down internally to 8 clock pulses per machine cycle.

#### XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

#### WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	NOT ALLOWED
L	Н	RESET
Н	L	PAUSE
Н	Н	RUN

#### ME (Memory Enable CDP1805C Only):

This active low signal line is used to select or deselect the internal RAM. It must be active at the beginning of clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that  $\overline{\text{ME}}$  is active (after clock 31). Thus, if this data is to be latched into an external device (i.e.; during an OUTPUT instruction or DMA OUT cycle).  $\overline{\text{ME}}$  should be wide enough to provide enough time for valid data to be latched.

The internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64 byte block of memory.

#### VDD (CDP1806C Only):

This input replaces the  $\overline{\text{ME}}$  signal of the CDP1805C and must be connected to the positive power supply.

#### VDD, VSS, (Power Levels):

VSS is the most negative supply voltage terminal and is normally connected to ground. VDD is the positive supply voltage terminal. All outputs swing from VSS to VDD. The recommended input voltage swing is from VSS to VDD.

#### **ARCHITECTURE**

Fig. 1 shows a block diagram of the CDP1805C and CDP1806C. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

- the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
- the D register (either of the two bytes can be gated to D)
- 3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second —and more if necessary — are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU of I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

- designate one of the 16 registers in R to be acted upon during register operations
- indicate to the I/O devices a command code or device-selection code for peripherals
- indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
- indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
- indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

#### **Program Counters**

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to subroutine. When interrupts are being serviced, register R(1) is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

#### **Data Pointers**

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e. R(X)) points to memory for the following instructions (see Table 1):

- 1. ALU operations
- 2. output instructions
- 3. input instructions
- 4. register ← → memory transfer
- 5. interrupt and subroutine handling.

The register designated by N (i.e. R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e.; the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1805C and CDP1806C architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

#### **Data Registers**

When registers in R are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

#### **Register Summary**

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
В	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
P	4 Bits	Designates which register is
		Program Counter
X	4 Bits	Designates which register is
		Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
1	4 Bits	Holds High-Order Instr. Digit
T	8 Bits	Holds old X, P after Interrupt
		(X is high nibble)
MIE	1 Bit	Master Interrupt Enable
Q	1 Bit	Output Flip Flop
СН	8 Bits	Holds Counter Jam Value
L	L	

#### **ARCHITECTURE (Cont'd)**

#### On-Chip Clock (See Fig. 7 and 8)

Clock circuits may use either an external crystal or an RC network

The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (1 megohm typ.).

Frequency trimming capacitors may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565. Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 7. The frequency is approximately 1/RC (See Fig. 8).




Fig. 7 - RC network for oscillator.




Fig. 8 - Nominal component values as a function of frequency for the RC oscillator.

#### **CONTROL MODES**

CLEAR	WAIT	MODE				
L	L	NOT ALLOWED				
. L	Н	RESET				
Н	L	PAUSE				
Н	Н	RUN				

The function of the modes are defined as follows:

#### RESET

Registers I, N, Q, counter prescaler, and counter interrupt latch are reset. MIE, XIE, and CIE are set and 0's ( $V_{SS}$ ) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The state of the counter/timer is unaffected by the RESET operation.

The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1, X, P, T, and then registers

X, P, and R(0) are reset. Interrupt and DMA servicing suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction followed by 00 at memory locations 0000 and 0001, may be used to reset MIE, so as to preclude interrupts until ready for them. Power-up reset run can be realized by connecting an RC network to CLEAR (See Fig. 9)





Fig. 9 - Reset diagram.

#### PAUSE

Stops the internal CPU timing generator, freezing the state of the processor. Pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB.

The oscillator continues to run but subsequent clock transitions are ignored, TPA and TPB remain at their previous state (See Fig. 10).

If Pause is entered while in the event counter mode, the appropriate Flag transitions will continue to decrement the counter.



NOTE.

WAIT

PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 10 - Pause mode timing waveforms.

t su

92CM-31944

#### RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (See Fig. 9). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

#### SCHMITT TRIGGER INPUTS

All inputs except BUS 0 — BUS 7 and ME contain a Schmitt Trigger circuit, which is especially usefull on the CLEAR input as a power-up RESET (See Fig. 10) and the CLOCK input (See Fig. 7).

#### STATE TRANSITIONS

The CDP1805C and CDP1806C state transitions are shown in Fig. 11. Each machine cycle requires the same period of

time, 8 clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses.




Fig. 11 - State transition diagram.

#### Additional Timing Waveform Notes (See Fig. 12)

The CDP1805C and CDP1806C timing specification for latching external data into the CPU requires some additional clarification.

As specified data is latched at the beginning of clock pulse 70, with a data setup time required before that edge. While this is generally true, there may be some extremely slow applications where data will be required at an earlier time.

As shown in Fig. 12, valid data must be present during the time that clock 61 • INTERNAL STROBE is valid.

INTERNAL STROBE provides a worst-case fixed width of  $50 \mu s$  at 5 volts over the full temperature range, rather than a

width dependent on crystal-clock frequency. This width overlaps Clock 61 for frequencies above 10 kHz (50  $\mu$ s is 1/2 clock pulse at 10 kHz), and data is latched on the high-to-low transition of clock 61. If the clock frequency used is less than 10 kHz, the high-to-low transition of INTERNAL STROBE becomes the Latch control and data must be present during the time that INTERNAL STROBE is valid.

If the CDP1805C and CDP1806C are used in the pause mode, clock timing will stop at the leading edge of TPB (or TPA). Any data which changes after this time must be valid within 50  $\mu$ s of the beginning of clock 61 for proper latching into the CPU.




Fig. 12 - Control-timing waveforms for CDP1805C and CDP1806C.

#### **INSTRUCTION SET**

The CDP1805C and CDP1806C instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where W=N or X, or P

R(W) 0: Lower-order byte of R(W) R(W) 1: Higher-order byte of R(W) Operation Notation

 $M(R(N))\rightarrow D; R(N) + 1\rightarrow R(N)$ 

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (For Notes, see also page 15)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
MEMORY REFERENCE				
LOAD IMMEDIATE	2	LDI	F8	M(R(P))→D; R(P)+1→R(P)
REGISTER LOAD IMMEDIATE	5	RLDI	68CN■	$M(R(P)) \rightarrow R(N).1; M(R(P)+1 \rightarrow R(N).0; R(P)+2 \rightarrow R(P)$
LOAD VIA N	2	LDN	ON	M(R(N)→D; FOR N NOT 0
LOAD ADVANCE	2	LDA	4N	$M(R(N)\rightarrow D; R(N)+1\rightarrow R(N)$
LOAD VIA X	2	LDX	F0	M(R(X)→D
LOAD VIA X AND ADVANCE	2 .	LDXA	72	$M(R(X))\rightarrow D; R(X)+1\rightarrow R(X)$
REGISTER LOAD VIA X AND ADVANCE	5	RLXA	686N <b>■</b>	$M(R(X)) \rightarrow R(N).1; M(R(X)+1) \rightarrow R(N).0; R(X))+2 \rightarrow R(X)$
STORE VIA N	2	STR	5N	D→M(RN)
STORE VIA X AND DECREMENT	2	STXD	73	D→M(R(X)); R(X)-1→R(X)
REGISTER STORE VIA X AND DECREMENT	5	RSXD	68AN∎	$R(N).0\rightarrow M(R(X)); R(N).1\rightarrow M(R(X)-1); R(X)-2\rightarrow R(X)$
REGISTER OPERATIONS				
INCREMENT REG N	2	INC	1N	R(N)+1→R(N)
DOCREMENT REG N	2	DEC	2N	R(N)-1→R(N)
INCREMENT REG X	2	IRX	60	$R(X)+1\rightarrow R(X)$
GET LOW REG N	2	GLO	8N	R(N).0→D
PUT LOW REG N	2	PLO	AN	D→R(N).0
GET HIGH REG N	2	GHI	9N	R(N).1→D
PUT HIGH REG N	2	PHI	BN	D→R(N).1
REGISTER N TO REGISTER X COPY LOGIC OPERATIONS†	4	RNX	68BN■	$R(N) \rightarrow R(X)$
OR	2	0ĥ	F1	M(R(X)) OR D→D
OR IMMEDIATE	2	ORI	F9	M(R(P)) OR D→D;
	_	J		R(P)+1→R(P)
EXCLUSIVE OR	2	XOR	F3	M(R(X)) XOR D→D
EXCLUSIVE OR IMMEDIATE	2	XBI	FB	M(R(P)) XOR D→D;
	_	7	, ,	R(P)+1→R(P)
AND	2	AND	F2	M(R(X)) AND D→D
AND IMMEDIATE	2	ANI	FA	M(R(P)) AND D→D;
· ·		·		R(P)+1→R(P)
SHIFT RIGHT	2	SHR	F6	SHIFT D RIGHT, LSB(D)-DF, 0-MSB(D)
SHIFT RIGHT WITH CARRY	2	SHRC }	76▲	SHIFT D RIGHT, LSB(D)→DF, DF→MSB(D)
RING SHIFT RIGHT	2	RSHR )		
SHIFT LEFT	2	SHL	FE	SHIFT D LEFT, MSB(D)→DF, 0→LSB(D)
SHIFT LEFT WITH CARRY	2	SHLC	7E <b>▲</b>	SHIFT D LEFT, MSB(D)→DF, DF→LSB(D)
RING SHIFT LEFT	2	RSHL )		

<sup>■</sup>Previous contents of T register are destroyed during Instruction Execution.

<sup>†</sup>See page 12.

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

TABLE I - INSTRUCTION SUMMARY (Cont'd)

	NO. OF			
	MACHINE		OP	
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION
ARITHMETIC OPERATIONS†				
ADD	2	ADD	F4	M(R(X))+D→DF, D
ADD IMMEDIATE	2	ADI	FC	M(R(P))+D-DF, D; $R(P)+1-R(P)$
ADD WITH CARRY	2	ADC	74	M(R(X))+D+DF→DF, D
ADD WITH CARRY, IMMEDIATE	2	ADCI	7C	M(R(P))+D+DF→DF, D
SUBTRACT D	2	SD	F5	R(P)+1→R(P) M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	2	SDI	FD	M(R(P))-D→DF, D;
COBTING S IMMEDIATE	-	05.	, ,	R(P)+1→R(P)
SUBTRACT D WITH BORROW	2	SDB	75	M(R(X)-D-(NOT DF)→DF, D
SUBTRACT D WITH	2	SDBI	7D	M(R(P)-D-(NOT DF)-DF, D;
BORROW, IMMEDIATE	_		, -	R(P)+1→R(P)
SUBTRACT MEMORY	2	SM	F7	D-M(R(X))-DF, D
SUBTRACT MEMORY IMMEDIATE	2	SMI	FF	D-M(R(P))→DF, D;
				R(P)+1→R(P)
SUBTRACT MEMORY WITH BORROW	2	SMB	77	D-M(R(X))-(NOT DF)-DF, D
SUBTRACT MEMORY WITH	2	SMBI	7F	D-M(R(P))-(NOT DF)→DF, D
BORROW, IMMEDIATE	_			R(P)+1→R(P)
BRANCH INSTRUCTIONS — SHORT BR	ANCH		<u> </u>	
SHORT BRANCH	2	BR	30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	2	NBR	38▲	R(P)+1→R(P)
SHORT BRANCH IF D = 0	2	BZ	32	IF D = 0, $M(R(P)) \rightarrow R(P).0$
				ELSE R(P)+1→R(P)
SHORT BRANCH IF D NOT 0	2	BNZ	3A	IF D NOT 0, M(R(P))-R(P).0
				ELSE R(P)+1-R(P)
SHORT BRANCH IF DF = 1	2	BDF )	33▲	IF DF = 1, $M(R(P)) \rightarrow R(P).0$
SHORT BRANCH IF POS OR ZERO	2	BPZ }		ELSE R(P)+1-R(P)
SHORT BRANCH IF EQUAL OR	2	BGE )		
GREATER SHORT BRANCH IF DF = 0	2			IE D = 0 M(B(D)) B(D) 0
1		BNF	38▲	$  F D = 0, M(R(P)) \rightarrow R(P).0$
SHORT BRANCH IF MINUS SHORT BRANCH IF LESS	2 2	BM {		ELSE R(P)+1-R(P)
	2	BL )	31	IF O = 1 M(B(B)) B(B) O
SHORT BRANCH IF Q = 1	2	BQ	31	IF Q = 1, $M(R(P)) \rightarrow R(P)$ .
SHORT BRANCH IF O - O		DNO	20	ELSE R(P)+1→R(P)
SHORT BRANCH IF Q = 0	2	BNQ	39	$IF Q = 0, M(R(P)) \rightarrow R(P).0$
SHORT BRANCH IS SET - 1	1 ,	D-1	24	ELSE R(P)+1-R(P)
SHORT BRANCH IF EF1 = 1	, 2	B1	34	IF EF1 = 1, $M(R(P)) \rightarrow R(P)$ .0
(EF1 = V <sub>SS</sub> ) SHORT BRANCH IF EF1 = 0	1	DNII	30	ELSE R(P)+1-R(P)
	2	BN1	3C	IF EF1 = 0, $M(R(P)) \rightarrow R(P).0$
(EF1 = V <sub>DD</sub> ) SHORT BRANCH IF EF2 = 1	2	В2	35	ELSE R(P)+1-R(P)
	2	B2	35	IF EF2 = 1, $M(R(P)) \rightarrow R(P)$ .
(EF2 = V <sub>SS</sub> )			<u> </u>	ELSE R(P)+1→R(P)

†The Arithmetic operations and the shift instructions are the only instructions that can alter the DF after an ADD instruction:

DF = 1 denotes a carry has occurred DF = 0 denotes a carry has not occurred After a SUBTRACT instruction:

DF = 1 denotes no borrow. D is a true postive number

DF = 0 denotes a borrow, D is two's complement the syntax" —(NOT DF)" denotes the subtraction of the borrow

▲This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

TABLE I - INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
BRANCH INSTRUCTIONS — SHORT BRA	NCH (Cont'd	1)		
SHORT BRANCH IF EF2 = 0 (EF2 = VDD)	2	BN2	3D	IF EF2 = 0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1\rightarrow R(P)$
SHORT BRANCH IF EF3 = 1 EF3 = VSS)	2	В3	36	IF EF3 = 1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1\rightarrow R(P)$
SHORT BRANCH IF EF3 = 0 EF3 = VDD)	2	BN3	3E	IF EF3 = 0, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1\rightarrow R(P)$
SHORT BRANCH IF EF4 = 1 EF4 = VSS)	2	B4	37	IF EF4 =1, M(R(P))→R(P).0 ELSE R(P)+1→R(P)
SHORT BRANCH IF EF4 = 0 (EF4 = VDD)	2	BN4	3F	IF EF4 = 0, $M(R(P)) \rightarrow R(P)$ .0 ELSE $R(P)+1 \rightarrow R(P)$
SHORT BRANCH ON COUNTER INTERRUPT	3	BCI	683E●	IF CI =1, M(R(P))→R(P).0; 0→CI ELSE R(P)+1→R(P)
SHORT BRANCH ON EXTERNAL INTERRUPT	3	BXI	683F	IF XI = 1, $M(R(P))\rightarrow R(P).0$ ELSE $R(P)+1\rightarrow R(P)$
BRANCH INSTRUCTIONS — LONG BRAN				
LONG BRANCH	3	LBR	C0	$M(R(P)) \rightarrow R(P).1 M(R(P)+1) \rightarrow R(P).0$
NO LONG BRANCH (SEE LSKP)	3	NLBR	C8 <b>▲</b>	R(P)+2→R(P)
LONG BRANCH IF D = 0	3	LBZ	C2	IF D = 0, M(R(P))→R(P).1   M(R(P)+1)→R(P).0   ELSE R(P)+2→R(P)
LONG BRANCH IF D NOT 0	3	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1 M(R(P)+1)→R(P).0
LONG BRANCH IF DF = 1	3	LBDF	С3	ELSE R(P)+2-R(P)  IF DF = 1, M(R(P))-R(P).1  M(R(P)+1)-R(P).0
LONG BRANCH IF DF = 0	3	LBNF	СВ	ELSE R(P)+2 $\rightarrow$ R(P) IF DF = 0, M(R(P)) $\rightarrow$ R(P).1 M(R(P)+1) $\rightarrow$ R(P).0 ELSE R(P)+2 $\rightarrow$ R(P)
LONG BRANCH IF Q = 1	3	LBQ	C1	IF Q = 1, M(R(P))→R(P).1 M(R(P)+1)→R(P).0 ELSE R(P)+2→R(P)
LONG BRANCH IF Q = 0	3	LBNQ	C9	IF Q = 0, M(R(P)) $\rightarrow$ R(P).1 M(R(P)+1) $\rightarrow$ R(P).0 ELSE R(P)+2 $\rightarrow$ R(P)
SKIP INSTRUCTIONS	A.,	<u> </u>		
SHORT SKIP (SEE NBR)	2	SKP	38▲	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	3	LSKP	C8 <b>▲</b>	R(P)+2→R(P)
LONG SKIP IF D = 0	3	LSZ	CE	IF D = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF D NOT 0	3	LSNZ	C6	IF D NOT 0, R(P)+2→R(P)  ELSE CONTINUE
LONG SKIP IF DF = 1	3	LSDF	CF	IF DF = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF DF = 0	3	LSNF	C7	IF DF = 0, R(P)+2→R(P)  ELSE CONTINUE
LONG SKIP IF Q = 1	3	LSQ	CD	IF Q = 1, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF Q = 0	3	LSNQ	C5	IF Q = 0, R(P)+2→R(P) ELSE CONTINUE
LONG SKIP IF IE = 1	3	LSIE	cc	IF IE = 1, R(P)+2→R(P) ELSE CONTINUE

<sup>▲</sup>This instruction is associated with more than one mnemonic, each mnemonic is individually listed.

CI = counter interrupt

XI = external interrupt

<sup>•</sup>ETQ cleared by LDC, reset of CPU, or BCI • (CI = 1)

TABLE I — INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
mornoonon	0.0220	MITEMOTO		0.2
CONTROL INSTRUCTIONS				
IDLE	2	IDL	00#	WAIT FOR DMA OR INTERRUPT;
				M(R(0))→BUS
NO OPERATION	3	NOP	C4	CONTINUE
SET P	2	SEP	DN	N→P
SET X	2	SEX	EN	N→X
SET Q	2	SEQ	7B	1-Q
RESET Q	2	REQ	7A	0→Q
PUSH X, P TO STACK	2	MARK	79	(X, P)→T; (X, P)→M(R(2)) THEN P→X; R(2)→1→R(2)
COUNTER INSTRUCTIONS	<b>.</b>	L	L	THEN F-X, A(2)-1-A(2)
LOAD COUNTER	3	LDC	6806•	D-COUNTER: 0-CI:STOP COUNTER
GET COUNTER	3	GEC		COUNTER-D
STOP COUNTER	3	STPC	1	STOP COUNTER CLOCK;
				0→÷32 PRESCALER
DECREMENT COUNTER	3	DTC	6801	COUNTER-1→COUNTER
SET TIMER MODE AND START	3	STM	6807	TPA÷32→COUNTER CLOCK
SET COUNTER MODE 1 AND START	3	SCM1	6805	EF1→COUNTER CLOCK
SET COUNTER MODE 2 AND START	3	SCM2	6803	EF2-COUNTER CLOCK
SET PULSE WIDTH MODE 1	3	SPM1	6804	TPA.EF1→COUNTER CLOCK;
AND START				EF1 ∮ STOPS COUNT
SET PULSE WIDTH MODE 2	3	SPM2	6802	TPA.EF2→COUNTER CLOCK;
AND START	ĺ		l	EF2
ENABLE TOGGLE Q	3	ETQ	6809•	IF COUNTER = 01. NEXT COUNTER
			L	CLOCK ૐ : Q→Q
INTERRUPT CONTROL				
EXTERNAL INTERRUPT ENABLE	3	XIE		1→XIE
EXTERNAL INTERRUPT DISABLE	3	XID		0→XIE
COUNTER INTERRUPT ENABLE	3	CIE		1-CIE
COUNTER INTERRUPT DISABLE	3	CID		0-CIE
RETURN	2	RET	70	$M(R(X)) \rightarrow X, P; R(X) + 1 \rightarrow R(X); 1 \rightarrow MIE$
DISABLE	2	DIS	71 78	$M(R(X) \rightarrow X, P; R(X) + 1 \rightarrow R(X); 0 \rightarrow MIE$
SAVE INPUT-OUTPUT BYTE TRANSFER	2	SAV		T→M(R(X))
OUTPUT 1	2	OUT 1	61	$M(R(X))\rightarrow BUS;R(X)+1\rightarrow R(X);N$ LINES=1
OUTPUT 2	2	OUT 2	62	$M(R(X)) \rightarrow BUS; R(X) + 1 \rightarrow R(X); N LINES=2$
OUTPUT 3	2	OUT 3	63	$M(R(X)) \rightarrow BUS; R(X)+1 \rightarrow R(X); N LINES=3$
OUTPUT 4	2	OUT 4	64	$M(R(X)) \rightarrow BUS; R(X)+1 \rightarrow R(X); N LINES=4$
OUTPUT 5	2	OUT 5	65	$M(R(X)) \rightarrow BUS; R(X)+1 \rightarrow R(X); N LINES=5$
OUTPUT 6	2	OUT 6	66	$M(R(X)) \rightarrow BUS; R(X)+1 \rightarrow R(X); N LINES=6$
OUTPUT 7	2	OUT 7	67	$M(R(X)) \rightarrow BUS; R(X)+1 \rightarrow R(X); N LINES=7$
INPUT 1	2	INP 1	69	BUS→M(R(X));BUS→D;N LINES=1
INPUT 2	2	INP 2	6A	BUS→M(R(X));BUS→D;N LINES=2
INPUT 3	2	INP 3	6B	BUS→M(R(X));BUS→D;N LINES=3
INPUT 4	2	INP 4	6C	BUS→M(R(X));BUS→D;N LINES=4
INPUT 5	2	INP 5	6D	BUS→M(R(X));BUS→D;N LINES=5
INPUT 6	2	INP 6	6E	BUS→M(R(X));BUS→D;N LINES=6
INPUT 7	2	INP 7	6F	BUS→M(R(X));BUS→D;N LINES=7

#An IDLE instruction initiates a repeating S1 cycle. The processor will continue to idle until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and then normal operation is resumed.

<sup>•</sup>ETQ cleared by LDC, reset of CPU, or BCI•(CI = 1).

## CDP1805C, CDP1806C

#### TABLE I - INSTRUCTION SUMMARY (Cont'd)

INSTRUCTION	NO. OF MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
CALL AND RETURN			,	
STANDARD CALL	10	SCAL	688N <b>■</b>	R(N).0 - M(R(X); R(N).1 - M(R(X)-1); R(X)-2 - R(X); R(N): THEN $M(R(N)) -R(P).1;$ $M(R(N)+1) - R(P).0;$
STANDARD RETURN	8	SRET	689N <b>■</b>	$R(N)+2\rightarrow R(N)$ $R(N)\rightarrow R(P); M(R(X)+1)$ $\rightarrow R(N).1; M(R(X)+2)\rightarrow$ $R(N).0; R(X)+2\rightarrow R(X)$

Previous contents of T register are destroyed during Instruction Execution.

#### Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the seond and third byte, the branching address.

The long-branch instructions can:

- Branch unconditionally
- Test for Q=0 or Q=1
- Test for D=0 or D≠0
- e) Effect an unconditional no branch

Test for DF=0 or DF=1 If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.

The short branch instruction can:

- Branch unconditionally a١
- Test for D=0 or D≠0 h)
- C) Test for DF=0 or DF=1 Test for Q=0 or Q=1
- Test the status (1 or 0) of the four EF flags
- Effect an unconditional no branch
- Test for interrupts a)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:


branch (NBR).

d١

- Skip unconditionally a)
- Test for Q=0 or Q=1
- Test for D=0 or D≠0 h) Test for DF=0 or DF=1
- Test for IE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by tetching the next instruction in sequence.

Instructions 6800 through 680D, 683E, and 683F take 3 machine cycles; 68BN takes 4 machine cycles; 686N, 68AN, and 68CN take 5 machine cycles; 688N takes 10 machine cycles; and 689N takes 8 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle. For the instructions noted in TABLE I with ■, previous contents of T register are destroyed during INSTRUCTION EXECUTION.



#### NOTES:

- THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE.
- 2. ALL MEASUREMENTS ARE REFERENCED TO 50% POINT OF THE WAVEFORMS.
- SHADED AREAS INDICATED "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSISTONS MAY OCCUR DURING THIS PERIOD.
- \* FOR THE CDP1805C ONLY.

Fig. 13 - Objective dynamic timing waveforms for CDP1805C and CDP1806C.

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85°C, CL = 50 pF, VDD = 5 V  $\pm$  5%.

	CHARACTERISTIC						
CHARACTERISTIC	CDP1805C at	UNITS					
		Typ.	Max.				
Propagation Delay Times:							
Clock to TPA, TPB	tPLH, tPHL	150	275				
Clock-to-Memory High-Address Byte	tPLH, tPHL	200	325				
Clock-to-Memory Low-Address Byte	tPLH, tPHL	150	250				
Clock to MRD	tPLH, tPHL	200	325				
Clock to MWR	tPLH, tPHL	150	275	ns			
Clock to (CPU DATA to BUS)	tPLH, tPHL	275	475				
Clock to State Code	tpLH, tpHL	225	400	]			
Clock to Q	tPLH, tPHL	200	350				
Clock to N	tPLH, tPHL	250	425				
Clock to Internal RAM Data to BUS	tPLH, tPHL	420	650				
Minimum Set Up and Hold Times:■							
Data Bus Input Set Up	tsu	-100	0				
Data Bus Input Hold	tH	125	225				
DMA Set Up	tsu	-75	0	1			
DMA Hold	tH	125	200				
ME Set Up	tsu	-25	0				
ME Hold	tH	90	150				
Interrupt Set Up	tsu	-100	0	ns			
Interrupt Hold	tH	125	200	1			
WAIT Set Up	tsu	20	50	1			
EF1-4 Set Up	tsu	-125	0				
EF1-4 Hold	tH	125	225	]			
Minimum Pulse Width Times:■							
CLEAR Pulse Width	tWL	75	225	ns			
CLOCK Pulse Width	tWL	75	125				

#### TIMING SPECIFICATIONS as a function of T (T = 1/fclock) at TA = -40 to +85° C, $V_{DD}$ = 5 V $\pm$ 5%.

CHARACTERISTIC		LIMITS CDP1805C and CDP1806C			
	Min.	Typ.●			
High-Order Memory-Address Byte Set Up to TPA 'A Time TSU	2T-150	2T-75			
High-Order Memory-Address Byte Hold after TPA Time th	T/2-50	T/2-15	1		
Low-Order Memory-Address Byte Hold after WR Time t <sub>H</sub>	T+0	T+100	ns		
CPU Data to Bus Hold after WR Time th	T-200	T-100			
Required Memory Access Time Address to Data tage to the tage of the tage of the tage of the tage of the tage of the tage of ta	4.5T-250	4.5T-100			

Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

<sup>•</sup>Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.
■Maximum limits of minimum characteristics are the values above which all devices function.

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

STATE	ı	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
		RES		0→Q,I,N; 1→CIE, XIE	00	XXXX	1	1	0
0.4		INITIA		X, P→T THEN	00▲	XXXX	1	1	. 0
S1	NO		RAMMER	0→X, P; 1→MIE, 0000→R0					
		ACCES							
S0			ETCH	MRP→1, N; RP+1→RP	MRP	RP	0	1	`0
	0	0	IDL	MRO→BUS	MR0	R0	0	1 1 1 1 1 1 0 1 1	. 0
	<u> </u>			WAIT FOR DMA OR INT					
	0	1-F	LDN	MRN→D	· MRN	RN	0		0
	1	0-F	INC	RN+1→RN	FLOAT	RN	1		0
	2	0-F	DEC	RN-1→RN	FLOAT	RN	1		0
	3	0-F	SHORT	TAKEN: MRP→RP.0	MRP	RP	0	1	0
	4	<u> </u>	BRANCH	NOT TAKEN: RP+1→RP					
	5	0-F	LDA	MRN→D; RN+1→RN	MRN	RN	0		0
	6		STR	D-MRN	D	RN	1		0
	°	0	IRX	RX+1→RX	MRX	RX	0	1 1	0
		2	OUT 1		,				1
		3	OUT 2					1	2
		4		MARY BUILDING BY	MDV	57		١.,	3
		5	OUT 4 OUT 5	MRX→BUS; RX+1→RX	MRX	RX	0	1	4
		6	OUT 6						5
		7	OUT 7						6
	6	9	INP 1					<del> </del>	7
		Ä	INP 2						1
	l	B	INP 3		DATA				2
	l	1		BUS-MBY D		ВV		_	3 4
S1	•	C INP 4 BUS-MRX, D FROM RX 1	'	0	5				
		E	INP 6		DEVICE			1	6
	l	F	INP 7		DEVICE			]	7
		0	RET	MRX→(X,P); RX+1→RX 1→MIE	MRX	RX	0	1 .	Ó
		1	DIS	MRX→(X,P); RX+1→RX 1→MIE	MRX	RX	0	1	0
		2	LDXA	MRX→D; RX+1→RX	MRX	RX	0	1	0
		3	STXD	D→MRX; RX-1→RX	D	RX	1	0	0
	1	4	ADC	MRX+D+DF→DF, D	MRX	RX	0	11	0
	Ì	5	SDB	MRX-D-DFN→DF, D	MRX	RX	0	1	0
	ļ	6	SHRC	LSB(D)→DF; DF→MSB(D)	FLOAT	RX	11	1	0
	7	7	SMB	D→MRX→DFN→DF, D	MRX	RX	0	1	0
		8	SAV	T→MRX	T	RX	1	0	0
		9	MARK	(X,P)→T, MR2; P→X R2-1→R2	Т	R2	1	0	0
		A	REQ	0→Q	FLOAT	RP	1	1_1_	0
	1	В	SEQ	1→Q	FLOAT	RP	1	1	0
	l	<u> </u>	ADC1	MRP+D+DF→DF, D; RP+1	MRP	RP	0	1	0
		<u>D</u>	SDB1	MRP-D-DFN→DF, D; RP+1	MRP	RP	0	1	0
	1.	E	SHLC	MSB(D)→DF; DF→LSB(D)	FLOAT	RP	1	1	0
	<u> </u>	F	SMB1	D-MRP-DFN→DF, D; RP+1	MRP	RP	0	1_1_	0
	8	0-F	GLO	RN.0→D	RN.0	RN	1	1	0
	9	0-F	GHI PLO	RN.1→D	RN.1	RN	1	1 1	0
	<u>A</u>			D→RN.0	<u>D</u>	RN	1	1	0
	В	0-F	PHI	D→RN.1	D	RN	1	1	0

<sup>▲ =</sup> Data Bus Floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

## CDP1805C, CDP1806C

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

				.,	DATA	MEMORY			N
STATE	, 1	N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES
S1#1		. :		TAKEN: MRP→B; RP+1→RP	MRP	RP	0	1	0
#2	,	0-3 8-B	LONG BRANCH	TAKEN:B→RP.1;MRP→RP.0	M(RP+1)	RP+1	0	1	0
S1#1		0-0	BNANON	NOT TAKEN RP+1→RP	MRP	RP	0	11	0
#2		ti.		NOT TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1#1	С	. 5		TAKEN: RP+1→RP	MRP	RP	0	1	0
#2		6 7	LONG	TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1#1		C D E F	SKIP	NOT TAKEN: NO OPERATION	MRP	RP	0	1	0
#2				NOT TAKEN: NO OPERATION	MRP	RP	0	1	0
S1#1				NO OPERATION	MRP	RP	0	1	0
		4	NOP						
#2				NO OPERATION	MRP	RP	0	1	0
1	D	0-F	SEP	N→P	NM	RN	1	11	0
	Ε	0-F	SEX	N→X	NN	RN	1	1	0
		0	LDX	MRX→D	MRX	RX	0	1	0
		1	OR	MRX OR D→D					
		2	AND	MRX AND D→D					
		3	XOR	MRX XOR D→D	MRX	RX	0	1	0
		4	ADD	MRX+D→DF, D					
		5	SD	MRX-D→DF, D					
1	_	7	SM	D-MRX→DF; D					
S1	F	6	SHR	LSB(D)→DF; 0→MSB(D)	FLOAT	RX	1	1	0
		8	LDI	MRP→D; RP+1→RP					
		9	ORI	MRP OR D→D; RP+1→RP					
		A	ANI	MRP AND D→D; RP+1→RP	1455	55			
		В	XRI	MRP XOR D→D; RP+1→RP	MRP	RP	0	1	0
		C	ADI	MRP+D→DF, D; RP+1→RP					
		D F	SDI	MRP-D→DF, D; RP+1→RP					
		E	SMI SHL	D-MRP-DF, D; RP+1-RP	FLOAT	RP	1	1	0
		DMA		MSB(D)→DF; 0→LSB(D) BUS→MR0; R0+1→R0	DATA FROM	R0	1	- '	0
S2		UMA	A IIN	BUS-MINU, NUTI-NU	I/O DEVICE	NU L	',	0	
		DMA		MR0→BUS; R0+1→R0	MR0	R0	0	1	0
S3		INTER	RUPT	X,P→T; 0→MIE 1→P; 2→X	FLOAT	RN	1	1	0

## TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	ı	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N LINES
				OLLOWING ARE ALL LINKE S ALL THE OP CODES, SO T			Н		
		0	STPC	STOP COUNTER CLOCK; 0→÷32 PRESCALER	FLOAT	R0	1	1	0
1		1	DTC	CNTR→1→CNJR	FLOAT	R1	1	1	0
		2	SPM2	CNTR-1 ON EF2 AND TPA	FLOAT	R2	1	1	0
		3	SCM2	CNTR-1 ON EF2 0 TO 1	FLOAT	R3	1	1	0
		4	SPM1	CNTR-1 ON EF1 AND TPA	FLOAT	R4	1	1	0
		5	SCM1	CNTR-1 ON EF1 0 TO 1	FLOAT	R5	1	1	0
	0	6	LD O	D→CNTR;0→CI;STOP CNTR	D	R6	1	1	0
	U	7	STM	CNTR-1 ON TPA÷32	FLOAT	R7	1	1	0
S1		8	GEC	CNTR→D	CNTR	R8	1	1	0
		9	ETQ	IF CNTR THRU 0: Q→Q	FLOAT	R9	1	1	0 .
		'A	XIE	1→XIE	FLOAT	RA	1	1	0
		В	XID	0→XIE	FLOAT	RB	1	1	0
		С	CIE	1→CIE	FLOAT	RC	1	1	0
		D	CID	0→CIE	FLOAT	RD	1	1	0
		Ε	BCI	TAKEN: MRP→RP.0;0→CI NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
	3	F	BXI	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
S1#1				MRX→B, RX+1→RX	MRX	RX	0	1	0
#2	6	0-F	RLXA	B→T; MRX→B; RX+1→RX M(RX+1) RX+1 0 1			0		
#3	•	•	112777	B, T→RN.0, RN.1	FLOAT	RN	1	<del>                                     </del>	0
S1#1				RN.0, RN.1→T. B	FLOAT	RN	1	1	Ö
#2				T→MRX: RX-1→RX	RN.0	RX	1	Ö	Ö
#3	1			B→MRX, RX-1→RX	RN.1	RX-1	1	0	Ö
#4	8	0-F	SCAL	RP.0 RP.1→T, B	FLOAT	RP	1	1	ő
#5		"	OOAL	B. T→RN.1. RN.0	FLOAT	RN	1	1	Ö
#6				MRN→B: RN+1→RN	MRP	RP.	Ö	1	0
#7				B→T; MRN→B; RN+1→RN	M(RP+1)	RP+1	0	1	0
#8				B, T→RP.0, RP.1	FLOAT	RP	1	1	0
S1#1				RN.0, RN.1→T, B	FLOAT	RN	1	1	0
#2				RX+1→RX	FLOAT	RX	1	1	0
#3	9	0-F	SRET	B, T→RP.1, RP.0	FLOAT	RP	1	1	0
#4	3	0-1	SHET	MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#5		]		B→T; MRX→B	M(RX+1)	RX+2	0	1	0
#6		ļ		B, T→RN.0, RN.1	FLOAT	RN	1	1	0
S1#1				RN.0, RN.1→T,B	FLOAT	RN	1	1	0
#2	Α	0-F	RSXD	T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX; RX-1→RX	RN.1	RX-1	1	0	0
S1#1	В	0-F	RNX	RN.0, RN.1→T, B	FLOAT	RN	1	1	0
#2				B, T→RX.1. RX.0	FLOAT	RX	1	11	0
S1#1				MRP→B; RP+1→RP	MRP	RP	0	1	0
#2	С	0-F	RLDI	B→T; MRP→B; RP+1→RP	M(RP+1)	RP+1	0	1	0
#3				B, T→RN.0, RN.1; RP+1→RP	FLOAT	RN	1	1	0

## Instruction Summary


N

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0	IDL					<u> </u>	1 0	LDI		1 3				<u> </u>	<u> </u>	<u>'</u>
1								INC			,,,					
2		DEC														
3	BR	BQ	BZ	BDF	B1	B2	В3	B4	SKP	BNQ	BNZ	BNF	BN1	BN2	BN3	BN4
4	LDA															
5	STR															
6	IRX				OUT	•			*				INP			
7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB	SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI
8								GLO	)							
9								GH	l							
Α								PLC	)							
В								PH	l							
С	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF	LSKP	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF
D								SE	<b>-</b>							
E								SEX	(							
F	LDX	OR	AND	XOR	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI
						'68' LIN	KED OF	CODES	(DOU	BLE FET	CH)					
0	STPC	DTC	SPM2	SCM2	SPM1	SCM1	LDC	STM	GEC	ETQ	XIE	XID	CIE	CID		_
3 ,			_	_	_						_			<u></u>	BCI	BXI
6		,						RLX	Α							
8								SCA	L							
9								SRE	Т							
Α								RSX	D							
В								RN	<							
С								RLC	)							

 $<sup>^{\</sup>star}$  '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.

**Objective Data** 

CDP1805AC, CDP1806AC



# CMOS 8-Bit Microprocessor With ON-CHIP RAM ▲ and Timer/Counter

#### **Performance Features:**

- Instruction time of 3.2 μs,
   -40 to +85° C
- 123 instructions upwards software compatible with CDP1802, CDP1805, CDP1806
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802, CDP1805, CDP1806, except for V<sub>cc</sub> terminal
- 64K-byte memory address capability
- 64 bytes of on-chip RAM<sup>△</sup>
- 16 x 16 matrix of on-board registers
- On-chip crystal or RC controlled oscillator
- 8-bit timer/counter

**▲CDP1805AC** only

The RCA-CDP1805AC and CDP1806AC are functional and performance enhancements of the CDP1802, CDP1805C, and CDP1806C LSI CMOS 8-bit register-oriented microprocessor series and are designed for use in general-purpose applications.


The CDP1805AC hardware enhancements include a 64-byte RAM array and a 8-bit presettable down counter. The timer/counter which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The timer/counter underflow output can also be directed to the Q output terminal. The CDP1806AC hardware enhancements are identical to the CDP1805AC, except the CDP1806AC contains no on-chip RAM.

The CDP1805AC and CDP1806AC are identical to the CDP1804AC, except for the on-chip memory, and may be used for CDP1804AC development purposes.

The CDP1805AC and CDP1806AC software enhancements include 22 more instructions than the CDP1802 and 10 more instructions than the CDP1805C and CDP1806C. The 32 new software instructions add subroutine call and return capability, enhanced data transfer manipulation, timer/counter control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.

Upwards software and hardware compatibility is maintained when substituting a CDP1805AC or CDP1806AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of  $V_{cc}$  with  $\overline{\text{ME}}$  on the CDP1805AC and the replacement of  $V_{cc}$  with  $V_{DD}$  on the CDP1806AC.

The CDP1805AC and CDP1806AC have an operating voltage range of 4 V to 6.5 V and are supplied in a 40-lead hermetic dual-in-line ceramic package (D suffix) and in a 40-lead dual-in-line plastic package (E suffix).



# CDP1805AC, CDP1806AC

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD):	
(Voltage referenced to Vss Terminal)	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE E)	
For T <sub>A</sub> = +60 +85° C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 200 mW
For T <sub>A</sub> = -55 to +100° C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Type	es) 100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125° C
PACKAGE TYPE E	
STORAGE TEMPERATURE RANGE (Tetg)	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max.	+265°C

RECOMMENDED OPERATING CONDITIONS at  $T_A = -40$  to +85° C For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	CONDITION	LIN	UNITS	
CHARACTERISTIC		CDP1805ACD CDP1806ACD		
	(V)	MIN.	MAX.	
DC Operating Voltage Range		4	6.5	.,
Input Voltage Range		Vss V <sub>DD</sub>		]
Minimum Instruction Time* (fcL=5 MHz)	5	3.2		μs
Maximum DMA Transfer Rate	5	_	0.625	Mbytes/s
Maximum Clock Input Frequency, Load Capacitance (CL) = 50 pF	5	DC	5	
Maximum External Counter/Timer  Clock Input Frequency to EF1, EF2 t <sub>clx</sub>	5	DC	2	MHz

<sup>\*</sup>Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

#### STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VDD $\pm$ 5%, Except as noted

CHARACTERISTIC		CONDITIONS			LIMITS CDP1805ACD, CDP1805ACE CDP1806ACD, CDP1806ACE			UNITS
		V <sub>O</sub> (V)	(V) (V)	V <sub>DD</sub> (V)	Min.	Typ.•	Max.	
Quiescent Device Current	loo	_	0, 5	5	_	50	200	μΑ
Output Low Drive (Sink) Current (Except XTAL)	loL	0.4	0, 5	5	1.6	4	_	- mA
XTAL Output	loL	0.4	5	5	0.2	0.4	-	
Output High Drive (Source) Current (Except XTAL)	Іон	4.6	0, 5	5	-1.6	-4	_	
XTAL	Іон	4.6	0	5	-0.1	-0.2	_	
Output Voltage Low-Level	Vol	_	0, 5	5	_	0	0.1	
Output Voltage High Level	Vон		0, 5	5	4.9	5		
Input Low Voltage (BUS 0 — BUS 7, ME)	V <sub>IL</sub>	0.5, 4.5		5	<u> </u>		1.5	
Input High Voltage (BUS 0 — BUS 7, ME)	V <sub>IH</sub>	0.5, 4.5		5	3.5	<u> </u>		
Schmitt Trigger Input Voltage								, V
(Except BUS 0 — BUS 7, ME)				1				
Positive Trigger Threshold	VP				2.2	2.9	3.6	]
Negative Trigger Threshold	VN	0.5, 4.5		5	0.9	1.9	2.8	]
Hysteresis	Vн			<u> </u>	0.3	0.9	1.6	
Input Leakage Current	lin		0.5	5		±0.1	±5	μΑ
3-State Output Leakage Current	lout	0, 5	0, 5	- 5		±0.2	±5	
Input Capacitance	Cin		_			5	7.5	pF
Output Capacitance	Соит					10	15	
Total Power Dissipation (f=5 MHz)			,	5		1.5	3	mW
Idle "00" at M(0000), CL = 50 pF						1.5		11100
Minimum Data Retention Voltage	V <sub>DR</sub>	V <sub>DD</sub> = V <sub>DR</sub>				2	2.4	V
Data Retention Current	IDR	1.	V <sub>DD</sub> = 2.4		_	25	100	μΑ

Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause Vob — Vss to exceed the absolute maximum rating.

#### **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD, VCC, or Vss may damage CMOS devices by exceeding the maximum device dissipation.





Fig. 2 - Block diagram for CDP1805AC and CDP1806AC.

#### TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES



"NOTE ME HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70 FOR A MEMORY READ OPERATION. RAM DATA WILL APPEAR ON THE DATA BUS DURING THE TIME ME IS ACTIVE. THE TIME SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS PERFORMED ON INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THE INTERNAL RAM IS AUTOMATICALLY DESELECTED AT THE END OF CLOCK 71, INDEPENDENT OF ME.

Fig. 3 - Internal memory operation timing waveforms for CDP1805AC and CDP1806AC.

<sup>\*</sup> FOR CDPI805AC ONLY




Fig. 4 - External memory operation timing waveforms for CDP1805AC and CDP1806AC.

#### **ENHANCED CDP1805AC and CDP1806AC OPERATION**

#### TIMING

Timing for the CDP1805AC and CDP1806AC is the same as the CDP1802 microprocessor series, with the following exceptions:

- 4.5 clock cycles are provided for memory access instead of 5.
- Q changes 1/2 clock cycle earlier during the SEQ and REQ instructions.
- Flag lines (EF1-EF4) are sampled at the end of the S0 cycle instead of at the beginning of the S1 cycle.
- Pause can only occur on the low-to-high transition of either TPA or TPB, instead of any negative clock transition.

#### **SPECIAL FEATURES**

Schmitt triggers are provided on all control inputs, except

ME, for maximum immunity from noise and slow signal transitions. A Schmitt trigger in the oscillator section allows operation with an RC or crystal.

The CDP1802-series LOAD mode is not retained. This mode (WAIT, CLEAR=0) is not allowed on the CDP1805AC and CDP1806AC.

A low power mode is provided, which is initiated via the IDLE instruction. In this mode all external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states,  $\overline{\text{MRD}}$  is set to a logic "1", and the data bus floats. The IDLE mode is exited by a DMA or INT condition. The INT includes both external interrupts and interrupts generated by the timer /counter. The only restrictions are that the Timer mode, which uses the TPA  $\div$  32 clock source, and the underflow condition at the Pulse Width Measurement modes are not available to exit the IDLE mode.

#### SIGNAL DESCRIPTIONS

#### BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

#### N0 to N2 (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device

selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the  $\overline{\text{MRD}}$  signal:

MRD = V<sub>DD</sub>: Data from I/O to CPU and Memory

MRD = Vss: Data from Memory to I/O

#### SIGNAL DESCRIPTIONS (Cont'd)

### EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every S0 cycle. One additional use for EFI and EF2 is event counting and pulse-width measurement in conjunction with the Timer/Counter.

### INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1805AC and CDP-1806AC during TPB.

Interrupt Action: X and P are stored in T after executing current instruction; designator X is set to 2; designator P is set to 1; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

**DMA Action:** Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment R(0).

Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT.

### SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

State Type	State Code Lines			
	SC1	SC0		
S0 (Fetch)	L	L		
S1 (Execute)	L	Н		
S2 (DMA)	Н	L		
S3 (Interrupt)	н	Н		

H = VDD, L = Vss.

### TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the 16-bit memory address.

### MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines 1/2 clock after the termination of TPA.

# MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

### MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

#### Q

Single bit output from the CPU which can be set or reset, between the trailing edge of TPA and the leading edge of TPB, under program control. The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

#### CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at  $V_{DD}$  = 5 V. The clock is counted down internally to 8 clock pulses per machine cycle.

#### XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

# WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

CLEAR	WAIT	MODE
L	L	NOT ALLOWED
L	н	RESET
Н	L	PAUSE
Н	Н	RUN

## ME (Memory Enable CDP1805AC Only):

This active low signal line is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that  $\overline{\text{ME}}$  is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA OUT cycle),  $\overline{\text{ME}}$  should be wide enough to provide enough time for valid data to be latched.

The internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

#### VDD (CDP1806AC Only):

This input replaces the ME signal of the CDP1805AC and must be connected to the positive power supply.

#### VDD, Vss, (Power Levels):

 $V_{SS}$  is the most negative supply voltage terminal and is normally connected to ground.  $V_{DD}$  is the positive supply voltage terminal. All outputs swing from  $V_{SS}$  to  $V_{DD}$ . The recommended input voltage swing is from  $V_{SS}$  to  $V_{DD}$ .

#### **ARCHITECTURE**

Fig. 2 shows a block diagram of the CDP1805AC and CDP1806AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

- the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
- first on to 8 memory address lines)

  2. the D register (either of the two bytes can be gated to D)
- the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second—and more if necessary—are execute cycles. During the fetch cycle the four bits in the P designator select one of the 16 registers R(P) as the current program counter. The selected register R(P) contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that R(P) is now "pointing" to the next byte in the memory.

The X designator selects one of the 16 registers R(X) to "point" to the memory for an operand (or data) in certain ALU or I/O operations.

The N designator can perform the following five functions depending on the type of instruction fetched:

- designate one of the 16 registers in R to be acted upon during register operations
- indicate to the I/O devices a command code or device-selection code for peripherals
- indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
- indicate the value to be loaded into P to designate a new register to be used as the program counter R(P)
- indicate the value to be loaded into X to designate a new register to be used as data pointer R(X).

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

### **Program Counters**

Any register can be the main program counter; the address of the selected register is held in the P designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the P register can be changed to effect a "call" to subroutine. When interrupts are being serviced, register R(1) is used as the program

counter for the user's interrupt servicing routine. After reset, and during a DMA operation, R(0) is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

#### **Data Pointers**

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., R(X)) points to memory for the following instructions (see Table 1).

- 1. ALU operations
- 2. output instructions
- 3. input instructions
- 4. register ← → memory transfer
- 5. interrupt and subroutine handling.

The register designated by N (i.e., R(N)) points to memory for the "load D from memory" instructions 0N and 4N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".

Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register R(0) is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the R(0) register. At the end of the transfer, R(0) is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1805AC and CDP1806AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

#### **Data Registers**

When registers in R are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSXD, and RNX instructions also allow loading, storing, and exchanging the full 16-bit contents of the R registers. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16-bit R register without affecting the D register.

### The Q Flip-Flop

An internal flip-flop, Q, can be set or reset by instruction and can be sensed by conditional branch instructions. It can also be driven by the output of the timer/counter. The output of Q is also available as a microprocessor output.

### **ARCHITECTURE (Cont'd)**

### **Register Summary**

D	8 Bits	Data Register (Accumulator)
DF	1 Bit	Data Flag (ALU Carry)
В	8 Bits	Auxiliary Holding Register
R	16 Bits	1 of 16 Scratchpad Registers
Р	4 Bits	Designates which Register is Program Counter
х	4 Bits	Designates which Register is Data Pointer
N	4 Bits	Holds Low-Order Instr. Digit
I	4 Bits	Holds High-Order Instr. Digit
Т	8 Bits	Holds old X, P after Interrupt (X is high nibble)
Q	1 Bit	Output Flip-Flop
СН	8 Bits	Holds Counter Jam Value
MIE	1 Bit	Master Interrupt Enable
CIE	1 Bit	Counter Interrupt Enable
XIE	1 Bit	External Interrupt Enable
CIL	1 Bit	Counter Interrupt Latch

### **Interrupt Servicing**

Register R(1) is always used as the program counter whenever interrupt servicing is initialized. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the X and P registers are stored in the temporary register T, and X and P are set to new values; hex digit 2 in X and hex digit 1 in P. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by R(X) or the contents of T, D, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

# Interrupt Generation and Arbitration (See Fig. 5)

Interrupt requests can be generated from the following sources:

- Externally through the interrupt input (Request not latched)
- Internally due to timer/counter response (Request is latched)
  - a. On the transition from count (01)<sub>16</sub> to its next value (counter underflow)
  - b. On the transition of EF1 in pulse measurement mode 1
  - c. On the transition of EF2 in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt Enable flip-flop must be set to service an external terrupt Enable flip-flop must be set to service an internal timer/counter interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.

Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.

Interrupt requests can also be polled if automatic interrupt service is not desired (MIE=0). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a LDC instruction with the Counter stopped.




Fig. 5 - Interrupt logic-control diagram for CDP1805AC and CDP1806AC.

### **ARCHITECTURE (Cont'd)**

#### Timer/Counter and Controls (see Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo N type), and a conditional divide-by-32 prescaler. After counting down to (01)<sub>16</sub> the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to (00)<sub>16</sub> a full 256 counts will occur.

During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register (CH) are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. After counting down to (01)<sub>16</sub> the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.

The timer/counter has the following five programmable modes:

- Event Counter 1: Input to counter is connected to the EF1 terminal. The high-to-low transition decrements the counter.
- Event Counter 2: Input to counter is connected to the EF2 terminal. The high-to-low transition decrements the counter.
- Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by-32 prescaler is reset when the counter is in a mode other than the Timer mode or stopped by a STPC.
- Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of TPA

decrements the counter if the input signal at <u>EF1</u> terminal (gate input) is low. On the transition of <u>EF1</u> to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.

 Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except EF2 is used as the gate input.

The modes can be changed without affecting the stored count.

Those modes which use EF1 and EF2 terminals as inputs do not exclude testing these flags for branch instructions.

The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2

In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in the other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.

The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle Q condition is cleared by an LDC with the timer/counter stopped, system Reset, or a BCI with CI=1.




Fig. 6 - Timer/Counter diagram for CDP1805AC and CDP1806AC.

### **ARCHITECTURE (Cont'd)**

### On-Board Clock (see Fig. 7 and 8)

Clock circuits may use either an external crystal or an RC network.

The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (1 megohm typ.).

Frequency trimming capacitors may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565. Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 7. The frequency is approximately 1/RC (see Fig. 8).




Fig. 7 - RC network for oscillator.




Fig. 8 - Nominal component values as a function of frequency for the RC oscillator.

## CONTROL MODES

CLEAR	WAIT	MODE
L	L	NOT ALLOWED
L	Н	RESET
Н	L	PAUSE
Н	Н	RUN


The function of the modes are defined as follows:

#### RESET

Registers I, N, Q, counter prescaler, and Counter Interrupt Latch are reset. XIE and CIE are set and 0's  $(V_{SS})$  are placed on the data bus. TPA and TPB are suppressed while reset is

held and the CPU is placed in S1. The state of the timer/counter is unaffected by the RESET operation.

The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1, X,  $P \rightarrow T$ , and then registers X, P, and R(0) are reset and MIE is set. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction, followed by 00 at memory locations 0000 and 0001, may be used to reset MIE, so as to preclude interrupts until ready for them. Power-up reset/run can be realized by connecting an RC network to CLEAR (see Fig. 9).




#### **PAUSE**


Stops the internal CPU timing generator, freezing the state of the processor. Pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB.

The oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 10).

If Pause is entered while in the event counter mode, the appropriate Flag transitions will continue to decrement the counter.



# TPB PAUSE TIMING



PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 10 - Pause mode timing waveforms.

### **ARCHITECTURE (Cont'd)**

## **CONTROL MODES (Cont'd)**

#### RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (see Fig. 9). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The

initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

#### **SCHMITT TRIGGER INPUTS**

All inputs except BUS 0—BUS 7 and ME contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (see Fig. 9) and the CLOCK input (see Fig. 7).

### **STATE TRANSITIONS**

The CDP1805AC and CDP1806AC state transitions are shown in Fig. 11. Each machine cycle requires the same

period of time, 8 clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses.




Fig. 11 - State transition diagram.

### **INSTRUCTION SET**

The CDP1805AC and CDP1806AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.

In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.

R(W): Register designated by W, where W=N or X, or P

R(W).0: Lower-order byte of R(W) R(W).1: Higher-order byte of R(W) Operation Notation

 $M(R(N))\rightarrow D; R(N) + 1\rightarrow R(N)$ 

This notation means: The memory byte pointed to by R(N) is loaded into D, and R(N) is incremented by 1.

TABLE I — INSTRUCTION SUMMARY (For Notes, see also page 17)

f	NO. OF							
	MACHINE		OP					
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION				
MEMORY REFERENCE								
LOAD IMMEDIATE	2	LDI	F8	$M(R(P))\rightarrow D; R(P)+1\rightarrow R(P)$				
REGISTER LOAD IMMEDIATE	5	RLDI	68CN■	$M(R(P))\rightarrow R(N).1; M(R(P))+1\rightarrow$				
	Ì			R(N).0; R(P)+2→R(P)				
LOAD VIA N	2	LDN	0N	M(R(N))→D; FOR N NOT 0				
LOAD ADVANCE	2	LDA	4N	$M(R(N))\rightarrow D; R(N)+1\rightarrow R(N)$				
LOAD VIA X	2	LDX	F0	M(R(X))→D				
LOAD VIA X AND ADVANCE	2	LDXA	72	$M(R(X))\rightarrow D; R(X)+1\rightarrow R(X)$				
REGISTER LOAD VIA X AND	5	RLXA	686N	$M(R(X)) \rightarrow D; R(X) + 1 \rightarrow R(X)$ $M(R(X)) \rightarrow R(N).1; M(R(X)+1) \rightarrow R(X)$				
ADVANCE				$R(N).0; R(X))+2\rightarrow R(X)$				
STORE VIA N	2	STR	5N	D→M(RN))				
STORE VIA X AND DECREMENT	2	STXD	73	$D\rightarrow M(R(X)); R(X)-1\rightarrow R(X)$				
REGISTER STORE VIA X AND	5	RSXD	68AN■	$R(N).0\rightarrow M(R(X)); R(N).1\rightarrow$				
DECREMENT	<u> </u>			$M(R(X)-1); R(X)-2\rightarrow R(X)$				
REGISTER OPERATIONS								
INCREMENT REG N	2	INC	1N	R(N)+1→R(N)				
DECREMENT REG N	2	DEC	2N	R(N)-1→R(N)				
DECREMENT REG N AND LONG	5	DBNZ	682N	$R(N)-1\rightarrow R(N)$ ; IF R(N) NOT 0,				
BRANCH IF NOT EQUAL 0				$M(R(P)) \rightarrow R(P).1, M(R(P)+1) \rightarrow$				
				R(P).0, ELSE R(P)+2→R(P)				
INCREMENT REG X	2	IRX	60	R(X)+1→R(X)				
GET LOW REG N	2	GLO	8N	R(N).0→D				
PUT LOW REG N	2	PLO	AN	D→R(N).0				
GET HIGH REG N	2	GHI	9N	R(N).1→D				
PUT HIGH REG N	2	PHI	BN	D→R(N).1				
REGISTER N TO REGISTER X COPY	4	RNX	68BN■	R(N)→R(X)				
LOGIC OPERATIONS (Note 5)								
OR	2	OR	F1	M(R(X)) OR D→D				
OR IMMEDIATE	2	ORI	F9	M(R(P)) OR D→D;				
				R(P)+1→R(P)				
EXCLUSIVE OR	2	XOR	F3	M(R(X)) XOR D→D				
EXCLUSIVE OR IMMEDIATE	2	XRI	FB ·	M(R(P)) XOR D→D;				
				R(P)+1→R(P)				
AND	2	AND	F2	M(R(X)) AND D-D				
AND IMMEDIATE	2	ANI	FA	M(R(P)) AND D→D;				
	1			R(P)+1→R(P)				
SHIFT RIGHT	2	SHR	F6	SHIFT D RIGHT, LSB(D)→DF,				
		,		0→MSB(D)				
SHIFT RIGHT WITH CARRY	2	SHRC }	76▲	SHIFT D RIGHT, LSB(D)→DF,				
RING SHIFT RIGHT	2	RSHR \$		DF→MSB(D)				
	1							
SHIFT LEFT	2	SHL	FE	SHIFT D LEFT, MSB(D)→DF,				
				0-LSB(D)				

Previous contents of T register are destroyed during instruction execution.

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

Table I — INSTRUCTION SUMMARY (Cont'd)

	NO. OF			
	MACHINE		OP	
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION
LOGIC OPERATIONS (Note 5) (Cont'd)		6111.6	754	I OUET DI EET MODIE
SHIFT LEFT WITH CARRY	2 2	SHLC }	7E <b>▲</b>	SHIFT D LEFT, MSB(D)→DF,
RING SHIFT LEFT	2	HOFIL J		DFLSB(D)
ARITHMETIC OPERATIONS (Note 5)				
ADD	2	ADD	F4	M(R(X))+D-DF, D
DECIMAL ADD	4	DADD	€8F4	M(R(X))+D→DF, D
				DECIMAL ADJUST-DF, D
ADD IMMEDIATE	2	ADI	FC 68FC	M(R(P))+D→DF, D; R(P)+1→R(P)
DECIMAL ADD IMMEDIATE	4	DADI	08FC	M(R(P))+D→DF,D
				R(P)+1→R(P) DECIMAL ADJUST→DF, D
ADD WITH CARRY	2	ADC	74	M(R(X))+D+DF→DF, D
DECIMAL ADD WITH CARRY	4	DADC	6874	M(R(X))+D+DF→DF, D
DEGINAL ADD WITH CANTI	7	DADO	0074	DECIMAL ADJUST-DF, D
ADD WITH CARRY, IMMEDIATE	2	ADCI	7C	M(R(P))+D+DF→DF, D
7,00	_	,,,,,,,,	. •	R(P)+1→R(P)
DECIMAL ADD WITH CARRY,	4	DACI	687C	M(R(P))+D+DF→DF, D
IMMEDIATE				R(P)+1→R(P)
				DECIMAL ADJUST-DF, D
SUBTRACT D	2	SD	F5	M(R(X))-D→DF, D
SUBTRACT D IMMEDIATE	2	SDI	FD	M(R(P))-D→DF, D;
				R(P)+1→R(P)
SUBTRACT D WITH BORROW	2	SDB	75	M(R(X))-D-(NOT DF)→DF, D
SUBTRACT D WITH	2	SDBI	7D	M(R(P))-D-(NOT DF)→DF, D;
BORROW, IMMEDIATE				R(P)+1→R(P)
SUBTRACT MEMORY	2	SM	F7	D-M(R(X))-DF, D
DECIMAL SUBTRACT MEMORY	4	DSM	68F7	D-M(R(X))→DF, D
	_			DECIMAL ADJUST→DF, D
SUBTRACT MEMORY IMMEDIATE	2	SMI	FF	D-M(R(P))DF, D;
DECIMAL CURTRACT MEMORY	4	DCM	6055	R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY, IMMEDIATE	7	DSMI	68FF	D-M(Ř(P))→DF, D
IMMEDIATE				R(P)+1-R(P) DECIMAL ADJUST-DF, D
SUBTRACT MEMORY WITH BORROW	2	ѕмв	77	D-M(R(X))-(NOT DF)→DF, D
DECIMAL SUBTRACT MEMORY	4	DSMB	6877	D-M(R(X))-(NOT DF)→DF, D
WITH BORROW	7	DOME	0011	DECIMAL ADJUST-DF, D
SUBTRACT MEMORY WITH	2	SMBI	7F	D-M(R(P))-(NOT DF)-DF, D
BORROW, IMMEDIATE	_	0	• •	R(P)+1→R(P)
DECIMAL SUBTRACT MEMORY	4	DSBI	687F	D-M(R(P))-(NOT DF)→DF, D
WITH BORROW, IMMEDIATE				R(P)+1→R(P)
·				DECIMAL ADJUST-DF, D
BRANCH INSTRUCTIONS — SHORT BRA	NCH			
SHORT BRANCH	2	BR	30	M(R(P))→R(P).0
NO SHORT BRANCH (SEE SKP)	2	NBR	38▲	R(P)+1→R(P)
SHORT BRANCH IF D = 0	2	BZ	32	IF D = 0, M(R(P))→R(P).0
·		-1		ELSE R(P)+1-R(P)
SHORT BRANCH IF D NOT 0	2	BNZ	3A	IF D NOT 0, $M(R(P)) \rightarrow R(P).0$
	L			ELSE R(P)+1→R(P)

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

Table I — INSTRUCTION SUMMARY (Cont'd)

	NO. OF					
	MACHINE		OP	,		
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION		
BRANCH INSTRUCTIONS — SHORT BRA	NCH (Cont'd	)				
SHORT BRANCH IF DF = 1	2	BDF )	33▲	IF DF = 1, M(R(P))→R(P).0		
SHORT BRANCH IF POS OR ZERO	2	BPZ {		ELSE R(P)+1→R(P)		
SHORT BRANCH IF EQUAL OR	2	BGE )				
GREATER		ŀ				
SHORT BRANCH IF DF = 0	2	BNF )	38▲	IF D = 0, $M(R(P))\rightarrow R(P).0$		
SHORT BRANCH IF MINUS	2	ВМ }		ELSE R(P)+1→R(P)		
SHORT BRANCH IF LESS	2	BL )				
SHORT BRANCH IF Q = 1	2	BQ	31	IF Q = 1, $M(R(P)) \rightarrow R(P).0$		
				ELSE R(P)+1→R(P)		
SHORT BRANCH IF Q = 0	2	BNQ	39	IF Q = 0, $M(R(P))\rightarrow R(P).0$		
				ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF1 = 1	2	B1	34	IF EF1 = 1, $M(R(P)) \rightarrow R(P).0$		
(EF1 = V <sub>ss</sub> )				ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF1 = 0	2	BN1	3C	IF EF1 = 0, $M(R(P))\rightarrow R(P).0$		
(EF1 = V <sub>DD</sub> )				ELSE R(P)+1-R(P)		
SHORT BRANCH IF EF2 = 1	2	B2	35	IF EF2 = 1, M(R(P))→R(P).0		
(EF2 = V <sub>ss</sub> )		1		ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF2 = 0	2	BN2	3D	IF EF2 = 0, $M(R(P))\rightarrow R(P).0$		
(EF2 = V <sub>DD</sub> )				ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF3 = 1	2	B3	36	IF EF3 = 1, $M(R(P))\rightarrow R(P).0$		
EF3 = V <sub>ss</sub> )	1.7			ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF3 = 0	2	BN3	3E	IF EF3 = 0, $M(R(P))\rightarrow R(P).0$		
EF3 = V <sub>DD</sub> )				ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF4 = 1	2	B4	37	IF EF4 =1, $M(R(P))\rightarrow R(P).0$		
EF4 = V <sub>ss</sub> )				ELSE R(P)+1→R(P)		
SHORT BRANCH IF EF4 = 0	2	BN4	3F	IF EF4 = 0, $M(R(P)) \rightarrow R(P).0$		
(EF4 = V <sub>DD</sub> )				ELSE R(P)+1→R(P)		
SHORT BRANCH ON	3	BCI	683E°	IF CI = 1, M(R(P))→R(P).0; 0→CI		
COUNTER INTERRUPT				ELSE R(P)+1→R(P)		
SHORT BRANCH ON	3	BXI	683F	IF XI = 1, $M(R(P)) \rightarrow R(P).0$		
EXTERNAL INTERRUPT	L	L		ELSE R(P)+1→R(P)		
BRANCH INSTRUCTIONS — LONG BRAN	СН					
LONG BRANCH	3	LBR	C0	$M(R(P))\rightarrow R(P).1, M(R(P)+1)\rightarrow R(P).0$		
NO LONG BRANCH (SEE LSKP)	3	NLBR	-C8 <b>≜</b>	R(P)+2-R(P)		
LONG BRANCH IF D = 0	3	LBZ	C2	IF D = 0, $M(R(P)) \rightarrow R(P).1$		
• *				M(R(P)+1)→R(P).0		
		· .		ELSE R(P)+2→R(P)		
LONG BRANCH IF D NOT 0	3	LBNZ	CA	IF D NOT 0, M(R(P))→R(P).1		
				M(R(P)+1)→R(P).0		
				ELSE R(P)+2→R(P)		
LONG BRANCH IF DF = 1	3	LBDF	C3	IF DF = 1, M(R(P))→R(P).1		
				M(R(P)+1)→R(P).0		
	]			ELSE R(P)+2→R(P)		
LONG BRANCH IF DF = 0	3	LBNF	СВ	IF DF = 0, $M(R(P))\rightarrow R(P).1$		
	l			M(R(P)+1)→R(P).0		
	1		,	ELSE R(P)+2→R(P)		
LONG BRANCH IF Q = 1	3	LBQ	C1	IF Q = 1, $M(R(P))\rightarrow R(P).1$		
	I			M(R(P)+1)→R(P).0		
	l			ELSE R(P)+2→R(P)		
LONG BRANCH IF Q = 0	3	LBNQ	C9	IF Q = 0, $M(R(P)) \rightarrow R(P).1$		
Ì	i			M(R(P)+1)→R(P).0		
·	<u> </u>			ELSE R(P)+2→R(P)		

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

<sup>\*</sup>ETQ cleared by LDC, reset of CPU, or BCI · (CI = 1).

CI = Counter Interrupt, XI = External Interrupt.

Table I — INSTRUCTION SUMMARY (Cont'd)

	NO. OF			
	MACHINE		OP	
INSTRUCTION	CYCLES	MNEMONIC	CODE	OPERATION
SKIP INSTRUCTIONS				
SHORT SKIP (SEE NBR)	2	SKP	38▲	R(P)+1→R(P)
LONG SKIP (SEE NLBR)	3	LSKP	C8 <b>≜</b>	R(P)+R(P)
LONG SKIP IF D = 0	3	LSZ	CE	IF D = 0, R(P)+2→R(P)
	ļ			ELSE CONTINUE
LONG SKIP IF D NOT 0	3	LSNZ	C6	IF D NOT 0, R(P)+2→R(P)
	ł			ELSE CONTINUE
LONG SKIP IF DF = 1	3	LSDF	CF	IF DF = 1, R(P)+2→R(P)
	1			ELSE CONTINUE
LONG SKIP IF DF = 0	3	LSNF	C7	IF DF = 0, R(P)+2→R(P)
	1	ŀ		ELSE CONTINUE
LONG SKIP IF Q = 1	3	LSQ	CD	IF Q = 1, R(P)+2→R(P)
	1			ELSE CONTINUE
LONG SKIP IF Q = 0	3	LSNQ	C5	IF Q = 0, R(P)+2-R(P)
	1	<b>S</b>		ELSE CONTINUE
LONG SKIP IF IE = 1	3	LSIE	cc	IF IE = 1, R(P)+2→Ř(P) ELSE CONTINUE
CONTROL INSTRUCTIONS		L	L.,	ELSE CONTINUE
IDLE	2	IDL	00#	STOP ON TPB; WAIT FOR DMA OR
IDLE	1 2	IDL	00"	INTERRUPT: BUS FLOATS
NO OPERATION				· '
	3	NOP	C4	CONTINUE
SET P	2	SEP	DN	N-P
SET X	2	SEX	EN	N→X
SET Q RESET Q	2	SEQ	7B	1→Q
PUSH X, P TO STACK	2	REQ	7A	0 <b>→</b> Q
PUSH X, P TO STACK	2	MARK	79	$(X, P) \rightarrow T; (X, P) \rightarrow M(R(2))$
<u>.</u>				THEN P→X; R(2)→1→R(2)
TIMED (OOLINTED INICTOLICATION)	<u> </u>		L	
TIMER/COUNTER INSTRUCTIONS	<del></del>			
LOAD COUNTER	3	LDC	6806°	D→COUNTER; 0→CI; (IF COUNTER
	ł			IS STOPPED)
GET COUNTER	3	GEC	6808	COUNTER→D
STOP COUNTER	3	STPC	6800	STOP COUNTER CLOCK;
		1		0→÷32 PRESCALER
DECREMENT TIMER/COUNTER	3	DTC	6801	COUNTER-1-COUNTER
SET TIMER MODE AND START	3	STM	6807	TPA÷32→COUNTER CLOCK
SET COUNTER MODE 1 AND START	3	SCM1	6805	EF1→COUNTER CLOCK
SET COUNTER MODE 2 AND START	3	SCM2	6803	EF2→COUNTER CLOCK
SET PULSE WIDTH MODE 1	3	SPM1	6804	TPA.EF1→COUNTER CLOCK;
AND START		}		EF1 ★ STOPS COUNT
SET PULSE WIDTH MODE 2	3	SPM2	6802	TPA.EF2→COUNTER CLOCK;
AND START	1	1		EF2
ENABLE TOGGLE Q	3	ETQ	6809°	IF COUNTER = 01 · NEXT
. ,				COUNTER CLOCK   ∴ Q→Q

<sup>▲</sup>This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

<sup>#</sup>An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD is set to a logic '1' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and then normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE must be enabled.)

ETQ cleared by LDC, reset of CPU or BCI · (CI = 1).

CI = Counter Interrupt, XI = External Interrupt.

# **RCA CMOS LSI Products**

Table I — INSTRUCTION SUMMARY (Cont'd)

	NO. OF			
INSTRUCTION	MACHINE CYCLES	MNEMONIC	OP CODE	OPERATION
INTERRUPT CONTROL				
EXTERNAL INTERRUPT ENABLE EXTERNAL INTERRUPT DISABLE	3 3	XIE XID	680A 680B	1→XIE 0→XIE
COUNTER INTERRUPT ENABLE COUNTER INTERRUPT DISABLE	3	CIE	680C 680D	1→CIE 0→CIE
RETURN	2	RET	70	M(R(X))→X, P;
DISABLE	2	DIS	71	R(X)+1→R(X); 1→MIE M(R(X)→X, P; R(X)+1→R(X); 0→MIE
SAVE	2	SAV	78	T→M(R(X))
SAVE T, D, DF	6	DSAV	6876 <b>*</b>	R(X)-1-R(X), T-M(R(X)),
				R(X)-1→R(X), D→M (R(X)), R(X)-1→R(X), SHIFT D RIGHT WITH CARRY, D→M(R(X))
INPUT-OUTPUT BYTE TRANSFER				
OUTPUT 1	2	OUT 1	61	M(R(X))→BUS; R(X)+1→R(X); N LINES = 1
OUTPUT 2	2	OUT 2	62	M(R(X))→BUS; R(X)+1→R(X); N LINES = 2
ОИТРИТ 3	2	OUT 3	63	$M(R(X))\rightarrow BUS; R(X)+1\rightarrow R(X);$ N  LINES = 3
OUTPUT 4	2	OUT 4	64	M(R(X))→BUS; R(X)+1→R(X); N LINES = 4
OUTPUT 5	2	OUT 5	65	M(R(X))→BUS; R(X)+1→R(X); N LINES = 5
OUTPUT 6	2	OUT 6	66	M(R(X))→BUS; R(X)+1→R(X); N LINES = 6
OUTPUT 7	2	OUT 7	67	M(R(X))→BUS; R(X)+1→R(X); N LINES = 7
INPUT 1	2	INP 1	69	BUS→M(R(X)); BUS→D; N LINES = 1
INPUT 2	2	INP 2	6A	BUS→M(R(X)); BUS→D; N LINES = 2
INPUT 3	2	INP 3	6B	BUS→M(R(X)); BUS→D; N LINES = 3
INPUT 4	2	INP 4	6C	BUS→M(R(X)); BUS→D; N LINES = 4
INPUT 5	2	INP 5	6D	BUS→M(R(X)); BUS→D; N LINES = 5
INPUT 6	2	INP 6	6E	BUS→M(R(X)); BUS→D; N LINES = 6
INPUT 7	2	INP 7	6F	BUS→M(R(X)); BUS→D; N LINES = 7
CALL AND RETURN				
STANDARD CALL	10	SCAL	688 <b>N</b> ■	$R(N).0 \rightarrow M(R(X));$ $R(N).1 \rightarrow M(R(X)-1);$ $R(X)-2 \rightarrow R(X);$ $R(P) \rightarrow R(N);$ $THEN M(R(N)) \rightarrow R(P).1;$ $M(R(N)+1) \rightarrow R(P).0;$ $R(N)+2 \rightarrow R(N)$
STANDARD RETURN	8	SRET	689N <b>■</b>	$R(N)+2\rightarrow R(N)$ $R(N)\rightarrow R(P); M(R(X)+1)\rightarrow R(N).1;$ $M(R(X)+2)\rightarrow R(N).0;$ $R(X)+2\rightarrow R(X)$

<sup>■</sup>Previous contents of T register are destroyed during instruction execution.

### **NOTES FOR TABLE I**

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete (1 fetch + 2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.

The long-branch instructions can:

- a. Branch unconditionally
- b. Test for D=0 or D≠0
- c. Test for DF=0 or DF=1
- d. Test for Q=0 or Q=1
- e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.

If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.

The short branch instruction can:

- a. Branch unconditionally
- b. Test for D=0 or D≠0
- c. Test for DF=0 or DF=1
- d. Test for Q=0 or Q=1
- e. Test the status (1 or 0) of the four EF flags
- f. Effect an unconditional no branch
- g. Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).

3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete (1 fetch + 1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.

The Long-Skip instructions take three cycles to complete (1 fetch + 2 execute).

They can:

- a. Skip unconditionally
- Test for D=0 or D≠0
- c. Test for DF=0 or DF=1
- d. Test for Q=0 or Q=1
- e. Test for MIE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.

4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.

5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content of DF. The syntax '(NOT DF)' denotes the subtraction of the borrow. Binary Operations:

After an ADD instruction -

DF=1 denotes a carry has occurred. Result is greater than FF16.

DF=0 denotes a carry has not occurred.

After a SUBTRACT instruction -

DF=1 denotes no borrow. D is a true positive number.

DF=0 denotes a borrow. D is in two's complement form.

**Binary Coded Decimal Operations:** 

After a BCD ADD instruction -

DF=1 denotes a carry has occurred. Result is greater than 99<sub>10</sub>.

DF=0 denotes a carry has not occurred.

After a BCD SUBTRACT instruction -

DF=1 denotes no borrow. D is a true positive decimal number.

(Example) 99


M(R(X))-88 DF=1 11

DF=0 denotes a borrow. D is in ten's complement form.

88 (Example) M(R(X))-99

DF=0 89

89 is the ten's complement of 11, which is the correct answer (with a minus value denoted by DF=0).



\* FOR THE CDP1805AC ONLY

Fig. 12 - Objective dynamic timing waveforms for CDP1805AC and CDP1806AC.

# DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, CL = 50 pF, VDD = 5 V, $\pm 5\%$ .

		LIN	IITS	
CHARACTERISTIC		CDP1805AC	, CDP1806AC	UNITS
		Typ.	Max.	
Propagation Delay Times:				
Clock to TPA, TPB	tpLH, tpHL	150	275	
Clock-to-Memory High-Address Byte	tplH, tpHL	325	550	
Clock-to-Memory Low-Address Byte	t <sub>PLH</sub> , t <sub>PHL</sub>	275	450	
Clock to MRD	t <sub>PLH</sub> , t <sub>PHL</sub>	200	325	
Clock to MWR	t <sub>PLH</sub> , t <sub>PHL</sub>	150	275	ns
Clock to (CPU DATA to BUS)	tplH, tpHL	375	625	
Clock to State Code	t <sub>PLH</sub> , t <sub>PHL</sub>	225	400	
Clock to Q	t <sub>PLH</sub> , t <sub>PHL</sub>	250	425	
Clock to N	tplH, tpHL	250	425	
Clock to Internal RAM Data to BUS	t <sub>PLH</sub> , t <sub>PHL</sub>	420	650	
Minimum Set Up and Hold Times:  ■				
Data Bus Input Set-Up	tsu	-100	0	
Data Bus Input Hold	t <sub>H</sub>	125	225	
DMA Set-Up	tsu	-75	0	
DMA Hold	t <sub>H</sub>	100	175	
ME Set-Up	· tsu	-25	0	
ME Hold	t <sub>H</sub>	90	150	
Interrupt Set-Up	tsu	-100	0	ns
Interrupt Hold	tн	100	175	
WAIT Set-Up	tsu	20	50	
EF1-4 Set-Up	ts∪	-125	0	
EF1-4 Hold	t <sub>H</sub>	175	300	
Minimum Pulse Width Times:				
CLEAR Pulse Width	twL	100	175	
CLOCK Pulse Width	twl	75	125	ns

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

# TIMING SPECIFICATIONS as a function of T (T = 1/fcLock) at TA = -40 to +85° C, VDD = 5 V, $\pm 5\%$ .

	LIN	IITS		
CHARACTERISTIC	CDP1805AC	CDP1805AC, CDP1806AC		
	Min.	Typ.*		
High-Order Memory-Address Byte Set-Up to TPA Time Tsu	2T-275	2T-175		
High-Order Memory-Address Byte Hold after TPA Time	T/2-50	T/2-15		
Low-Order Memory-Address Byte Hold after WR Time t	T+0 .	T+100	ns	
CPU Data to Bus Hold after WR Time t	T-200	T-100		
Required Memory Access Time Address to Data tacc	4.5T-400	4.5T-175		

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

Maximum limits of minimum characteristics are the values above which all devices function.

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

		<u> </u>			DATA	MEMORY	Τ		N
STATE	-	N	MNEMONIC	OPERATION	BUS	MEMORY ADDRESS	MRD	MWR	LINES
61		RES	ET	0→Q,I,N, COUNTER PRESCALER, CIL; 1→CIE, XIE	00	UNDEFINED	1	1	0
S1	NC	INITIALIZE NOT PROGRAMMER ACCESSIBLE		X, P→T THEN 0→X, P; 1→MIE, 0000→R0	00▲	UNDEFINED	1	1	0
S0			FETCH	MRP→1, N; RP+1→RP	MRP	RP	0	1	0
	0	0	IDL	STOP AT TPB WAIT FOR DMA OR INT	FLOAT	RO	1	1	0
1	0	1-F	LDN	MRN→D	MRN	RN	0	1	0
	1	0-F	INC	RN+1→RN	FLOAT	RN	1	1_	0
	2	0-F	DEC	RN-1→RN	FLOAT	RN	1	1	0
	3	0-F	SHORT BRANCH	TAKEN: MRP→RP.0 NOT TAKEN: RP+1→RP	MRP	RP	0	1	0
	4	0-F	LDA	MRN→D; RN+1→RN	MRN	RN	0	11	0
	5	0-F	STR	D→MRN	D	RN	1	0	0
	6	0	IRX	RX+1→RX	MRX	RX	1	1	0
		1 2 3 4 5 6	OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6	MRX→BUS; RX+1→RX	MRX	RX	0	1	1 2 3 4 5 6 7
S1	6	9 A B C D E F	INP 1 INP 2 INP 3 INP 4 INP 5 INP 6 INP 7	BUS→MRX, D	DATA FROM I/O DEVICE	RX	1	0	1 2 3 4 5 6 7
		0	RET	MRX→X,P; RX+1→RX 1→MIE	MRX	RX	0	1	0
		1	DIS	MRX→X,P; RX+1→RX 0→MIE	MRX	RX	0	1	0
į		2	LDXA	MRX→D; RX+1→RX	MRX	RX	0	1	0
		3	STXD	D→MRX; RX-1→RX	D	RX	1	0	0
		4	ADC	MRX+D+DF→DF, D	MRX	RX	0	1	0
		5	SDB	MRX→D→DFN→DF, D	MRX	RX	0	1	0
		6	SHRC	LSB(D)→DF; DF→MSB(D)	FLOAT	RX	1	1 1	0
	7	7 8	SMB	D→MRX→DFN→DF, D	MRX	RX	0	1	0
		9	SAV MARK	T→MRX X,P→T, MR2; P→X R2-1→R2	T	RX R2	1	0	0
		Α	REQ	0→Q	FLOAT	RP	1	1	0
		В	SEQ	1→Q	FLOAT	RP	1	1	0
		c	ADC1	MRP+D+DF→DF, D; RP+1	MRP	RP	0	<del>                                     </del>	0
		D	SDB1	MRP-D-DFN→DF, D; RP+1	MRP	RP	0	1	0
		E	SHLC	MSB(D)→DF; DF→LSB(D)	FLOAT	RP	1	1	0
1		F	SMB1	D-MRP-DFN→DF, D; RP+1	MRP	RP	0	1	0
İ	8	0-F	GLO	RN.0→D	RN.0	RN	1	1	0
- [	9	0-F	GHI	RN.1→D	RN.1	RN	1	1	0
[	Α	0-F	PLO	D→RN.0	D	RN	1	1	0
	В	0-F	PHI	D→RN.1	D	RN	1	1	0

<sup>▲ =</sup> Data bus floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

# 1800-Series Microprocessors and Microcomputers

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

					DATA	MEMORY			N
STATE		N	MNEMONIC	OPERATION	BUS	ADDRESS	MRD	MWR	LINES
S1#1				TAKEN: MRP→B; RP+1→RP	MRP	RP	0	1	0
#2		0-3,	LONG	TAKEN:B-RP.1;MRP-RP.0	M(RP+1)	RP+1	0	1	0
S1#1		8-B	BRANCH	NOT TAKEN RP+1RP	MRP	RP	0	1	0
#2			1	NOT TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
S1#1	С	5		TAKEN: RP+1→RP	MRP	RP	0	1	0
#2		6	LONG	TAKEN: RP+1→RP	M(RP+1)	RP+1	0	1	0
		7	SKIP						
S1#1		С	1	NOT TAKEN: NO	MRP	RP	0	1	0
		D		OPERATION					
#2		Ε	İ	NOT TAKEN: NO	•M(RP+1)	RP+1	0	1	0
		F	]	OPERATION					
S1#1				NO OPERATION	MRP	RP	0	1	0
#2		4	NOP	NO OPERATION	M(RP+1)	RP+1	0	1	0
	D	0-F	SEP	N→P	NN	RN	1	1	0
Ī	E	0-F	SEX	N→X	NN	RN	1	1	0
Ī		0	LDX	MRX→D	MRX	RX	0	1	0
		1	OR	MRX OR D→D	DR D→D				
		2	AND	MRX AND D→D				}	
		3	XOR	MRX XOR D→D	MRX	RX	0	1	0
		4	ADD	MRX+D→DF, D					
		5	SD	MRX-D→DF, D					
		7	SM	D-MRX→DF; D					
S1	F	6	SHR	LSB(D)→DF; 0→MSB(D)	FLOAT	RX	1	1	0
		8	LDI	MRP→D; RP+1→RP					
		9	ORI	MRP OR D→D; RP+1→RP					
.		Α	ANI	MRP AND D→D; RP+1→RP					ł
	ı	В	XRI	MRP XOR D→D; RP+1→RP	MRP	RP	0	1	0
		C	ADI	MRP+D→DF, D; RP+1→RP					İ
		D	SDI	MRP-D→DF, D; RP+1→RP					
		F	SMI	D-MRP→DF, D; RP+1→RP					
		E	SHL	MSB(D)→DF; 0→LSB(D)	FLOAT	RP	1	1	0
		DMA	IN	BUS→MR0; R0+1→R0	DATA FROM	R0	1	0	0
S2					I/O DEVICE				
		DMA	OUT	MR0→BUS; R0+1→R0	MR0	R0	0	1	0
S3		INTER	RUPT	X,P→T; 0→MIE	FLOAT	RN	1	1	0
				1→P: 2→X		I	l .	l	I

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	ı	N	MNEMONIC	OPERATION	DATA BUS	MEMORY ADDRESS	MRD	MWR	N
		61		FOLLOWING ARE ALL LINKE S ALL THE OP CODES, SO T			:H		
		0	STPC	STOP COUNTER CLOCK; 0→÷32 PRESCALER	FLOAT	R0	1	1	0
- 1	. 4	1	DTC	CNTR→1→CNTR	FLOAT	R1	1	1	0
		2	SPM2	CNTR-1 ON EF2 AND TPA	FLOAT	R2	1	1	0
		3	SCM2	CNTR-1 ON EF2 0 TO 1	FLOAT	R3	1	1	0
		4	SPM1	CNTR-1 ON EF1 AND TPA	FLOAT	R4	1	1	0
		5	SCM1	CNTR-1 ON EF1 0 TO 1	FLOAT	R5	1	1	0
S1	0	6	LDC	D→CNTR;0→CIL	D	R6	1	1	0
	_	_		(IF CNTR IS STOPPED)	_			, i	•
		7	STM	CNTR-1 ON TPA÷32	FLOAT	R7	1	1	0
		8	GEC	CNTR→D	CNTR	R8	1	1	0
		9	ETQ	IF CNTR THRU 0: Q→Q	FLOAT	R9	1	1	0
		A	XIE	1→XIE	FLOAT	RA	1	1	Ö
		В	XID	0→XIE	FLOAT	RB	1	1	0
		C	CIE	1→CIE	FLOAT	RC	1	1	0
		D	CID	0→CIE	FLOAT	RD	1	1	0
S1#1				RN-1→RN	FLOAT	RN	1	1	0
#2				MRP→B; RP+1→RP	MRP	RP	Ö	1	0
#3	. 2	0-F	DBNZ	TAKEN: B→RP.1; MRP→	M(RP+1)	RP+1	0	1	0
,,,			DBIAZ	RP.0 NOT TAKEN:		· · · ·		'	
			BCI	RP+1→RP					
		_ ا	BCI	TAKEN: MRP→RP.0;	MDD				١ ۾
S1	3	E		0→Cl	MRP	RP	0	1	. 0
٠, ١				NOT TAKEN: RP+1→RP					
		F	вхі	TAKEN: MRP→RP.0	MRP	RP	0	1 1	0
04//4				NOT TAKEN: RP+1→RP					
S1#1			21.74	MRX→B, RX+1→RX	MRX	RX	0	1	0
#2	- 6	0-F	RLXA	B→T; MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1_1_	0
#3		<b></b>		B, T-RN.0, RN.1	FLOAT	RN	1	1	0
S1#1	7	4	DADC	MRX+D+DF→DF, D	MRX	RX	0	1 1	0
#2		<b>}</b>		DECIMAL ADJUST→DF, D	FLOAT	RP	1	1	1
S1#1				RX-1→RX	FLOAT	RX	1	1	0
#2	_		5044	T→MRX; RX-1→RX	Ţ	RX-1	1	0	0
#3	7	6	DSAV	D→MRX; RX-1→RX SHIFT D RIGHT WITH	D	RX-2	1	0	0
	-	ľ		CARRY				<del>   </del>	
#4		<b></b>		D-MRX	D	RX-3	1	0	0
S1#1	7	7	рѕмв	D-MRX-(NOT DF)→DF, D	MRX	RX	0	1_1_	0
#2				DECIMAL ADJUST→DF, D	FLOAT	RP	11	1	0
S1#1	_	_		MRP+D+DF-DF, D;	MRP	RP	0	1	0
	7	С	DACI	RP+1→RP					
#2				DECIMAL ADJUST→DF, D	FLOAT	RP+1	1	1	0
S1#1	7	F	DSBI	D-MRP-(NOT DF)→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	FLOAT	RP+1	1	1	0
S1#1				RN.0, RN.1→T, B	FLOAT	RN	1	1	0
#2				T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX, RX-1→RX	RN.1	RX-1	1	0	0
#4	8	0-F	SCAL	RP.0, RP.1→T, B	FLOAT	RP	1	1	0
#5				B, T→RN.1, RN.0	FLOAT	RN	1	1	0
	I	l	I	MRN→B; RN+1→RN	MRP	RP	0	1	0
#6		1	1						
#6 #7				B→T; MRN→B; RN+1→RN	M(RP+1)	RP+1	0	1	0

# 1800-Series Microprocessors and Microcomputers

# **CDP1805AC, CDP1806AC**

# TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

STATE	i	N	MNEMONIC	ODERATION	DATA	MEMORY			N
STATE	<u> </u>				BUS	ADDRESS	MRD	MWR	LINES
1				FOLLOWING ARE ALL LINKE					
<u></u>			00 PRECEDE	S ALL THE OP CODES, SO T		OORLE LE LO	Н		
S1#1				RN.0, RN.1→T, B	FLOAT	RN	1	1	0
#2		,		RX+1→RX	FLOAT	RX	11	11	0
#3	9	0-F	SRET	B, T-RP.1, RP.0	FLOAT	RP	1	1	0
#4				MRX→B; RX+1→RX	M(RX+1)	RX+1	0	1	0
#5				B→T; MRX→B	M(RX+1)	RX+2	0	1	0
#6				B, T→RN.0, RN.1	FLOAT	RN	1	1	0
S1#1				RN.0, RN.1→T, B	FLOAT	RN	1	1	0
#2	Α	0-F	RSXD	T→MRX; RX-1→RX	RN.0	RX	1	0	0
#3				B→MRX; RX-1→RX	RN.1	RX-1	1	0	0
S1#1	В	0-F	RNX	RN.0, RN.1T, B	FLOAT	RN	1	1	0
#2		0-1	niva	B, T→RX.1, RX.0	FLOAT	RX	11	11	0
S1#1				MRP→B; RP+1→RP	MRP	RP	0	1	0
#2	С	0-F	RLDI	B→T; MRP→B; RP+1→RP	M(RP+1)	RP+1	0	1	0
#3		<u> </u>		B, T→RN.0, RN.1; RP+1→RP	FLOAT	RN	1	1	0
S1#1	F	4	DADD	MRX+D→DF, D	MRX	RX	0	11	0
#2		4	DADD	DECIMAL ADJUST→DF, D	FLOAT	RP	1	1	0
S1#1	F	7	DSM	D-MRX→DF, D	MRX	RX	0	1	0
#2			DOW	DECIMAL ADJUST→DF, D	FLOAT	RP	1	1	0
S1#1	F	С	DADI	MRP+D→DF, D; RP+1→RP	MRP	RP	0	1	0
#2				DECIMAL ADJUST→DF, D	FLOAT	RP+1	1	1	0
S1#1	F	F	DSMI	D-MRP→DF, D RP+1→RP MRP		RP	0	1	0
#2				DECIMAL ADJUST→DF, D	FLOAT	RP+1	1	1	0

### **Instruction Summary**

N


	0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
0	IDL			3 1	-4	3	0 1	LDN		9	Α			<u> </u>	<u> </u>	<del></del> -
1	,,,,,		,	· <del>······</del>	<del>~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</del>			INC			***************************************					
2								DEC						:	· · · · · · · · · · · · · · · · · · ·	
3	BR	BR BQ BZ BDF B1 B2 B3 B4 SKP BNQ BNZ BNF BN1 BN2 BN3 BN4														
4								LDA	\							
5		STR														
6	IRX															
7	RET	DIS	LDXA	STXD	ADC	SDB	SHRC	SMB	SAV	MARK	REQ	SEQ	ADCI	SDBI	SHLC	SMBI
8								GLC	)							
9								GH								
Α								PLC	)							
В								PHI								
С	LBR	LBQ	LBZ	LBDF	NOP	LSNQ	LSNZ	LSNF	LSKP	LBNQ	LBNZ	LBNF	LSIE	LSQ	LSZ	LSDF
D								SEF	•							
E								SEX	(							
F	LDX	OR	AND	XOR	ADD	SD	SHR	SM	LDI	ORI	ANI	XRI	ADI	SDI	SHL	SMI
						'68' LIN	KED OP	CODES	(DOUE	BLE FET	CH)					
0	STPC	DTC	SPM2	SCM2	SPM1	SCM1	LDC	STM	GEC	ETQ	XIE	XID	CIE	CID	T	
2								DBN	Z							
3	_									_					BCI	ВХІ
6								RLX	A							
7					DADC		DSAV	DSMB					DACI			DSBI
8								SCA	L							
9				·				SRE	T						···	
Α								RSX	D							
В	RNX															
С	RLDI															
F	_				DADD	_		DSM		_		_	DADI	_		DSMI

<sup>\* &#</sup>x27;68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.

# IMPORTANT NOTICE

Early versions of the CDP1805AC and CDP1806AC (with NLBJ5, NLBT5, or NR appearing in the bottom brand) fully execute all CDP1802 family, CDP1805C, and CDP1806C instructions, plus the additional eight BCD arithmetic instructions and the new DBNZ instruction described in the CDP1805AC, CDP1806AC data sheet. They do not, however, execute the new DSAV instruction.

# 1800-Series Memories Technical Data



# 1024-Word x 1-Bit Static Random-Access Memory

Features:

- No precharge or external clocks required
- Separate data inputs and outputs
- Fast access time: 250 ns at V<sub>DD</sub> = 5 V 125 ns at V<sub>DD</sub> = 10 V

The RCA-CDP1821 and CDP1821C are 1024-word x 1-bit CMOS silicon-on-sapphire (SOS), fully static, random-access memories for use in general-purpose microprocessor systems.

The output state of the CDP1821 and CDP1821C is a function of the input address and chip-select states only. Valid data will appear at the output in one access time following the latest address change to a selected chip. After valid data appears, the address may then be changed immediately. It is not necessary to clock the chip-select input or any other input terminal for fully static operation; therefore, the chip-select input may be used as an additional address input. When the device is in an unselected

state  $(\overline{CS}=1)$ , the internal write circuitry and output sense amplifier are disabled. This feature allows the three-state data outputs from many arrays to be OR-tied to a common bus for ease of memory expansion.

The CDP1821 and CDP1821C are functionally identical. They differ in that the CDP1821 has a recommended operating voltage range of 4-10.5 volts, and the CDP1821C, a recommended operating voltage range of 4-6.5 volts.

The CDP1821 and CDP1821C types are supplied in a 16-lead hermetic dual-in-line side-brazed ceramic package (D Suffix) and in a 16-lead dual-in-line plastic package (E Suffix)

### **OPERATIONAL MODES**

	INF	PUTS	OUTPUT
MODE	READ/ WRITE R/W	CHIP- SELECT CS	DATA OUTPUT DO
Standby	×	1	High Impedance
Write	0	0	High Impedance
Read	1	0	Contents of Addressed Cell

X = DON'T CARE

LOGIC 1 ≅ HIGH LOGIC 0 ≡ LOW

# OPERATING CONDITIONS at TA = Full Package Temperature Range

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

CHARACTERISTIC	CDP	CDP	1821C	UNITS	
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	٧
Input Voltage Range	VSS	V <sub>DD</sub>	VSS	V <sub>DD</sub>	

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD):

ed to V <sub>ss</sub> terminal)	(All voltage values reference
0.5 to +11 V	CDP1821
0.5 to +7 V	CDP1821C
LL INPUTS0.5 to V <sub>DD</sub> + 0.5 V	INPUT VOLTAGE RANGE, AI
ONE INPUT	DC INPUT CURRENT, ANY C
PACKAGE (PD):	POWER DISSIPATION PER F
ACKAGE TYPE E)500 mW	For $T_A = -40 \text{ to } +60^{\circ}\text{C}$ (PA
ACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW	For $T_A = +60 \text{ to } +85^{\circ}\text{C}$ (P.
PACKAGE TYPE D)	For $T_A = -55 \text{ to } + 100^{\circ}\text{C}$ (P
(PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW	For $T_A = +100 \text{ to } +125^{\circ}\text{C}$
OUTPUT TRANSISTOR	DEVICE DISSIPATION PER C
-TEMPERATURE RANGE100 mW	FOR T <sub>A</sub> = FULL PACKAGE
	OPERATING-TEMPERATURE
55 to +125°C	PACKAGE TYPE D
40 to +85°C	
RANGE (T <sub>stg</sub> )65 to +150°C	STORAGE TEMPERATURE F
ING SOLDERING):	LEAD TEMPERATURE (DUR
ch (1.59 $\pm$ 0.79 mm) from case for 10 s max+265°C	At distance $1/16 \pm 1/32$ inc

# STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C, Except as noted


	1	EST								
	CON	DITIO	NS			LIM	ITS			
CHARACTERISTICS	Vo	VIN	<b>V</b> DD	(	CDP18	21	С	DP182	21C	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Тур.*	Max.	
Quiescent Device	_	0,5	5	_	50	500	_	50	500	μΑ
Current, IDD	<u> </u>	0,10	10	_	_	1000	_			
Output Voltage:	T	0,5	5	_	0	0.1	_	0	0.1	
Low-Level, Vol	_	0,10	10	_	0	0.1	-	-		
High-Level, Vol	_	0,5	5	4.9	5		4.9	5	_	
	_	0,10	10	9.9	10		-			٧
Input Low Voltage, VIL	0.5,4.5	_	5	_	_	1.5	_	_	1.5	
	0.5,9.5	l –	10	_	_	3	-	_	_	
Input High Voltage, VIH	0.5,4.5	_	5	3.5	_	_	3.5	_	_	
	0.5,9.5		10	7						
Output Low (Sink)	0.4	0,5	5	2	4	_	2	4	_	
Current, IoL	0.5	0,10	10	4	8		_	_	-	mA
Output High (Source)	4.6	0,5	5	-1	-2		-1	-2	_	
Current, Іон	9.5	0,10	10	-2	-4			_		
Input Current, IIN	T —	0,5	5	_	_	±5	_	_	±5	
	-	0,10	10	-		±10	_	_		μΑ
3-State Output	0,5	0,5	5		_	±5	_	_	±5	
Leakage Current, Iou	0,10	0,10	10			±10		_		
Operating Current, IDD1	T	0,5	5	_	2	4	_	2	4	mA
		0,10	10	-	4	8				
Input Capacitance, Cin	Γ-	_	_	_	5	7.5	_	5	7.5	pF
Output Capacitance,										
Соит		_	_	_	10	15	_	10	15	

†Outputs open circuited; cycle time = 1  $\mu$ s. \*Typical values are for  $T_A = 25^{\circ}$  C and nominal  $V_{DD}$ .

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub>  $\pm 5\%$  t<sub>r</sub>, t<sub>f</sub> = 20 ns, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

					LIN	IITS			
CHARACTER	ISTIC	۷ <sub>DD</sub>	(	DP1821		C	DP1821	С	UNITS
,		(V)	Min.†	Тур.*	Max.	Min.†	Тур.*	Max.	
Read Cycle									
Data Access	t <sub>AA</sub>	5	_	125	250	-	125	250	
	AA	10	_	75	125	_		-	
Read Cycle	<sup>t</sup> RC	5	250.	_	_	250	_	_	
		10	125	_	_	-	_	_	
Output Enable	t DOA	5	_	50	75	_	50	75	
		10	_	25	40	_	-	-	ns
Output Disable	e t DOH	5	-	50	75	_	50	75	
·	, 50	10	-	25	40	-	-	_	
Read/Write	t <sub>RWS</sub>	5	75	_		75	_	_	
Setup Time		10	50	_	_	_	_	_	
Read/Write	<sup>t</sup> RWH	5	75			75		_	
Hold Time		10	50	_		_	_	_	

<sup>\*</sup>Typical values are for  $T_A$  = 25°C and nominal voltages.



Note 1 Chip-Select (CS) permitted to change from high to low level or remain low on a selected device.

Note 2 Chip-Select (CS) permitted to change from low to high level or remain low. Note 3 Read/Write (R/W) must be at a high level during all address transitions.

Note 4 Don't care.

Note 5 Data-Out (DO) is a high impedance within tops ns after the falling edge of R/W or the rising edge of CS.


Fig. 1 - Read-cycle timing diagram.

<sup>†</sup>Time required by a limit device to allow for the indicated function.

DYNAMIC ELECTRICAL CHARACTERISTICS at T  $_A$  = -40 to +85°C, V  $_{DD}$   $\pm5\%$  t  $_r$  , t  $_f$  = 20 ns, V  $_{IH}$  = 0.7 V  $_{DD}$  , V  $_{IL}$  = 0.3 V  $_{DD}$  , C  $_L$  = 100 pF

					LIN	MITS			
CHARACTER	RISTIC	V <sub>DD</sub>	(	CDP1821		C	DP1821	С	UNITS
		(V)	Min.†	Тур.*	Max.	Min.†	Тур.*	Max.	
Write Cycle	Write Cycle								
Write Cycle	twc	5	275	_	_	275	_	_	
		10	175	-	1	-	_	_	
Address Setup	)	5	75	_	_	75	_	-	
	<sup>t</sup> AS	10	50	_	_	_	_	_	
Write		5	75	_	_	75	_	_	
Recovery	<sup>t</sup> .WR	10	50	_	_	_		_	ns
Input Data Se	tup	5	100	_		100	J	_	
Time	<sup>t</sup> DS	10	75	_		-	_	-	
Input Data Ho	old	5	75	_	_	75	_		
Time	<sup>t</sup> DH	10	50	-	-	_		-	
Read/Write Pu		5	125	_		125		_	
Width Low	<sup>t</sup> WRW	10	75	_	-		-	-	

<sup>\*</sup>Typical values are for  $T_A = 25^{\circ}C$  and nominal voltages.



Note 1 Chip-Select (CS) permitted to change from high to low level or remain low on a selected device.

Note 2 Chip-Select (CS) permitted to change from low to high level or remain low.

Note 3 Don't care.

Fig. 2 - Write cycle timing diagram

<sup>†</sup>Time required by a limit device to allow for the indicated function.

### DATA RETENTION CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C; see Fig. 3

		TE CO!	ST NDI-	LIMITS						
CHARACTERISTIC		TIONS		(	CDP182	22	С	DP1822C		UNITS
		<b>V</b> <sub>DR</sub>	<b>V</b> DD							1
		(V)	(V)	Min.	Typ.*	Max.	Min.	Тур.*	Max.	1
Min. Data Retention		_	_	_	1.5	2	_	1.5	2	V
Voltage, V	DR									
Data Retention Quiesce	nt	2	_	_	30	100	_	30	100	μΑ
Current,	DD									
Chip Deselect to Data		_	5	600	_	_	600	_	_	
Retention Time, to	DR		10	300	—		_	_	_	ns
Recovery to Normal			5	600	_	_	600	_	_	1
Operation Time,	t <sub>RC</sub>	_	10	300	_	_	_	_	_	
V <sub>DD</sub> to V <sub>DR</sub> Rise and		2 .	5	1		_	1	_	_	μs
Fall Time	tr,tr									

<sup>\*</sup>Typical values are for  $T_A=25^{\circ}\,\text{C}$  and nominal  $V_{DD.}$ 




Fig. 3 - Low  $V_{\text{DD}}$  data retention waveforms and timing diagram.




Fig. 4 - 4K byte RAM system using the CDP1859, CDP1856, and CDP1821.




Fig. 5 - Functional block diagram.

# OPERATING AND HANDLING CONSIDERATIONS

### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

# 2. Operating

# **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause  $V_{\text{DD}}\text{-}V_{\text{SS}}$  to exceed the absolute maximum rating.

### **Input Signals**


To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage CMOS devices by exceeding the maximum device dissipation.



CDP1822, CDP1822C TERMINAL ASSIGNMENTS

# 256-Word by 4-Bit LSI Static Random-Access Memory

#### Features:

- Low operating current 8 mA at  $V_{DD} = 5 V$  and cycle time = 1  $\mu$ s
- Industry standard pinout
- Two Chip-Select inputs simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-State data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-CDP1822 and CDP1822C are 256-word by 4-bit static random-access memories designed for use in memory systems where high speed, low operating current, and simplicity in use are desirable. The CDP1822 features high speed and a wide operating voltage range. Both types have separate data inputs and outputs and utilize single power supplies of 4 to 6.5 volts for the CDP1822C and 4 to 10.5 volts for the CDP1822.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAMs to be used in common data Input/Output systems by forcing the output into a high-impedance state during a write

operation independent of the Chip-Select input condition. The output assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2.

The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at 5-V operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.

The CDP1822 and CDP1822C types are supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix). The CDP1822C is also available in chip form (suffix H).

### **OPERATIONAL MODES**

		INP	UTS		
MODE	Chip Select 1 CS <sub>1</sub>	Select 1 Select 2 Disable V		Read/ Write R/W	OUTPUT
Read	0	1	0	1	Read
Write	0	1	0	0	Data In
Write	0	1	1	0	High Impedance
Standby	1	Х	Х	Х	High Impedance
Standby	X	0	Х	Х	High Impedance
Output Disable	Х	Х	1	Х	High Impedance

Logic 1 = High

Logic 0 = Low

X = Don't Care

RECOMMENDED OPERATING CONDITIONS at TA = Full Package Temperature Range For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIMITS							
	CDF	P1822	CDP.	UNITS					
	Min.	Max.	Min.	Max.					
DC Operating Voltage Range	4	10.5	4	6.5	.,				
Input Voltage Range	Vss	V <sub>DD</sub>	Vss	V <sub>DD</sub>	1 V				

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE	RANGE,	$(Q_{Q}V)$
-------------------	--------	------------

-				
	(\/oltage	roforonood	to 1/	Torminal

(Voltage referenced to V <sub>ss</sub> Terminal)
CDP18220.5 to +11 V
CDP1822C0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT± 10 mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE E)
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
DÉVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D55 to + 125°C
PACKAGE TYPE E
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):

# At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max.....+265°C STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40 \text{ to} + 85^{\circ}\text{C}$ , Except as noted


	1	TEST								
	CON	DITIC	NS			LIM	ITS			
CHARACTERISTICS	Vo	VIN	<b>V</b> DD	(	CDP18	22	С	DP182	2C	UNITS
	(V)	(V)	(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	
Quiescent Device -	T -	0,5	5	_	_	500	-	_	500	μΑ
Current, IDD		0,10	10		_	1000			_	
Output Voltage:	_	0,5	5	_	0	0.1	_	0	0.1	
Low-Level, V <sub>oL</sub>		0,10	10	_	0	0.1	_			
High-Level, Von	Γ-	0,5	5	4.9	5	_	4.9	5	_	
		0,10	10	9.9	10	_	-	_	_	V
Input Low Voltage, VIL	0.5,4.5	_	5	_	_	1.5	_	_	1.5	
	0.5,9.5		10	-	_	3		_	-	
Input High Voltage, ViH	0.5,4.5	_	5	3.5	-		3.5	_	_	
	0.5,9.5	-	10	7	_		<b> </b> —	-	-	
Output Low (Sink)	0.4	0,5	5	2	4		2	4	_	
Current, IoL	0.5	0,10	10	4.5	9	l —		_		mA
Output High (Source)	4.6	0,5	5	-1	-2	_	-1	-2	_	
Current, I <sub>OH</sub>	9.5	0,10	10	-2.2	-4.4		_	_	_	
Input Current, IIN	_	0,5	5	_	_	±5	_	_	±5	
	-	0,10	10	-	_	±10	_	_	_	μΑ
3-State Output	0,5	0,5	5	_	_	±5	_	I —	±5	] ~~
Leakage Current, Iour	0,10	0,10	10		_	± 10	_	_	_	
Operating Current, IDD1†	I -	0,5	5	_	4	8	_	4	8	mA
	-	0,10	10	_	8	16	_	_	-	
Input Capacitance, CIN	_	_	_	_	5	7.5	<u> </u>	5	7.5	pF
Output Capacitance,										1
Соит	-	-	-	-	10	15	-	10	15	

<sup>†</sup>Outputs open circuited; cycle time = 1  $\mu$ s.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C,  $V_{DD}$   $\pm5\%$ , Input t,tf = 20 ns,  $V_{IH} = 0.7~V_{DD},~V_{IL} = 0.3~V_{DD},~C_L = 100~pF$ 

CHARACTERISTIC		<b>V</b> <sub>DD</sub>	(	CDP182	2	С	DP1822	2C	UNITS
		(V)	Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Read Cycle Times (F	ig. 1)								
Read Cycle	t <sub>RC</sub>	5	450	_	_	450	_		
		10	250		_	_	_	_	
Access from		5	_	250	450	<u> </u>	250	450	
Address	t <sub>AA</sub>	10	_	150	250	_			
Output Valid from		5	_	250	450	_	250	450	
Chip-Select 1	t <sub>DOA1</sub>	10	. –	150	250	_	_		
Output Valid from		5	_	250	450	_	250	450	
Chip-Select 2	t <sub>DOA2</sub>	10	-	150	250	_	_		ns
Output Active from		5	_	_	200	_	1	200	
Output Disable	t <sub>DOA3</sub>	10			110	_	_		
Output Hold from		5	20	_	_	20	_	_	
Chip-Select 1	t <sub>DOH1</sub>	10	20		-	_	_	_	
Output Hold from		5	20	_	_	20	_		
Chip-Select 2	t <sub>DOH2</sub>	10	20		_	_	_	_	
Output Hold from		5	20	_	_	20	_	_	
Output Disable	t <sub>DOH3</sub>	10	20	_	_	-	-	_	

<sup>†</sup>Time required by a limit device to allow for indicated function. \*Typical values are for  $T_{\text{A}}=25^{\circ}\,\text{C}$  and nominal  $V_{\text{DD}}.$ 




92CM-30244R4

Fig. 1 - Read cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to  $+85^{\circ}$  C, V<sub>DD</sub>  $\pm5\%$ , Input t<sub>r</sub>,t<sub>f</sub> = 20 ns, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

CHARACTERISTIC	;	<b>V</b> <sub>DD</sub>		DP182	2	С	DP1822	2C	UNITS
		(V)	Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Write Cycle Times	(Fig. 2)								
Write Cycle	twc	5	500		_	500	_	_	
		10	300		_	_		<u> </u>	
Address Setup	tas	5	200	_	_	200	_	_	
		10	110			_	_		
Write Recovery	twa	5	50		_	50	_	-	
		10	40		_		_		
Write Width	twew	5	250	_	_	250	_	_	
		10	150	<u> </u>			_		
Input Data		5	250	_	_	250	_	_	1
Setup Time	tos	10	150		_	_	_		ns
Data In Hold		5	50	_	_	50	_	_	
	t <sub>DH</sub>	10	40						
Chip-Select 1		5	200	_	-	200		_	
Setup	tcs <sub>1s</sub>	10	110						]
Chip-Select 2		5	200	-	I —	200	_	-	}
Setup	tcszs	10	110	_	_	_		_	
Chip-Select 1		5	0	I —	-	0	_	_	]
Hold	tcs₁H	10	0	L —	<u> </u>	0			
Chip-Select 2		5	0	_		0	_	_	
Hold	t <sub>CS2H</sub>	10	0			0			
Output Disable		5	200	_	-	200	_	-	
Setup	tops	10.	110	-	-	-	_	-	

<sup>†</sup>Time required by a limit device to allow for the indicated function. \*Typical values are for  $T_A=25^{\circ}C$  and nominal  $V_{DD}.$ 



t<sub>ODS</sub> IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE.

Fig. 2 - Write cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C; see Fig. 3

		ST						,		
OUADA OTEDIOTIO	CONDI-		<u> </u>	LIMITS						
CHARACTERISTIC	TIC	NS		CDP1822			CDP1	822C	UNITS	
	<b>V</b> <sub>DR</sub>	V <sub>DD</sub>								
	(V)	(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.		
Min. Data Retention		_	_	1.5	2	_	1.5	2	V	
Voltage, V <sub>DR</sub>		l	l	l			Ì			
Data Retention Quiescent	2	_	_	30	100	_	30	100	μΑ	
Current, IDD					ļ		1	}		
Chip Deselect to Data	_	5	600		_	600	_	_		
Retention Time, tops	-	10	300	_	_	_	_	_	ns	
Recovery to Normal		5	600	_		600	_	_		
Operation Time, t <sub>RC</sub>	_	10	300	_	-	_	_	_		
V <sub>DD</sub> to V <sub>DR</sub> Rise and	2	5	1	_	_	1	_	_	μs	
Fall Time t <sub>r</sub> ,t <sub>f</sub>		ł			1	1	1			

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.




Fig. 4 - Memory cell configuration.

# OPERATING & HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

# 2. Operating

# **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause  $V_{\text{DD}}\text{-}V_{\text{SS}}$  to exceed the absolute maximum rating.

### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage COS/MOS devices by exceeding the maximum device dissipation.




Fig. 5 - Functional block diagram for CDP1822 and CDP1822C.




Fig. 6 - Logic diagram of controls for CDP1822 and CDP1822C.





Fig. 7 - 4K byte RAM system using the CDP1858 and CDP1822.




The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

Dimensions and pad layout for CDP1822CH.

# CDP1823, CDP1823C



# 128-Word x 8-Bit Static Random-Access Memory

#### Features:

- Fast access time:  $450 \text{ ns at } V_{DD} = 5 \text{ V};$  $250 \text{ ns at } V_{DD} = 10 \text{ V}$
- Common data inputs and outputs
- Multiple-chip select inputs to simplify memory system expansion

The RCA-CDP1823 and CDP1823C are 128-word by 8-bit CMOS SOS static random-access memories. These memories are compatible with general-purpose microprocessors. The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1823C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chip-select inputs are provided to simplify memory-system expansion. In order to enable the CDP1823, the chip-select inputs CS2, CS3, and CS5 re-

quire a low input signal, and the chipselect inputs CS1 and CS4 require a high input signal.

The MRD signal enables all 8 output drivers when in the low state and should be in a high state during a write cycle.

After valid data appear at the output, the address inputs may be changed immediately. Output data will be valid until either the MRD signal goes high, the device is deselected, or tar (access time) after address changes.

The CDP1823 and CDP1823C are supplied in hermetic 24-lead dual-in-line ceramic packages (D suffix), and in 24-lead dual-in-line plastic packages (E suffix).

### **OPERATIONAL MODES**

Function	MRD	MWR	CS1	CS2	CS3	CS4	CS5	Bus Terminal State
READ	0 .	х	1	0	0	1	0	Storage State of Addressed Word
WRITE	1	0	1	0	0	1	0	Input High-Impedance
STAND-BY	1	1	1	0	0	1	0	High-Impedance
NOT	Х	Х	0	Х	Х	Х	Х	,
SELECTED	X	Х	Х	1	Х	Х	Х	High-Impedance
SELECTED	X	Х	Х	Х	1	Х	Х	
	Х	Х	Х	Х	Х	0	Х	
	X	Х	Х	Х	Х	Х	1	

Logic 1 = High Logic 0 = Low X = Don't Care

# CDP1823, CDP1823C

# OPERATING CONDITIONS at TA = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDP	1823D	CDP1	UNITS	
	Min.	Max.	Min.	Max.	
Supply-Voltage Range	4	10.5	4	6.5	٧
Recommended Input Voltage Range	Vss	V <sub>DD</sub>	Vss	VDD	٧

### MAXIMUM RATINGS, Absolute-Maximum Values:

### STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C, Except as noted

	1	EST								
	CON	DITIC	NS			LIM	ITS			
CHARACTERISTICS	Vo	VIN	V <sub>DD</sub>		CDP18	23	С	DP182	3C	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device -	Τ-	0,5	5	_	-	500	_	-	500	μΑ
Current, IDD	<u> </u>	0,10	10	-	_	1000		_	_	
Output Voltage:	-	0,5	5	_	0	0.1		0	0.1	•
Low-Level, Vol	-	0,10	10	_	0	0.1	_	-	_	
High-Level, Vo	. –	0,5	5	4.9	5		4.9	5	_	
	l –	0,10	10	9.9	10	_	_	_	_	V
Input Low Voltage, VIL	0.5,4.5	_	5	_	_	1.5	T -	_	1.5	
·	0.5,9.5	_	10	_	_	3	_	-	_	
Input High Voltage, VIH	0.5,4.5	_	5	3.5	_		3.5	_	_	
	0.5,9.5	—	10	7	_	_	-	-		
Output Low (Sink)	0.4	0,5	5	2	4	_	2	4	_	
Current, IoL	0.5	0,10	10	4.5	9	_	_	_		mA
Output High (Source)	4.6	0,5	5	-1	-2	_	-1	-2	_	
Current, I <sub>OH</sub>	9.5	0,10	10	-2.2	-4.4	-	-	_	-	
Input Current, IIN	Any	0,5	5	-	_	±5	_	_	±5	
	Input	0,10	10	_	-	±10	_	_	_	μA
3-State Output	0,5	0,5	5	_	_	±5	_	-	±5	, ,,,
Leakage Current, Iou	0,10	0,10	10		-	± 10	_	_	-	
Operating Current, IDD1	_	0,5	5	_	4	8	_	4	8	mA
	_	0,10	10	_	8	16	_	_		<u> </u>
Input Capacitance, Cin	_	_	_	I —	5	7.5	I -	5	7.5	pF
Output Capacitance,										1
Cour	_	-	-	-	10	15	_	10	15	

<sup>†</sup>Outputs open circuited; cycle time = 1  $\mu$ s.

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

# DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to $+85\,^{\circ}\text{C}, V_{DD}\pm5\%,$ $t_{\text{f}},t_{\text{f}}$ = 20 ns, CL = 100 pF.

	VDD							
CHARACTERISTIC	(V)		DP182		CI	UNITS		
	(,,	Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Read Cycle (See Fig. 1)								
Access Time From	5	_	275	450	I —	275	450	
Address Change, tAA	10	_	150	250	-	_	_	
Access Time From	5	_	150	250	_	150	250	
Chip Select, tDOA	10	-	100	150	_	_		
MRD to Output	5		150	250	_	150	250	ns
Active, t <sub>AM</sub>	10	<b>—</b>	100	150	—	-	_	ĺ
Data Hold Time	5	25	50	75	25	50	75	
After Read, tDOH	10	15	25	40	-			

<sup>\*</sup>Typical values are at T<sub>A</sub> = 25 °C and nominal voltage.




Fig. 1 - Read cycle timing diagram.

<sup>†</sup>Time required by a limit device to allow for the indicated function.

# CDP1823, CDP1823C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to +85 °C,  $V_{DD} \pm 5\%$ ,  $t_f, t_f = 20$  ns,  $C_L = 100$  pF.

	VDD			LIN	IITS			
CHARACTERISTIC	(V)		DP182			P182		UNITS
	(*)	Min.†	Typ.*	Max.	Min.†	Typ.*	Max.	
Write Cycle (See Fig. 2)								
Write Recovery, tWR	5	75	_	_	75	_	_	
write necovery, twn	10	50		_	_	_	_	
Write Cycle, tWC	5	400	_	_	400	_	_	
	10	225	_	_	—		-	
Write Pulse	5	200	_	_	200		_	
Width, tWRW	10	100	_	_	_	_	—	ns
Address	5	125	_	_	125	_	_	115
Setup Time, tAS	10	75	_	_	l —	_	_	
Data	5	100	_	_	100	_	_	1
Setup Time, tDS	10	75	-	—	-	_	-	-
Data Hold Time	5	75	_	_	75		-	
From MWR, tpH	10	50	_	_	_	_	-	j .

<sup>\*</sup>Typical values are at  $T_A = 25$  °C and nominal voltage.




Fig. 2 - Write cycle timing diagram.

<sup>†</sup>Time required by a limit device to allow for the indicated function.

# CDP1823, CDP1823C

DATA RETENTION CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C; see Fig. 3

	CO	ST NDI-								
CHARACTERISTIC	TIONS			CDP1823			DP1823	C	UNITS	
	V <sub>DR</sub> (V)	V <sub>DD</sub> (V)	Min.	Typ.*	Max.	. Min. Typ.* Max.		Max.	1	
Min. Data Retention	_			1.5	2	_	1.5	2	٧	
Voltage, V <sub>DR</sub>									1	
Data Retention Quiescent	2	_	_	30	100	_	30	100	μΑ	
Current, IDD										
Chip Deselect to Data	_	5	600	_	_	600	_	_		
Retention Time, tops		10	300	_	_	_	_		ns	
Recovery to Normal	-	5	600	_	_	600	_	_		
Operation Time, t <sub>RC</sub>	_	10	300	_	_	_		_		
V <sub>DD</sub> to V <sub>DR</sub> Rise and	2	5	1	_	_	1	_	_	μs	
Fall Time t <sub>r</sub> ,t <sub>f</sub>										

<sup>\*</sup>Typical values are for  $T_A = 25^{\circ}\,\text{C}$  and nominal  $V_{DD}$ .




Fig. 3 - Low V<sub>DD</sub> data retention timing waveforms.




Fig. 4 - Functional diagram.

## CDP1823, CDP1823C




Fig. 5 - CDP1823 (128 x 8) minimum system (128 x 8)

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of

these conditions must not cause  $V_{\text{DD}}\text{-}V_{\text{SS}}$  to exceed the absolute maximum rating.

#### Input Signals


To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage CMOS devices by exceeding the maximum device dissipation.



# 32-Word x 8-Bit Static Random-Access Memory

#### Features:

- Access time: 710 ns at V<sub>DD</sub>=5 V; 320 ns at V<sub>DD</sub>=10 V
- No precharge or clock required

The RCA-CDP1824 and CDP1824C types are 32-word x 8-bit fully static COS/MOS random-access memories for use in CDP1800 series microprocessor systems. These parts are compatible with the CDP1802 microprocessor and will interface directly without additional components.

The CDP1824 is fully decoded and does not require a precharge or clocking signal for proper operation. It has common input and output and is operated from a single voltage supply. The MRD signal (output disable

control) enables the three-state output drivers, and overrides the MWR signal. A CS input is provided for memory expansion.

The CDP1824C is functionally identical to the CDP1824. The CDP1824 has an operating range of 4 to 10.5 volts, and the CDP1824C has an operating voltage range of 4 to 6.5 volts. The CDP1824 and CDP1824C types are supplied in 18-lead hermetic dual-in-line ceramic packages (D suffix) and in 18-lead dual-in-line plastic packages (E suffix).

#### **OPERATIONAL MODES**

Function	cs	CS MRD M		Data Pins Status								
READ	0	0	x	Output: High/ Low Dependent on Data								
WRITE	0	1	0	Input: Output Disabled								
Not Selected	1	х	×	Output Disabled:								
Standby	ndby 0		1	Impedance State								

Logic 1 = High Logic 0 = Low X = Don't Care

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) (All voltage values referenced to V<sub>SS</sub> terminal) CDP1824. CDP1824C -0.5 to +7 V INPUT VOLTAGE RANGE, ALL INPUTS . -0.5 to V<sub>DD</sub> +0.5 V DC INPUT CURRENT, ANY ONE INPUT . ±10 mA OPERATING-TEMPERATURE RANGE (TA): -55 to +125°C CERAMIC PACKAGES (D SUFFIX TYPES) . PLASTIC PACKAGES (E SUFFIX TYPES) -40 to +85°C STORAGE TEMPERATURE RANGE (Tstg) -65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79 mm) from case for 10 s max. . . . . . . . . +265  $^{\circ}$ C

OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CONDITIONS	ITIONS LIMITS					
CHARACTERISTIC	V <sub>DD</sub>	CDP1824D CDP1824E		CDP1824CD CDP1824CE		UNITS	
	(V)	Min.	Max.	Min.	Max.		
Supply-Voltage Range	_	4	10.5	4	6.5	٧	
Recommended Input Voltage Range	_	V <sub>SS</sub>	v <sub>DD</sub>	v <sub>SS</sub>	v <sub>DD</sub>	٧	
Input Signal Rise or Fall Time,▲	5	_	5		5	μs	
t <sub>r</sub> ,t <sub>f</sub>	10	_	2	_	_	μ3	

<sup>▲</sup> Input signal rise or fall times longer than these maxima can cause loss of stored data in either the selected or deselected mode.

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C, Except as noted

	1	EST								
	CON	DITIC	NS			LIM	ITS			
CHARACTERISTICS	Vo	VIN	V <sub>DD</sub>	(	CDP18	24	С	DP182	4C	UNITS
	(V)	(V)	(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	
Quiescent Device -	T	_	5	_	25	50	_	100	200	μΑ
Current, IDD	L -	_	10		250	500	_	_		
Output Voltage:	_	0,5	5	_	0	0.1	_	0	0.1	
Low-Level, Vo		0,10	10		0	0.1	_	_	_	
High-Level, Vo	- I	0,5	5	4.9	5		4.9	5	_	
	l –	0,10	10	9.9	10	_	—	_	_	V
Input Low Voltage, VIL	0.5,4.5	_	5	_	_	1.5	_	_	1.5	
	1,9		10	—	-	3		_	_	
Input High Voltage, VIH	0.5,4.5	_	5	3.5	_	_	3.5	_	_	
	1,9	_	10	7	_	_	_	_	_	
Output Low (Sink)	0.4	0,5	5	1.8	2.2	_	1.8	2.2	_	
Current, IoL	0.5	0,10	10	3.6	4.5	-		· —	_	mA
Output High (Source)	4.6	0,5	5	-0.9	-1.1		-0.9	-1.1	_	
Current, I <sub>OH</sub>	9.5	0,10	10	-1.8	-2.2	_	_	_	_	
Input Current, IIN	Any	0,5	5	_	±0.1	±1		±0.1	±1	
	input	0,10	10	_	±0.1	±1	-	_	_	μΑ
3-State Output	0,5	0,5	5	T	±0.2	±2	_	±0.2	±2	"
Leakage Current, Iou	0,10	0,10	10	_	±0.2	±2	_	-	_	
Operating Current, IDD1		0,5	5	<b>—</b>	4	8	T -	4	8	mA
	-	0,10	10	—	8	16	_	] —	_	
Input Capacitance, Cir	_	_	_	T-	5	7.5	_	5	7.5	pF
Output Capacitance,										1
Cou	·  —	-	_	l –	10	15	-	10	15	

<sup>†</sup>Outputs open circuited; cycle time = 1  $\mu$ s.

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to +85°C,  $V_{DD}$  ±5%, Input t<sub>r</sub>, t<sub>f</sub> = 10 ns, C<sub>1</sub> = 50 pF, R<sub>1</sub> = 200 k $\Omega$ ; See Fig. 1.

		LIMITS								
CHARACTERISTIC	TEST CONDITIONS VDD	,	DP18240 DP18246		CDP1824CD CDP1824CE			N I T		
	(V)	Min.#	Typ.●	Max.	Min.#	Typ.●	Max.	s		
Read Operation										
Access Time From Address Change, t <sub>AA</sub>	5 10	_	400 200	710 320	1 1	400 —	710 -	ns		
Access Time From Chip Select, t <sub>DOA</sub>	5 10	_	300 150	710 320	_	300 -	710 –	ns		
Output Active From MRD, t <sub>AM</sub>	5 10	_	300 150	710 320	_	300 -	710 —	ns		

- # Time required by a limit device to allow for the indicated function.
- ullet Time required by a typical device to allow for the indicated function. Typical values are for  $T_A = 25\,^{\circ}\text{C}$  and nominal  $V_{DD}$ .




Fig. 1 - Read cycle timing diagram.

#### Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1824. When used directly with the CDP1802 microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1824 is used with the CDP1802 microprocessor:

$$t_{WW} = 2 t_{C}$$
  
 $t_{AH} = 1.0 t_{C}$ 

$$\begin{array}{l} t_{AS} = 4.5 \ t_{C} \\ t_{DH} = 1.0 \ t_{C} \\ t_{DS} = 5.5 \ t_{C} \end{array} \right\} \begin{array}{l} \text{Data transfers from} \\ \text{CDP1802 to memory} \\ \text{MRD occurs one clock period } (t_{c}) \ \text{earlier} \\ \text{than the address bits MA0-MA7.} \\ \text{where } t_{C} = \frac{1}{\text{CDP1802 clock frequency}} \end{array}$$

The CDP1824 is capable of operating at the maximum clock frequency of the CDP1802 microprocessor.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to  $+85^{\circ}$ C, V<sub>DD</sub>  $\pm5\%$ , Input t<sub>f</sub>, t<sub>f</sub> = 10 ns, C<sub>L</sub> = 50 pF, R<sub>L</sub> = 200 k $\Omega$ ; See Fig. 2.

				LIN	IITS			U
CHARACTERISTIC	CONDITIONS VDD	-	DP18240 DP18240		CDP1824CD CDP1824CE			N I T
	(V)	Min.#	Тур.●	Max.	Min.#	Typ.●	Max.	s
Write Operation								
Write Pulse Width, twRW	5 10	390 180	200 150	-	390 —	200 –	_	ns
Data Setup Time, t <sub>DS</sub>	5 10	390 180	100 50	_	390 –	100 —	-	ns
Data Hold Time, t <sub>DH</sub>	5 10	70 35	40 20	_ _	70 	40 -	-	ns
Chip Select Setup Time, t <sub>CS</sub>	5 10	425 215	210 110	_	425 —	210 –	-	ns
Address Setup Time, t <sub>AS</sub>	5 10	640 390	500 300	-	640 —	500 	-	ns

<sup>#</sup> Time required by a limit device to allow for the indicated function.




Fig. 2 - Write cycle timing diagram.

Time required by a typical device to allow for the indicated function. Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

# DATA RETENTION CHARACTERISTICS at $T_A$ = -40 to +85°C; See Fig. 3.

	TEST CONDI	TEST CONDITIONS					
CHARACTERISTIC		$v_{DD}$	CDP1824		CDP1824C		UNITS
		(V)	Min.	Max.	Min.	Max.	
Data Retention Voltage, V <sub>DR</sub>		_	2.5	-	2.5	_	V
Data Retention Quiescent Current, I <sub>DD</sub>	V <sub>DR</sub> = 2.5 V	_	_	10	_	40	μА
Chip Deselect to Data	V 05V	5	600	_	600	_	
Retention Time, t <sub>CDR</sub>	V <sub>DR</sub> ≈ 2.5 V	10	300	-	-	-	ns
Recovery to Normal	V25V	5	600	_	600	_	}
Operation Time, t <sub>RC</sub>	V <sub>DR</sub> ≈ 2.5 V	10	300	_	_	_	




Fig. 3 - Low V<sub>DD</sub> data retention waveforms and timing diagram.




Fig. 4 - Functional diagram.




Fig. 5 - CDP1824 (128 x 8) minimum system (128 x 8)

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS integrated Circuits."

#### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of

these conditions must not cause  $V_{\text{DD}}\text{-}V_{\text{SS}}$  to exceed the absolute maximum rating.

#### **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{\text{DD}}$  nor less than  $V_{\text{SS}}$ . Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage CMOS devices by exceeding the maximum device dissipation.

# CDP1826C

### **Preliminary Data**

# CMOS 64-Word x 8-Bit Static Random-Access Memory

#### BUS I BUS 2 · 20 CS/A5 BUS 3 - A I RUS 4 5 18 - A2 BUS 5 -17 - A3 BUS 6 Α4 TPA BUS 7 CSI MRD CS2 10 MWR ٧ss CEO TOP 92CS-34034 **Terminal Assignment**

#### Features:

- Compatible with CDP1800 and 4000-series devices
- Interfaces with CDP1800-series microprocessors without additional address decoding
- Daisy chain feature to further reduce external decoding needs
- Multiple chip-select inputs for versatility
- Single voltage supply
- No clock or precharge required

The RCA CDP1826C is a general-purpose, fully static, 64-word x 8-bit random-access memory, for use in CDP1800 series or other microprocessor systems where minimum component count and/or price performance and simplicity in use are desirable.

The CDP1826C has 8 common data input and data-output terminals with tristate capability for direct connection to a standard bi-directional data bus. Two chip-select inputs — CS1 and  $\overline{\text{CS2}}$  — are provided to simplify memory-system expansion. An additional select pin, CS/A5, is provided to enable the CDP1826C to be selected directly from the CDP1800 address bus without additional latching or decoding. In an 1800 system, the CS/A5 pin can be tied to any MA

address line from the CDP1800 processor. A TPA input is provided to latch the high-order bit of this address line as a chip-select for the CDP1826C. If this CS/A5 input is latched high, and if CS1=1 and CS2=0 at the appropriate time in the memory cycle, the CDP1826C will be enabled for writing or reading. In a non-1800 system, the TPA pin can be tied high, and the CS/A5 pin can be used as a normal address input.

The six input-address buffers are gated with the chip-select function to reduce standby current when the device is deselected, as well as to provide for a simplified power down mode by reducing address buffer sensitivity to long fall times from address drivers which are being powered down.




Fig. 1 - Typical CDP1802 microcprocessor system.

#### **RCA CMOS LSI Products**

#### **CDP1826C**

Two memory control signals, MRD and MWR, are provided for reading from and writing to the CDP1826C. The logic is designed so that MWR overrides MRD, allowing the chip to be controlled from a single R/W line.

For such an interface, the  $\overline{MRD}$  line can be tied to  $V_{SS},$  with the  $\overline{MWR}$  line connected to  $R/\overline{W}.$ 

A CHIP ENABLE OUTPUT is provided for daisy-chaining to additional memories. This output is high whenever the chip-select function selects the CDP1826C, which deselects any other chip which has its  $\overline{\text{CS}}$  input connected to the CDP1826C CEO output. The connected chip is selected

when the CDP1826C is de-selected and the MRD input is low. Thus, the CEO is only active for a read cycle and can be set up so that a CEO of another device can feed the MRD of the CDP1826C, which in turn selects a third chip in the daisy chain.

The CDP1826C has a recommended operating voltage of 4.5 to 6.5 V and is supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix). The CDP1826C is also available in chip form (H suffix).

#### **MAXIMUM RATINGS,** Absolute-Maximum Values:

DC SUBBLY VOLTAGE BANGE (V. )

	DC SUPPLY-VOLTAGE RANGE, (VDD)
	(Voltages referenced to Vss Terminal)
	INPUT VOLTAGE RANGE, ALL INPUTS
±10 mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
500 mW	For $T_A = -40$ to $+60$ °C (PACKAGE TYPE E)
Derate Linearly at 12 mW/° C to 200 mW	For $T_A = +60$ to $+85$ °C (PACKAGE TYPE E)
500 mW	For $T_A = -55$ to $+ 100$ °C (PACKAGE TYPE D)
Derate Linearly at 12 mW/° C to 200 mW	For $T_A = +100 \text{ to } +125^{\circ}\text{C}$ (PACKAGE TYPE D)
	DEVICE DISSIPATION PER OUTPUT TRANSISTOR
pes)	For T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Type
	OPERATING-TEMPERATURE RANGE (TA):
	PACKAGE TYPE D
40 to +85°C	PACKAGE TYPE E
65 to +150°C	STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )
	LEAD TEMPERATURE (DURING SOLDERING):
x+265°C	At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10 s max

#### **RECOMMENDED OPERATING CONDITIONS** at $T_A = Full$ Package Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	LIR	MITS		
CHARACTERISTIC	CDP	CDP1826C		
	MIN.	MAX.		
DC Operating Voltage Range	4.5	6.5	V	
Input Voltage Range	V <sub>ss</sub>	V <sub>DD</sub>	V	
Input Signal Rise or Fall Time	t <sub>r</sub> , t <sub>f</sub>	10	ms	
$V_{DD} = 5 \text{ V}$		'0	1113	

STATIC ELECTRICAL CHARACTERISTICS at  $T_{\rm A} = -40$  to  $+85^{\circ}$  C,  $V_{\rm DD} \pm 5\%$  except as noted

		C	ONDITION	IS		LIMITS		
CHARACTERISTIC		Vo	VIN	V <sub>DD</sub>		CDP1826C	;	UNITS
		(V)	(V)	(V)	MIN.	MIN. TYP.		
Quiescent Device	I <sub>DD</sub>		0,5	5	_	5	50	μΑ
Current			0,0					
Output Low Drive	laL	0.4	0,5	5	1	2		
(Sink) Current		0.4	0,5		i '	-		mA
Output High Drive	Іон	4.6	0,5	5	-1	-1.5		T MA
(Source) Current		4.0	0,5	1 "		-1.5	_	
Output Voltage	Vol		0.5	5		0	0.1	
Low Level			0,5	] 3	_		0.1	Ì
Output Voltage	V <sub>он</sub>		0.5		4.9	5		
High Level			0,5	5	4.9	9		l v
Input Low Voltage	ViL	0.5,4.5	_	5		_	1.5	1 '
Input High Voltage	V <sub>IH</sub>	0.5,4.5		5	3.5	_		
Input Leakage Current	lin	Any Input	0,5	5	_	±0.1	±1	
3-State Output	Гоит	0,5	0.5	5		±0.1	±1	
Leakage Current		0,5	0.5	3	_	±0.1	Ι Ι'	μΑ
Operating Device	I <sub>OPER</sub> †		0,5	5		5		mA
Current		_	0,5	3	_	3		l ma
Input	Cin					5	7.5	pF
Capacitance							1.5	pr
Output	Соит		0,5	5		10	15	1
Capacitance		_	υ,5	"		10	15	1

<sup>●</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.





Fig. 2 - Functional diagram.

<sup>†</sup>Outputs open circuited; cycle times = 1  $\mu$ s.

# **CDP1826C**



		0	PERATI	NG MODE	S		
	FUNCTION	MRD	MWR	CSI∙CS2	TPA	CS/A5#	CEO
	WRITE	х	0	_	7.	_	1
Ä	READ	0	1	- 1	_T•Ł	1	1
MODE	DESELECT	1	1	1	_L₹	1	
0	DESELECT	1	×	0	X	×	1
9	DESELECT	0	×	0	×	×	0
CDP1800	DESELECT	1	×	×	TŁ	0	- 1
	DESELECT	0	×	×	_TŁ	0	0
8	WRITE	×	0	1	1	x	- 1
<u>~</u> □	READ	0	ı	1	- 1	x	- 1
-CDP18	DESELECT	1	1		- 1	×	1
NON-CDP1800 MODE	DESELECT	١.	×	0	- 1	×	1
2	DESELECT	0	X	0	1	×	0

<sup>#</sup> FOR CDPI800 MODE, REFERS TO HIGH ORDER MEMORY ADDRESS BIT LEVEL AT TIME WHEN TPA TRANSITION TAKES PLACE

Fig. 3 - Chip Enable Output timing waveforms for CDP1800-based systems.

#### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{\rm A}=-40$ to $+85^{\circ}$ C, $V_{\rm DD}=5$ V $\pm5\%$ ,

Input  $t_i, t_i = 10$  ns;  $C_L = 50$  pF and 1 TTL Load

		LIMITS							
CHARACTERISTIC				UNITS					
		MIN.†	TYP.•	MAX.					
Read — Cycle Times (Fig. 4)			ъ.						
Address to TPA Setup		100	_						
	tash		}	İ					
Address to TPA Hold		100	T -	_					
	t <sub>AH</sub>								
Access from			500	1000					
Address Change	taa	_	300	1000					
TPA Pulse Width		200							
	t <sub>PAW</sub>	<u> </u>	Ì		ns				
Output Valid from			500	1000	115				
MRD	t <sub>AM</sub>		300	1000					
Access from			500	1000					
Chip Select	tac	_	300	1000					
CEO Delay from			150	300					
TPA LEdge	tca		150	300					
MRD to CEO Delay	t <sub>мс</sub>	75	<del>-</del>	_					

<sup>†</sup>Time required by a limit device to allow for the indicated function.




Fig. 4 - Read-cycle timing waveforms.

<sup>•</sup>Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

# **CDP1826C**

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C,  $V_{DD} = 5$  V  $\pm 5\%$ ,

Input  $t_r, t_t = 10 \text{ ns}$ ;  $C_L = 50 \text{ pF}$  and 1 TTL Load

			LIMITS				
CHARACTERISTIC		CDP1826C					
		MIN.†	TYP.•	MAX.			
Write-Cycle Times (Fig. 5)				-			
Address to TPA Setup,		100					
High Byte	tash	100		_			
Address to TPA Hold	t <sub>AH</sub>	100	_	_			
Address Setup		500	250				
Low Byte	tasl	500	250				
TPA Pulse Width		200	_	_			
	t <sub>PAW</sub>						
Chip Select Setup		700	350	_	ns		
	tcs						
Write Pulse Width		300	200	_			
	t <sub>ww</sub>						
Data Setup		400	200	_			
	t <sub>DS</sub>						
Data Hold		100	50	_			
	t <sub>DH</sub>						

<sup>†</sup>Time required by a limit device to allow for the indicated function.




Fig. 5 - Write-cycle timing waveforms.

<sup>•</sup>Typical values are for  $T_A=25^{\circ}\,\text{C}$  and nominal  $V_{DD}$ .

DATA RETENTION CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C; see Fig. 6

CHARACTERISTIC		TEST CONDI- TIONS			UNITS		
		V <sub>DR</sub> (V)	V <sub>DD</sub> (V)	MIN.	TYP.●	MAX.	
Min. Data Retention Voltage	$V_{DR}$	_	_		2	2.5	V
Data Retention Quiescent Current	l <sub>DD</sub>	2.5	_		5	25	μΑ
Chip Deselect to Data Retention Time	t <sub>CDR</sub>	_	5	600		_	no
Recovery to Normal Operation Time	t <sub>RC</sub>	_	5	600	_		ns
V <sub>DD</sub> to V <sub>DR</sub> Rise and Fall Time	t <sub>r</sub> ,t <sub>f</sub>	2.5	5	1	_	_	μs

<sup>•</sup>Typical values are for  $T_A = 25^{\circ}$  C and nominal  $V_{DD}$ .





Fig. 6 - Low V<sub>DD</sub> data retention timing waveforms.



For the configuration shown, the RAM is mapped into locations 2000-3FFF with wrap-around at 6000-7FFF


6000-7FFF A000-BFFF E000-FFFF

The ROM is mapped into the first page of memory with wrap-around at all pages where MA5.1 = 0.

Note: Any address from MA0-MA5 can be connected to CS/A5 and still contiguously map 64 bytes of RAM — even though the address labels of the RAM do not match those of the CPU, the random access property of the RAM still results in proper operation.

Fig. 7 - A compact microcomputer system without external decoding.

### CDP1831, CDP1831C



# 512-Word x 8-Bit Static Read-Only Memory

#### Features:

- Compatible with CDP1800 and CD4000-series devices
- On-chip address latch
- Interfaces with CDP1802 microprocessor without
- additional components
- Optional programmable location within 64K memory space
- Three-state outputs

The RCA-CDP 1831 and CDP1831C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words x 8 bits and are completely static; no clocks required. They will directly interface with CDP1800-series micro-processors without additional components.

The CDP1831 and CDP1831C respond to 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 512-word block within 64K memory space. The polarity of the high address strobe (TPA), and CS1 and CS2 are user mask-programmable. (See RPP-610, "ROM Sales Policy and Data Programming Instructions").

The Chip-Enable output signal (CEO) goes "high" when the device is selected, and is intended for use an an output disable control for RAM memory in a microprocessor system.

The CDP 1831C is functionally identical to the CDP1831. The CDP1831 has an operating voltage range of 4 to 10.5 volts, and the CDP1831C has an operating voltage range of 4 to 6.5 volts.

The CDP1831 and CDP1831C types are supplied in 24-lead hermetic dual-in-line, side-brazed ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1831C is also available in chip form (H suffix).




Fig. 1 - Functional diagram.

92CS - 27587R3

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD): (All voltage values referenced to V<sub>ss</sub> terminal) CDP1831C . . . . . -0.5 to +7 V INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5 to $V_{DD}$ +0.5 V DC INPUT CURRENT, ANY ONE INPUT ......±10 mA POWER DISSIPATION PER PACKAGE (PD): For $T_A = +60$ to +85°C (PACKAGE TYPE E)..... Derate Linearly at 12 mW/°C to 200 mW For $T_A = +100$ to +125°C (PACKAGE TYPE D) ....... Derate Linearly at 12 mW/°C to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA) PACKAGE TYPE D......55 to + 125°C PACKAGE TYPE E ..... -40 to +85°C STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ......-65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max..... $\pm$ 265°C

**OPERATING CONDITIONS** at  $T_A$  = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDF	1831	CDP1	831C	UNITS	
	Min.	Max.	Min.	Max.	1	
DC Operating Voltage Range	4	10.5	4	6.5	V	
Input Voltage Range	Vss	$V_{DD}$	Vss	V <sub>DD</sub>	1	

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C, Except as noted

	CON	DITIC	NS							
CHARACTERISTIC	Vo	VIN	<b>V</b> <sub>DD</sub>	С	DP1831		С	DP183	1C	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Тур.*	Max.	
Quiescent Device	_	5	5	_	0.01	50	_	0.02	200	μΑ
Current, IDD		10	10	_	1	200	-	_	_	
Output Low Drive	0.4	0,5	5	0.55	_	_	0.55		_	
(Sink) Current, IoL	0.5	0,10	10	1.30		_	_	_	_	
Output High Drive										
(Source) Current,	4.6	0,5	5	-0.35	-	_	-0.35		-	mA
Іон	9.5	0,10	10	-0.65	_	_	_	_	_	
Output Voltage		0,5	5	_	0	0.1	_	0	0.1	
Low-Level, Vol	_	0,10	10		0	0.1	_			
Output Voltage	_	0,5	5	4.9	5	_	4.9	5	_	
High Level, V <sub>он</sub>	_	0,10	10	9.9	10	<u> </u>	_			V
Input Low Voltage,	0.5,4.5	_	5		_	1.5		_	1.5	
VıL	1,9	_	10	_		3	_	_	_	
Input High Voltage,	0.5,4.5	_	5	3.5	_	_	3.5		_	
ViH	1,9	_	10	7	_	_	_	_	I —	
Input Leakage	Any	0,5	5	_	±10 <sup>-4</sup>	±1	_	-	±1	
Current, I <sub>IN</sub>	Input	0,10	10		±10 <sup>-4</sup>	±2	_	-	_	mA
3-State Output										
Leakage Current,	0,5	0,5	5		±10 <sup>-4</sup>	±1	-		±1	
lout	0,10	0,10	10	_	±10 <sup>-4</sup>	±2	1		_	
Input										
Capacitance, C <sub>in</sub>	-	_	-	_	5	7.5	_	5	7.5	pF
Output										
Capacitance, Cout		_			10	15		10	15	
Operating Current,										
1 '		0,5	5		5	10		5	10	mA
1001†		0,10	10		10	20	_			- 0.5

 $<sup>^{\</sup>star}\text{Typical values}$  are for "one"  $T_{A}=25^{\circ}\,\text{C}$  and nominal  $V_{DD}$ 

<sup>†</sup>Outputs open-circuited; cycle time = 2.5  $\mu$ s

# **CDP1831, CDP1831C**

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A=-40$  to  $+85^{\circ}$  C,  $V_{DD}$   $\pm5\%$ , Input  $t_r$ ,  $t_r=10$  ns,  $C_L=50$  pF,  $R_L=200k\Omega$ 

	TEST	LIMITS						
	CONDITIONS		DP183	1	С	CDP1831C		
CHARACTERISTIC	V <sub>DD</sub>				<b></b>		I	UNITS
	(V)	Min.†	Typ.*	Max.	Min.†	Тур.*	Max.	
Access Time from								
Address Change,	5	<u> </u>	850	1000		850	1000	
taa	10	_	350	400	_		_	
Access Time from								
Chip Select,	5	_	700	800	_	700	800	
tacs	10	_	250	300	_	-	l –	
Chip Select Delay,	5	_	600			600	_	
tcs	10		200	300	_		_	
Address Setup Time,	5	50	_	_	50	_	_	
tas	10	25	_	_	_	_	_	
Address Hold Time,	5	150	_	_	150	_	_	ns
tah	10	75	_		<b>—</b>	_	_	
Read Delay, tMRD	5		300	500		300	500	
	10	l —	100	150	_	_	_	
Chip Enable Output								
Delay from Address,	5	-	500	600	_	500	600	
tca	10	-	200	250	l —	_	_	
Bus Contention Delay,	5	_	200	350	_	200	350	
t <sub>o</sub>	10	-	100	150		_	-	
TPA Pulse Width,	5	200	_	-	200	_	_	
t <sub>PAW</sub>	10	70	-	_	_	_	_	

 $<sup>\</sup>uparrow$ Time required by a limit device to allow for the indicated function.  $^*$ Time required by a typical device to allow for the indicated function. Typical values are for  $T_A=25^\circ$ C and nominal  $V_{DD}$ .





Fig. 2 - Timing waveforms.



Dimensions and pad layout for CDP1831CH chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

#### Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1831. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1831 is used with a CDP1800-series microprocessor:

$$t_{AH} = 0.5 t_{c}$$
 $t_{PAW} = 1 t_{c}$ 

MRD occurs one clock period (t<sub>c</sub>) earlier than the address bits MA0-MA7.

where 
$$t_c = \frac{1}{\text{CPU clock frequency}}$$

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.


#### **ORDERING INFORMATION**

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

Package	Suffix Lette
Dual-In-Line Side-Brazed Ceramic	D
Dual-In-Line Plastic	E
Chip	• н

For example, a CDP1831 in a dual-in-line plastic package will be identified as the CDP1831E. A CDP1831C chip will be identified as the CDP1831CH.

# CDP1832, CDP1832C



# 512-Word x 8-Bit Static Read-Only Memory

#### Features:

- Compatible with CDP1800 and CD4000-series devices
- Functional replacement for industry type 2704 512 x 8 EPROM
- Three-state outputs

The RCA CDP1832 and CDP1832C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words x 8 bits and designed for use in CDP1800-series microprocessor systems. (See PD30, "ROM Purchase Policy and Data Programming Instructions.")

The CDP1832 ROM's are completely static; no clocks are required.

A Chip-Select input  $(\overline{CS})$  is provided for memory expansion. Outputs are enabled when  $\overline{CS}$ =0.

The CDP1832 is a pin-for-pin compatible replacement for the industry types 2704 EPROM.

The CDP1832C is functionally identical to the CDP1832. The CDP1832 has a operating voltage range of 4 to 10.5 volts, and the CDP1832C has a operating voltage range of 4 to 6.5 volts.

The CDP1832 and CDP1832C are supplied in 24-lead, hermetic, dual-in-line, side-brazed, ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1832C is also available in chip form (H suffix).




Fig. 1 - Typical CDP1802 microprocessor system.

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )
(Voltage referenced to V <sub>SS</sub> terminal)
CDP18320.5 to +11 V
CDP1832C0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> =-40 to +60°C (PACKAGE TYPE E)
For TA=+60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mV/°C to 200 mW
For T <sub>A</sub> =-55 to +100°C (PACKAGE TYPE D)
For TA=+100 to 125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA=FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D
PACKAGE TYPE E
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max +265°C
OPERATING CONDITIONS AT THE U.S. Product Towns In the Product Towns In t

# OPERATING CONDITIONS at TA=Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	LIMITS							
CHARACTERISTIC	CDF	1832	CDP	UNITS				
	Min.	Max.	Min.	Max.				
DC Operating Voltage Range	4	10.5	4	6.5	V.			
Input Voltage Range	VSS	VDD	VSS	VDD	V.			

### STATIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, VDD $\pm 5\%$ , Except as noted

	CONDITIONS LII						MITS			
				C	DP1832	2	CI	DP1832	С	
CHARACTERISTIC	٧o	VIN	VDD							UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device	_	5	5	_	0.01	50	_	0.02	200	μA
Current, IDD		10	10	_	1	200	_			μ,,
Output Low Drive	0.4	0, 5	5	0.55	_	_	0.55	_	-	
(Sink) Current, IOL	0.5	0, 10	10	1.30	_					mA.
Output High Drive	4.6	0, 5	5	-0.35	_	_	-0.35	_	_	""
(Source) Current, IOH	9.5	0, 10	10	-0.65				_	_	
Output Voltage	-	0, 5	5	_	0	0.1	-	0	0.1	
Low-Level, VOL		0, 10	10	_	0	0.1			_	
Output Voltage	-	0, 5	5	4.9	5	_	4.9	5	_	
High Level, VOH		0, 10	10	9.9	10			_	_	V
Input Low	0.5,4.5		5	_		1.5	_	_	1.5	]
Voltage, V <sub>IL</sub>	1, 9		10	_		3	_		_	
Input High	0.5,4.5	_	5	3.5	_	_	3.5	_	_	
Voltage, V <sub>IH</sub>	1, 9		10	7	_				<u> </u>	
Input Leakage	Any	0, 5	5		±10-4	±1	<b>—</b>	±10-4	±1	
Current, IIN	Input	0, 10	10		±10-4	±2				μΑ
3-State Output Leakage	0, 5	0, 5	5	_	±10-4	±1		±10-4	±1	μ^
Current, IOUT	0, 10	0, 10	10	_	±10-4	±2	<b> </b> -	_		
Input Capacitance,					5	7.5		5	7.5	
CIN					, ,	7.5			7.5	pF
Output Capacitance,					10	15		10	15	l br
COUT				_	'	,,,		10	13	
Operating Device	_	0, 5	5	_	5	10	-	5	10	mA
Current, IDD1†		0, 10	10		10	20			_	'''A

<sup>\*</sup>Typical values are for TA=25°C and nominal VDD.

<sup>†</sup>Outputs open-circuited; cycle time=2.5  $\mu$ s.

#### CDP1832, CDP1832C




Fig. 2 - Functional diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub>=-40 to +85° C, V<sub>DD</sub>  $\pm 5\%$ , Input t<sub>r</sub>,t<sub>f</sub>=10 ns, C<sub>L</sub>=50 pF, R<sub>L</sub>=200 k $\Omega$ 

	TEST							
CHARACTERISTIC	CONDITIONS	CDP1832			С	UNITS		
	V <sub>DD</sub> (V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Access Time From	5	_	850	1000	_	850	1000	
Address Change, tAA	10	_	400	500	_	-	_	
Access Time From Chip	5	_	400	550	_	400	550	ns
Select, tACS	10	_	200	250	_			115
Chip Select Delay, tos	5	_	200	250	<u> </u>	200	250	
Chip Select Delay, tCS	10	_	100	130		_	_	

 <sup>\*</sup> Time required by a typical device to allow for the indicated function. Typical values are for T<sub>A</sub>=25°C and nominal V<sub>DD</sub>.




Fig. 3 - Timing waveforms.

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause V<sub>DD</sub>-V<sub>SS</sub>

to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.


#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage CMOS devices by exceeding the maximum device dissipation.

# CDP1832, CDP1832C




Dimensions and pad layout for CDP1832CH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### **DIMENSIONAL OUTLINES**

# (D) SUFFIX 24-Lead Dual-In-Line Side-Brazed Ceramic Package




#### NOTES:

- 1. Leads within 0.005" (0.13 mm) radius of True Position at maximum material condition.
- 2. Center to center of leads when formed parallel.
- When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).

SYMBOL	INC	HES	NOTE	MILLIMETERS		
STIMBOL	MIN:	MAX.	NOTE	MIN.	MAX.	
Α	1.180	1.220		29.98	30.98	
С	0.085	0.145		2.16	3.68	
D	0.015	0.023		0.39	0.58	
F	0.04	OREF.		1.02 REF.		
G	0.10	0 BSC	1	2.54 BSC		
Ή.	0.030	0.070		0.77	1.77	
J	0.008	0.012	3	0.21	0.30	
K	0.125	0.175		3.18	4.44	
L	0.580	0.620	2	14.74	15.74	
М	_	7°		_	7°	
Р	0.025 0.050			0.64	1.27	
N		24			24	

92CS-30986R1



# CMOS 1024-Word x 8-Bit Static Read-Only Memory

#### Features:

- CDP1833BC is compatible with the CDP1802BC 5 MHz microprocessor
- On-chip address latch
- Interfaces with CDP1800-series microprocessors without additional components
- Optional programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1833, CDP1833C, and CDP1833BC are static 8192-bit mask-programmable CMOS read-only memories organized as 1024-words x 8 bits and are completely static; no clocks are required. They will directly interface with the CDP1800-series microprocessors without additional components.

The CDP1833, CDP1833C, and CDP1833BC respond to a 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 1024-word block within 64k memory space. The polarity of the high-address strobe (TPA), CEI, CS1, and CS2 are user mask-programmable. (See RPP-610, "Sales Policy and Data Programming Instructions", for RCA Custom ROMs).

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1833C and CDP1833BC are functionally identical to the CDP1833. The CDP1833 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1833C and CDP1833BC have a recommended operating voltage range of 4 to 6.5 volts. The CDP1833BC is designed to interface with the CDP1802BC microprocessor.

The CDP1833, CDP1833C, and CDP1833BC are supplied in 24-lead hermetic dual-in-line side-brazed ceramic package (D suffix) and 24-lead dual-in-line plastic package (E suffix). The CDP1833C is also available in chip form (H suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to Vss terminal)
CDP1833
CDP1833C. CDP1833BC
INPUT VOLTAGE HANGE, ALL INPUTS
DC INPOT CORRENT, ANT ONE INPOT
POWER DISSIPATION PER PACKAGE (Pd):
For TA = -40 to +60° C (PACKAGE TYPE E)
For TA = +60 to +85° C (PACKAGE TYPE E)
For TA = -55 to +100°C (PACKAGE TYPE D)
For TA = +100 to 125°C (PACKAGE TYPE D)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Packages)
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D
PACKAGE TYPE E
STORAGE TEMPERATURE RANGE (Tstg)65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max

# OPERATING CONDITIONS at TA = -40° to +85°C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIMITS						
	CDF	1833	CDP1833C,	UNITS				
	Min.	Max.	Min.	Max.				
DC Operating Voltage Range	4	10.5	4	6.5				
Input Voltage Range	Vss	<b>V</b> DD	Vss	VDD	V			




Fig. 2 - Functional diagram.

### STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VDD $\pm$ 5%, Except as noted

		cc	NDITIO	NS			LIN	IITS			
CHARACTERISTIC		Vo	Vin	Vpp		CDP1833	1	CDP183	3C, CDP	1833BC	UNITS
		(V)	(V)	(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	
Quiescent Device Current	lpp		5	5		0.01	50		0.02	200	μΑ
Quicocont Device Current			10	10		1	200				μΛ
Output Low Drive		0.4	0, 5	5	0.8	_	-	0.8	_ ·		
(Sink) Current	lor	0.5	0, 10	10	1.8	_		1 –	_	_	mA
Output High Drive		4.6	0, 5	5	-0.8	_		-0.8		_	""
(Source) Current	Іон	9.5	0, 10	10	-1.8	_	-	_		_	
Output Voltage		-	0, 5	5	_	0	0.1	I	0	0.1	
Low-Level	Vol	_	0, 10	10	_	0	0.1	T -	_	_	
Output Voltage		_	0, 5	5	4.9	5	_	4.9	5	_	
High Level	Vон	_	0, 10	10	9.9	10	_	I	_		v
Input Low		0.5,4.5	_	5		_	1.5	Ι – .	_	1.5	] <b>'</b>
Voltage	VIL	1, 9	_	10	_	_	3	T - \	_		
Input High		0.5,4.5	_	5	3.5	_	_	3.5	_	_	1
Voltage	Vін	1, 9	-	10	7	_				_	
Input Leakage		Any	0, 5	5	_	±10-4	±1		±10-4	±1	
Current	lin	Input	0, 10	10		±10-4	±2	_	<u> </u>	_	
3-State Output		0, 5	0, 5	5	_	±10-4	±1	_	±10-4	±1	μΑ
Current	Іоит	0, 10	0, 10	10	_	±10-4	±2	_	_	_	
Operating Device		_	0, 5	5	_	7	10		7	10	4
Current	IDD1†	_	0, 10	10	_	14	20	_		_	mA
Input Capacitance	Cin	_	_	_		5	7.5	_	5	7.5	25
Output Capacitance	Соит	_				10	15		10	15	pF

<sup>\*</sup> Typical values are for TA = 25° C and nominal VDD.

<sup>†</sup> Outputs open-circuit; cycle time =  $2.5 \mu s$ .




Fig. 3 - Daisy chaining CDP1833's.

#2 masked-programmed for memory locations 040016-07FF16, for address from 0000-07FF16 the RAM would be disabled and the ROM enabled. For locations above 07FF16 the ROM's would be disabled and the RAM enabled.

<sup>&</sup>quot;Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM #1 was maskedprogrammed for memory locations 0000-03FF16 and ROM

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to =85° C, Vob  $\pm$  5%, Input b, tr = 10 ns, CL = 50 pF, RL = 200 k $\Omega$ 

		TEST					LIMITS	;				
CHARACTERISTIC		CONDITIONS	•	CDP1833			CDP1833C			CDP1833BC		
		VDD (V)	Min.#	Тур.•	Max.	Min.#	Typ.•	Max.	Min.#	Typ.•	Max.	
Access Time From		5	_	650	775	_	650	775	_	575	700	
Address Change	taa	10	_	350	425	_	_	-	_	_	_	1
Access Time From		5	_	500	625	_	500	625	_	475	600	1
Chip Select	tacs	10	_	275	310	_	. —	_	_	_	_	1
Chin Calant Dalay	tcs	5	_	250	320	_	250	320	_	250	320	
Chip Select Delay	tes	10	_	125	180	_	_		_	_		1
Address Setup Time	tas	5	75	50	_	75	50	_	75	50		1
Address Setup Time	LAS	10	40	25	_	_	_	_	_	_	_	1
Address Hold Time		5	100	75		100	75	_	75	50	_	1
Address Hold Time	tan	10	50	30	_	_	_	_	-	_	-	1
Dood Dolov		5	_	400	500	T -	400	500	_	400	500	ns
Read Delay	tMRD	10	_	200	275	_	_	_	_	_	_	1
Chip Enable Output		5	_	120	170	_	120	170	_	120	170	1
Delay from Address	<b>t</b> CA	10	_	70	100	_	_	_	_	_	_	1
Due Contentian Delay		5	_	220	270	_	220	270	_	220	270	1
Bus Contention Delay	to	10	T -	130	150	_	_	_	_	_	_	1
TPA Pulse Width	4	5	200	_	_	200	_	_	175	_	<b>—</b>	1
IFA Puise Wigth	tPAW	10	70	_	_	_	_	_	_	_	_	
Chip Enable In to Chip Enable Out		5	_	200	250		200	250	_	200	250	
Delay	tceio	10	_	100	150	_	-	_	_	_	-	

- # Time required by a limit device to allow for the indicated function.
- Time required by a typical device to allow for the indicated function. Typical values are for TA = 25° C and nominal voltages.





Fig. 4 - Timing waveforms.



Dimensions and pad layout for CDP1833CH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

#### Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1833. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1833 is used with a CDP1800-series microprocessor.

tan = 0.5 tc tPAW = 1 tc

MRD occurs one clock period (tc) earlier than the address bits MA0-MA7.

where to = CPU clock frequency The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device. **Suffix Letter** 


Package Dual-in-Line Side Brazed Ceramic

D Ε

Dual-in-Line Plastic

For example, a CDP1833 in a dual-in-line plastic package will be identified as the CDP1833E. A CDP1833C chip will be identified as the CDP1833CH.

# CDP1834, CDP1834C



# 1028-Word x 8-Bit Static Read-Only Memory

#### **Features**

- Industry pin compatible
- Three-state outputs

The RCA-CDP1834 and CDP1834C are 8192-bit mask-programmable CMOS read-only memories organized as 1024-words x 8-bits and designed for use in CDP1800-series microprocessor systems. The CDP1834-series ROM's are completely static; no clocks are required.

Two Chip-Select inputs (CS1, CS2) are provided for memory expansion. The polarity of each Chip-Select is user mask-programmable. (See PD30. "ROM Purchase Policy and

Data Programming Instructions"). The CDP1834-series is pin-compatible with industry type 2708 EPROM. The CDP1834C is functionally identical to the CDP1834. The CDP1834 has a recommended operating voltage range of 4 to 10.5 volts and the CDP1834C has a recommended operating voltage range of 4 to 6.5 volts. The CDP1834 and the CDP1834C are supplied in 24-lead dual-in-line ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1834C is also available in chip form (H suffix).




Fig. 1 - Typical CDP1802 microprocessor system.

#### **RCA CMOS LSI Products**

#### CDP1834, CDP1834C

#### MAXIMUM RATINGS. Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD): (All voltage values referenced to VSS terminal) CDP1834C ......-0.5 to +7 V POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): PACKAGE TYPE D ......-55 to +125°C PACKAGE TYPE E ......-40 to +85° C STORAGE TEMPERATURE RANGE (Tstg).....-65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16  $\pm$  1/32 inch (1.59  $\pm$  0.79 mm) from case for 10 s max. +265° C +265° C

# STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C, VDD 5%, Except as noted

		СО	NDITIO	NS	LIMITS						
CHARACTERISTIC		٧o	VIN	V <sub>DD</sub>		CDP183	4	(	CDP1834	С	UNITS
		(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device Current	DD		5	5	_	0.01	50	*****	0.02	200	μΑ
			10	10		1	200				
Output Low, Drive		0.4	0, 5	5	0.8		_	0.8	-	-	
(Sink) Current	lOL	0.5	0, 10	10	1.8		_		_	_	mA
Output High Drive		4.6	0, 5	5	-0.8	_	_	-0.8	_		
(Source) Current	ЮН	9.5	0, 10	10	-1.8	_		_	-	·	
output Voltage Low-Level VOL	VOL		0, 5	5	_	0	0.1	_	0	0.1	
Cutput Voltage Low-Level	·OL		0, 10	10		0	0.1	_			
Output Voltage High Level	νон		0, 5	5	4.9	5	_	4.9	5	-	
	чон	_	0, 10	10	9.9	10		_	_	_	v
Input Low Voltage	VIL	0.5, 4.5	_	5	_	_	1.5	-		1.5	•
mpat con ronage		1, 9	_	10	_		3	-	_	_	
Input High Voltage	VIH	0.5, 4.5	_	5	3.5	_	-	3.5	_	-	
		1, 9	_	10	7	_		_			
Input Leakage Current	liN.	Any	0, 5	5	_	-	±1	_	-	±1	
input Leakage Current	- 114	Input	0, 10	10	-	_	±2			-	μА
3-State Output		0, 5	5	5	_	-	±1		-	±1	μΛ
Leakage Current	IOUT	0, 10	10	10	_	_	±2	_	- 1	_	
Input Capacitance	CIN				_	5	7.5	_	5	7.5	pF
Output Capacitance	COUT			_		10	15		10	15	ν,
Operating Device Current	IDD1+		0, 5	5	_	7	10		7	10	mA
Operating Device Current	יוטטי	_	0, 10	10	_	14	20	_	-	-	

<sup>\*</sup>Typical values are for TA = 25°C and nominal VDD.

<sup>†</sup>Outputs open-circuited; cycle time = 2.5  $\mu$ s.

# CDP1834, CDP1834C

**OPERATING CONDITIONS** at T<sub>A</sub> = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDF	1834	CDP	UNITS	
	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	
Input Voltage Range	VSS	VDD	VSS	V <sub>DD</sub>	]

## DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to + 85°C, $V_{DD} \pm 5\%$ , Input $t_r$ , $t_f$ = 10 ns, $C_L$ = 50 pF, $R_L$ = 200 k $\Omega$

	TEST							
	CONDITIONS	CDP1834			CDP1834C			
CHARACTERISTIC	V <sub>DD</sub> (V)	Min.	Тур.*	Max.	Min.	Typ.*	Max.	UNITS
Access Time from Address Change,	5		575	750	-	575	750	ns
t <sub>AA</sub>	10	<u> </u>	350	425	_	_	_	119
Access Time from Chip Select,	5	l –	600	700	_	600	700	ns
tACS	10	_	325	410	-	_		113
Chip Select Delay,	5	_	480	580	_	480	580	ns
tcs	10		250	340	_	_	_	110

<sup>\*</sup>Typical values are for TA = 25°C and nominal VDD.




Fig. 2 - Timing waveforms.





Fig. 3 - Functional diagram.

### CDP1834, CDP1834C



Dimensions and pad layout for CDP1834CH chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### **OPERATING & HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling pratices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits".

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — VSS to exceed the absolute maximum

#### rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

## **CDP1835C**

### **Objective Data**

#### .VDD - TPA MA5 - CEI 21 MA4 -CSI MA3 CS2 MA2 MRD MAI. -CEO -BUS7 MA O -BUS6 BUS O -BUS5 BUS2 -BUS4 BUS3 ٧ss TOP VIEW 9208-33188 Terminal Assignment

# CMOS 2048-Word x 8-Bit Static Read-Only Memory

#### Features:

- Compatible with CDP1800- and CD4000-series devices
- On-chip address latch
- Interfaces with CDP1800-series microprocessors (f<sub>CL</sub> ≤ 5 MHz) without additional components
- Optional programmable location within 64K memory space
- 3-state outputs

The RCA CDP1835C is a 16384-bit mask-programmable CMOS read-only memory organized as 2048 words x 8 bits and is completely static; no clocks required. It will directly interface with CDP1800-series microprocessors that have clock frequencies up to 5 MHz without additional components.

The CDP1835C responds to 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 2048-word block of 64K memory space. The polarity of the high address strobe (TPA), CEI, CS1 and CS2 are user mask-programmable.

(See Data Programming Instructions in this data sheet.) The Chip-Enable output signal (CEO) is "high" when the

device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1835C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1835C is supplied in 24-lead hermetic dual-in-line side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800 Series microprocessor system.

#### **CDP1835C**

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD): (All voltage values referenced to Vss terminal) DC INPUT CURRENT, ANY ONE INPUT ......±10 mA POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): STORAGE TEMPERATURE RANGE (Tstg) ......-65 to + 150° C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max.....+265° C

#### **OPERATING CONDITIONS** at $T_A = Full \ Package \ Temperature$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		IITS I835C	UNITS
	MIN.	MAX.	
DC Operating Voltage Range	4	6.5	,,
Input Voltage Range	V <sub>ss</sub>	V <sub>DD</sub>	1




Fig. 2 — Functional diagram.

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C,  $V_{DD} \pm 5^{\circ}$ %, except as noted

		Ç	TEST ONDITIONS	s					
CHARACTERISTIC		<b>V</b> o	Vin	V <sub>DD</sub>		CDP1835C		UNITS	
		(V)	(V)	(V)	MIN.	TYP.*	MAX.		
Quiescent Device Current	DD		5	5	_	5	50	μΑ	
Output Low Drive (Sink) Current	loL	0.4	0,5	5	0.8	1.6		mA	
Output High Drive (Source Current)I	он	4.6	0,5	5	-0.8	-1.6	_		
Output Voltage Low-Level V	OL.		0,5	5	_	0	0.1	V	
Output Voltage High-Level V	он	-	0,5	5	4.9	5	_		
Input Low Voltage	VIL	0.5,4.5		5	_	_	1.5	v	
Input High Voltage	Vін	0.5,4.5	_	5	3.5		_	1 °	
Input Leakage Current (Any Input)	IIN		0,5	5			±1		
3-State Output Leakage Current Io	DUT	0,5	0,5	5			± 2	μΑ	
Input Capacitance C	Din				_	5	7.5	pF	
Output Capacitance Co	DUT		_		_	10	15		
Operating Device Current Ion	PER		0,5	5		5	10	mA	

<sup>\*</sup>Typical values are for  $T_{\text{A}}=25^{\circ}\,\text{C}$  and nominal  $V_{\text{DD}}.$ 

# **DYNAMIC ELECTRICAL CHARACTERISTICS** at $T_A = -40~to + 85^{\circ}$ C, $V_{DD} \pm 5\%$ , Input $t_t$ , $t_t = 10$ ns, $C_L = 100~pF$ , 1 TTL Load

		TEST		LIMITS		
CHARACTERISTIC		CONDITIONS		CDP1835C		UNITS
		V <sub>DD</sub> (V)	MIN.†	TYP.*	MAX.	
Access Time from Address Change	t <sub>AA</sub>	5	_	_	550	
Chip Select Delay	tcs	5	_		200	1
Address Setup Time	tas	5	50	_		7
Address Hold Time	t <sub>AH</sub>	5	70	_	-	1
Output Active from MRD	t <sub>MRD1</sub>	5	_	_	100	]
Output Valid from MRD	t <sub>MRD2</sub>	5		_	600	ns
Output Active from TPA	t <sub>TPA1</sub>	5	_		100	]
Output Valid from TPA	t <sub>TPA2</sub>	5	_	_	60	
Chio Enable Output Delay from Address	t <sub>CA</sub>	5			100	]
Bus Contention Delay	t₀	5	_		200	]
TPA Pulse Width	t <sub>PAW</sub>	5	125			]
Chip Enable In to Chip Enable Out Delay	t <sub>CEIO</sub>	5	_	-	100	1

<sup>\*</sup>Typical values are for  $T_A=25^{\circ}\,\text{C}$  and nominal  $V_{DD}.$ 

 $<sup>\</sup>blacksquare$ Outputs open circuited; cycle time = 1  $\mu$ s.

<sup>†</sup>Time required by a limit device to allow for the indicated function.

#### **CDP1835C**




Fig. 3 — Timing waveforms.

#### Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1835C. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when

the CDP1835C is used with a CDP1800-series micro-processor.

$$t_{AH} = 0.5 t_{c}$$

t<sub>PAW</sub> = 1.0 t<sub>c</sub>
MRD occurs one clock period (t<sub>c</sub>) earlier than the address bits MA0-MA7.

where 
$$t_c = \frac{1}{CPU \ clock \ frequency}$$




Fig. 4 — Daisy chaining CDP1835C.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-07FF<sub>16</sub> and ROM No. 2 masked-programmed for memory locations

0800<sub>16</sub>-OFFF<sub>16</sub>, for addresses from 0000-0FFF<sub>16</sub>, the RAM would be disabled and the ROM enabled. For locations above 0FFF<sub>16</sub>, the ROMS s would be disabled and the RAM enabled.

#### **ROM ORDERING INFORMATION**

All RCA mask-programmable ROMs are custom-ordered devices. ROM program patterns can be submitted to RCA by using master device (ROM, PROM or EPROM), a floppy diskette generated on an RCA development system, or computer punch cards.

For detailed instructions, refer to the ROM Information Sheet for the CDP1835C and publication "Sales Policy and Data Programming Instructions," RPP-610. (Note polarity options, columns 41 and 42, Part B, on the CDP1835C ROM Information Sheet must be blank).


	nputer punch		ion de	velopine	ont sy	316111			ion She				i tille OL	7 1000	JAON
					RO	M IN	FORMATI	ON SH	EET						
				How is	RON	/l patt	tern being	submit	tted to I	RCA?					
		check one	Flopp	puter Ca by Diske er Devic	ette	ROM)	□ (c	omple	ete part ete parts ete parts	s A, B,	C, D, a				
			Custo	mer Na	me (s	tart a	t left)								
4	6-30		$\prod$	$\Box \bot$	Ш			П	Ш	$\Pi$	$\coprod$	]			
PART	35-54		Ш	$\Pi$	$\prod$	$\prod$	Ш	$\prod$	Ш			Addı	ress or	Division	n
٩	59-63		R	CA Cust	tom N	lumbe	er (Obtaine	d fron	n RCA	Sales C	ffice)				
	65-71		$\prod$	RO	М Ту	pe (w	ithout CD	prefix	x), e.g.	1835C					
8	ROM TYPE	Pin					Circ ch column when logic	(Sing		r Indica	ates No				
PART		Functions	CS1	CS2	I	T	CEI	TPA	A15	A14	A13	A12	A11	A10	A9
PA	CDP1835C Polarity Opt	ions	PNX	PNX	N	,	( PX	PN	PNX	PNX	PNX	PNX	PNX		
	Column #		28	29	30	3	1 32	34	36	37	38	39	40	41	42
PART C	Positive o	r Negative L	ogic?				Startin	g addı	ress of	ROM p	attern i	n Hex.			
	_														
	3	r device is si		d,			If a diske					e of			
		of ROM/PR					RCA Dev		•	item us	eu.	Į	□ CDI	P18S00	7
ш	of data ble	nd last addre ock in the	388			u.	Specify:	Track		<del>-,</del>			CDI		-
FR	Mostor Do						opecity.	HAUK	# I	1			Specify	· File M	ame.
A	Waster De	evice (in Hex	).			ART	Software		<u> </u>	<b>-</b> l			check		arric.

(check one)

☐ ROM SAVE ☐ SAVE PROM

☐ MEM SAVE

☐ SAVE PROM



92CL - 3525

#### Sample Card-Deck Printout

#### Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, or CDP18S008) and supply a track number or file name, If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that shown on the Sample Card-Deck Printout with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

#### **Master-Device Method**

Data may be submitted on a master ROM, PROM, or EPROM device. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specifiy the master device type; RCA will select Intel types 1702, 2332A, 2704, 2708, 2716, 2732, 2758, Supertex CM3200, TI 4732, Motorola MCM68732, and Motorola MCM68A332, or their equivalents as well as RCA type CDP18U42. If more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets. If the master-device is smaller than 2K bytes, the starting address of each master-device must be clearly identified.

## **CDP1837C**

# **Objective Data**

#### V<sub>D</sub>D - TPA MA6 23 22 CEI MA4 2 МΔЗ 20 CS2 MRD MA2 19 CEO MAO 17 BUS7 BUS 0 16 BUS6 BUSI 15 BUS5 BUS4 -BUS3 Vss TOP VIEW 92CS - 28889R2 TERMINAL ASSIGNMENT

# 4096-Word x 8-Bit Static Read-Only Memory

#### Features:

- On-chip address latch
- Interfaces with CDP1800-series microprocessors (fclock ≤ 5 MHz) without additional components
- Optional programmable location within 64K memory space
- Three-state outputs

The RCA-CDP1837C is a 32768-bit mask-programmable CMOS read-only memory, organized as 4096 words x 8 bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors, having clock frequencies up to 5 MHz, without additional components.

The CDP1837C responds to a 16-bit address multiplexed on 8 address lines. Address latches are provided on chip for storing the high byte address data. By mask option, this ROM can be programmed to operate in any 4096-word block of 64-K memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.

(See RPP-610, "Sales Policy and Data Programming Instructions", for RCA custom ROM's).

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.

The CDP1837C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1837C is supplied in 24-lead heremetic dual-inline side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).




Fig. 1 - Typical CDP1800 Series microprocessor system.

# **CDP1837C**

#### MAXIMUM RATING, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD): (All voltages referenced to Vss terminal)	
CDP1837C	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
For TA = +60 to +85°C (PACKAGE TYPE E)	
For TA = -55 to +100°C (PACKAGE TYPE D)	
For TA = +100 to +125°C (PACKAGE TYPE D)	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	•
For TA = FULL PACKAGE-TEMPERATURE RANGE	
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125°C
PACKAGE TYPE E	
STORAGE TEMPERATURE RANGE (Tstg)	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265° C

#### OPERATING CONDITIONS at TA = FULL PACKAGE-TEMPERATURE RANGE

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM	ITS	
	CDP1	UNITS	
	MIN.	MAX.	
Supply-Voltage Range	4	6.5	v
Recommended Input Voltage Range	Vss	VDD	




Fig. 2 - Functional block diagram.

#### STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VdD $\pm$ 5%, except as noted

	со	NDITIO	NS		UNITS			
CHARACTERISTIC				c				
		Vo (V)	Vin (V)	VDD (V)	Min.	Тур.*	Max.	
Quiescent Device Current .	loo		0, 5	5		5	50	μΑ
Output Low Drive (Sink) Current	lor	0.4	0, 5	5	0.8	1.6	_	
Output High Drive (Source) Current	Юн	4.6	0, 5	5	-0.8	-1.6	_	mA
Output Voltage Low-Level	Vol		0, 5	5	_	0	0.1	
Output Voltage High-Level	Vон	_	0, 5	5	4.9	5		] ,,
Input Low Voltage	VIL	0.5, 4.5	_	5	_	_	1.5	V
Input High Voltage	Vін	0.5, 4.5		5	3.5	_		
Input Current	lin	_	0, 5	5	_	_	±1	
3-State Output Leakage Current	Іоит	0, 5	0, 5	5	_	_	±2	μΑ
Operating Current, 1 MHz	IDD1●	_	0, 5	5	_	5	10	mA
Input Capacitance	Cin	_	_	_	_	5	7.5	
Output Capacitance	Соит	_			_	10	15	pF

<sup>\*</sup>Typical values are for TA = 25°C and nominal VDD.

<sup>•</sup>Outputs open circuited; cycle time 1 μs.




Fig. 3 - Daisy chaining CDP1837C's.

"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-07FF16

and ROM No. 2 masked-programmed for memory locations 080016-0FFF16, for addresses from 0000-0FFF16, the RAM would be disabled and the ROM, enabled. For locations above 0FFF16, the ROM's would be disabled and the RAM enabled.

#### **CDP1837C**

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, Vob +5%, Input tr, tr = 10 ns, CL = 100 pF, and 1 TTL Load

			LIMITS			
CHARACTERISTIC		CDP	UNITS			
		CONDITIONS VDD (V)	Min.# Max.			
Access Time from Address Change	taa	5	_	550		
Chip Select Delay	tcs	5		200		
Address Setup Time	tas	5	50	_	1	
Address Hold Time	tah	5	70	_		
Read Delay	tMRD	5	_	200	ns	
Chip Enable Output Delay from Address	tca	5	_	100		
Bus Contention Delay	to	5		200		
TPA Pulse Width	tpaw	5	125	_	]	
Chip Enable In to Chip Enable Out Delay	tceio	5	_	100	1	

<sup>#</sup> Time required by a limit device to allow for the indicated function.




Fig. 4 - Timing diagram.

#### Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1837C. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1837C is used with a CDP1800-series microprocessor.

MRD occurs one clock period (t<sub>c</sub>) earlier than the address bits MA0-MA7.

# **CDP1837C**

#### **ORDERING INFORMATION**

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

# Package Dual-in-Line Side Brazed Ceramic Dual-in-Line Plastic

**Suffix Letter** 

D E

For example, a CDP1837AC in a dual-in-line plastic package will be identified as the CDP1837ACE.

#### **ROM Ordering Information**

All RCA mask-programmable ROM's are custom ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM, or EPROM), floppy diskette generated on a RCA Development System, or computer punch cards.

For detailed instructions refer to the ROM Information Sheet for the CDP1837C and publication RPP-610 "Sales Policy and Data Programming Instructions" for RCA custom ROM's. (Note: Polarity options, columns 40, 41, and 42 on the CDP1837C ROM Information Sheet must be left blank).

#### **ROM Information Sheet**

How is ROM	pattern	being	submitted	to	RCA?
------------	---------	-------	-----------	----	------

check one Computer Cards

☐ (Complete parts B, C, and D)☐ (Complete parts A, B, C, D, and F)☐

Floppy Diskette


Master Device (PROM) (Complete parts A, B, C, D, and E)

		Customer Name (start at left)
	6-30	
RTA	35-54	Address or Division
PART	59-63	RCA Custom Number
	65-71	ROM Type (without CDP prefix)

CDP1837C Polarity Options PNX PNX P, N X PX PN PNX PNX PNX PNX														
	/	CS1	CS2	MRD	_	CE1	ТРА	A15	A14	A13	A12	A11	A10	A9
PAR		PNX	PNX	P, N	x	PX	PN	PNX	PNX	PNX	PNX			
	Column #	28	29	30	31	32	34	36	37	38	39	40	41	42

PART (	Positive or Negative Logic? POS or NEG		Starting address of ROI	M pattern in Hex.
PARTE	If a master device is submitted, state type or ROM/PROM:  Starting and last address of data block in the Master Device (in Hex).	PARTF	If a diskette is submitted, of RCA Development System  CDP18S005  Specify: Track #  Software program used: (check one)  ROM SAVE	used.  CDP18S007  CDP18S008  Specify: File Name:  Software program used: (check one)  MEM SAVE
			☐ SAVE PROM	□ SAVE PROM

# 1800-Series Pheripherals Technical Data



# **CMOS Programmable I/O Interface**

#### Features:

- 20 Programmable I/O Lines
- Programmable for Operation in Four Modes: Input
   Output
   Bidirectional
   Bit-programmable
- Operates in Either I/O or Memory Space

The RCA CDP1851 and CDP1851C are CMOS programmable two-port I/Os designed for use as general-purpose I/O devices. They are directly compatible with CDP1800 series microprocessors functioning at maximum clock frequency. Each port can be programmed in either byte-I/O or bit-programmable modes for interfacing with peripheral devices such as printers and keyboards.

Both ports A and B can be separately programmed to be 8 bit input or output ports with handshaking control lines, RDY and STROBE. Only port A can be programmed to be a bidirectional port. This configuration provides a means for communicating with a peripheral device or microprocessor system on a single 8 bit bus for both transmitting and receiving data. Handshaking signals are provided to maintain proper bus access control. Port A handshaking

lines are used for input control and port B handshaking lines are used for output; therefore port B must be in the bit-programmable mode where handshaking is not used.

Ports A and B can be separately bit programmed so that each individual line can be designated as an input or output line. The handshaking lines may also be individually programmed as input or output when port A is not in bidirectional mode.

The CDP1851 has a supply-voltage range of 4 to 10.5 V, and the CDP1851C has a range of 4 to 6.5 V. Both types are supplied in 40-lead dual-in-line plastic (E suffix) or hermetic ceramic (D suffix) packages. The CDP1851C is also available in chip form (H suffix).

#### **CDP1851 Programming Modes**

	(8)	(2)	(8)	(2)
	Port A	Port A	Port B	Port B
Mode	Data Pins	Handshaking Pins	Data Pins	Handshaking Pins
Input	Accept input data	READY, STROBE	Accept input data	READY, STROBE
Output	Output data	READY, STROBE	Output data	READY, STROBE
Bidrectional	Transfer input/	Input handshaking	Must be	Output handshaking
(Port A only)	output data	for Port A	previously set to	for Port A
			bit-programmable mode	
Bit-	Programmed	Programmed	Programmed	Programmed
Programmable	individually as	individually as	individually as	individually as
	inputs or outputs	inputs or outputs	inputs or outputs	inputs or outputs

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
(Voltage referenced to V <sub>SS</sub> Terminal) CDP1851	-0.5 to +11 V
CDP1851C	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
For TA = +60 to +85°C (PACKAGE TYPE E)	Derate Lineary at 12 mW/°C to 200 mW
For TA = -55 to 100°C (PACKAGE TYPE D)	
For TA = +100 to +125°C (PACKAGE TYPE D)	Derate Lineary at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Type) .	40 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D, H	55 to +125°C
PACKAGE TYPE E	
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

# OPERATING CONDITIONS at $T_A$ = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDP	1851	CDP1	UNITS	
	MIN.	MAX.	MIN.	MAX.	
DC Operating Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	Vss	V <sub>DD</sub>	Vss	VDD	<b>'</b>




Fig. 1 - Functional diagram for CDP1851 and CDP1851C.

#### STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C, $V_{DD} \pm 5\%$ , Except as noted

		СО	NDITIO	NS			LIN	NITS			
CHARACTERISTIC	;	Vo	VIN	VDD		CDP1851	1		DP1851	С	UNITS
		(V)	(V)	(V)	Min.	Typ.•	Max.	Min.	Typ.	Max.	
Quiescent Device Current	IDD	_	0, 5	5	_	0.01	50	_	0.02	200	
Gulescent Device Current	.00		0, 10	10		1	200				μΑ
Output Low Drive		0.4	0, 5	5	1.6	3.2	_	1.6	3.2	_	
(Sink) Current	IOL	0.5	0, 10	10	2.6	5.2	_	_		_	4
Output High Drive		4.6	0, 5	5	-1.15	-2.3	_	-1.15	-2.3	_	mA
(Source) Current	ІОН	9.5	0, 10	10	-2.6	-5.2	_	_	_	_	
Output Voltage		_	0, 5	5	_	0	0.1	_	0	0.1	
Low-Level	VOL‡	_	0, 10	10	_	0	0.1	_	_		
Output Voltage		[ <del>-</del>	0, 5	5	4.9	5	_	4.9	5	_	
High Level	∨он‡	_	0, 10	10	9.9	10	-	_	_	_	v
Input Low Voltage	VIL	0.5, 4.5	_	5	_	_	1.5	<u> </u>	_	1.5	· ·
mput Low voltage	* 1	0.5, 9.5	_	10		_	3				
Input High Voltage	VIH	0.5, 4.5	_	5	3.5	_	_	3.5	_	_	
mput mgn voltage	*10	0.5, 9.5	_	10	7		_		1		
Input Leakage Current	IIN	Any	0, 5	5	_	_	±1	_	_	±1	
mput Leakage Current	1114	Input	0, 10	10	_		±2	_			μΑ
3-State Output Leakage		0, 5	0, 5	5	_	_	±1	_		±1	μΑ
Current	IOUT	0, 10	0, 10	10	_	_	±1	-		_	
Operating Current	IDD1 <sup>A</sup>	_	0, 5	5	_	1.5	3	_	1.5	3	mA
	וטטי	<u> </u>	0, 10	10		-6	12		_		IIIA
Input Capacitance	CIN				_	5	7.5		5	7.5	pF
Output Capacitance	COUT	I —	_			10	15		10	15	l br

<sup>\*</sup>Typical values are for TA = 25°C and nominal VDD.

#### **FUNCTIONAL DESCRIPTION**

The CDP1851 has four modes of operation: input, output, bidirectional, and bit-programmable. Port A is programmable in all modes; port B is programmable in all but the bidirectional mode. A control byte must be loaded into the control register to program the ports. In the input and output modes, each port has two handshaking signals, STROBE and RDY. In the bidirectional mode, port A has four handshaking signals: A RDY and A STROBE for input, B RDY and B STROBE for output. If port A is programmed in the bidirectional mode, port B must be programmed in the bit-programmable mode. Each terminal of port A or B may be individually programmed for input or output in the bit-programmable mode. Since handshaking is not used in this mode, the RDY and STROBE lines may also be used for bit-programming if port A is not in the bidirectional mode.

#### **Input Mode**

When a peripheral device has data to input, it sends a

STROBE pulse to the PIO. The leading edge of this pulse clears the RDY line, inhibiting further transmission from the peripheral. The trailing edge of the STROBE pulse latches the data into the PIO buffer register and also activates the INT line to signal the CPU to read this data. The INT pin can be wired to the INT pin of the CPU or the EF lines for polling. The CPU then executes an input or a load instruction, depending on the mapping technique used. In either case the proper code must be asserted on the RAO, RA1, and CS lines to read the buffer register (see Table VI).

The NT line is deactivated on the leading edge of TPB. The trailing edge of TPB sets the RDY line to signal the peripheral that the port is ready to be loaded with new data. If RDY is low when the input mode is entered (i.e. after a reset), a "dummy" read must be done to set RDY high and signal the peripheral device that the port is ready to be loaded.

 $<sup>^{\</sup>ddagger}I_{OL} = I_{OH} = 1 \,\mu\text{A}.$ 

<sup>△</sup>Operating current is measured at 200 kHz for V<sub>DD</sub> = 5 V and 400 kHz for V<sub>DD</sub> = 10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

#### **FUNCTIONAL DESCRIPTION (Cont'd)**

#### **Output Mode**

A peripheral STROBE pulse sent to the PIO generates an interrupt to signal the CPU that the peripheral device is ready for data. The CPU executes the proper output or store instruction. Data are than read from memory and placed on the bus. The data are latched into the port buffer at the end of the window when RE/WE = 0 and WR/RE = 1. The RDY line is also set at this time, indicating to the peripheral that there is data in the port buffer. The INT line is deactivated at the beginning of the window. After the peripheral reads valid port data, it can send another STROBE pulse, clearing the RDY line and activating the INT line as in the input mode.

#### **Bidirectional Mode**

This mode programs port A to function as both an input and output port. The bidirectional feature allows the peripheral to control port direction by using both sets of handshake signals. The port A handshaking pins are used to control input data from peripheral to PIO, while the port B handshaking pins are used to control output data from PIO to peripheral. Data are transferred in the same manner as the input and output modes. Since A INT is used for both

input and output, the status register must be read to determine what condition caused A INT to be activated (see Table V).

#### **Bit—Programmable Mode**

This mode allows individual bits of port A or port B to be programmed as inputs or outputs. To output data to bits programmed as outputs, the CPU loads a data byte into the 8 bit port as in the output mode (no handshaking). Only bits programmed for outputs latch this data. Data must be stable when reading from bits programmed as inputs, since the input bits do not latch. When the CDP1851 inputs data to the CPU the CPU also reads the output bits latched during the last output cycle. The RDY and STROBE lines may be used for I/O by using the STROBE/RDY I/O control byte in table II. An additional feature available in the bit-programmable mode is the ability to generate interrupts based on input/output byte combinations. These interrupts can be programmed to occur on logic conditions (AND, OR, NAND, and NOR) generated by the eight I/O lines of each port (The STROBE and RDY lines cannot generate interrupts).




Fig. 2 - Memory space I/O. This configuration allows up to four CDP1851s to occupy memory space 8XXX with no additional hardware (A4 - A5 and A6 - A7 are used as RAO and RA1 on the third and fourth PIO's).

#### **PROGRAMMING**

#### 1. Initialization and Controls

The CDP1851 PIO must be cleared by a low on the CLEAR input during power-on to set it for programming. Once programmed, modes can be changed without clearing except when exiting the bit-programmable mode. A low on the CLEAR input sets both ports to the input modes, disables interrupts, unmasks all bit-programmed interrupt bits, and resets the status register, A RDY, and B RDY.

#### 2. Mode Setting


The control register must be sequentially loaded with the appropriate mode set control bytes in order as shown in table I (i.e. input mode then output mode, etc.). Port A is set with the SET A bit = 1 and port B is set with the SET B bit = 1. If a port is set to the bit-programmable mode, the bit-programming control byte from table II must be loaded. A bit is programmed for output with the I/O bit = 1 and for input with the I/O bit = 0. The STROBE and RDY lines may be programmed for input or output with the STROBE/RDY control byte of

table II. Input data on the STROBE and RDY lines is detected by reading the status register. When using the STROBE or RDY lines for output, the control byte must be loaded every time output data is to be changed. To program logical conditions that will generate an interrupt, the interrupt control byte of table III must be loaded. An interrupt mask of the eight I/O lines may be loaded next, if bit D4 (mask follows) of the interrupt control byte = 1. The I/O lines are masked if the corresponding bit of the interrupt mask register is 1, otherwise it is monitored. Any combination of masked bits are permissable, except all bits masked (mask = FF).

#### 3. INT Enable/Disable

To enable or disable the  $\overline{\text{INT}}$  line in all modes, the interrupt ENABLE/DISABLE byte must be loaded (see Table IV). Interrupts can also be detected by reading the status register see table V. All interrupts should be disabled when programming or false interrupts may occur. The  $\overline{\text{INT}}$  outputs are open drain NMOS devices that allow wired ORing (use 10K pull-up registers).

#### A FLOW CHART GUIDE TO CDP1851 MODE PROGRAMMING



**TABLE I** [RA1=0, RA0=1]

MODE SET	7	6	5	4	3	2	1	0
Input	0	0	Х	Set B	Set A	Х	1	1
Output	0	1	х	Set B	Set A	Х	1	1
Bit-Programmable	1	1	х	Set B	Set A	Х	1	1
Bidirectional	1	0	х	Set B	Set A	х	1	1 .

<sup>\*</sup> Modes should be set in order as shown in Table I

If either port is set for bit-programmable mode, the two following control bytes should immediately follow:

TABLE II [RA1=0, RA0=1]

Bit-Programming	7	6	5	4	3	2	1	0
	1/07	1/06	1/05	1/04	1/03	1/02	1/01	1/00
STROBE/RDY I/O Control	D7	D6	D5	D4	D3	D2	D1	D0

 $\triangle$ Output = 1

 $\Delta$ Input = 0

- (D1) 0 = Port A, 1 = Port B
- (D2) 0 = No change to RDY line function, 1 = Change per bit (D6)
- (D3) 0 = No change to STROBE line function, 1 = Change per bit (D7)
- (D4) RDY line output data
- (D5) STROBE line output data
- (D6) RDY line used as:

Output ≈ 1

Input = 0

(D7) STROBE line used as:

Output = 1

Input = 0

If interrupts will be used for either bit-programmed port, the following control bytes should be loaded:

TABLE III [RA1=0, RA0=1]

-	<del></del>		<del> </del>						T
	INTERRUPT CONTROL	7	6	5	4	3	2	1	0
	Logical Conditions and Mask	0	D6	D5	D4	D3	1	0	1

(D3) 0 = Port A, 1 = Port B

(D4) 0 = No change in mask, 1 = Mask follows (See TABLE IIIa)

(D5) (D6) 0, 0 = NAND; 1, 0 = OR; 0, 1 = NOR; 1, 1 = AND

#### TABLE IIIa [RA1=0, RA0=1]

INTERRUPT CONTROL	7	6	5	4	3	2	1	0
Mask Register	B7	B6	B5	B4	B3	B2	B1	B0
(Ir D4 = 1)	Mask	Mask	Mask	Mask	Mask	Mask	Mask	Mask

If Bn Mask = 1 then mask Bit (for n = 0 to 7)

#### TABLE IV

[RA1=0, RA0=1]

	7	6	5	4	3	2	1	0
Interrupt Enable/Disable	INT Enable	×	x	х	A/B	0	0	1

INT Enable = 1, INT Enabled

A/B = 0, Port A

All Modes

= 0, INT Disabled

= 1, Port B

**TABLE V** 

[RA1=0, RA0=1]

	7	6	5	4	3	2	1	0.
Status Register	D7	D6	D5	D4	D3	D2	D1	D0

Only

(D0) B INT status (1 means set)

(D4) A RDY input data

(D1) A INT status (1 means set)

(D5) A STROBE input data

Bit-Programmable

(D2) 1 = A INT was caused by B STROBE ( Bidirectional Mode (D3) 1 = A INT was caused by A STROBE

(D6) B RDY input data

(D7) B STROBE input data

Mode

#### **TABLE VI — CPU CONTROLS**

					·
cs +	RA1	RA0	RD/WE	WR/RE	Action
0	Х	Х	Х	X	No-op bus 3-stated
X	0	0	x	x	No-op bus 3-stated
×	X	х	0	0	No-op bus 3-stated
X	X	х	1	1	No-op bus 3-stated
X	X	×	1	1	No-op bus 3-stated
1	0	1	1	0	Read * status register
1	0	1	0	1	Load control register
1	1	o	1	0	Read * port A
1	1	0	0	1	Load port A
1	1	1	1	0	Read * port B
1	1	1	0	1	Load port B

<sup>\*</sup> Read = RD/WE = 1 and WR/RE = 0 is latched on trailing edge of CLOCK.

#### TABLE VII - MEMORY I/O USE

		RD/WE Input	WR/RE Input	TPB Input	PIO Termina
1/0 \$	Space	MRD	ТРВ	ТРВ	) ODLI TO MINISTER
Mem	ory Space	MWR	MRD	ТРВ	CPU Termina

als nals

#### **FUNCTION PIN DEFINITION**

#### **CLOCK (Input):**

Positive input pulse that latches READ and CS on its trailing edge.

#### CS — CHIP SELECT (Input)

A high-level voltage at this input selects the CDP1851 PIO.

#### RA0 — REGISTER ADDRESS 0 (Input):

This input and RA1 are used to select either the ports or the control/status registers.

#### RA1 — REGISTER ADDRESS 1 (Input):

See RA0

#### BUS 0 - BUS 7:

Bidirectional CPU data bus.

#### CLEAR (Input)

A low-level voltage at this input resets both ports to the input mode, and also resets the status register. A RDY, B RDY, and interrupt enable (disabling interrupts).

#### A INT — A INTERRUPT (Output):

A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is an open-drain NMOS device (to allow wired ORing) and must be tied to a pullup resistor, normally 10 kΩ.

#### **FUNCTION PIN DEFINITION (Cont'd)**

#### BINT - BINTERRUPT (Output):

A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is also an open-drain NMOS device and must be tied to a pullup resistor.

#### B RDY - B READY (Output):

This output is a handshaking or data bit I/O line in the bit-programmable mode.

#### **B STROBE** (Input):

An input handshaking line for port B in the input and output modes, and for port A when it is in the bidirectional mode. It can be used as a data bit I/O line in the bit-programmable mode except when port A is not programmed as bidirectional.

#### B 0 - B 7:

Data input or output lines for port B.

#### Vss:

Ground

#### A 0 - A 7:

Data input or output lines for port A.

#### A STROBE (Input):

An input handshaking line for port A in the input, output, and bidirectional modes. It can also be used as a data bit I/O line when port A is in the bit-programmable mode.

#### A RDY — A READY (Output):

A output handshaking line or data bit I/O line.

#### TPB (Input):

A positive input pulse used as a data load, set, or reset strobe.

#### WR/RE - WRITE/READ ENABLE (Input):

A positive input used to write data from the CDP1851 to the CPU bus.

#### RD/WE - READ/WRITE ENABLE (Input):

A positive input used to read data from the CDP1851 to the CPU bus.

#### V<sub>DD</sub>:

Positive supply voltage.




Fig. 3 - I/O space I/O.

# **RCA CMOS LSI Products**

# CDP1851, CDP1851C

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C, V<sub>DD</sub>  $\pm$  5%, t<sub>r</sub>, t<sub>f</sub> = 20 ns, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

					LIM	ITS			
CHARACTERISTIC		V <sub>DD</sub>		CDP185	1	(	CDP1851	С	UNITS
		(V)	Min.	Тур.•	Max.+	Min.	Typ.•	Max.+	
Input Mode see Figs. 4 and 5			•						
Minimum Setup Times:		5	_	50	75	_	50	75	
Chip Select to CLOCK	tCSCL	10		25	40	_	_	_	
		5	_	75	120		75	120	
RD/WE to CLOCK	<sup>t</sup> RWCL	10	<u> </u>	40	60	-			
		5		75	120	. —	75	120	1
WR/RE to CLOCK	tWRCL	10		40	60		_	_	
		5	_	75	120	-	75	120	
Data in to STROBE	<sup>t</sup> DIST	10	-	40	60	_		_	
Minimum Hold Times:		5	_	75	120	_	75	120	
Chip Select After CLOCK	tHCSCL	10	-	40	60	_			
		5	_	-50	0	_	-50	0	1
Address After TPB	<sup>Т</sup> НАТРВ	10	-	-25	0	_	_	_	Ì
		5	_	50	75		50	75	]
Data In After STROBE	tHSTDI	10	-	25	40		_	_	
		5	50	325	500	50	325	500	ns
Data Bus Out After Address	tHADOH	10	25	165	250	_	_	_	""
Propagation Delay Times:		5	_	200	300	_	200	300	
TPB to INT	<sup>t</sup> PINT	10		100	150	_		_	
		5	_	200	300	_	200	300	]
STROBE to INT	<sup>t</sup> STINT	10	-	100	150				
		5	_	250	375	_	250	375	1
TPB to RDY	<sup>t</sup> TPRDY	10	-	125	200		-	-	
		5	_	260	400		260	400	1
STROBE to RDY	<sup>t</sup> STRDY	10	-	130	200		-	l –	
Minimum Pulse Widths:		5	_	75	120		75	120	1
CLOCK	tWCL	10	-	40	60	_	_	l –	
		5	T-	75	120		75	120	1
ТРВ	tWTPB	10		40	60	_			
		5	_	100	150	_	100	150	
STROBE	twst	10		50	75				]
Access Time, Address to Data		5	_	325	500	_	325	500	
Bus Out	<sup>t</sup> ADA	10	-	165	250	_	_	-	

<sup>•</sup>Typical values are for T<sub>A</sub> = 25°C and nominal voltages.

<sup>&</sup>lt;sup>+</sup>Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 4 - Interrupt signal propagation delay time test circuit and waveforms.




Fig. 5 - Input mode timing waveforms.

# **RCA CMOS LSI Products**

# CDP1851, CDP1851C

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C, V<sub>DD</sub>  $\pm$  5%, t<sub>f</sub>, t<sub>f</sub> = 20 ns, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

					LIM	ITS			
CHARACTERISTIC		VDD		CDP185	1		CDP1851	С	UNITS
		(V)	Min.	Typ.•	Max.+	Min.	Typ.●	Max.+	
Output Mode see Figs. 4 and 6							L		<u> </u>
Minimum Setup Times:		5	_	50	75	_	50	75	
Chip Select to CLOCK	tCSCL	10	_	25	40		_		
		5		75	120		75	120	
RD/WE to CLOCK	†RWCL	10	_	40	60	_	_	_	
		5	_	75	120	_	75	120	
WR/RE to CLOCK	tWRCL	10	_	40	60	_		_	
		5	_	50	75	_	50	75	
Address to WRITE *	tAW	10	_	25	40	_	_	_	
		5	_	80	120		80	120	
Data Bus to WRITE *	tDW	10	_	40	60	_	_		
Minimum Hold Times:		5		75	120		75	120	1
Chip Select After CLOCK	<sup>t</sup> HCSCL	10	_	40	60	_	_		
		5		50	75	_	50	75	<u> </u>
Address After WRITE *	tHAW	10	_	25	40	_	_	_	}
		5		50	75	_	. 50	75	1
Data Bus After WRITE *	tHDW	10	_	25	40	_	-	_	ns
Propagation Delay Times:		5		225	350		225	350	1
WRITE * to Data Out	twpo	10	_	125	200	_	_		l
		5	_	300	450 -	_	300	450	1
WRITE * to INT	tWINT	10		150	225	_		_	ļ
		5	_	350	525	_	350	525	1
WRITE * to RDY	tWRDY	10	_	175	275	_	_	_	}
		5	_	200	300	_	200	300	1
STROBE to INT	<sup>t</sup> STINT	10	_	100	150	_	-	_	
		5	_	260	400		260	400	1
STROBE to RDY	tSTRDY	10		130	200	-	-	_	
Minimum Pulse Widths:		5		75	120	_	75	120	ĺ
CLOCK	tWCL	10	-	40	60	_	-	_	İ
		5	_	100	150	l –	100	150	1
STROBE	twsT	10	_	50	75	-		_	
		5	_	175	275	_	175	275	1
WRITE *	tww	10	_	90	150	_	_	_	1

<sup>\*</sup> WRITE is the overlap of RD/WE = 0 and WR/RE = 1.

<sup>•</sup>Typical values are for T<sub>A</sub> = 25°C and nominal voltages.

<sup>&</sup>lt;sup>+</sup>Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 6 - Output mode timing waveforms.

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or supress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — VSS to exceed the absolute maximum rating.

#### Input Signals


To prevent damage to the input protection circuit, input signals should never be greater than  $V_{DD}$  nor less than  $V_{SS}$ . Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused STROBE and DATA terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD or VSS may damage CMOS devices by exceeding the maximum device dissipation.



Dimensions and pad layout for CDP1851CH.


Dimensions in parentheses are in millimeters and are derived from the basic inch dimension as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

# 8-Bit Input/Output Port

#### Features:

- Static Silicon-Gate CMOS circuitry
- Compatible with CDP1800-series
- Interfaces with CDP1802 and CDP1804 microprocessors without additional components
- Single voltage supply
- Full military temperature range (-55°C to +125°C)
- Parallel 8-bit data register and buffer
- Flip-flop for service request
- Asynchronous register clear
- Low quiescent and operating power



Terminal Assignment

The RCA-CDP1852 and CDP1852C are parallel, 8-bit, mode-programmable COS/MOS input/output ports designed for use in CDP1800 series microprocessor systems. These input/output ports are compatible and will interface directly with the CDP1802 or CDP1804 without additional components. They are also useful as 8-bit address latches in 1800-series microprocessor systems and as I/O ports in general purpose applications.

The mode control is used to program the device as an input port (mode=0) or output port (mode=1). If the CDP1852 is used as an input port (mode=0), data is strobed into the port's 8-bit register by a high (1) level on the clock line. The negative, high-to-low transition of the clock sets the Service Request output (SR=0) and latches the data in the register. The SR output can be used to signal the microprocessor via a flag or interrupt line. When CS1·CS2=1 the three-state output drivers are enabled, the negative high-to-low transition of CS1·CS2 resets the Service Request output,  $\overline{SR}$ =1.

If the CDP1852 is used as an output port (mode=1), data is strobed into the port's 8-bit register when CS1 CS2 CLOCK=1. The three-state output drivers are enabled at all times when the CDP1852 is configured as an output port. The service request signal is generated at the termination of CS1 CS2=1 and will be present, 1 level, until the following negative, high-to-low transition of the clock.

A CLEAR control is provided for resetting the port's register and service request flip-flop.

The CDP1852 is functionally identical to the CDP1852C. The CDP1852 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1852C has a recommended operating voltage range of 4 to 6.5 volts.

The CDP1852 and CDP1852C are supplied on 24-lead, hermetic, dual-in-line ceramic packages (D suffix), in 24-lead dual-in-line plastic packages (E suffix).




Fig. 1-Typical CDP1802 microprocessor system.

# **CDP1852, CDP1852C**

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltage referenced to V <sub>SS</sub> Terminal)	
(Voltage referenced to V <sub>SS</sub> Terminal)  CDP1852	
CDP1852C	
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	
For T <sub>A</sub> = +60 to +85 C (PACKAGE TYPE E) Derate Linearly at 12 mW/ C to 200 mW	
For $T_A = -55$ to $+100^{\circ}$ C (PACKAGE TYPE D)	
For T <sub>A</sub> = +100 to +125 C (PACKAGE TYPE D) Derate Linearly at 12 mW/ C to 200 mW	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW	
OPERATING-TEMPERATURE RANGE (TA):	
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ): PACKAGE TYPES D, H	
PACKAGE 1 YPE E	
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )	
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max +265 $^{\circ}$ C	




Fig. 2 - CDP1852 logic diagram.

## RECOMMENDED OPERATING CONDITIONS at TA = Full Package Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	CDI	P1852	CDP.	UNITS	
	Min.	Max.	Min.	Max.	
DC Operating-Voltage Range	4	10.5	4	6.5	V
Input Voltage Range	VSS	VDD	Vss	$V_{DD}$	٧

STATIC ELECTRICAL CHARACTERISTICS at  $T_A = -40 \text{ to } +85^{\circ}\text{C}$ ,  $V_{DD} \pm 5\%$ 

		DITIO					MITS			
CHARACTERISTIC	Vo	VIN	VDD	(	DP185	2	С	DP1852	С	UNITS
	(v)	(V)	(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	
Quiescent Device		0,5	5	_		100			500	μΑ
Current, I <sub>DD</sub>		0,10	. 10			500		_		
Output Low Drive	0.4	0,5	5	1.6	3.2		1.6	3.2	_	mA .
(Sink) Current, IOL	0.5	Q,10	10	3	ન					
Output High Drive (Source) Current, IOH	4.6	0,5	5	-1.15	-2.3	_	-1.15	-2.3	_	mA
	9.5	0,10	10	-3	6	_	-	-	_	
Output Voltage Low- Level VOL <sup>▲</sup>		0,5	5	_	0	0.1	_	0	0.1	
	-	0,10	10	-	0	0.1	-	-	-	l v l
Output Voltage HighLevel, VOH	_	0,5	5	4.9	. 5		4.9	5		
		0,10	10	9.9	10	_		_		
Input Low Voltage,	0.5,4.5	_	5	_	-	1.5	-	_	1.5	
VIL	0.5,9.5	_	10	_	_	3	_		-	v
Input High Voltage,	0.5,4.5		5	3.5	_	_	3.5	_		
VIH	0.5,9.5		10	7	_	_	-		_	
Input Current,		0,5	5	_	_	±1	_		±1	μΑ
IIN	-	0,10	10	-	-	±2	_	_	_	•
3-State Öutput Leakage Current	0,5	0,5	5	1	-	±1	-		±1	μΑ
IOUT	0,10	0,10	10	_	_	±2	_	-	_	•
Operating	_	0,5	5	_	130	200	_	150	200	μΑ
Current, IDD1#	-	0,10	10		400	600	_		_	
Input Capacitance C <sub>IN</sub>	~	-	-	-	5	7.5	_	5	7.5	рF
Output Capacitance, COUT	-	_	_	_	5	7.5	_	_	_	,

<sup>\*</sup> Typical values are for  $T_A = 25^{\circ}C$  and nominal  $V_{DD}$ .

<sup>\*</sup> IOL = IOH = 1 μA

<sup>#</sup> Operating current is measured at 2 MHz in an 1800 system with open outputs and a program of 6N55, 6NAA, 6N55, 6NAA, ---- .

# CDP1852, CDP1852C

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A=-40$  to  $+85^{\circ}$ C,  $V_{DD}=\pm5\%$ ,  $t_r, t_f=20$  ns,  $V_{IH}=0.7$   $V_{DD}$ ,  $V_{IL}=0.3$   $V_{DD}$ ,  $C_L=100$  pF, and 1 TTL Load LIMITS AT  $V_{DD}=10$  V APPLY TO THE CDP1852 ONLY

CHARACTERISTIC	V <sub>DD</sub>		LIMITS		UNITS	
	(V)	Min.	Typ.*	Max.		
MODE 0 — Input Port						
Required Select Pulse Width, t <sub>SW</sub>	5 10	_	180 90	360 180		
Required Write Pulse Width, t <sub>WW</sub>	5 10	_	90 45	180 90		
Required Clear Pulse Width, tCLR	5 10	_	80 40	160 80		
Required Data Setup Time, tSD	5 10	_	–10 –5	0		
Required Data Hold Time, t <sub>DH</sub>	5 10	-	75 35	150 75		
Data Out Hold Time, t <sub>DOH</sub> ▲	5 10	30 15	185 100	370 200		
SR Output Transition Time	5 10		30 15	60 30	ns	
Data Output Transition Time	5 10	_	30 15	60 30		
Propagation Delay Times, tpLH, tpHL: Select to Data Out	5 10	30 15	185 100	370 200		
Clear to SR	5 10		170 85	340 170		
Clock to SR	5 10		110 55	220 110		
Select to SR	5 10	_	120 60	240 120		
MODE 1 — Input Port						
Required Clock Pulse Width, tCL	5 10		130 65	260 130		
Required Write Pulse Width, tww	5 10	_	130 65	260 130		
Required Clear Pulse Width, tCLR	5 10	_	60 30	120 60		
Required Data Setup Time, tDS	5 10	_	-10 -5	0	ns	
Required Data Hold Time, t <sub>DH</sub>	5 10	_	75 35	150 75	] "	
Required Clock-after-Select Hold Time	5 10		-10 -5	0 0		
SR Output Transition Time	5 10	_	30 15	60 30		
Data Output Transition Time	5 10	_	30 15	60 30		


<sup>▲</sup> Minimum value is measured from CS2; maximum value is measured from CS1.

<sup>\*</sup> Typical values are for  $T_A = 25^{\circ}C$  and nominal  $V_{DD}$ .

#### **DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)**

CHARACTER	ISTIC	V <sub>DD</sub>		LIMITS		UNITS
		(V)	Min.	Typ.*	Max.	
Propagation D	elay Times, tpLH, tpHL: Clear to Data Out	5 10	_	140 70	280 140	
	Write to Data Out	5 10	_	220 110	440 220	
	Data In to Data Out	5 10	_ _	100 50	200 100	ns
	Clear to SR	5 10	_ _	120 60	240 120	
	Clock to SR	5 10	_	120 60	240 120	
	Select to SR	5 10	_	120 60	240 120	

<sup>\*</sup> Typical values are for  $T_A = 25^{\circ}C$  and nominal  $V_{DD}$ .



\* CSI-CS2 IS THE OVERLAP OF CSI I AND CS2 I

	INPUTS		OUTPUTS			
CLOCK	CS1-CS2†	CLEAR	DATA OUT	SR OUT		
×	0	0	HIGH Z	1		
×	0	1	HIGH Z	SR LATCH®		
0	1	0	0	0		
0	1	1	DATA LATCH	0		
1	1	Х	DATAIN	0		

	INPUTS	OUTPUTS						
CLOCK	CSI-CS2† CLEAR		SR LATCH*					
×	х	0	1					
×	1	х	1					
~	0	1	0					
_	0	1	NO CHANGE					
† CSI • CS2 = 1 ⇒ CS1 = 1 and CS2 = 1.								
• SR Latch is internal to the device (See Fig. 2).								

92CM-31

Fig. 3 - MODE 0 input port timing diagram and truth tables.




Fig. 4 - Data out hold time waveforms and test circuit.

# CDP1852, CDP1852C




Fig. 5 - MODE 1 input port timing diagram and truth tables.




Fig. 6 — Execution of a "65" output instruction showing momentary selection of input port "D".

#### **Application Information**

In a CDP1802- or CDP1804-based system where MRD is used to distinguish between INP and OUT instructions, and INP instruction is assumed to occur at the beginning of every I/O cycle because MRD starts high. Therefore, at the start of an OUT instruction, which uses the same 3-bit N code as that used for selection of an input port, the input device will be selected for a short time (see Fig. 6). This condition forces SR low and resets the SR latch (see Fig. 2).




Fig. 7 CDP1853 timing diagram.

In a small system with unique N codes for inputs and outputs, this situation does not arise. Using the CDP1853 N-bit decoder or equivalent logic to decode the N lines after TPA prevents dual selection in larger systems.






Fig. 8 - CDP1853 functional diagram.



Dimensions and pad layout for CDP1852H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.



# N-Bit 1of 8 Decoder

#### Features:

- Provides direct control of up to 7 input and 7 output devices
- CHIP ENABLE (CE) allows easy expansion for multi-level I/O systems

The RCA-CDP1853 and CDP1853C are 1 of 8 decoders designed for use in general purpose microprocessor systems. These devices, which are functionally identical, are specifically designed for use as gated N-bit decoders and interface directly with the 1800-series microprocessors without additional components. The CDP1853 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1853C has a recommended operating voltage range of 4 to 6.5 volts.

When CHIP ENABLE (CE) is high, the selected output will be true (high) from the trailing edge of CLOCK A (high-to-low transition) to the trailing edge of CLOCK B (high-to-low transition). All outputs will be low when the device is not selected (CE=0) and during conditions of CLOCK A and CLOCK B as shown in Fig. 2. The CDP1853 inputs NO, N1, N2, CLOCK A, and CLOCK B are connected to an 1800 series microprocessor outputs NO, N1, N2, TPA, and TPB respectively, when used to decode I/O




Fig. 1 -- CDP1853 functional diagram.

commands as shown in Fig. 5. The CHIP ENABLE (CE) input provides the capability for multiple levels of decoding as shown in Fig. 6.

The CDP1853 can also be used as a general 1 of 8 decoder for I/O and memory system applications as shown in Fig. 4.

The CDP1853 and CDP1853C are supplied in hermetic 16-lead dual-in-line ceramic (D suffix) and plastic (E suffix) packages.

#### **TRUTH TABLE**

CE	CL A	CL B	EN
1	0	0	Qn-1*
1	0	1	1
1	. 1	0	0
1	. 1	1	1
0	Х	X	0

N2	N1	NO	EN	0	1	2	3	4	5	6	7
0	0	0	1	1	0	0	0	0	0	0	0
0	0	1	1	0	1	0	0	0	0	0	0
0	1	0	1	0	0	1	0	0	0	0	0
0	1	1	1	0	0	0	1	0	0	0	0
1	0	0	1	0	0	0	0	1	0	0	0
1	0	1	1	0	0	0	0	0	1	0	0
1	1	0	1	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1
Х	Х	Х	0	0	0	0	0	0	0	0	0

1 = High level 0 = Low level X = Don't care

\*Qn-1 = Enable remains in previous state.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (All voltage values referenced to V <sub>SS</sub> terminal CDP1853	
CDP1853	to + 11 V
CDP1853C0.5	to + 7 V
INPUT VOLTAGE RANGE, ALL INPUTS	D + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA <sup>2</sup>
OPERATING-TEMPERATURE RANGE (TA):	•
CERAMIC PACKAGES (D SUFFIX TYPES)	
PLASTIC PACKAGES (E SUFFIX TYPES)40 t	to + 85 C
STORAGE TEMPERATURE RANGE (T. std.)	) + 150°C
LEAD TEMPERATURE (DURING SOLDERING):	_
At distance 1/16 ±1/32 inch (1.59±0.79 mm) from case for 10 s max	. +265°C

# STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C. Except as noted

	CONE	OITIO	NS			LIM	ITS			
CHARACTERISTIC				С	DP185	3	CE	)P1853	C	UNITS
	V0 (V)	VIN (V)	VDD (V)	Min.	Typ. <sup>†</sup>	Max.	Min.	Typ. <sup>†</sup>	Max.	
Quiescent Device		-	5	_	1	10	-	5	50	μА
Current, I		_	10	_	10	100	-	_	_	μ, τ
Output Low Drive										
(Sink) Current,	0.4	0,5	5	1.6	3.2	_	1.6	3.2		mA
OL	0.5	0,10	10	2.6	5.2	-	-	-	-	,,,,,
Output High Drive										
(Source Current)	4.6	0,5	5	-1.15	-2.3	_	-1.15	2.3	_	mA
'он	9.5	0,10	10	-2.6	-5.2	-	-	-	-	-] ""
Output Voltage										
Low-Level ▲		0,5	5		0	0.1	_	0	0.1	
VOL	-	0,10	10	-	0	0.1	-	_	_	
Output Voltage										V
High Level	_	0,5	5	4.9	5	_	4.9	5	_	
V <sub>ОН</sub>	_	0,10	10	9.9	10	-	_	-	-	
Input Low Voltage	0.5,4.5	_	5		_	1.5	1	-	1.5	
V <sub>IL</sub>	1,9	-	10	_	1	3	-	-	-	v
Input High Voltage	0.5,4.5	_	5	3.5	_	_	3.5	-	_	
V <sub>IH</sub>	1,9	_	10	7	_	-		-	_	
Input Leakage	Any	0,5	5	-	_	±1	-	-	±1	
Current IIN	Input	0,10	10	-	_	±1	-	-	-	μΑ
Operating Current	0,5	0,5	5		50	100	_	50	100	
l <sub>DD1</sub> *	0,10	0,10	10	-	150	300	_	-	-	μΑ
Input Capacitance	_	_	_	_	5	7.5	_	5	7.5	ρF
C <sub>IN</sub>										
Output Capacitance					10	15		10	15	ρF
COUT					10	15	_		13	ρι

<sup>†</sup> Typical values are for  $T_A$ = 25°C and nominal voltage.

\* Operating current measured in a CDP1802 system at 2MHz with outputs floating.

•  $I_{OL}$  =  $I_{OH}$  =  $I_{\mu}A$ 

OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		LIM	ITS			
CHARACTERISTIC	CDP	CDP1853		1853C	UNITS	
	Min.	Max.	Min.	Max.		
Supply-Voltage Range	4	10.5	4	6.5	٧	
Recommended Input Voltage Range	VSS	V <sub>DD</sub>	VSS	V <sub>DD</sub>	٧	

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to  $+85^{\circ}$ C, V<sub>DD</sub>= $\pm$  5%, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, t<sub>r</sub>, t<sub>f</sub> = 20 ns, C<sub>L</sub> = 100 pF

CHARACTERISTIC	V <sub>DD</sub>	LIMITS				UNITS
	(V)	CDP	CDP1853		1853C	
•		Тур.	Max.	Тур.	Max.	
Propagation Delay Time:	5	175	275	175	275	ns
CE to Output, t <sub>EOH</sub> , t <sub>EOL</sub>	10	90	150		_	]
	5	225	350	225	350	ns
N to Outputs, t <sub>NOH</sub> , t <sub>NOL</sub>	10	120	200	_	_	
	5	200	300	200	300	ns
Clock A to Output, t <sub>AO</sub>	10	100	150	-	_	
Clock B to Output, tBO	5	175	275	175	275	ns
	10	90	150			
Minimum Pulse Widths:	5	50	75	50	75	
Clock A, t <sub>CACA</sub>	10	25	50		_	
Clock B, t <sub>CBCB</sub>	5	50	75	50	75	ns
<u> </u>	10	25	50	_	_	

Note 1: Maximum limits of minimum characteristics are the values above which all devices function.

Note 2: Typical values are for  $T_A = 25^{\circ}C$  and nominal voltages.




Fig. 2 – Propagation delay time diagrams.




Fig. 3 — Timing diagram.




Fig. 4 — N-bit decoder used as a 1 of 8 decoder.




Fig. 5 - N-bit decoder in a one-level I/O system.





Fig. 6-Two-level I/O using CDP1853 and CDP1852.

### CDP1854, CDP1854C



# Programmable Universal Asynchronous Receiver/Transmitter (UART)

#### Features:

- Two operating modes:
   Mode 0-functionally compatible with industry types such as the TR1602A
   Mode 1-interfaces directly with CDP1800-series microprocessors without additional components
- Full- or half-duplex operation
- Parity, framing, and overrun error detection
- Baud rate-DC to 200 K bits/sec @ V<sub>DD</sub>=5 V DC to 400 K bits/sec @ V<sub>DD</sub>=10 V
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1½, or 2 stop bits
- False start bit detection


The RCA CDP1854A and CDP1854AC are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data. For example, these UARTs can be used to interface between a peripheral or terminal with serial I/O ports and the 8-bit CDP1800-series microprocessor parallel data bus system. The CDP1854A is capable of full duplex operation, i.e., simultaneous conversion of serial input data to parallel output data and parallel input data to serial output data.

The CDP1854A UART can be programmed to operate in one of two modes by using the mode control input. When the mode input is high (MODE=1), the CDP1854A is


directly compatible with the CDP1800-series microprocessor system without additional interface circuitry. When the mode input is low (MODE=0), the device is functionally compatible with industry standard UART's such as the TR1602A. It is also pin compatible with these types, except that pin 2 is used for the mode control input instead of a VGG=-12 V supply connection.

The CDP1854A and the CDP1854AC are functionally identical. The CDP1854A has a recommended operating-voltage range of 4-10.5 volts, and the CDP1854AC has a recommended operating-voltage range of 4-6.5 volts.

The CDP1854A and CDP1854AC are supplied in hermetic 40-lead dual-in-line ceramic packages (D suffix) and in 40-lead dual-in-line plastic packages (E suffix). The CDP1854AC is also available in chip form (H suffix).



Mode 1 Terminal Assignment



Mode 0
Terminal Assignment

#### CDP1854, CDP1854C

#### MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to VSS Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5 to V<sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT ...... ±10 mA
POWER DISSIPATION PER PACKAGE (PD):
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
OPERATING-TEMPERATURE RANGE (TA):
STORAGE TEMPERATURE RANGE (T<sub>stg</sub>) ......-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 \pm 1/32 in. (1.59 \pm 0.79 mm) from case for 10 s max.
```

#### Mode Input High (Mode = 1)




Fig. 1 - Mode 1 block diagram (CDP1800-series microprocessor compatible).

## **RCA CMOS LSI Products**

## CDP1854, CDP1854C

STATIC ELECTRICAL CHARACTERISTICS at  $T_A$  = -40 to +85° C, unless otherwise noted.

	CO	NDITIO	ONS			LIN	IITS			
CHARACTERISTIC	Vo	VIN	VDD	С	DP1854	1A	CI	P1854	AC	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Тур.*	Max.	
Outcoant Davisa Comment In -	_	0, 5	5	_	0.01	50	_	0.02	200	
Quiescent Device Current, IDD		0, 10	10		1	200	_	_	_	μΑ
Output Low Drive (Sink) Current, IOI	0.4	0, 5	5	0.55	1.1	-	0.55	1.1	-	А
Cathat Fow Prive (Sink) Carrent, IOE	0.5	0, 10	10	1.3	2.6		_	-	-	mA
Output High Drive (Source) Current, IOH	4.6	0, 5	5	-0.55	-1.1	_	-0.55	-1.1	_	
(Except pins 24 and 25)	9.5	0, 10	10	-1.3	-2.6	_	_	_	_	mA
Output High Drive (Source) Current, IOH	4.6	0, 5	5	-1.6	-3.5	_	-1.6	-3.5	-	mA
Pins 24 and 25	9.5	0, 10	10	-2.8	-6.0			_	-	mA
Output Voltage Low-Level, VOI *	_	0, 5	5	_	0	0.1	_	-0	0.1	
		0, 10	10		0	0.1		_		v
Output Voltage High-Level, VOH	-	0, 5	5	4.9	5	_	4.9	5	_	V
Output voitage High-Level, VOH		0, 10	10	9.9	10		_	-	-	
Input Low Voltage, VII	0.5,4.5	-	5	-	_	1.5	_		1.5	v
Input Low Voltage, VIL	0.5,9.5	_	10			3		-	_	
Input High Voltage, VIH	0.5,4.5	_	5	3.5	_	_	3.5			<b>v</b>
mpat right voltage, VIH	0.5,9.5		10	7			_	_	_	
Input Current, IIN	_	0, 5	5	_		±1		-	±1	μΑ
Impat Carrent, IIN		0, 10	10	_	_	±2	_			μΑ
3-State Output Leakage Current, IOUT	0, 5	0, 5	5	-	_	±1		.—	±1	
3-State Output Leakage Current, IOU	0, 10	0, 10	10			±10	_	_	_	μΑ
Onesting Owner to the		0, 5	5	_	1.5	3.0	-	1.5	3.0	
Operating Current, IDD1#		0, 10	10	-	6.0	12		_	_	mA
Input Caṗacitance, C <sub>IN</sub>					5	7.5	_	5	7.5	- F
Output Capacitance, COUT	_			_	10	15	_	10	15	рF
		L		L		I				

<sup>\*</sup>Typical values are for T<sub>A</sub>=25° C.

RECOMMENDED OPERATING CONDITIONS at TA=Full Package Temperature Range For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CONDITIONS		LIN			
CHARACTERISTIC	V <sub>DD</sub>	CDP	1854A	CDP1	854AC	UNITS
	V	Min.	Max.	Min.	Max.	
DC Operating-Voltage Range		4	10.5	4	6.5	V
Input Voltage Range	_	Vss	V <sub>DD</sub>	VSS	V <sub>DD</sub>	٧
Boud Boto (Boooling on Transmit)	5		200		200	K bits
Baud Rate (Receive or Transmit)	10		400	_	_	/sec

<sup>\*</sup>I<sub>OL</sub>=I<sub>OH</sub>=1 μA.

<sup>\*</sup>Operating current is measured at 200 kHz for VDD=5 V and 400 kHz for VDD=10 V in a CDP1800-series microprocessor system, with open outputs.

Functional Definitions for CDP1854A Terminals

CDP1800-Series Microprocessor Compatible SIGNAL: FUNCTION

VDD:

Positive supply voltage

MODE SELECT (MODE):

A high-level voltage at this input selects CDP1800-series microprocessor Mode operation.

VSS: Ground

CHIP SELECT 2 (CS2):

A low-level voltage at this input together with CS1 and CS3 selects the CDP1854A UART.

RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).

INTERRUPT (INT):

A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table I.

FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.

PARITY ERROR or OVERRUN ERROR (PE/OE):

A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment, Table II.

REGISTER SELECT (RSEL):

This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low input) according to the truth table in Table III.

RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver shift rate.

TPB:

A positive input pulse used as a data load or reset strobe.

DATA AVAILABLE (DA):

A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

SERIAL DATA IN (SDI):

Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.

CLEAR (CLEAR):

A low-level voltage at this input resets the Interrupt Flip-Flop, Receiver Holding Register, Control Register, and Status Register, and sets SERIAL DATA OUT (SDO) high. TRANSMITTER HOLDING REGISTER EMPTY (THRE):

A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

CHIP SELECT 1 (CS1):

A high-level voltage at this input together with  $\overline{\text{CS2}}$  and  $\overline{\text{CS3}}$  selects the UART.

REQUEST TO SEND (RTS):

This output signal tells the peripheral to get ready to receive data. CLEAR TO SEND (CTS) is the response from the peripheral. RTS is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.

SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s) are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data input. These may be externally connected to corresponding Receiver bus terminals.

RD/WR

A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.

CHIP SELECT 3 (CS3):

With high-level voltage at this input together with CS1 and CS2 selects the UART.

PERIPHERAL STATUS INTERRUPT (PSI):

A high-to-low transition on this input line sets a bit in the Status Register and causes an INTERRUPT (INT=low).

EXTERNAL STATUS (ES):

A low-level voltage at this input sets a bit in the Status Register.

CLEAR TO SEND (CTS):

When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.

TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

Table I — Interrupt Set and Reset Conditions

SET* (INT = LOW)	RESET	(INT = HIGH)
CAUSE	CONDITION	TIME
DA	Read of data	TPB leading edge
(Receipt of data)		
THRE*	Read of status or	TPB leading edge
(Ability to reload)	write of character	
THRE · TSRE	Read of status or	TPB leading edge
(Transmitter done)	write of character	
PSI	Read of status	TPB trailing edge
(Negative edge)		
CTS	Read of status	TPB leading edge
(Positive edge when THRE · TSRE)		

<sup>&#</sup>x27;Interrupts will occur only after the IE bit in the Control Register (see Table IV) has been set.

Table II — Status Register Bit Assignment

		,						
Bit	7	6	5	4	3	2	1	0
Signal	THRE	TSRE	PSI	ES	FE	PE	OE	DA
Also Available at Terminal	22*	l –	_	_	14	15	15	19*

<sup>\*</sup>Polarity reversed at output terminal.

#### **Bit Signal: Function**

#### 0-DATA AVAILABLE (DA):

When set high, this bit indicates that an entire character has been received and transferred to the Receiver Holding Register. This signal is also available at Term. 19 but with its polarity reversed.

#### 1—OVERRUN ERROR (OE):

When set high, this bit indicates that the Data Available bit was not reset before the next character was transferred to the Receiver Holding Register. This signal OR'ed with PE is output at Term. 15.

#### 2-PARITY ERROR (PE):

When set high, this bit indicates that the received parity bit does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal OR'ed with OE is output at Term. 15.

#### 3—FRAMING ERROR (FE):

When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal is also available at Term. 14.

#### 4-EXTERNAL STATUS (ES):

This bit is set high by a low-level input at Term. 38 (ES).

#### 5-PERIPHERAL STATUS INTERRUPT (PSI):

This bit is set high by a high-to-low voltage transition of Term. 37 (PSI). The INTERRUPT output (Term. 13) is also asserted (INT=low) when this bit is set.

## 6—TRANSMITTER SHIFT REGISTER EMPTY (TSRE): When set high, this bit indicates that the Transmitter Shift Register has completed serial transmission of a full

Register has completed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.

7—TRANSMITTER HOLDING REGISTER EMPTY (THRE): When set high, this bit indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also sets the THRE output (Term. 22) low and causes an INTERRUPT (INT=low), if TR is high.

<sup>\*</sup>THRE will cause an interrupt only after the TR bit in the Control Register (see Table IV) has been set.

Description of Mode 1 Operation CDP1800-Series Microprocessor Compatible (Mode Input=VDD)

#### 1. Initialization and Controls

In the CDP1800-series microprocessor compatible mode, the CDP1854A is configured to receive commands and send status via the microprocessor data bus. The register connected to the transmitter bus or the receiver bus is determined by the RD/WR and RSEL inputs as follows:

Table III — Register Selection Summary

		- 110 <b>g</b> 15151 5515511511 5411111141,
RSEL	RD/WR	Function
Low	Low	Load Transmitter Holding Register from Transmitter Bus
Low		Read Receiver Holding Register from Receiver Bus
High	Low	Load Control Register from Transmitter Bus
High	High	Read Status Register from Receiver Bus

In this mode the CDP1854A is compatible with a bidirectional bus system. The receiver and transmitter buses are connected to the bus. CDP1800-series microprocessor I/O control output signals can be connected directly to the CDP1854A inputs as shown in Fig. 2. The CLEAR input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting SERIAL DATA OUT (SDO) high. The Control Register is loaded from the Transmitter Bus in order to determine the operating configuration for the UART. Data is transferred from the Transmitter Bus inputs to the Control Register during TPB when the UART is selected CS1  $\cdot$  CS2  $\cdot$  CS3=1) and the Control Register is designated (RSEL=H, RD/WR=L). The CDP1854A also has a Status Register which can be read onto the Receiver Bus (R BUS 0 - R BUS 7) in order to determine the status of the UART. Some of these status bits are also available at separate terminals as indicated in Table II.

#### 2. Transmitter Operation

Before beginning to transmit, the TRANSMIT REQUEST (TR) bit in the Control Register (see bit assignment, Table IV) is set. Loading the Control Register with TR=1 (bit 7=high) inhibits changing the other control bits. Therefore two loads are required: one to format the UART, the second to set TR. When TR has been set, a TRANSMITTER HOLDING REGISTER EMPTY (THRE) interrupt will occur, signalling the microprocessor that the Transmitter Holding Register is empty and may be loaded. Setting TR also causes assertion of a low-level on the REQUEST TO SEND (RTS) output to the peripheral. It is not necessary to set TR for proper operation for the UART. If desired, it can be used to enable THRE interrupts and to generate the RTS signal. The Transmitter Holding Register is loaded from the bus by TPB during execution of an output instruction. The CDP1854A is selected by CS1 · CS2 · CS3=1, and the Holding Register is selected by RSEL=L and RD/WR=L. When the CLEAR TO SEND (CTS) input, which can be connected to a peripheral device output, goes low, the Transmitter Shift Register will be loaded from the Transmitter Holding Register and data transmission will begin. If CTS is always low, the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least 1/2 clock period after the trailing edge of TPB and transmission of a start bit will occur 1/2 clock period later (see Fig. 3). Parity (if programmed) and stop bit(s) will be transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded from the Transmitter Holding Register, the THRE signal will go low and an interrupt will occur (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register for transmission with its start bit immediately following the last stop bit of the previous character. This cycle can be repeated until the last character is transmitted, at which time a final THRE-TSRE interrupt will occur. This interrupt signals the microprocessor that TR can be turned off. This is done by reloading the original control byte in the Control Register with the TR bit = 0, thus terminating the REQUEST TO SEND (RTS) signal.

SERIAL DATA OUT (SDO) can be held low by setting the BREAK bit in the Control Register (see Table IV). SDO is held low until the BREAK bit is reset.




Fig. 2 - Recommended CDP1800-series connèction, Mode 1 (non-interrupt driven system).

#### 3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed) and stop bit(s) are shifted into the Receiver Shift Register by clock pulse 7-1/2 in each bit time. The parity bit (if programmed) is checked and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) status bit is set. One half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) status bits become valid for the character in the Receiver Holding Register. At this time, the Data Available status bit is also set and the DATA AVAILABLE (DA) and INTERRUPT (INT) outputs go low, signalling the microprocessor that a received character is

ready. The microprocessor responds by executing an input instruction. The UART's 3-state bus drivers are enabled when the UART is selected (CS1 · CS2 · CS3=1) and RD/WR=high. Status can be read when RSEL=high. Data is read when RSEL=low. When reading data, TPB latches data in the microprocessor and resets DATA AVAILABLE (DA) in the UART. The preceding sequence is repeated for each serial character which is received from the peripheral.

#### 4. Peripheral Interface

In addition to serial data in and out, four signals are

provided for communication with a peripheral. The REQUEST TO SEND (RTS) output signal alerts the peripheral to get ready to receive data. The CLEAR TO SEND (CTS) input signal is the response, signalling that the peripheral is ready. The EXTERNAL STATUS (ES) input latches a peripheral status level, and the PERIPHERAL STATUS INTERRUPT (PSI) input senses a status edge (high-to-low) and also generates an interrupt. For example, the modem DATA CARRIER DETECT line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The PSI and ES bits are stored in the Status Register (see Table II).

Table IV — Control Register Bit Assignment

Bit	7	6	5	4	3	2	1	0
Signal	TR	BREAK	IE	WLS2	WLS1	SBS	EPE	PI

#### **Bit Signal: Function**

#### 0-PARITY INHIBIT (PI):

When set high parity generation and verification are inhibited and the PE Status bit is held low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission, and EPE is ignored.

#### 1-EVEN PARITY ENABLE (EPE):

When set high, even parity is generated by the transmitter and checked by the receiver. When low, odd parity is selected.

#### 2-STOP BIT SELECT (SBS):

See table below.

3-WORD LENGTH SELECT 1 (WLS1):

See table below.

4-WORD LENGTH SELECT 2 (WLS2):

See table below.

#### 5—INTERRUPT ENABLE (IE):

When set high THRE, DA, THRE · TSRE, CTS, and PSI interrupts are enabled (see Interrupt Conditions, Table I).

#### 6-TRANSMIT BREAK (BREAK):

Holds SDO low when set. Once the break bit in the control register has been set high, SDO will stay low until the break bit is reset low and one of the following occurs: CLEAR goes low; CTS goes high; or a word is transmitted. (The transmitted word will not be valid since there can be no start bit if SDO is already low. SDO can be set high without intermediate transitions by transmitting a word consisting of all zeros).

#### 7-TRANSMIT REQUEST (TR):


When set high, RTS is set low and data transfer through the transmitter is initiated by the initial THRE interrupt. (When loading the Control Register from the bus, this (TR) bit inhibits changing of other control flip-flops).

Bit 4 WLS2	Bit 3 WLS1	Bit 2 SBS	Function
0	0	0	5 data bits, 1 stop bit
0	0	1	5 data bits, 1.5 stop bits
0	1	0	6 data bits, 1 stop bit
0	1	1	6 data bits, 2 stop bits
1	0	0	7 data bits, 1 stop bit
1 1	0	1	7 data bits, 2 stop bits
1	1	0	8 data bits, 1 stop bit
1	1	1	8 data bits, 2 stop bits

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C,  $V_{DD}$   $\pm 5\%$ ,  $t_r$ , $t_f$ =20 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,  $V_{IL}$ =0.3  $V_{DD}$ ,  $C_L$ =100 pF, see Fig. 3.

CHARACTERISTIC		VDD	CDP1854A		CDP1	854AC	UNITS
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Transmitter Timing — Mode 1							
Minimum Clock Period		5	250	310	250	310	
	tcc	10	125	155	_		ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	†CL	10	75	100	_	_	ns
Clock High Level	• • • •	5	100	125	100	125	ns
	tСН	10	75	100	_	_	
TPB	<b>.</b>	5	100	150	100	150	ns
	t <sub>TT</sub>	10	50	<sup>f</sup> 75	_		
Minimum Setup Time:	-	5	175	225	175	225	
TPB to Clock	tтс	10	90	150		_	ns
Propagation Delay Time:		5	300	450	300	450	
Clock to Data Start Bit	tCD	10	150	225		_	ns
TPB to THRE	•	5	200	300	200	300	
IFB IO ITALE	tTTH	10	100	150			ns
Clock to THRE	<b>.</b>	5	200	300	200	300	ns
Olock to Trine	tCTH	10	100	150	_		

<sup>&</sup>lt;sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.



- $\begin{subarray}{ll} \begin{subarray}{ll} RANSMITTER SHIFT REGISTER IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST I/2 CLOCK PERIOD + t<sub>TC</sub> AFTER THE TRAILING EDGE OF TPB, AND TRANSMISSION OF A START BIT OCCURS I/2 CLOCK PERIOD + t<sub>CD</sub> LATER.
- † WRITE IS THE OVERLAP OF TPB, CSI, AND CS3 = I AND CS3, RD / WR = 0. 92CM-31878

Fig. 3 - Transmitter timing diagram - Mode 1.


<sup>\*</sup>Maximum limits of minimum characteristics are the values above which all devices function.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85°C, VDD ±5%, tr,tr=20 ns, VIH=0.7 VDD, VIL=0.3 VDD, CL=100 pF, see Fig. 4.

CHARACTERISTIC		VDD	CDP	1854A	CDP1	CDP1854AC	
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Receiver Timing — Mode 1							
Minimum Clock Period	***	5	250	310	250	310	
	tcc	10	125	155		_	ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	tCL	10	75	100	_	_	ns
Clock High Level	tou	5	100	125	100	125	
	tCH	10	75	100			ns
ТРВ		5	100	150	100	150	
	ttt	10	50	75		_	ns
Minimum Setup Time:		5	100	150	100	150	
Data Start Bit to Clock	tDC	10	50	75	_		ns
Propagation Delay Time:		5	220	325	220	325	
TPB to DATA AVAILABLE	<sup>t</sup> TDA	10	110	175		_	ns
Clock to DATA AVAILABLE	***	5	220	325	220	325	
	<sup>t</sup> CDA	10	110	175	_	_	ns
Clock to Overrun Error	*	5	210	300	210	300	
Clock to Overrain Error	tCOE	10	105	150			ns
Clock to Parity Error		5	240	375	240	375	
	<sup>t</sup> CPE	10	120	175			ns
Clock to Framing Error	torr	5	200	300	200	300	
Clock to Framming LITO	†CFE	10	100	150		_	ns

<sup>&</sup>lt;sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.

<sup>\*</sup>Maximum limits of minimum characteristics are the values above which all devices function.



<sup>\*</sup> IF A START BIT OCCURS AT A TIME LESS THAN \$DC BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.

† OE AND PE SHARE TERMINAL IS AND ARE ALSO AVAILABLE AS TWO SEPARATE BITS IN THE STATUS REGISTER

92CM-31880

Fig. 4 - Mode 1 receiver timing diagram.

<sup>\*\*</sup> READ IS THE OVERLAP OF CSI, CS3, RD/WR-I AND CS2-O.

IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE

TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C,  $V_{DD}$   $\pm 5\%$ ,  $t_r$ , $t_f$ =20 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,  $V_{IL}$ =0.3  $V_{DD}$ ,  $C_L$ =100 pF, see Fig. 5.

CHARACTERISTIC	•	V <sub>DD</sub>	CDP1854A		CDP1	854AC	UNITS		
		(V)	Typ.†	Max.*	Typ.†	Max.*			
CPU Interface — WRITE Timing — Mode 1									
Minimum Pulse Width:		5	100	150	100	150			
TPB	tTT	10	50	75			ns		
Minimum Setup Time:		5	50	75	50	75			
RSEL to Write	†RSW	10	25	40			ns		
Data to Write		5	-100	-75	-100	<b>-75</b>	ns		
Data to write	tDW	10	-50	-35					
Minimum Hold Time:		5	50	75	50	75			
RSEL after Write	twrs	10	25	40		_	ns		
Data ofter Write	<b>A</b>	5	75	125	75	125			
Data after Write	tWD	10	40	60	_	_	ns		

†Typical values are for TA=25°C and nominal voltages.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  = -40 to +85°C,  $V_{DD}$   $\pm 5\%$ ,  $t_f$ , $t_f$ =20 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,  $V_{IL}$ =0.3  $V_{DD}$ ,  $C_L$ =100 pF, see Fig. 6.

					LIM	IITS			UNITS	
CHARACTERISTIC		VDD		CDP1854	A	C	DP1854/	P1854AC		
		(V)	Min.	Typ.†	Max.*	Min.	Typ.†	Max.*		
CPU interface — READ Timing — Mode 1										
Minimum Pulse Width:		5	_	100	150	_	100	150		
TPB	tŢŢ	10		50	75	_	_	_   ns		
Minimum Setup Time:		5	_	50	75		50	75		
RSEL to TPB	tRST	10	_	25	40	_	_	_ ns		
Minimum Hold Time:		5	_	50	75	_	50	75		
RSEL after TPB	tTRS	10		25	40	_		_	ns	
Read to Data Access Time		5	l –	200	300	_	200	300		
Head to Data Access Time	tRDDA	10		100	150				ns	
Bood to Data Valid Time	<b>4</b>	5	-	200	300	_	200	300		
Read to Data Valid Time	tRDV	10		100	150				ns	
RSEL to Data Valid Time	•	5	_	150	225	_	150	225		
NOEL IO DATA VAIIO TIME	tRSDV	10		75	125			<u> </u>	ns	
Hold Time:		5	50	150	-	50	150	-		
Data after Read	tRDH	10	25	75	-	_	_	_	. ns	

<sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.

<sup>\*</sup>Maximum limits of minimum characteristics are the values above which all devices function.

<sup>\*</sup>Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 5 - Mode 1 CPU interface (WRITE) timing diagram.




Fig. 6 - Mode 1 CPU interface (READ) timing diagram.




Fig. 7 - Mode 0 block diagram (industry standard compatible).

#### Functional Definitions for CDP1854A Terminals Standard Mode 0

## SIGNAL: FUNCTION

VDD:

Positive supply voltage.

#### MODE SELECT (MODE):

A low-level voltage at this input selects Standard Mode 0 Operation.

Vss:

Ground.

#### RECEIVER REGISTER DISCONNECT (RRD):

A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.

RECEIVER BUS (R BUS 7 - R BUS 0):

Receiver parallel data outputs.

#### PARITY ERROR (PE):

A high-level voltage at this output indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

#### FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

#### OVERRUN ERROR (OE):

A high-level voltage at this output indicates that the DATA AVAILABLE (DA) flag was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

#### STATUS FLAG DISCONNECT (SFD):

A high-level voltage applied to this input disables the 3state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.

#### RECEIVER CLOCK (RCLOCK):

Clock input with a frequency 16 times the desired receiver

#### DATA AVAILABLE RESET (DAR):

A low-level voltage applied to this input resets the DA flip-flop.

#### DATA AVAILABLE (DA):

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

#### SERIAL DATA IN (SDI):

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received.

#### MASTER RESET (MR):

A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high.

TRANSMITTER HOLDING REGISTER EMPTY (THRE): A high-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.

#### TRANSMITTER HOLDING REGISTER LOAD (THRL):

A low-level voltage applied to this input enters the character on the bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.

#### TRANSMITTER SHIFT REGISTER EMPTY (TSRE):

A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.

#### SERIAL DATA OUTPUT (SDO):

The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop (bit(s)) are serially shifted out on this output. When no character is being transmitted, a high-level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.

TRANSMITTER BUS (T BUS 0 - T BUS 7):

Transmitter parallel data inputs.

#### CONTROL REGISTER LOAD (CRL):

A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.

#### PARITY INHIBIT (PI):

A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission.

#### STOP BIT SELECT (SBS):

This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a low-level selects one stop bit. Selection of two stop bits with five data bits programmed selects 1.5 stop bits.




Fig. 8 - Mode 0 connection diagram.

WORD LENGTH SELECT 2 (WLS2):

WORD LENGTH SELECT 1 (WLS1):

These two inputs select the character length (exclusive of parity) as follows:

WLS2	WLS1	Word Length
Low	Low	5 Bits
Low	High	6 Bits
High	Low	7 Bits
High	High	8 Bits

#### **EVEN PARITY ENABLE (EPE):**

A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.

#### TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

## Description of Standard Mode 0 Operation (Mode Input=VSS)

#### 1. Initialization and Controls

The MASTER RESET (MR) input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting the SERIAL DATA OUTPUT (SDO) signal high. Timing is generated from the clock inputs, Transmitter Clock (TCLOCK) and Receiver Clock (RCLOCK), at a frequency equal to 16 times the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, the TCLOCK and RCLOCK inputs may be connected together. The CONTROL REGISTER LOAD (CRL) input is pulsed to store the control inputs PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECT (SBS), and WORD LENGTH SELECTS (WLS1 and WLS2). These inputs may be hardwired to the proper voltage levels (VSS or VDD) instead of being dynamically set and CRL may be hardwired to VDD. The CDP1854A is then ready for transmitter and/or receiver operation.

#### 2. Transmitter Operation

For the transmitter timing diagram refer to Fig. 10. At the beginning of a typical transmitting sequence the Transmitter Holding Register is empty (THRE is HIGH). A character is transferred from the transmitter bus to the Transmitter

holding Register by applying a low pulse to the TRANS-MITTERHOLDING REGISTER LOAD (THRL) input causing THRE to go low. If the Transmitter Shift Register is empty (TSRE is HIGH) and the clock is low, on the next high-tolow transition of the clock the character is loaded into the Transmitter Shift Register preceded by a start bit. Serial data transmission begins 1/2 clock period later with a start bit and 5-8 data bits followed by the parity bit (if programmed) and stop bit(s). The THRE output signal goes high 1/2 clock period later on the high-to-low transition of the clock. When THRE goes high, another character can be loaded into the Transmitter Holding Register for transmission beginning with a start bit immediately following the last stop bit of the previous character. This process is repeated until all characters have been transmitted. When transmission is complete, THRE and Transmitter Shift Register Empty (TSRE) will both be high. The format of serial data is shown in Fig. 12. Duration of each serial output data bit is determined by the transmitter clock frequency (fCLOCK) and will be 16/f CLOCK.

#### 3. Receiver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After the detection of a high-to-low transition on the SDI line, a divide-by-16 counter is enabled and a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed), and stop bit(s) are shifted into the Receiver Shift Register at clock pulse 7-1/2 in each bit time. If programmed, the parity bit is checked, and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output voltage level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) signal is raised. One-half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The 3-state output drivers for DA, OE, PE and FE are enabled when STATUS FLAG DISCONNECT (SFD) is low. When RECEIVER REGISTER DISCONNECT (RRD) goes low, the receiver bus 3-state output drivers are enabled and data is available at the RECEIVER BUS (R BUS 0 - R BUS 7) outputs. Applying a negative pulse to the DATA AVAILABLE RESET (DAR) resets DA. The preceding sequence of operation is repeated for each serial character received. A receiver timing diagram is shown in Fig. 11.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  = -40 to +85°C,  $V_{DD}$  ±5%,  $t_r$ , $t_f$ =20 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,  $V_{IL}$ =0.3  $V_{DD}$ ,  $C_L$ =100 pF, see Fig. 9.

CHARACTERISTIC		VDD	CDP	1854A	CDP1854AC		UNITS
	(V)	Typ.†	Max.*	Typ.†	Max.*		
interface Timing — Mode 0							
Minimum Pulse Width:		5	50	150	50	150	İ
CRL	tCRL		40	100	_	-	ns
Minimum Pulse Width:	5 300 400 t <sub>MR</sub> 10 150 200		400	300	400		
MR			150	200	_	_	ns
Minimum Setup Time:		5	20	50	20	50	
Control Word to CRL	tcwc	10	0	40	_	-	ns
Minimum Hold Time:		5	40	60	40	60	
Control Word after CRL	tccw	10	20	30	_		ns
Propagation Delay Time:		5	200	300	200	300	
SFD High to SOD	tSFDH	10	100	150	_		ns
SFD Low to SOD	4	5	75	120	75	120	
3FD EOW 10 3OD	tSFDL	10	40	60		_	ns
RRD High to Receiver Register		5	200	300	200	300	
High Impedance	tRRDH	10	100	150	_	_	ns
PRD Low to Pagaiver Pagister Active	•	5	80	150	80	150	
RRD Low to Receiver Register Active	†RRDL	10	40	70	_	_	ns

<sup>&</sup>lt;sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.




Fig. 9 - Mode 0 interface timing diagram.


<sup>\*</sup>Maximum limits of minimum characteristics are the values above which all devices function.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  = -40 to +85°C,  $V_{DD}$  ±5%,  $t_r$ , $t_f$ =20 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,  $V_{IL}$ =0.3  $V_{DD}$ ,  $C_L$ =100 pF, see Fig. 10.

				LIMITS			
CHARACTERISTIC		V <sub>DD</sub>	CDP	1854A	CDP1	854AC	UNITS
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Transmitter Timing — Mode 0							
Minimum Clock Period	too	5	250	310	250	310	
	tcc	10	125	155	_	-	ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	tCL	10	75	100	_	_	ns
Clock High Level		5	100	125	100	125	
	tCH	10	75	100	_	_	ns
THRL	4	5	60	150	60	150	
	tHTH	10	40	100			ns
Minimum Setup Time:		5	175	275	175	275	
THRL to Clock	<sup>t</sup> THC	10	90	150	_	_	ns
Data to THRL		5	20	50	20	50	
	<sup>t</sup> DT	10	0	40	_	_	ns
Minimum Hold Time:		5	40	60	40	60	
Data after THRL	tTD	10	20	30			ns
Propagation Delay Time:		5	300	450	300	450	
Clock to Data Start Bit	tCD	10	150	225	_	_	ns
Clock to THRE	tor	5	200	300	200	300	
	tCT	10	100	150			ns
THRL to THRE	terio	5	200	300	200	300	
THE COTTINE	<sup>t</sup> TTHR	10	100	150			ns
Clock to TSRE	trro	5	200	300	200	300	-
Olour to Torre	ttts	10	100	150	_		ns

<sup>&</sup>lt;sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.

<sup>\*</sup>Maximum limits of minimum characteristics are the values above which all devices function.



<sup>\*</sup> THE HOLDING REGISTER IS LOADED ON THE TRAILING EDGE OF THRL.

92CM - 31876RI


Fig. 10 - Mode 0 transmitter timing diagram.

<sup>\*\*</sup> THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST 1/2 CLOCK PERIOD\*THCAFTER THE TRAILING EDGE OF THRL, AND TRANSMISSION OF A START BIT OCCURS 1/2 CLOCK PERIOD + tCD LATER.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85°C,  $V_{DD}$   $\pm 5\%$ ,  $t_r,t_f$ =20 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,  $V_{IL}$ =0.3  $V_{DD}$ ,  $C_L$ =100 pF, see Fig. 11.

			LIMITS				
CHARACTERISTIC		V <sub>DD</sub>		CDP1854A		854AC	UNITS
		(V)	Typ.†	Max.*	Typ.†	Max.*	
Receiver Timing — Mode 0							
Minimum Clock Period	tcc	5 10	250 125	310 155	250 —	310 —	ns
Minimum Pulse Width:		5	100	125	100	125	
Clock Low Level	tCL	10	75	100	_	_	ns
Clock High Level	<b>t</b> a	5	100	125	100	125	no
	tСН	10	75	100		_	ns
DATA AVAILABLE RESET	tDD	5	50	75	50	75	ns
		10	25	40			
Minimum Setup Time:		5	100	150	100	150	ns
Data Start Bit to Clock	<sup>t</sup> DC	10	50	75	_	_	
Propagation Delay Time: DATA AVAILABLE RESET to		5	150	225	150	225	
Data Available	†DDA	10	75	125	_	_	ns
Objective Date Well I		5	225	325	225	325	
Clock to Data Valid	tCDV	10	110	175	_	_	ns
Clock to Data Available	*	5	225	325	225	325	ns
Clock to Data Available	<sup>†</sup> CDA	10	110	175		_	113
Clock to Overrun Error	100-	5	210	300	210	300	ns
Clock to Overruin Error	†COE	10	100	150			113
Clock to Parity Error	tCPE	5	240	375	240	375	ns
	UPE	10	120	175			
Clock to Framing Error	torr	5	200	300	200	300	ns
Clock to Framing Life	tCFE	10	100	150		_	

<sup>†</sup>Typical values are for T<sub>A</sub>=25°C and nominal voltages.
\*Maximum limits of minimum characteristics are the values above which all devices function.



- \* IF A START BIT OCCURS AT A TIME LESS THAN  $t_{
  m DC}$  BEFORE A HIGH-TO-LOW TRANSITION OF THE CLOCK, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START BIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
- \*\* IF A PENDING DA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

92CM - 31877

Fig. 11 - Mode 0 receiver timing diagram.





Fig. 12 - Serial data word format.



Dimensions and pad layout for CDP1854ACH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD—VSS to exceed the absolute maximum rating.

#### Input Signals


To prevent damage to the input protection circuit, input signals should never be greater than Vpp nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

#### Output Short Circuits

Shorting of outputs to V<sub>DD</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.



# 8-Bit Programmable Multiply/Divide Unit

#### Features:

- Cascadable up to 4 units for 32-bit by 32-bit multiply or 64 ÷ 32 bit divide
- 8-bit by 8-bit multiply or 16 ÷ 8 bit divide in 5.6 µs at 5 V or 2.8 µs at 10 V
- Direct interface to CDP1800 Series microprocessors
- Easy interface to other 8-bit microprocessors
- Significantly increases throughput of microprocessor used for arithmetic calculations

The RCA-CDP1855 and CDP1855C are CMOS 8-bit multiply/divide units which can be used to greatly increase the capabilities of 8-bit microprocessors. They perform multiply and divide operations on unsigned, binary operators. In general, microprocessors do not contain multiple or divide instructions and even efficiently coded multiply or divide subroutines require considerable memory and execution time. These multiply/divide units directly interface to the CDP1800 series microprocessors via the N-lines and can easily be configured to fit in either the memory or I/O space of other 8-bit microprocessors.

The multiple/divide unit is based on a method of multiplying

by add and shift right operations and dividing by subtract and shift left operations. The device is structured to permit cascading identical units to handle operands up to 32 bits.

The CDP1855 and CDP1855C are functionally identical. They differ in that the CDP1855 has a recommended operating voltage range of 4 — 10.5 volts, and the CDP1855C, a recommended operating voltage range of 4 — 6.5 volts.

The CDP1855 and CDP1855C types are supplied in a 28-lead hermetic dual-in-line ceramic package (D suffix) and in a 28-lead dual-in-line plastic package (E suffix). The CDP1855C is also available in chip form (H suffix).




Fig. 1 - Circuit configuration for MDU addressed as an I/O device.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltage referenced to V <sub>SS</sub> Terminal)	
CDP1855	-0.5 to +11 V
CDP1855C	-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Lineary at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to 100° C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	Derate Lineary at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	·
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125°C
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )	-65 to +150° C
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

### STATIC ELECTRICAL CHARACTERISTICS at T\_A = -40 to +85° C, $V_{\mbox{DD}}$ $\pm$ 10%, Except as noted

CONDITIONS					LIMITS						
CHARACTERISTIC		٧o	VIN	VDD		CDP1855	5		CDP1855	С	UNITS
		(V)	(V)	(V)	Min.	Typ.•	Max.	Min.	Typ.•	Max.	
Quiescent Device		_	0, 5	5	_	0.01	50	_	0.02	200	μΑ
Current	ססי		0, 10	10		1	200			_	μ
Output Low Drive		0.4	0, 5	5	1.6	3.2	_	1.6	3.2	_	
(Sink) Current	loL	0.5	0, 10	10	2.6	5.2	_		_	_	mA
Output High Drive		4.6	0, 5	5	1.15	2.3		1.15	2.3		IIIA
(Source) Current	ЮН	9.5	0, 10	10	2.6	5.2	_	_	_	_	
Output Voltage		_	0, 5	5	_	0	0.1		0	0.1	
Low-Level	VoL±	_	0, 10	10	_	0	0.1	_	-	_	
Output Voltage		_	0, 5	5	4.9	5	_	4.9	5	_	
High Level	V <sub>OH</sub> ‡	_	0, 10	10	9.9	10	_	_	_	_	v
Input Low		0.5, 4.5	_	5	_	_	1.5		_	1.5	V
Voltage	VIL	0.5, 9.5	_	10	_	_	3	_	-	_	
Input High		0.5, 4.5	_	5	3.5	_	_	3.5	_	_	
Voltage	VIН	0.5, 9.5	_	10	7	_	_	_	_	_	
Input Leakage		_	0, 5	5		_	±1	_	_	±1	
Current	liN	_	0, 10	10	_	_	±1			_	μΑ
3-State Output Leakage		0, 5	0, 5	5	-	_	±1	_	-	±1	μΑ
Current	IOUT	0, 10	0, 10	10	-	_	±10	_	_	_	
Operating Current	IDD1#	_	0, 5	5	_	1.5	_	_	1.5	3	mA
Coperating Current	#ו טט	-	0, 10	10	-	6	12	_	_	_	
Input Capacitance	CIN		_	_	_	5	7.5	_	5	7.5	pF
Output Capacitance	COUT	_		-	_	10	15	_	10	15	PΓ

<sup>●</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

<sup>#</sup>Operating current is measured at 3.2 MHz with open outputs.

 $<sup>\</sup>pm I_{OL} = I_{OH} = 1 \mu A$ .

OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	CONDITIONS		LIM	ITS			
CHARACTERISTIC	V <sub>DD</sub> CDP185		1855	855 CDP1855C			
	(V)	Miń.	Max.	Min.	Max.		
DC Operating Voltage Range	_	4	10.5	4	6.5		
Input Voltage Range	_	Vss	V <sub>DD</sub>	VSS	VDD	, v	
Maximum Input Clock	5	3.2		3.2		MHz	
Frequency	10	6.4	_		_		
Minimum 8 x 8 Multiply	5	_	5.6	_	5.6		
(16 ÷ 8 Divide) Time	10	_	2.8	_	_	μs	




Fig. 2 - Block diagram of CDP1855 and CDP1855C.

#### **FUNCTIONAL DESCRIPTION**

The CDP1855 is a multiply-divide unit (MDU) designed to be compatible with CDP1800 series microprocessor systems. It can, in fact, be interfaced to most 8-bit microprocessors (see Fig. 5). The CDP1855 performs binary multiply or divide operations as directed by the microprocessor. It can do a 16N-bit by 8N-bit divide yielding an 8N-bit result plus and 8N-bit remainder. The multiply is an 8N-bit by 8N-bit operation with a 16N-bit result. The "N" represent the number of cascaded CDP1855's and can be 1, 2, 3 or 4. All operations require 8N + 1 shift pulses (See "DELAY NEEDED WITH AND WITHOUT PRESCALER" Pg. 7).

The CDP1855 contains three registers, X, Y, and Z, which are loaded with the operands prior to an operation and contain the results at the completion. In addition, the control register must be loaded to initiate a multiply or divide. There is also a status register which contains an overflow flag as shown in the "CONTROL REGISTER BIT ASSIGNMENT TABLE". The register address lines (RAO-RA1) are used to select the appropriate register for loading or reading. The RD/WE and STB lines are used in conjunction with the RA lines to determine the exact MDU response (See "CONTROL TRUTH TABLE").

When multiple MDU's are cascaded, the loading of each register is done sequentially. For example, the first selection of register X for loading loads the most significant CDP1855, the second loads the next significant, and so on. Registers are also read out sequentially. This is accomplished by internal counters on each MDU which are decremented by STB during each register selection. When the counter matches the chip number (CN1, CN0 lines), the device is selected. These counters must be cleared with a clear on pin 2 or with bit 6 in the control word (See "CONTROL REGISTER BIT ASSIGNMENT TABLE") in order to start each sequence of accesses with the most significant device.

The CDP1855 has a built in clock prescaler which can be selected via bit 7 in the control register. The prescaler may be necessary in cascaded systems operating at high frequencies or in systems where a suitable clock frequency is not readily available. Without the prescaler select, the shift frequency is equal to the clock input frequency. With the prescaler selected, the rate depends on the number of MDU's as defined by bits 4 and 5 of the control word (See "CONTROL REGISTER BIT ASSIGNMENT TABLE").

- 1. For one MDU, the clock frequency is divided by 2.
  - . For two MDU's the clock frequency is divided by 4.
- For 3 or 4 MDU's, the clock frequency is divided by 8.

#### **OPERATION**

#### 1. Initialization and Controls

The CDP1855 must be cleared by a low on pin 2 during power-on which prevents bus contention problems at the  $Y_L$ ,  $Y_R$  and  $Z_L$ ,  $Z_R$  terminals and also resets the sequence counters and the shift pulse generator.

Prior to loading any other registers the control register must be loaded to specify the number of MDU's being used (See "CONTROL REGISTER BIT ASSIGNMENT TABLE").

Once the number of devices has been specified and the sequence counters cleared with a clear pulse or bit 6 of the control word, the X, Y, and Z registers can be loaded as defined in the "CONTROL TRUTHTABLE". All bytes of the X register can be loaded, then all bytes of the Y, and then all bytes of the Z, or they can be loaded randomly. Successive loads to a given register will always proceed sequentially from the most significant byte to the least significant byte, as previously described. Resetting the sequence counters select the most significant MDU. In a four MDU system, loading all MDU's results in the sequence counter pointing to the first MDU again. In all other configurations (1, 2, or 3 MDU's), the sequence counter must be reset prior to each series of register reads or writes.

#### 2. Divide Operation

For the divide operation, the divisor is loaded in the X register. The dividend is loaded in the Y and Z registers with the more significant half in the Y register and the less significant half in the Z register. These registers may be

loaded in any order, and after loading is completed, a control word is loaded to specify a divide operation and the number of MDU's and also to reset the sequence counters and Y or Z register and select the clock option if desired. Clearing the sequence counters with bit 6 will set the MDU's up for reading the results.

The X register will be unaltered by the operation. The quotient will be in the Z register while the remainder will be in the Y register. An overflow will be indicated by the C.O./O.F. of the most significant MDU and can also be determined by reading the status byte.

The overflow indicator will be set at the start of a divide operation if the resultant will exceed the size of the Z register (8N bits).

The Z register can simply be reset using bit 2 of the control word and another divide can be done in order to further divide the remainder.

#### 3. Multiply Operation

For a multiply operation the two numbers to be multiplied are loaded in the X and Z registers. The result is in the Y and Z register with Y being the more significant half and Z the less significant half. The X register will be unchanged after the operation is completed.

The original contents of the Y register are added to the product of X and Z. Bit 3 of the control word will reset register Y to 0 if desired.

#### **FUNCTIONAL DESCRIPTION OF CDP1855 TERMINALS**

#### **CE - CHIP ENABLE (Input):**

A high on this pin enables the CDP1855 MDU to respond to the select lines. All cascaded MDU's must be enabled together. CE also controls the tristate C.O./O.F., output of the most significant MDU.

#### **CLEAR (Input):**

The CDP1855 MDU(s) must be cleared upon power-on with a low-on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

#### CTL — CONTROL (Input):

This is an input pin. All CTL pins must be wired together and to the  $Y_L$  of the most significant CDP1855 MDU and to the  $Z_R$  of the least significant CDP1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.

#### C.O./O.F. — CARRY OUT/OVER FLOW (Output):

This is a tristate output pin. It is the CDP1855 Carry Out signal and is connected to CI (CARRY-IN) of the next more significant CDP1855 MDU, except for on the most significant MDU. On that MDU it is an overflow indicator and is enabled when chip enables is true. A low on this pin indicates that an overflow has occured. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

#### YL, YR - Y-LEFT, Y-RIGHT:

These are tristate bi-directional pins for data transfer between the Y registers of cascaded CDP1855 MDU's. The YR pin is an output and YL is an input during a multiply and the reverse is true at all other times. The YL pin must be connected to the YR pin of the next more significant MDU. An exception is that the YL pin of the most significant CDP1855 MDU must be connected to the ZR pin of the least significant MDU and to the CTL pins of all MDU's. Also the YR pin of the least significant MDU is tiexd to the ZL pin of the most significant MDU.

#### ZL, ZR - Z-LEFT, Z-RIGHT:

These are tristate bi-directional pins for data transfers between the "Z" registers of cascaded MDU's. The ZR pin is an output and ZL is an input during a multiply and the reverse is true at all other times. The ZL pin must be tied to the YR pin of the next more significant MDU. An exception is that the ZL pin of the most significant MDU must be connected to the YR pin of the least significant MDU. Also, the ZR pin of the least significant MDU is tied to the YL of the most significant MDU.

#### SHIFT - SHIFT CLOCK:

This is a tristate bi-directional pin. It is an output on the most significant MDU. And an input on all other MDU's. It provides the MDU system timing pulses. All SHIFT pins must be connected together for cascaded operation. A maximum of the 8N +1 shifts are required for an operation where "N" equals the number of MDU devices that are cascaded.

#### CLK — CLOCK (Input):

This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin if so desired, controlled by bit 7 of the control byte.

#### STB - STROBE (Input):

When RD/WE is low data is latched from bus lines on the falling edge of this signal. It may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in CDP1800 systems.

#### RD/WE — READ/WRITE ENABLE (Input):

This signal defines whether the selected register is to be read from or written to. In 1800 systems use MRD if MDU's are addressed as I/O devices, MWR is used if MDU's are addressed as memory devices.

### RA2, RA1, RA0 - REGISTER ADDRESS (Input):

These input signals define which register is to be read from or written to. It can be seen in the "CONTROL TRUTH TABLE" that RA2 can be used as a chip enable. It is identifical to the CE pin, except only CE controls the tristate C.O./O.F. on the most significant MDU. In 1800 systems use N lines if MDU's are used as I/O devices, use address lines or function of address lines if MDU's are used as memory devices.

#### BUS 0 - BUS 7 - BUS LINES:

Tristate bi-directional bus for direct interface with CDP1800 series and other 8-bit microprocessors.

#### ZR - Z-RIGHT:

See Pin 6.

#### YR - Y-RIGHT:

See Pin 5.

### CI - CARRY IN (Input):

This is an input for the carry from the next less significant MDU. On the least significant MDU it must be high ( $V_{DD}$ ) on all others it must be connected to the  $\overline{CO}$  pin of the next less significant MDU.

## CN1, CN0 — CHIP NUMBER (Input):

These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many CDP1855 MDU's are used. Then CN1 = high and CN0 = low for the next MDU and so forth.

#### VSS - GROUND:

Power supply line.

#### V<sub>DD</sub> — V+:


Power supply line.

#### **CONTROL TRUTH TABLE**

		INP	JTS*			
CE	RA2 (N2)	RA1 (N1)	RA0 (N0)	RD/WE (MRD)	STB (TPB)	RESPONSE
0	X	Χ	Х	Х	Х	NO ACTION (BUS FLOATS)
×	0	X	X	X	Х	NO ACTION (BUS FLOATS)
1	1	0	0	1	X	X TO BUS INCREMENT SEQUENCE
j 1	1	0	1	1	Х	Z TO BUS COUNTER WHEN
1	1	1	0	1	Х	Y TO BUS STB AND RD = 1
1	1	1	1	1	Х	STATUS TO BUS
1	1	0	0	0	1	LOAD X FROM BUS INCREMENT
1	1	0	1	0	1	LOAD Z FROM BUS SEQUENCE
1	1	1	0	0	1	LOAD Y FROM BUS COUNTER
1	1	1	1	0	1	LOAD CONTROL REGISTER
1	1	X	X	0	0	NO ACTION (BUS FLOATS)

 $<sup>^{\</sup>star}$  ( ) = 1800 system signals. 1 = High Level, 0 = Low Level, X = High or Low Level.

#### **CONTROL REGISTER BIT ASSIGNMENT TABLE**



#### **STATUS REGISTER**

Status Byte							
Bit	7 6 5 4 3 2 1 0						
Output	0 0 0 0 0 0 0 O.F.						
	O.F. = 1 if overflow (only valid after a divide has been done)						

NOTE: Bits 1 -- 7 are read as 0 always

#### **DELAY NEEDED WITH AND WITHOUT PRESCALER**

8N+1 Shifts/Operation at 1 Clock Cycle/Shift
N = Number of MDU's S = Shift Rate

No Prescale		escaler		With Prescaler	
Number of MDU's	Shifts = 8N+1 Needed	Machine Cycles Needed*	Shifts = S (8N+1) Needed	Machine Cycles Needed*	Shift Rate
1	9	2 (1 NOP)	18	3 (1 NOP)	2
2	17	2 (1 NOP)	68	9 (3 NOPs)	4
3	25	3 (1 NOP)	200	25 (9 NOPs)	8
4	33	4 (2 NOPs)	264	33 (11 NOPs)	8

<sup>\*</sup>NOP instruction is shown for machine cycles needed (3/NOP). Other instructions may be used.

#### **CDP1855 INTERFACING SCHEMES**




Fig. 3 - Required connection for memory mapped addressing of the MDU.




Fig. 4 - Interfacing the CDP1855 to an 8085 microprocessor as an I/O device.

#### PROGRAMMING EXAMPLE

For a 24-bit x 24-bit multiply using the system shown in Figure 5, the following is an assembly listing of a program to multiply 201F7C<sub>16</sub> by 723C09<sub>16</sub>:

MEMORY LOCATION	OP CODE	LINE NO.	ASSEMBLY Language	
0000	F830:	0001	LDI O3OH	
0002	A2:	0002	PLO R2	LOAD 30 INTO R2.0
0003	F800;	0003	LDI OOH	
0005	B2;	0004	PHI R2	LOAD 00 INTO R2.1 (R2=0030)
0006	6758:	0005	OUT 7; DC 058H	LOAD CONTROL REGISTERS
0008	;	0006		SPECIFYING THREE MDU'S,
0008	;	0007		RESET THE Y REGISTER AND
0008	;	0008		SEQUENCE COUNTER
0008	6420;	000 <b>9</b>	DUT 4; DC 020H	LOAD MSB OF X REGISTER
000A	;	0010		WITH 20
000A	641F;	0011	OUT 4; DC 01FH	LOAD NEXT MSB OF X REG
0000	;	0012		WITH 1F
000C	647C;	0013	OUT 4; DC 07CH	LOAD LSB OF X REGISTER
000E	ş	0014		WITH 7C
000E	6572;	0015	OUT 5; DC 072H	LOAD MSB OF Z REGISTER
0010	;	0016		WITH 72
0010	653C;	0017	OUT 5; DC 03CH	LOAD NEXT MSB OF Z REG
0012	;	0018		WITH 3C
0012	6509;	0019	OUT 5; DC 09H	LOAD LSB OF Z REGISTER
0014	;	0020		WITH 09
0014	6759;	0021	OUT 7; DC 059H	LOAD CONTROL REGISTERS
0016	;	0022		RESETTING Y REGISTERS
0016	ş	0023		AND SEQUENCE COUNTERS
0016	;	0024		AND STARTING MULTIPLY
0016	<b>5</b>	0025		OPERATION
0016	E2;	0026	SEX R2	
0017	6E60;	0027	INP 6; IRX	MSB OF RESULTS IS STORED
0019		0028		AT LOCATION 0030
0019	6E60;	0029	INP 6; IRX	
001B	6E60;	0030	INP 6; IRX	
001D	6D60;	0031	INP 5; IRX	
001F	6D60;	0032	INP 5; IRX	COMOLETE LOADING SECULT
0021	6D;	0033	INP 5	COMPLETE LOADING RESULT
0022	;	0034		INTO MEMORY LOCATIONS
0022 0022	•	0035		0030 TO 0035
0022 0022	; 7000-	0036	DD CTOD	RESULTS=0E558DBA2B5C
0022	3022;	0037 STOP	BR STOP	
0024	;	0038	END	
0000				

The result of 201F7C $_{16}$  x 723C09 $_{16}$  is 0E558DBA2B5C = 15760612797276 $_{10}$ . It will be stored in memory as follows:

LOC	BYTE
0030	0E
31	55
32	8D
33	BA
34	2B
35	5C

#### **BEFORE MULTIPLY**

	MDU1	MDU2	MDU3
Register X	20	1F	7C
Register Y	00	00	00
Register Z	72	3C	09

#### AFTER MULTIPLY

Register X Register Y Register Z

MDU1	MDU2	MDU3
20	1F	7C
0E	55	8D
BA	2B	5C




Fig. 5 - Cascading three MDU's (CDP1855) in an 1800 system with MDU's being accessed as I/O ports in programming example.




Fig. 6 - Cascading four MDU's (CDP1855).

## DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C, $V_{DD}$ $\pm 5\%$ $t_r$ , $t_f$ = 20 ns, $V_{IH}$ = 0.7 $V_{DD}$ , $V_{IL}$ = 0.3 $V_{DD}$ , $C_L$ = 100 pF (See Fig. 7)

			LIMITS						
CHARACTERISTIC.		VDD		CDP1855	5		DP1855	C	UNITS
		(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	
Operation Timing			L					<u>                                     </u>	l
Maximum Clock Frequency+		5 10	3.2 6.4	4		3.2	4		
Maximum Shift Frequency (1 Device)Δ		5	1.6	2	_	1.6	2	_	MHz
Minimum Clock Width	tCLK0		_	100 50	150 75		100 —	150 —	
Minimum Clock Period	<sup>t</sup> CLK	5 10		250 125	312 156		250 —	312 —	
Clock to Shift Prop. Delay	tCSH	5 10	=	200 100	300 150		200	300	
Minimum C.I. to Shift Setup	tsu	5 10	_	50 25	67 33	=	50 —	67 —	
C.O. from Shift Prop. Delay	tPLH tPHL	5 10	=	450 225	600 300		450 —	600	
Minimum C.I. from Shift Hold	tH	5 10	_	50 25	75 40		50 —	75 —	ns
Minimum Register Input Setup	tsu	5 10	=	-20 -10	10 10		-20 —	10 —	
Register after Shift Delay	tPLH tPHL	5 10	<u> </u>	400 200	600 300	_	400	600	
Minimum Register after Shift Hold	tн	5 10	=	50 25	100 50		50 —	100	
C.O. from C.I. Prop. Delay	<sup>t</sup> PLH <sup>t</sup> PHL	5 10	_	100 50	150 75		100	150 —	}
Register from C.I. Prop. Delay	tPLH tPHL	5 10	=	80 40	120 60	_	80	120	}

<sup>•</sup>Maximum limits of minimum characteristics are the values above which all devices function.

△Shift period for cascading of devices is increased by an amount equal to the C.T. to C.O. Prop. Delay for each device added.




Fig. 7 - Operation timing diagram.

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal voltages.

<sup>+</sup>Clock frequency and pulse width are given for systems using the internal clock option of the CDP1855. Clock frequency equals shift frequency for systems not using the internal clock option.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C,  $V_{DD}$   $\pm 5\%$   $t_f$ ,  $t_f$  = 20 ns,  $V_{IH}$  = 0.7  $V_{DD}$ ,  $V_{IL}$  = 0.3  $V_{DD}$ ,  $C_L$  = 100 pF (See Fig. 8)

				LIM	IITS			
CHARACTERISTIC.	V <sub>DD</sub>		CDP185	5	CDP1855C			UNITS
	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
	L		L					

#### **Write Cycle**

		_							
Minimum Clear Pulse Width	tCLR	5		50	75		50	75	
Thin the state of	OLIT	10		25	40			_	
Minimum Write Pulse Width	tww	5	1	150	225		150	225	
William Write False Width		10	_	75	115	_	_	_	
Minimum Data-In Setup	tpsu	5	_	-75	0	_	-75	0	
Minimum Data-in Setup	,030	10		-40	0	_	_		
Minimum Data-In-Hold	tDH	5	_	50	75	_	50	75	ns
William Data-III-Hold	יטה	10	_	25	40		_	_	
Minimum Address to Write Setup	tASU	5	_	50	75		50	75	
William Address to Write Setup	,430	10		25	40	_		_	
Minimum Address after Write Hold	tAH	5	_	50	75		50	75	
willing Address after Write Hold	٠АН	10	_	25	40	_	_	_	

<sup>•</sup>Maximum limits of minimum characteristics are the values above which all devices function.




Fig. 8 - Write timing diagram.

<sup>\*</sup>Typical values are for TA = 25° C and nominal voltages.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C,  $V_{DD}$   $\pm 5\%$   $t_{f}$ ,  $t_{f}$  = 20 ns,  $V_{IH}$  = 0.7  $V_{DD}$ ,  $V_{IL}$  = 0.3  $V_{DD}$ ,  $C_{L}$  = 100 pF (See Fig. 9)

				LIN	IITS				
CHARACTERISTIC.		VDD		CDP185	5		CDP1855	С	UNITS
	(V)	Min.	Typ.*	Max.	Min.	Тур.*	Max.		
Read Cycle		L	L	l			L	1	
CE to Data Out Active	tCDO	_5	_	200	300		200	300	
		10		100	150				
CE to Data Access	tCA	5		300	450		300	450	
		10		150	225				
Address to Data Access	tAA	_ 5		300	450		300	450	
Address to Data Access	.00	10	_	150	225	-	_	_	
Data Out Hold after CE	<sup>t</sup> DOH	5	50	150	225	50	150	225	
Data Out Hold after CE	חטטי	10	25	75	115	-	_	_	
Data Out Hold after Read	tDOH	5	50	150	225	50	150	225	
Data Out Hold after Head	,DOH	10	25	75	115	-	_	_	ns
Read to Data Out Active	tRDO	5		200	300		200	300	
head to Data Out Active	טטאי	10	_	100	150	_	_	_	
Read to Data Access	tna	5	_	200	300		200	300	
nead to Data Access	<sup>t</sup> RA	10	_	100	150			_	
Strobe to Data Access	tos	5	50	200	300	50	200	300	
SHODE TO Data Access	<sup>t</sup> SA	10	25	100	150	_		-	
Minimum Caucha Mildah	tove	5		150	225		150	225	
Minimum Strobe Width	tsw	10	_	75	115		_	_	

<sup>•</sup>Maximum limits of minimum characteristics are the values above which all devices function.

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25° C and nominal voltages.





Fig. 9 - Read timing diagram.



Dimensions and pad layout for CDP1855CH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mil (10<sup>-3</sup> inch).

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits".

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — VSS to exceed the absolute maximum rating.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>CC</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{CC}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub>, V<sub>CC</sub>, or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

#### OTO 16 - v<sub>DD</sub> DII cs 15 000 DRO 14 DOI DBI DB2 6 - 083 003 MRO DI2 ٧ss TOP VIEW 92CS-28097 TERMINAL ASSIGNMENT

## 4-Bit Bus Buffers/Separators

#### Features:

- Provides easy connection of memory and I/O devices to CDP1800-series microprocessor data bus.
- Non-inverting fully buffered data transfer

The RCA-CDP1856, CDP1856C, CDP1857, and CDP1857C are 4-bit CMOS non-inverting bus separators designed for use in CDP1800-series microprocessor systems. They can be controlled directly by a 1800-series microprocessor without the use of additional components.

The CDP 1856 is designed for use as a bus buffer or separator between the 1800-series microprocessor data bus and memories. The CDP1857 is designed for use as a bus buffer or separator between the 1800-series microprocessor data bus and I/O devices. Both types provide a chip-select (CS) input signal which, when high (1), enables the busseparator three-state output drivers. The direction of data flow, when enabled, is controlled by the MRD input signal.

In the CDP1856, when the  $\overline{\text{MRD}}$  signal = 0 (low), it enables the three-state bus drivers (DB0 — DB3) and outputs data from the DATA-IN terminals to the data bus. When  $\overline{\text{MRD}}$  = 1 (high), it disables the three-state bus drivers and enables the three-state data output drivers (DO0-DO3), thus transferring data from the data bus to the DATA-OUT terminals.

In the CDP1857, when  $\overline{\text{MRD}} = 1$ , it enables the three state bus drivers (DB0-DB3) and transfers data from the DATA-IN lines onto the data bus. When  $\overline{\text{MRD}} = 0$ , it disables the

three-state bus drivers (DB0-DB3) and enables the three-state data output drivers (D00-D03), thus tranferring data from the data bus to the DATA-OUT terminals.

The CDP1856 or CDP1857 can be used as a bi-directional bus buffer by connecting the corresponding DI and DO terminals (Fig. 2). The MRD output signal from the 1800 series microprocessor has the correct polarity to control the CDP1856 when this device is used as a memory data bus buffer/separator, or the CDP1857 when it is used as I/O bus buffer/separator. Therefore, the 1800 series microprocessor MRD signal can be connected directly to the MRD input of either device. See Function Tables I and II for use of the CDP1856 as a memory data bus buffer/separator and CDP1857 as an I/O bus buffer/separator.


The CDP1856 and CDP1857 are functionally identical to the CDP1856C and CDP1857C, respectively. The CDP1856 and CDP1857 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1856C and CDP1857C have a recommended operating-voltage range of 4 to 6.5 volts. The CDP1856, CDP1856C, CDP1857 and CDP1857C are supplied in 16-lead hermetic, dual-in-line ceramic packages (D suffix), and in 16-lead plastic packages (E suffix).

#### CDP1857 FUNCTION TABLE I For I/O Bus Separator Operation

cs	MRD	DATA BUS OUT DB0 — DB3	DATA OUT DO0 — DO3
		HIGH	HIGH
0	Х	IMPEDANCE	IMPEDANCE
		HIGH	
1	0	IMPEDANCE	DATA BUS
			HIGH
1	1	DATA IN	IMPEDANCE

## CDP1856 FUNCTION TABLE II For Memory Data Bus Separator Operation

cs	MRD	DATA BUS OUT DB0 — DB3	DATA OUT DO0 — DO3
		HIGH	HIGH
0	X	IMPEDANCE	IMPEDANCE
			HIGH
1	0	DATA IN	IMPEDANCE
		HIGH	
1	1	IMPEDANCE	DATA BUS






Fig. 1 — Functional diagrams for CDP1856 and CDP1857.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

	(All voltage values referenced to Vss termina
0.5 to +11 V	CDP1856, CDP1857
0.5 to +7 V	CDP1856C, CDP1857C
0.5 to V <sub>DD</sub> + 0.5 V	INPUT VOLTAGE RANGE, ALL INPUTS
±10 mA	DC INPUT CURRENT, ANY ONE INPUT
	POWER DISSIPATION PER PACKAGE (PD):
500 mW	For $T_A = -40$ to $+60$ °C (PACKAGE TYPE E)
Derate Linearly at 12 mW/°C to 200 mW	For $T_A = +60$ to $+85^{\circ}$ C (PACKAGE TYPE E)
500 mW	For $T_A = -55$ to $+100$ °C (PACKAGE TYPE D
Derate Linearly at 12 mW/°C to 200 mW	For TA +100 to +125°C (PACKAGE TYPE D
	DEVICE DISSIPATION PER OUTPUT TRANSIST
III Package Types) 100 mW	FOR TA = FULL PACKAGE-TEMPERATURE
	OPERATING-TEMPERATURE RANGE (TA):
55 to +125°C	
40 to +85° C	PACKAGE TYPE E
65 to +150°C	STORAGE TEMPERATURE RANGE (Tstg)
	LEAD TEMPERATURE (DURING SOLDERING):
for 10 s max +265°C	At distance $1/16 + 1/32$ inch $(1.59 + 0.79 \text{ mm})$

**OPERATING CONDITIONS** at  $T_A = Full$  Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC					
	1	21856 21857	CDP-	UNITS	
	Min.	Max.	Min.	Max.	1
Supply-Voltage Range	4	10.5	4	6.5	V
Recommended Input Voltage Range	Vss	V <sub>DD</sub>	Vss	V <sub>DD</sub>	V

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C, Except as noted

		co	NDITIO	NS	LIMITS						
CHARACTERISTIC		<b>V</b> o	VIN	<b>V</b> <sub>DD</sub>	1	CDP1856 CDP1857			DP1856	_	UNITS
		(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Quiescent Device			0,5	5	_	1	10		5	50	
Current,	IDD		0,10	10	_	10	100		_	_	μΑ
Output Low Drive		0.4	0,5	5	1.6	3.2		1.6	3.2		
(Sink) Current,	loL	0.5	0,10	10	2.6	5.2	_	_	_	_	mA
Output High Drive		4.6	0,5	5	-1.15	-2.3	_	-1.15	-2.3	_	mA
(Source Current),	l <sub>он</sub>	9.5	0,10	10	-2.6	-5.2	_	_	_	_	
Output Voltage		-	0,5	5	_	0	0.1	_	0	0.1	
Low-Level●	$V_{OL}$	_	0,10	10	_	0	0.1	_	_	_	l v
Output Voltage			0,5	5	4.9	5	_	4.9	5	l –	1
High-Level●	V <sub>он</sub>	_	0,10	10	9.9	10	_	-	_	-	
Input Low		0.5,4.5	_	5	_		1.5		_	1.5	
Voltage,	$V_{IL}$	0.5,9.5	_	10	_	_	3	-	_		l v
Input High		0.5,9.5	_	5	3.5		_	3.5	_	_	
Voltage,	$V_{IH}$	0.5,9.5	_	10	7	_	_	_	_	_	
Input Leakage		Any	0,5	5	_		±1	_	_	±1	
Current,	IIN	Input	0,10	10		_	±1	_	_	_	μΑ
Operating Current,		0,5	0,5	5	_	50	100		50	100	
	I <sub>DD1</sub> ■	0,10	0,10	10		150	300	<b>—</b>	_	_	μΑ
Input Capacitance,	Cin	-	_	_	_	5	7.5		5	·7.5	pF
Output Capacitance,	Соит	_		_		10	15		10	15	pF

<sup>\*</sup>Typical values are for  $T_A = 25^{\circ}$  C and nominal voltage.

<sup>■</sup> Operating current measured in a CDP1802 system at 3.2 MHz with outputs floating.

<sup>•</sup>  $I_{OL} = I_{OH} = 1 \mu A$ .

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40$  to  $+85^{\circ}$  C,  $V_{DD} = \pm 5\%$ ,

 $V_{IH}=0.7~V_{DD,}~V_{IL}=0.3~V_{DD},~t_r,~t_f=20~ns,~C_L=100~pF$ 

CHARACTERISTIC		<b>V</b> <sub>DD</sub>		1856 1857		1856C 1857C	UNITS	
		(V)	Typ.•	Max.	Тур.•	Max.		
Propagation Delay Time:		5	150	225	150	225		
MRD or CS to DO,	t <sub>ED</sub>	10	75	125	_		ns	
		5	150	225	150	225		
MRD or CS to DB,	t <sub>EB</sub>	10	75	125	_		ns	
DI to DB,	+	5	100	150	100	150	20	
DI to DB,	t <sub>iB</sub>	10	50	75	_	_	ns	
DB to DO	•	5	100	150	100	150		
-DB 10 DO	t <sub>BO</sub>	10	50	75		-	ns	

 $<sup>\</sup>bullet$ Typical values are for  $T_A = 25^{\circ}$  C and nominal voltages.




Fig. 2 — Timing diagrams for CDP1856 or CDP1857 (see footnote).

#### TYPICAL APPLICATIONS




Fig. 3 — CDP1856, CDP1857 bidirectional bus buffer operation.





Fig. 4 — CDP1856 and CDP1857 bus separator operation.

## CDP1858, CDP1858C, CDP1859, CDP1859C



## 4-Bit Latch and Decoder Memory Interfaces

#### Features:

- Provides easy connection of memory devices to CDP1802 microprocessor
- Non-inverting fully buffered data transfer

RCA-CDP1858, CDP1858C, CDP1859, and CDP1859C are CMOS 4-bit latch decode circuits designed for use in CDP1800 series microprocessor systems. These devices have been specifically designed for use as memory-system decoders and interface directly with the 1800-series microprocessor multiplexed address bus at maximum clock frequency.

The CDP1858 and CDP1859 are functionally identical to the CDP1858C and CDP1859C, respectively. The CDP1858 and CDP1859 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1858C and CDP1859C have a recommended operating-voltage range of 4 to 6.5 volts.

The CDP1858 interfaces the 1800-series microprocessor address bus and up to 32 CDP1822 256 x 4 RAM's to provide a 4K byte RAM system. No additional components are required. The CDP1858 generates the chip selects required by the CDP1822 RAM. The chip select outputs are a function of the address bits connected to inputs MA0 through MA3.


The MA0-MA3 address bits are latched at the trailing edge of TPA (generated by the CDP1802). When  $\overline{\text{EN-ABLE}}=1$  ( $V_{\text{DD}}$ ), the CS outputs=0 ( $V_{\text{SS}}$ ), and the CE outputs=1. When  $\overline{\text{ENABLE}}=0$ , the outputs are enabled and correspond to the binary decode of the inputs. The  $\overline{\text{EN-ABLE}}$  input can be used for memory system expansion.

The CDP1858 is also compatible with non-multiplexed address bus microprocessors. By connecting the CLOCK input to 1 ( $V_{DD}$ ), the latches are in the data following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1859 interfaces the 1800-series microprocessor address bus and up to 32 CDP1821 1024 x 1 RAM's to

provide a 4K byte RAM system. The CDP1859 generates the chip selects required by the CDP1821 RAM. The chip select outputs are a function of the address bits connected to inputs MA2 and MA3. The address bits connected to inputs MA0 and MA1 are latched by the trailing edge of TPA (generated by the 1800-series microprocessor) to provide the two additional address lines required by the CDP1821 when used in a CDP1800 series microprocessor-based system. When ENABLE=1, the CE outputs are 1's; when ENABLE=0, and CE outputs are enabled and correspond to the binary decode of the MA2 and MA3 inputs. ENABLE does not affect the latching or state of outputs A8, A8, A9, or A9.

The CDP1858, CDP1858C, CDP1859, and CDP1859C are supplied in 16-lead, hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).



CDP1859 TERMINAL ASSIGNMENT

## CDP1858, CDP1858C, CDP1859, CDP1859C




Fig. 1 — CDP1858 — Functional diagram.




Fig. 2 — CDP1859 — Functional diagram.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

(Voltage referenced to Vss Terminal) CDP1858, CDP1859 .....-0.5 to +11 V CDP1858C, CDP1859C .....-0.5 to +7 V INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5 to V<sub>pp</sub> + 0.5 V POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): STORAGE TEMPERATURE RANGE (Tstg) .....-65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): 

**OPERATING CONDITIONS** at  $T_A = Full Package-Temperature Range.$ 

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		LIMITS						
CHARACTERISTIC		21858 21859	CDP CDP	UNITS				
	Min.	Max.	Min.	Max.	1			
Supply-Voltage Range	4	10.5	4	6.5	V			
Recommended Input Voltage Range	Vss	V <sub>DD</sub>	Vss	V <sub>DD</sub>	V			

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}C$ , Except as noted

		co	NDITIO	NS			LIM	ITS			
CHARACTERISTIC		<b>v</b> o	V <sub>IN</sub>	<b>V</b> <sub>DD</sub>	ŀ	CDP1858 CDP1859	_		DP1858 DP1859	_	UNITS
		(V)	(V)	(V)	Min.	Тур.*	Max.	Min.	Тур.*	Max.	
Quiescent Device			0,5	5		0.1	10		5	50	μΑ
Current,	I <sub>DD</sub>		0,10	10	_	1	100	-		_	μ.
Output Low Drive		0.4	0,5	5	1.6	3.2	_	1.6	3.2		mA
(Sink) Current,	loL	0.5	0,10	10	2.6	5.2	_	_		_	111/2
Output High Drive		4.6	0,5	5	-1.15	-2.3	_	-1.15	-2.3	_	mA
(Source Current),	Іон	9.5	0,10	10	-2.6	-5.2	_	_		-	
Output Voltage•		_	0,5	5		0	0.1		0	0.1	
Low-Level	$V_{OL}$	_	0,10	10	_	0	0.1	_	_	_	V
Output Voltage•			0,5	5	4.9	5		4.9	5	_	7
High-Level	$V_{OH}$	_	0,10	10	9.9	10		_	_	_	
Input Low		0.5,4.5		5	_		1.5	_		1.5	
Voltage,	$V_{IL}$	0.5,9.5	_	10	_	_	3		_		l v
Input High		0.5,4.5		5	3.5	_	_	3.5		_	] "
Voltage,	V <sub>IH</sub>	0.5,9.5	_	10	7	_	_	_	_	_	
Input Leakage		Any	0,5	5	_	10-4	±1	T -	10 <sup>-4</sup>	±1	μΑ
Current,	IIN	Input	0,10	10	_	10-4	±2	_	_		] "^
Operating Current,		_	0,5	5	_	50	100	_	50	100	μΑ
	DDI	_	0,10	10	_	150	300	_		_	] "^
Input Capacitance,	Cin	_			_	5	7.5	-	5	7.5	pF
Output Capacitance,	Соит	_		_	_	10	15	_	_		pF

<sup>\*</sup>Typical values are for  $T_A=25^{\circ}\text{C}$  and nominal voltage.

<sup>•</sup>  $I_{OL} = I_{OH} = 1 \mu A$ .

<sup>■</sup> Measured in a CDP1802 or CDP1804 system at 3.2 MHz with open outputs.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A=-40$  to  $+85^{\circ}$  C,  $V_{DD}\pm5\%$ ,  $t_r$ ,  $t_r=20$  ns,  $V_{IH}=0.7$   $V_{DD}$ ,  $V_{IL}=0.3$   $V_{DD}$ ,  $C_L=100$  pF, See Fig. 3.

	V <sub>DD</sub>			l				
CHARACTERISTIC	(V)	CDP1858			CDP1858C			UNITS
		Min.	Тур.	Max.	Min.	Тур.	Max.	
Minimum Setup Time, Memory	5	_	25	40		25	40	
Address to Clock, t <sub>MACL</sub>	10	_	10	25				ns
Minimum Hold Time, Memory	5	_	0	25	_	0	25	
Address After Clock, t <sub>CLMA</sub>	10	_	0	10		-	_	ns
Minimum Clock Pulse	5	_	50	75	_	50	75	
Width, t <sub>CLCL</sub>	10	_	25	40	-		_	ns
Propagation Delay Times:								
Clock to Outputs, t <sub>CLO</sub>	5	_	150	225	-	150	225	
Clock to Outputs, tolo	10	_	75	125				
Memory Address	5		150	225	_	150	225	ns
to Outputs, t <sub>MAO</sub>	10	_	75	125				lis
ENABLE to	5	_	125	200	_	125	200	Ì
Outputs, t <sub>EO</sub>	10	_	65	100	-		_	Ì

Typical values are for  $T_A=25^{\circ}\,C$  and nominal voltages.

Maximum limits of minimum characteristics are the values above which all devices function.





Fig. 3 — CDP1858 timing diagram.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A=-40$  to  $+85^{\circ}$  C,  $V_{DD}\pm5\%$ ,  $t_r$ ,  $t_f=20$  ns,  $V_{IH}=0.7$   $V_{DD}$ ,  $V_{IL}=0.3$   $V_{DD}$ ,  $C_L=100$  pF, See Fig. 4.

	<b>V</b> DD							
CHARACTERISTIC	(V)	/) CDP1859			CDP1859C			UNITS
		Min.	Тур.	Max.	Min.	Тур.	Max.	]
Minimum Setup Time, Memory	5	I -	25	40		25	40	
Address to Clock, t <sub>MACL</sub>	10	_	10	25	-	_	-	ns
Minimum Hold Time, Memory	5		0	25	_	0	25	ns
Address After Clock, t <sub>CLMA</sub>	10	-	0	10	-	_		113
Minimum Clock Pulse	5	_	50	75		50	75	
Width, t <sub>CLCL</sub>	10	-	25	40	_	_	-	ns
Propagation Delay Times:								
Clask to Address t	5	-	125	200	_	125	200	
Clock to Address, t <sub>CLA</sub>	10	<u> </u>	65	100	_	_		
Clock to	5		175	275	_	175	275	
CHIP ENABLE, tolce	10	_	90	140	_	_	_	
Memory Address to	5	T -	100	150	_	100	150	ns
Address, t <sub>MAA</sub>	10	-	50	75	_			
Memory Addrèss to	5	_	150	225	_	150	225	
CHIP ENABLE, t <sub>MACE</sub>	10		75	125	_			
ENABLE to	5	_	125	200	_	125	200	]
CHIP ENABLE, tecs	10	l	65	100	_	_		ł

Typical values are for  $T_A=25^{\circ}\,C$  and nominal voltages.

Maximum limits of minimum characteristics are the values above which all devices function.






Fig. 4 — CDP1859 timing diagram.

#### **CDP1858 DECODE TRUTH TABLE**

ENABLE	DATA	NPUTS	CSO	CS1	CS2	CS3	CEO CE1 CE2 CE3			CES
ENABLE	MA1	MAO	C30	CSI	CSZ	C33	023   021   023   023			
0	0	0	1	0	0	0		22		
0	0	1	0	1	0	0	}	NOT AF	FECTED	
0	1	0	0	0	1	0	1	BY MA	1, MA0	
0	1	1	0	0	0	1				
	MA3	MA2								
0	0	0					0	1	1	1
0	0	1		NOT AF	FECTED		1	0	1	1
0	1	0	]	BY MA	3, MA2		1	1	0	1
0	1	1	1				1	1	1	0
1	Х	Х	0	0	0	0	1	1	1	1

X = MA3, MA2, MA1, MA0 DON'T CARE

#### **CDP1859 DECODE TRUTH TABLE**

ENABLE	DATA	NPUTS	A8	A9	A8	Ā9	CEO CE1 CE2 C			CE3
ENABLE	MA0	MA1	A6	A9	Ao	A9	CEU CEI CEZ CES			
0	0	0	0	0	1	1				
0	0	1	0	1	1	0	]	NOT AF	FECTED	
0	1	0	1	0	0	1		BY MA	1, MA0	
0	1	1	1	1	0	0				
	MA3	MA2								
0	0	0					0	1	1	1
0	0	1		NOT AF	FECTED		1	0	1	1
0	1	0		BY MA	A3, MA2		1	1	0	1
0	1	1	1				1	1	1	0
1	х	Х			ECTED BY	<i>,</i>	1	1	1	1

X = MA3, MA2, MA1, MA0 DON'T CARE




Fig. 5 - 4K byte RAM system using the CDP1858 and CDP1822.





Fig. 6 - 4K byte RAM system using the CDP1859, CDP1856, and CDP1821.




#### DIMENSIONS AND PAD LAYOUT FOR CDP1858

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10<sup>-3</sup> inch).

The photographs and dimensions of each CMOS

chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.




**DIMENSIONS AND PAD LAYOUT FOR CDP1859** 

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions of each CMOS

chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### **CDP1861C**



## **Preliminary Data**

## Video Display Controller

#### Features:

- Supports bit-mapped video display for graphic flexibility
- Generates composite horizontal and vertical sync
- Programmable vertical resolution for matrix display of up to 64 x 128 segments
- Real-time interrupt generator
- Clear input
- External display control

The RCA-CDP1861C is a video display controller designed for use in CDP1800-series microprocessor systems.

The CDP1861C utilizes many of the features of the CDP1800-series microprocessor to simplify control and minimize the need for external components. The DMA feature of the CDP1800-series microprocessor may be used for direct data transfers from memory to the CDP1861C. The INTERRUPT input and the I/O command lines may be used to perform the necessary handshaking between the CDP1800-series microprocessor and the CDP1861C. Timing may be simplified by operating the microprocessor at a clock frequency of 1.76064-MHz (the standard color frequency of 3.58 MHz, divided by 2, may also be used in some applications). The clock and the CDP1800-series microprocessor timing signals (TPA and TPB) may then be used to set the interface timing (as shown in the system diagram). In general, the clock frequency equals the number of fields per second (60), times the number of lines per field (262), times the number of machine cycles per line (14), times the number of bits per byte (8). In DMA operation, each machine cycle is a memory access.

Flexibility in vertical resolution may be obtained by synchronizing the CDP1861C with the CDP1800-series microprocessor and employing direct program control over the DMA process in real time. The actual video display takes place during a "window" of 4.6 milliseconds out of each 16.7-millisecond TV field. Throughout each such display window, a CDP1800-series microprocessor interrupt program may be used to manipulate the DMA pointer, reissuing a given line of the display several times to save memory storage at the expense of reduced vertical resolution.

The CDP1861C generates composite vertical and horizontal sync plus luminance signals which can be combined externally to create an NTSC compatible composite video signal. This composite vertical and horizontal sync output signal (COMP SYNC) is generated from the sync reference (TPA) and TBP inputs. Vertical sync is derived from

horizontal sync by dividing the horizontal sync frequency by 262. The composite sync signal generates timing for a non-interlace video display of 262 lines per field.

The CDP1861C generates an interrupt request (\$\overline{INT}\$) once per field, 62 lines after the trailing edge of vertical sync and two line before the raster has reached a "display window" (see Fig. 5). This request alerts the CDP1800-series microprocessor (or other control system) to prepare for DMA (direct memory access) activity. The CDP1861C DISP STATUS (EFX) output goes low during the 4 lines before the display window, and again during the last 4 lines of the window. This signal may be used to give early warning of the display window and to release the control system from monitoring the DMA activity.

Beginning in the third machine cycle of each line of the display window, and lasting for 8 cycles, the CDP1861C asserts the DMAO output to request a sequency of eight 8-bit bytes, which are then used to generate the VIDEO signal. Then, when control signals SCI and SCO are low and high respectively, each assertion of the TPB input causes the CDP1861C to read a byte from the BUS lines, and immediately to shift it out on the VIDEO output, highorder bit first. A DMA pointer defines an area of memory which is accessed by the CDP1861C to provide a bitmapped display.

The display on (DISP ON) and display off (DISP OFF) inputs set and reset an internal control flip-flop in the CDP1861C. When this flip-flop is set, DMAO and INT are enabled; when reset, they are disabled.

The reset input (RESET) is a Schmitt trigger input that resets the CDP1861C. The CLEAR output is a conditioned output pulse which can be used to reset the external system.

The CDP1861C is supplied in 24-lead hermetic dual-in-line ceramic packages (D suffix), in 24-lead dual-in-line plastic packages (E suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:

······································	
DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	0.5 to +7 V
, , , , ,	054-1/ 1051/
INPUT VOLTAGE RANGE, ALL INPUTS	
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125°C
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

## STATIC ELECTRICAL CHARACTERISTICS, at TA = -40 to +85°C, Except as Noted

	CON	DITIONS	}		LIMITS			
CHARACTERISTIC	CHARACTERISTIC		VIN	VDD	-	DP1861( DP1861(		UNITS
į		(V)	(V)	(V)	MIN.	TYP.*	MAX.	
Quiescent Device Current	IDD	_	0, 5	5	_	50	250	μΑ
Input Leakage Current,	IIN	Any Input	0, 5	5	_	±0.1	±1	μΑ
Input Low Voltage	VIL	0.5, 4.5	_	5	_		1.5	V
Input High Voltage	VIH	0.5, 4.5	_	5	3.5		_	•
Output Voltage Low-Level	VOL		0, 5	5	_	0	0.05	
Output Voltage High-Level (Except DMAO, INT)	Vон	T -	0, 5	5	4.95	5	_	V
Output Low Drive (Sink) Current INT, DMAO:	lOL	0.4	0, 5	5	0.2	0.5	_	
CLEAR, EF:		0.4	0, 5	5	0.4	0.8		mA
VIDEO, COMP SYNC:		0.4	0, 5	5	0.8	1.6		
Output High Drive (Source) Current	ЮН	4.6	0, 5	5	-0.4	-0.8	_	mA
VIDEO, COMP SYNC:		4.6	0, 5	5	-0.5	-1		
RESET (Schmitt Trig.)	····	1						
Pos. Trig. Threshold	٧P	l –	_	5	_	2.5	_	
Neg. Trig. Threshold	٧N	_	_	5	_	1.7	_	V
Hysteresis Voltage	۷н	_	_	5	_	0.8	_	

<sup>\*</sup> Typical values are for T<sub>A</sub> = 25°C.

RECOMMENDED OPERATING CONDITIONS at T<sub>A</sub> = Full Package Temperature Range For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		CONDITIONS	LIM CDP1	UNITS	
		V <sub>DD</sub> (V)	MIN.	MAX.	
DC Operating Voltage Range		<del>-</del>	4	6.5	V
Input Voltage Range		<del>-</del>	VSS	V <sub>DD</sub>	•
Maximum Input Rise or Fall Time	tr, tf	5		5	μs
Maximum Clock Input Frequency	fCL	5	DC	2.5	MHz

#### **CDP1861C**




Fig. 1 - CDP1861C block diagram.

#### **FUNCTIONAL DESCRIPTION OF CDP1861C TERMINALS**

#### CLK:

The active low input for an externally generated singlephase clock which determines the clock rate for the 8-bit data shift register. Data are shifted on the high-to-low transition of the CLK input signal, most significant bit first. A low level (VSS) is shifted into the least significant bit.

The CLK signal may be derived directly from the CDP1800-series microprocessor by connecting the CLK terminal of the CDP1861C to the XTAL terminal of the CDP1800-series microprocessor.

#### DMAO:

An active low output (VSS) that requests an 8-bit data transfer. The output signal is from the "open drain" of an n-channel transistor and requires an external pull-up resistor to VDD. Depending on the status of the SCO and SC1 input signals at horizontal sync time, DMA requests are initiated on the leading edge of the second TPA input signal following the horizontal sync output. This feature is necessary in order to reference the data requests to the program's ability to respond to them, insuring that data will always be initiated at the same point on the display. The system should respond to a DMAO by setting SCO high (VDD), and SC1 low (VSS), permitting data transfer. Data will be loaded on the subsequent 8 TPB input signals.

DMAO will be terminated on the ninth sync pulse, at which time SC0 should be set low (VSS) prior to the next TPB command. Timing is illustrated in Figs. 3 and 5. The DMAO output signal may be connected to the DMA OUT Terminal of the CDP1800-series microprocessor, which responds as discussed above.

#### INT

An active low (VSS) output signal two horizontal cycles prior to the display, as shown in Figs. 3 and 5. This signal is the output of the "open drain" of an n-channel transistor and requires an external pull-up resistor to VDD. The INT output signal is normally connected to the INTERRUPT input terminal of the CDP1800-series microprocessor. In a CDP1800-series microprocessor based system, 29 machine cycles occur from initiation of an INT until the DMAO.

#### TPA:

An active high timing pulse occuring once for every 8 clock pulses. The TPA signal is used as the clock for the horizontal line counter. It is normally tied to the TPA teminal of the CDP1800-series microprocessor. The TPA signal precedes the TPB signal.

#### TPB:

An active high timing pulse occurring once for every 8 clock pulses. The TPB signal is used as a strobe for gating the output of the counter and for loading data into the data register. It is normally connected to the TPB terminal of the CDP1800-series microprocessor.

#### COMP SYNC:

An active low output signal resulting from the exclusive "OR" of the output of the horizontal and vertical counters. COMP SYNC can be combined with the VIDEO output to form a composite video signal.

The COMP SYNC output frequency and pulse duration are determined by the TPA and TPB input signals. A horizontal sync pulse is initiated by the trailing edge of the TPB input signal following the 13th or 14th TPA input, as determined by the status of the SC0 and SC1 input signals, and is terminated on the leading edge of the subsequent second count of the TPA input.

Vertical timing is generated coincident with the 262nd horizontal timing pulse and is present for six horizontal clock cycles. Idealized timing is illustrated in Figs. 2 and 4.

#### VIDEO:

An active high output from the most significant bit of the 8-bit P/S data register. It is used to determine the luminance level and may be combined externally with the COMP SYNC output signal to form a composite video signal.

#### RESET

An active low input signal which initializes the counters, inhibits the display, and places all control outputs in the high (VDD) state. Refer to Fig. 3.

#### FUNCTIONAL DESCRIPTION OF CDP1861C TERMINALS (Cont'd)

#### RESET (Cont'd)

The RESET terminal is a Schmitt-trigger-type input which permits the use of an external RC network to provide a power-on reset.

#### EFX:

An active low output signal which occurs for a period of four horizontal cycles prior to the beginning and end of the 128-line display window, as illustrated in Figs. 2 and 4. The signal can be used by the program software routines to indicate the boundaries of the display area. It is normally connected to a CDP1800-series microprocessor EF1-EF4 FLAG input terminal.

#### **DISP ON, DISP OFF:**

Active high input signals that control the display. When enabled by pulsing DISP ON high ( $V_{DD}$ ), data transfers, DMA, and interrupt requests are permitted. These operations are inhibited by the low-to-high transition of the DISP OFF input signal if DISP ON is low ( $V_{SS}$ ). The RESET signal also inhibits the display. When inhibited, the internal counters remain operational. Sync and display status signals are generated. Video output becomes low when the register is emptied. Table I indicates the enable/disable conditions.

The DISP ON and DISP OFF signals may be provided by the I/O commands (N bits) of the CDP1800-series microprocessor.

T	Α	В	L	Ę	١		

	SIGNAL	
RESET	DISP ON	DISP OFF
L	L	Х
L	Н	X
ы		V
	<b>-</b>	^
ш	1	_
"	_	
	RESET L L H	RESET DISP ON L L H H

#### D10 - D17:

Input signals to the data register. Data are loaded during the high-to-low transition of the CLK only when TPB, DISP ON, and SC0 are high (VDD), SC1 is low (VSS), and the CDP1861C is enabled.

The data input signals are normally connected to the 8-bit microprocessor data bus.

#### SC0, SC1:

Input signals used to synchronize the operation of the CDP1861C will its controller. They should be initiated prior to the TPA input and terminate after the TPB input pulse.

These control signals are sampled at two different times: 1) During the horizontal sync output when the TPA input is present, the CDP1861C expects to see SC1 = 1 ( $V_{DD}$ ) and SC0 = 0 ( $V_{SS}$ ). Any other combination will result in the skipping of one of the normal 14 cycles per line. This feature allows the CDP1800-series microprocessor to force initial instruction fetch/execute sync with the CDP1861C, and assures sync in case it is later lost for any reason. 2) In the 6 cycles following the CDP1861C  $\overline{D}\overline{M}\overline{A}\overline{O}$  assertion, the CDP1861C expects to see SC1 = 0 and SC0 = 1. Any other combination will prevent the CDP1861C from loading data from the bus.

These signals may be connected to the STATE CODE (SC0, SC1) outputs of the CDP1800-series microprocessor.

#### CLEAR:

The output of the Schmitt trigger (reset input circuitry) provides high speed transitions that may be used to reset other devices. It may be connected to the CLEAR terminal of the CDP1800-series microprocessor.

#### VDD, VSS:

 $V_{\mbox{\scriptsize DD}}$  is the positive supply voltage terminal,  $V_{\mbox{\scriptsize SS}}$  is the negative supply voltage terminal and is normally connected to ground.




Fig. 2 - Horizontal sync timing diagram.

#### **CDP1861C**




Fig. 3 - Reset transfer characteristics.

#### APPLICATION INFORMATION (CDP1861C DIRECTLY CONTROLLED BY THE CDP1800-SERIES MICROPROCESSOR)

Figure 5 shows a simple graphic display system using the CDP1800-series microprocessor and the CDP1861C. The CDP1861C uses both the INTERRUPT and direct memory access (DMA) output channel of the microprocessor for display refresh. The microprocessor specifies the area of memory displayed via the interrupt routines, and the DMA output channel is the mechanism which transfers the data from memory to the CDP1861C via the 8-bit data bus. The data are then shifted out one bit at a time at the clock frequency to generate the video (VIDEO) signal.

The composite sync (COMP SYNC) signal creates a 262-line-per-field, 60-field-per-second non-interlace video picture. The non-interlaced picture frame for this display consists of two even fields of 262 horizontal lines each. This format differs slightly from the National Television Standard (NTSC) which has a 525-line interlaced picture frame of one odd field and one even field. The vertical sync pulse generated at COMP SYNC of the CDP1861C has no equalizing pulses but is serrated to maintain horizontal synchronization during the vertical blanking time. The VIDEO and COMP SYNC pulses are resistively coupled to create the composite video, which can be supplied directly to a video monitor, a modified TV receiver, or a FCC approved rf modulator.

A clock source of 3.58 MHz, the NTSC color frequency, if divided by 2, may be used for some applications in place of the 1.76-MHz crystal shown in Fig. 5. Deviations from the NTSC frequencies are as follows:

The user should determine which choice of frequencies provides an optimal cost/performance trade-off for his application. Generally, video CRT's are more sensitive to line frequency accuracy than to field frequency accuracy.

The display is a bit map of memory. Each bit in the display memory corresponds to one spot on the video screen. Logical 1 (VDD) bits in memory correspond to white or lighted spots in the display. The highest resolution that may be produced is 128 vertical by 64-horizontal segments. This resolution requires 1024 bytes of memory for the display. The upper left-most spot that can be displayed on the video screen is the most significant bit of the first byte in the display refresh memory buffer. The starting location of the display buffer is initialized in the INTERRUPT routine and may be anywhere in addressable memory (ROM, RAM, or both). The lower right-most spot that can be displayed is the least significant bit of the last byte of the display bit map. For each of the 128 horizontal display lines, 8 bytes of memory are sequentially accessed and displayed from left to right on the video screen. Adjacent illuminated spots appear contiguous both in the horizontal and in the vertical directions. All display manipulations are accomplished by changing the data within the display buffer or by changing display buffers.

To control the CDP1861C as shown in Fig. 5, the CDP1800series microprocessor must be in synchronization with the CDP1861C during the display window. Exactly six machine cycles must be executed beyond the eight DMA cycles during each line, and an even number of cycles (262 x 14) must be executed from the start of one display window to the start of the next. These requirements insure that the DMA burst will not be delayed one cycle waiting for an instruction to finish — this delay would cause litter on the screen. These requirements can be accomplished in two steps: 1) the main program must not execute any 3-cycle instructions (i.e., SKIP, LONG BRANCHES, and NOP), and 2) the interrupt routine, including the interrupt cycle itself, must employ an even number of cycles, and must be synchronized with the DMA bursts. There must be 29 cycles between the INTERRUPT cycle (S3) and the first burst of eight DMA cycles. This timing is accomplished by executing an early 3-cycle instruction to compensate for the INTERRUPT cycle. Furthermore, exactly three 2-cycle instructions must be executed between each sucessive burst. Occasionally these restrictions may be ignored at the expense of jitter on the screen.

For the 128 x 64 display, the CDP1800-series microprocessor software requirement is straightforward. The DISP STATUS/EF1 line is not required, and EF1 may be used for other purposes. A simple interrupt routine merely resets the DMA pointer, RO, to the beginning of the display buffer area (see Fig. 8) — note the 3-cycle NOP instruction at the beginning which compensates for the 1-cycle interrupt. The first burst of eight DMA cycles occurs just as this routine finishes, as indicated by the bracket following the RETURN instruction (70). Exactly 29 cycles separate the interrupt request cycle and the first DMA burst. The interrupt routine must last at least 28 cycles, because the interrupt request line is held up that long by the CDP1861C.

When less RAM is to be used (less resolution), a more complicated interrupt routine is used. The interrupt routine is protracted for the full duration of the display window, and the six free cycles in each line are used to execute three instructions, which maintain control over the DMA pointer, RO.1. In the simplest cases, each line of 8 bytes is repeated n times to give 128/n vertical resolution. With n = 4, for example, 64 x 32 resolution is obtained. Such an interrupt routine is shown in Fig. 7. The use of three instructions per

## APPLICATION INFORMATION (CDP1861C DIRECTLY CONTROLLED BY THE CDP1800-SERIES MICROPROCESSOR) (Cont'd)

line does not leave time to control a loop, so each of four copies of the line corresponds to three instructions in the main loop, starting at EFX. The EFX signal, applied to EF1, is used to signal the last pass through the loop.

For other values of n, similar routines can be devised. For n = 2, the 64 x 64 format, the last 4 lines need special treatment (see Fig. 6). Other schemes are possible, resulting in other resolutions which vary on command from the main program,

or even resolutions which vary through the display window.

In general, additional functions may be implemented in the routine before returning to the main program. For example, a real-time clock can be maintained by incrementing a counter once on each interrupt, i.e., once per 1/60 second. Another example is vertical "scrolling" of the display, wherein the starting address in a display file is incremented or reincremented at regular intervals.




Fig. 4 - Spatial diagram of one video display field (not to scale).

NT	sc	CLOCK FREQUENCIES (MHz)					
		1.76064	1.764000	3.579545/2			
Line Freq.	15750	15720	15750	15980			
Field Freq.	60	60	60.11	60.99			

## **CDP1861C**




Fig. 5 - Typical CDP1802/CDP1861C video display system.

		Assembly	
Machine Code		Language	Comments
72	INTRET	: LDXA	RESTORE D
70		RET	RETURN
C4	INT	: NOP	3 CYC. INSTR. FOR PGM. SYNC
22		DEC R2	R2 IS STACK PTR
78		SAV	T→STACK
22		DEC R2	
52		STR R2	D→STACK
F8-B0		A.1 (DISMEM)→RO.1	DISMEM IS START ADDR
F8-A0		A.0 (DISMEM)→RO.0	OF DISPLAY MEMORY
C4, C4		NOP; NOP	NOPS FOR PGM SYNC
E2		SEX2	
80]	DISP	: GLO RO	NEW LINE
E2		SEX2	NOP
20		DEC RO	RESTORES RO.1 IF PASS PG
A0]		PLO RO	REPEATS SAME LINE
E2		SÉX2	NOP
3C		BN1 DISP	LOOP 60 TIMES
80]	DISEF	: GLO RO	LAST 4 VIDEO LINES
E2		SEX2	NOP
20 A0]		DEC RO; PLO RO	
E2		SEX2	NOP
34—		B1 DISEF	
30		BR INTRET	. END OF DISPLAY

Fig. 6 - Interrupt routine for 64 x 64 format (2 pgs mem).

		Assembly	
Machine Code		Language	Comments
72	INTRET	: LDXA	RESTORE D
70		RET	RETURN
C4	INT	: NOP	3 CYC. INSTRU. USED
			FOR PGM. SYNC
22		DEC R2	R2 IS STACK PTR
78		SAV	T→STACK
22		DEC R2	
52		STR R2	D→STACK
F8-B0		A.1 (DISMEM)→R0.1	LOAD RO WITH
F8-A0		A.0 (DISMEM)→R0.0	START ADDR. OF DISP. MEM
C4, C4		NOP; NOP	NOPS USED FOR SYNC
E2	DISP	: SEX2	
80]		GLO RO	LINE START ADDR.→D
E2		SEX2	NOP
20		DEC RO	RESET RO.1 IF PASS PG
A0]		PLO RO	LINE START ADDR.→RO.0
E2		SEX2	NOP
20		DEC RO	RESET RO.1 IF PASS PG
A0]		PLO RO	LINE START ADDR.→RO.0
E2		SEX2	NOP
20		DEC RO	RESET RO.1 IF PASS PG
A0]		PLO RO	REPEATS SAME LINE
3C		BN1 DISP	LOOPS 32 TIMES
30		BR INTRET	END OF DIPLAY

Fig. 7 - Interrupt routine for 64 x 32 format (1 pg mem).

		Assembly	
Machine Code		Language	Comments
72	INTRET	: LDXA	RESTORE D
70]		RET	RETURN
C4	INT	: NOP	ENTRY POINT
22		DEC R2	R2 = STACK PTR
78		SAV	T→STACK
22		DEC R2	
52		STR R2	D→STACK
E2, E2		SEX R2; SEX R2	NOP
F8-B0		A.1 (DISMEM)→RO.1	LOAD RO WITH
F8-A0		A.0 (DISMEM)→RO.0	START ADDR OF DISP. MEM.
30		BR INTRET	BRANCH TO INTERRUPT RETURN

Fig. 8 - Interrupt routine for 64 x 128 (4 pgs mem).

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must

not cause  $V_{DD} - V_{SS}$  to exceed the absolute maximum rating.

#### Input Signals


To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD or VSS may damage CMOS devices by exceeding the maximum device dissipation.



## **Preliminary Data**

# **CMOS Color Generator Controller**

#### Features:

- Interfaces directly with CDP1861C Video Display Controller
- Programmable background color
- Programmable video (dot) color
- On-chip crystal controlled oscillator
- NTSC and RGB compatible

The RCA-CDP1862C is a color generator controller designed for use in CDP1800-series microprocessor systems. It is intended for use with the RCA-CDP1861C video display controller and will interface directly with the CDP1802/CDP1861C as shown in the system diagram below.

The CDP1862C utilizes many features of the CDP1802 and CDP1861C to simplify control and minimize the need for external components. The CDP1862C is NTSC color compatible. Red, green and blue luminance signals are also available for directly controlling the red, green and

blue amplifiers of a video monitor. A 7.15909-MHz on-chip crystal-controlled oscillator or an external 7.15909-MHz clock is used to generate multiple phases of the 3.579545-MHz color burst frequency for NTSC-compatible color. The color burst is further divided by 2 to provide system timing for the CDP1802 and the CDP1861C. This frequency [1.789773 MHz] is available at CLK OUT. Two inputs TPB and COMP SYNC, are used to maintain system synchronization. The RESET input resets the CDP1862C and sets the background color to blue and the dot color to white.





Fig. 1-Typical CDP1802 microprocessor system using the CDP1862C.

Background color: Four background colors are available. The colors are changed each time TPB is pulsed when BKG = high. The sequence is from blue to black to green to red and return to blue [see Fig. 2].



92CS-31667

Fig. 2-Background Color Sequencing.

Dot color: Color data [RD, BD, GD] is latched internally on the high-to-low transition of CLK when TPB = high. Eight colors are available as shown in Table I. The color is overlayed onto the LUM IN data [video output from CDP1861C]. Each color

TABLE I - Color Table

RD	BD	GD	COLOR
0	.0	0	Black
0	0	1	Green
0	1	0	Blue
0	1	1	Cyan
1	0	0	Red
1	0	1	Yellow
1	1	0	Purple
1	1	1	White

corresponds to eight horizontal bits of video information. Only the selected background color appears at the output if LUM IN = low. When used with the CDP1861C and set for the maximum

res'olution of 64 x 128, 1024 color blocks [ 8 x 128] are possible, and would require a 1K x 3 random-access memory storage area. This area would appear to be write-only memory to the microprocessor because, in the programmed state, this area occupies an unique, unused 1K block of memory space. However, when it is read, this area responds to the same address space occupied by the CDP1861°C refresh RAM. This is accomplished with proper decoding and requires the memory to have separate I/O lines.

The CON input enables the RD, BD and GD input latches. After a RESET condition, the dot color is set to white and any color change is inhibited until the CON input is pulsed low, which normally occurs when data is written into the color map. The CON input provides a means of inhibiting erroneous color data until the color map is properly loaded.

The color luminance [R LUM, B LUM, G LUM], color chrominance [R CHR, B CHR, G, CHR], background luminance [BKG LUM], background chrominance [BKG CHR], color burst [BURST], and COMP SYNC are combined by an external RC network to generate the composite video [see Fig. 1].

The BURST signal is normally high and oscillates at ½ the XTAL frequency from the low-to-high transition of COMP SYNC until TPB = high.

The CDP1862C types are supplied in 24-lead hermetic dual-in-line side-brazed ceramic packages [D suffix], and in 24-lead dual-in-line plastic packages [E suffix].

#### RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}$ C, Except as Noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	LIN	UNITS	
OTATIA OTE TITOTIC	(V)	Min.	Max.	OMITS
Supply-Voltage Range (For $T_A$ = Full Package- Temperature Range)	_	4	6.5	v
Input Voltage Range	_	V <sub>SS</sub>	v <sub>DD</sub>	
Input Signal Rise or Fall Time, t <sub>f</sub> , t <sub>f</sub>	5	_	5	μs
Clock Input Frequency, f <sub>CL</sub>	5	7.15909		MHz

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltages referenced to VSS Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)
For TA = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100 <sup>o</sup> C (PACKAGE TYPE D)
For TA = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):
PACKAGE TYPE D
PACKAGE TYPE E
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max

## STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to +85°C, except as noted.

	col	NDITION	S				
CHARACTERISTIC	v <sub>o</sub>	VIN	V <sub>DD</sub>	C C	UNITS		
	(V)	(V)	(V)	Min.	Тур.*	Max.	
Quiescent Device Current, I	_	0, 5	5	_	50	250	μΑ
Output Low Drive (Sink) Current, IOL (Except XTAL)	0.4	0, 5	5	2	2.4	_	mA
XTAL Output, IOL	0.4	0, 5	5	150	200	_	μΑ
Output High Drive (Source) Current, IOH (Except XTAL	4.6	0, 5	5	-1.6	-1.8		mA
XTAL Output, IOH	4.6	0, 5	5	-150	-200	1	μΑ
Output Voltage Low-Level, V <sub>OL</sub>		0, 5	5	_	0	0.1	
Output Voltage High Level, V <sub>OH</sub>	_	0, 5	5	4.9	5		٧
Input Low Voltage, V <sub>IL</sub>	0.5, 4.5	_	5	_	-	1.5	
Input High Voltage, V <sub>IH</sub>	0.5, 4.5	_	5	3.5	_	-	
Input Leakage Current, I <sub>IN</sub>	Any Input	0, 5	5	_	±0.1	±1	μΑ

<sup>\*</sup> Typical values are for T<sub>A</sub> = 25°C and nominal voltage.




Fig. 3-Functional block diagram.

#### SIGNAL DESCRIPTIONS

#### RESE

A low level on this input initializes the internal counters, sets the background color to blue, and sets the dot color to white.

#### BKG

A high level on this input enables the background color to be changed when TPB is pulsed high. This signal is normally connected to an I/O line of the 1800-Series microprocessor.

#### CLK

An input signal used to latch the color data information. Color data [RD, BD, GD] is latched on the high-to-low transition of CLK when TPB = high. This signal is normally connected to CLK OUT through an inverter.

#### **TPB**

A high level on this input enables color data latching and sequences background color when BKG = high. This signal is normally connected to the TPB terminal of the 1800-Series microprocessor.

#### **CLK OUT**

An output signal, equal to the XTAL frequency divided by four, that provides the overall system synchronization. This signal is normally connected to the CLOCK terminal of the 1800-Series microprocessor.

The inverse of this signal is normally connected to the CLOCK terminal of the CDP1861C and the CLK terminal of the CDP1862C.

### COMP SYNC

An input signal used to provide horizontal line synchronization between the CDP1861C and the CDP1862C color signals. This signal is normally connected to the COMP SYNC terminal of the CDP1861C.

#### LUM IN

The luminance video input, to which the color information is added. One color block corresponds to eight serial bits of data from this input. This input is normally connected to the VIDEO terminal of the CDP1861C.

#### VSS

Negative supply voltage; ground.

#### XTAL, XTAL

Terminal connections for an external crystal, in parallel with a resistance [10 megohms typ.] if the on-chip oscillator is utilized. Frequency trimming capacitors may be required at terminals 13 and 14. XTAL is the input for an externally generated single-phase clock.

#### BURST

The color reference output, which oscillates at the XTAL frequency divided by 2.

This signal provides approximately 11 cycles of 3.579545 MHz from the low-to-high transition of COMP SYNC until TPB = high. This signal is coupled through an external series RC circuit to the COMP SYNC output of the CDP1861C.

#### RD. BD. GD

The red, blue, and green color data inputs. One of eight colors is latched on the high-to-low transition of  $\overline{CLK}$  when TPB = high, forming a color block of eight horizontal LUM IN data bits. Only the selected background color appears at the output if LUM IN = low. These inputs are normally connected to the DATA OUT terminals of the color map memory.

#### BKG LUM, R LUM, B LUM, G LUM

These output signals provide background and color luminance information. They are resistively added externally to the COMP SYNC output of the CDP1861C.

#### BKG CHR, R CHR, B CHR, G CHR

These output signals provide background and color chrominance information. They are coupled through an external series RC circuit to the COMP SYNC output of the CDP1861C. Each signal is phase-shifted from the BURST reference signal by the amount necessary for proper color operation.

#### CON

The color data input latch enable signal. After a RESET condition, the internal RD, BD, and GD input latches are held in a reset state, providing a white color output. When CON is pulsed low, the reset state is removed and the latches are enabled, providing color output. This input is normally connected to the gated MWR signal from the 1800-Series Microprocessor.

#### VDD

Positive supply voltage.

## OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of

these conditions must not cause  $V_{\text{DD}}\text{-}V_{\text{SS}}$  to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**


A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage CMOS devices by exceeding the maximum device dissipation.

### **Preliminary Data**

## CDP1863, CDP1863C



# **CMOS 8-Bit Programmable Frequency Generator**

#### Features:

- Directly interfaces with CDP1800-series microprocessors
- 256 possible programmable frequencies
- Two clock input predividers ( $\div$  4 and  $\div$  8)
- Gated square-wave output
- Single 4 to 10.5 V supply

The RCA-CDP1863 and CDP1863C CMOS integrated circuits are programmable frequency generators designed to produce 256 possible frequencies from a single-frequency input clock. They will interface directly with the CDP1800-series microprocessor as shown in the system diagram (see Fig. 1).

The CDP1863 and CDP1863C consist of a programmable up-counter and an 8-bit latch (see Fig. 2). An input clock is predivided by a fixed internal counter chain in addition to the programmable counter. The final stage of the device divides the output of the up-counter by two to provide a square-wave output. The input clock may be applied to either of two inputs; CLK1 provides a divide-by-four predivide, and CLK2 a divide-by-eight. The unused input must be tied to V<sub>DD</sub> to avoid interference with the true clock. After the programmable up-counter has reached its maximum count, the next predivided clock pulse will cause it to go to zero. At this time, the output flip-flop toggles and the load flipflop is turned on. The output of the load flip-flop is fed into the NOR gates which allow the divide rate stored in the 8-bit latch to preset the up-counter. Before the next predivided clock pulse clocks this up-counter, the load flip-flop is reset and the NOR gates are turned off. The counter then resumes its up-count. The data at the eight data inputs is latched into the device by the high-to-low transition of CLK1, when STR(STROBE) is high, or by the high-to-low transition of STR, when CLK1 is high.

When using CLK2, CLK1 must be tied to  $V_{DD}$  to permit the STR input to generate the internal latch clock. The 8-bit data in the latch determines the divide rate of the programmable up-counter in the device. This rate may range from divide-by-one to divide-by-256.

A low level on the RESET input resets the up-counter, predividers, and flip-flops, and forces an initial state into the 8-bit data latch. This initial state provides a fixed divide rate for the device prior to running the system. A high level on the RESET input enables the up-counter, predividers, and flip-flops and allows programming a new divide rate into the device.

The CDP1863 and CDP1863C are functionally identical. They differ in that the CDP1863 has an operating voltage range of 4 to 10.5 volts and the CDP1863C has an operating voltage range of 4 to 6.5 volts. Both are supplied in 16-lead hermetic dual-in-line ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800-series microprocessor system using the CDP1863 and CDP1863C.

#### **RCA CMOS LSI Products**

## CDP1863, CDP1863C

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD): (Voltage referenced to Vss Terminal) CDP1863C ..... -0.5 to +7 V INPUT VOLTAGE RANGE, ALL INPUTS.....-0.5 to V<sub>DD</sub> +0.5 V DC INPUT CURRENT, ANY ONE INPUT ......±10 mA POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): STORAGE TEMPERATURE RANGE (Tstq) ......-65 to + 150° C LEAD TEMPERATURE (DURING SOLDERING): 

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C, except as noted

		C	OITIONO	NS	LIMIT'S						
CHARACTERISTIC		V <sub>O</sub> V <sub>IN</sub>		, <b>V</b> DD	CDP1863			CDP1863C			UNITS
		(V)	(V)	(V)	MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	
Quiescent Device			_	5		50	250	_	50	250	
Current,	l <sub>L</sub>	-	_	10	_	250	500	_		_	μA
Output Low Drive		0.4	0,5	5	1.6	2.2	_	1.6	2.2	_	mA
(Sink) Current,	IoL	0.4	0,10	10	3	3.6		-		_	1 ""^
Output High Drive		4.5	0,5	5	-1	-1.6	_	-1	-1.6	_	
(Source) Current,	Іон	9.5	0,10	10	-3	-3.6	_	_		mA mA	
Output Voltage		_	0,5	5	_	0	0.05		0	0.05	
Low-Level,	$V_{OL}$	_	0,10	10	_	0	0.05	_	_	_	] ,
Output Voltage		_	0,5	5	4.95	5		4.95	5		1 °
High-Level,	Voh		0,10	10	9.95	10	_				
Input Low Voltage,		0.5,4.5	_	5	_		1.5		_	1.5	
	$V_{IL}$	0.5,9.5	-	10	_		3	_	_		lv
Input High Voltage,		0.5,4.5	_	5	3.5			3.5	_		] `
	V <sub>IH</sub>	0.5,9.5	_	10	7	-	_				
Input Leakage		Any	0,5	5	_	±0.1	±1	_	±0.1	±1	μΑ
Current,	IIN	Input	0,10	10	_	±0.1	±1	_	_		] "^_
Operating	†	_	0,5	5		0.67	1		0.67	1	mA
Current	I <sub>DD</sub> 1‡		0,10	10	_	3.5	4.5		_	_	1 '''^

<sup>\*</sup>Typical values are for TA = 25° C

<sup>†</sup>Measured with CLK1=2 MHz, total divide rate of 8, C<sub>L</sub> = 50 pF.

 $<sup>\</sup>pm$ Measured with CLK1=4 MHz, total divide rate of 8, C<sub>L</sub> = 50 pF.

#### **OPERATING CONDITIONS** at $T_A = 25^{\circ} C$ Unless Otherwise Specified

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

	LIMITS					
CHARACTERISTIC	CDF	21863	CDP	UNITS		
	MIN.	MAX.	MIN.	MAX.	1	
Supply-Voltage Range (At T <sub>A</sub> = Full		10.5	1	6.5	V	
Package-Temperature Range)	4	10.5	4	6.5	\	
Recommended Input Voltage Range	Vss	V <sub>DD</sub>	Vss	VDD	V	
Input Signal Rise and Fall Time, tr, tr	T -	· 5	_	5	μs	




Fig. 2 — Block diagram for the CDP1863 and CDP1863C.

#### SIGNAL DESCRIPTIONS

#### CLK1, CLK2

Input clock which is divided-down by the device to provide an output frequency. The divide rate of the device is composed of a fixed predivide, the programmable divider, and a divide-by-two output flip-flop which provides a square-wave output. CLK1 is pre-divided by four and CLK2 is predivided by eight. The unused CLOCK input must be tied to  $V_{\text{DD}}$  to avoid interference with the true CLOCK signal. CLK1 may also be used to latch the eight data inputs.

#### συτ

Square-wave output which is the result of the divided-down input CLOCK. The OUTPUT toggles after the programmable up-counter reaches its maximum value and goes to zero. OUT is held low when OE is low.

#### OE

A high on this input allows OUT to toggle freely. A low on OE holds OUT low.

### CDP1863, CDP1863C

#### SIGNAL DESCRIPTIONS (Cont'd.)

#### D10-D17

Data inputs for programming the divide rate of the device. The divide rates programmed into the device are inversely proportional to the output frequencies generated. For example, programming the device with  $00_{16}$  causes the programmable up-counter to divide by one, providing the maximum output frequency for any given input clock. Programming an FF<sub>16</sub> results in the maximum divide rate and the minimum output frequency. To determine the frequency generated by a given programmed divide rate, divide the input clock frequency by the decimal equivalent of the programmed divide rate plus one, times the fixed predivide which is 8 for CLK1 or 16 or CLK2:

Input Clock Frequency/[(Programmed Divide Rate + 1)<sub>10</sub> (Fixed Predivide)]

#### STR

Positive pulse used to latch data at the eight inputs into the device. This pulse is gated with CLK1 to form the internal latch clock. When CLK1 is the input clock, the STR input

must be positive during the high-to-low transition of CLK1. When CLK2 is the input clock, CLK1 must be tied to  $V_{DD}$  so that the STR input produces the latch clock.

#### **RESET**

A low on the RESET input resets all the stages of the predividers and the programmable up-counter and sets an initial divide rate into the latch. This is to provide a standard initial divide rate at the moment the system begins running. A high on RESET enables the counter to run freely and allows programming a new divide rate. The initial state of the up-counter is a divide-by-54 resulting in a total divide rate of 432, after 1024 clock pulses when using CLK1, and 864, after 2048 clock pulses when using CLK2.

V<sub>DD</sub>

Positive supply voltage.

Vss

Negative supply voltage; ground.

#### **APPLICATION**

The programmable frequency generator is directly compatible with the CDP1802 CMOS microprocessor. In Fig. 1 a simple CDP1802 system using this device is shown. TPB may be used as the input clock. At typical CDP1802 system clock frequencies, using TPB as an input to CLK1 results in nearly every possible output of the device being in the audio range. The Q output of the CDP1802 may be used as the OUTPUT ENABLE (OE) of the device. The eight data inputs are connected to the bidirectional data bus which allows the system memory to provide divide rate data to the device. A single N bit or some decoded output of all the N bits may be used as the STR input to latch data into the device. This involves designating some output instruction of the CDP1802 for providing the STR. The output instruction places the data pointed to by the X register on the bus, while simultaneously pulsing the appropriate N bits. By the internal gating of TPB and STR, when TPB is fed into CLK1, the resulting latch clock terminates while the data is still valid on the 8-bit bus. If TPB is fed into CLK2, it is necessary to provide an external AND gate for the appropriate N bits and TPB, to preserve this timing feature. The same signal that feeds the CLEAR input of the CDP1802 may be used as the RESET signal to this device.

As an example of programming the frequency generator, assume a 64 instruction is selected as the output code used to program the device. Let machine register E point to the data to be latched. N2 is the only N bit pulsed by a 64 instruction and may be fed directly to the STR input if TPB is fed to CLK1. An EE instruction makes RE the X register. Following this with a 64 instruction puts the data pointed to by RE onto the data bus and raises the N2 bit. TPB, which is within the duration of the N2 pulse, causes the internal latch clock to terminate before the data bus loses validity. The latch in the device continually passes the data inputs through to the outputs of the latch as long as CLK1 and STR are high. Once CLK1 goes low, data is locked in. A 7B instruction then sets the Q line high which, if connected to OE, allows the OUT to toggle at the desired rate.

Code:

EE RE is the X register

64 M(E)→BUS N2 pulsed high

7B Q turned on

## CDP1863, CDP1863C




Fig. 3 — General CLOCK 1 timing diagram.





Fig. 4 — General CLOCK 2 timing diagram.



 ${\it Fig.~5-General~CDP1800-series~microprocessor~system~timing~diagram}.$ 

## CDP1863, CDP1863C

11 mily DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_{\rm A} = -40~{
m to}~+85^{\circ}$  C,  $V_{\rm DD} \pm 5\%$ ,  $C_{\rm L} = 50~pF$ 

			LIMITS						
CHARACTERISTIC		<b>V</b> DD		CDP1863			CDP18630	>	UNITS
		(V)	MIN.	TYP.* MAX.		MIN.	TYP.*	MAX.	
Clark 1 Francisco		5	_	_	2	_	_	2	MHz
Clock 1 Frequency	t <sub>CLK1</sub>	10	_		5		_	_	MITZ
Clock 2 Frequency	•	5		_	4	_	-	4	MHz
Clock 2 Frequency	t <sub>CLK2</sub>	10	_	_	8	_	_	_	IVITIZ
Clock 1 Width		5	250	_	_	250	_	_	
Clock i Width	t <sub>1</sub>	10	100		_	_	_	_	ns
Clock 2 Width	+_	5	125	_	_	125	_	-	
Clock 2 Width	t <sub>2</sub>	10	70	_					ns
Olaska da Olaska da	•	5	_	1	1.7	<del>-</del> .	1	1.7	μs
Clock 1 to Clockout	t <sub>CL1</sub>	10		0.3	0.5	_	_	_	
Clock 2 to Clockout	•	5	_	0.9	1.2	_	0.9	1.2	μs
	t <sub>CL2</sub>	10		0.3	0.5	_	_	_	
Reset to Clockout	t <sub>CLR</sub>	5		260	375		260	375	ns
neset to Clockout	ICLR	10		. 130	170		_	_	
OE Delay to Clockout		5		110	150		110	150	ns
OE Delay to Clockout	t <sub>OED</sub>	10		40	70	-	_		113
Reset Pulse Width	t <sub>RS</sub>	5		120	160		120	160	ns
neset ruise Width	LRS	10 .		60	90	-	_		113
Data Setup to Clock 1	tos	5		0	20		0	20	ns
Data Setup to Glock 1	r DS	10		0	10		_	_	113
Data Hold to Clock 1	tрн	5		75	100	_	75	100	ns
	(DH	10		50	80	_	_		113
Data Setup to Strobe	t-o-	5		0	30		0	30	ns
	toss	10		0	30	_	_	_	115
Data Hold to Strobe	t	5		50	100	_	50	100	ns
Data Hold to Strobe	t <sub>DHS</sub>	10	_	40	60		_	_	'''

<sup>\*</sup>Typical values are for  $T_A = 25^{\circ}$  C and nominal voltages.





Fig. 6 — Timing diagram for the CDP1863 and CDP1863C.

**CDP1864C** 



# CMOS PAL Compatible Color TV Interface

**Preliminary Data** 

#### Features:

- Single chip contains circuitry for video, sync, RGB color, and programmable frequency for tone generation
- Programmable 1-of-8 dot colors plus 1-of-4 background colors
- Bit-mapped display with maximum resolution of 192 vertical x 64 horizontal
- Interlaced or non-interlaced displays
- Schmitt trigger clear input and output for power-on reset of CDP1800 system
- 1.75-MHz crystal operation

The RCA-CDP1864C is an LSI CMOS color or black and white PAL-compatible video controller designed for use in CDP1800 microprocessor systems. It interfaces directly with the 1800-series microprocessor as shown in Figs. 1 and 2. The DMA feature of these processors is used for direct data transfers of luminance information for display refresh. The INTERRUPT input and a flag line (EF1, EF2, EF3, or EF4) are used for handshaking.

The CDP1864C generates vertical sync, horizontal sync, and composite sync. These signals, combined with the

RED, BLUE, GREEN, BURST, and BKG signals, can be used to generate a composite video signal, or they can be used directly inside a TV set.

In addition to generating a bit-mapped video display the CDP1864C contains a programmable frequency generator designed to produce 256 tones that range from 107 Hz to 13672 Hz.

The CDP1864C is supplied in the 40-lead dual-in-line ceramic (D suffix) and plastic (E suffix) packages.




Fig. 1 — Typical color system.

## **RCA CMOS LSI Products**

## **CDP1864C**

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> ) (Voltage reference to V <sub>SS</sub> Terminal)	
CDP1864C	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 10 mA
POWER DISSIPATION PER PACKAGE (P₀):	
For $T_A = -40$ to $+60^{\circ}$ C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):	
PACKAGE TYPES, D, H	55 to+125°C
PACKAGE TYPE E	40 to+85° C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

#### **OPERATING CONDITIONS** at T<sub>A</sub> = Full Package Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub> (V)	TYPICAL VALUES	UNITS
DC Operating-Voltage Range		4. to 6.5	V
Input Voltage Range	_	V <sub>ss</sub> to V <sub>DD</sub>	V
Maximum Input Pulse Rise or Fall Time, t <sub>r</sub> ,t <sub>f</sub>	5	5	μs
Maximum Input Clock Frequency, fcL	5	1.75	MHz

#### STATIC ELECTRICAL CHARACTERISTICS at $T_{\text{A}}=25^{\circ}\,\text{C},\,V_{\text{DD}}=5\,\,\text{V}\,\pm5\%$

	TEST CO	NDITIONS					
CHARACTERISTIC					UNITS		
		(V)	(V)	Min.	Тур.	Max.	
Quiescent Device Current,	IDD	_	0,5		100	500	μΑ
Output Voltage:*							
Low-Level,	$V_{OL}$	1 -	0,5		0	0.1	
High-Level,	Vон	_	0,5	4.9	5		V
Input Low Voltage,	VIL	0.5,4.5	A !	_	_ [	1.5	] <b>'</b>
Input High Voltage,	V <sub>IH</sub>	0.5,4.5	Any Input	3.5	_	· —	]
Output Low (Sink) Current,	loL	0.4	0,5	2	2.4	_	mA
Output High (Source) Curre	nt, l <sub>oн</sub>	4.5	0,5	-1.6	-1.8		1
Input Leakage Current,	I <sub>IL</sub> ,I <sub>IH</sub>	<u> </u>	Any Input	-	±0.1	±1	
3-State Output Leakage							
Current,	lout	0.5	0,5	_	±0.2	±2	μΑ

<sup>\*</sup>l<sub>0</sub> ≤1 μA.




Fig. 2 — Typical black and white system.




Fig. 3 — CDP1864C block diagram.

#### **CDP1864C**




Fig. 4 — Display area diagram.

## FUNCTIONAL DESCRIPTION OF CDP1864C TERMINALS

#### INLACE — INTERLACE (Input):

A high level at this input results in the generation of a 625 line-per-frame interlaced display, and a low-level input results in the generation of a 312 line-per-frame non-interlaced display.

#### CLK - CLOCK INPUT (Input):

A 1.75 MHz clock input to the XTAL terminal of the 1800-series microprocessor.

#### **CLEAR** — CLEAR OUT (Output):

This is a post-Schmitt trigger output of the signal on CLR IN. It is connected to the CLEAR-N input of the CDP1800-series microprocessor to provide it with a clean, clear signal.

#### AOE — AUDIO OUTPUT ENABLE (Input):

A high level at this input allows the selected frequency to be generated at the AUDIO-OUT terminal A low-level input holds AUDIO OUT low. AOE may be connected to Q output of the 1800-series microprocessor.

#### SC0, SC1 - STATE CODES 0 AND 1 (Inputs):

These inputs are used to synchronize the CDP1864 to the microprocessor machine states and are connected to the SC1 and SC0 outputs of the 1800-series microprocessor.

#### MRD - (Input):

This input selects the command issued to the CDP1864 (in conjunction with N2 and NO). It is connected to the MRD output of the 1800-series microprocessor.

### **CDP1864C**

#### BUS 0 - BUS 7 (Inputs):

These inputs load the luminance information during the display interval, and the frequency generator divide byte when selected. They are connected to the DATA BUS.

#### CON - COLOR ON (Input):

A low level at this input enables the CDP1864 to begin loading color information from the RDATA, GDATA, and BDATA inputs. CON is connected to the gated MWR signal of the color memory.

#### N2 (Input):

This input is used in conjunction with MRD and TPB to load data into the tone generator latch (MRD•N2•TPB) and disable the generation of INTERRUPT and DMA requests by the CDP1864 (MRD•N2•TPB). For example, a 64 instruction would result in data being loaded into the tone-divider latch, while a 6C instruction would disable the INTERRUPT and DMA requests. N2 is connected to the N2 output of the 1800-series microprocessor.

#### EF - EXTERNAL FLAG OUT (Output):

This output is connected to a 1800-series microprocessor EF1 - EF4 inputs. It maintains software synchronization with the display. Two pulses per field are generated on this line, each of which is four horizontal lines wide. The first pulse begins four horizontal lines before the display, and the second pulse begins four horizontal lines prior to the end of the display. The second pulse is used to indicate to the microprocessor that the display is ending.

#### NO (Input):

This input is used in conjunction with MRD and TPB to step the background color (MRD•NO•TPB) and to enable the INTERRUPT and DMA requests (NO•TPB). For example, a 61 instruction would step the background color, and a 61 or 69 instruction would enable the INTERRUPT and DMA requests. NO is connected to the NO output of the 1800-series microprocessor.

Negative supply voltage.

## GDATA, BDATA, RDATA - RED, GREEN,

and BLUE DATA (Inputs):

These inputs carry color information from the color RAM. The data on these lines are latched concurrent with the latching of the luminance information from the data bus during the display interval if the CON input has gone low since reset.

#### ALT — ALTERNATE (Output):

This output toggles at each horizontal sync time and is used to perform the phase alternation.

#### **BURST (Output):**

This output applies a 4.57 us pulse to each horizontal sync back-porch (except for 24 lines during vertical sync when it is blanked) which gates in the color burst signal.

#### **BKG** — BACKGROUND (Output):

This CMOS logic level output indicates that the color selected by the RGB outputs is due to background color select rather than a one bit in a display luminance byte. BKG may be used to lower the luminance of the background color so that the same color may be used for display of data. This output is blanked (held high) during horizontal and vertical blanking.

#### GREEN, BLUE, RED (Outputs):

These CMOS logic level outputs are used either directly in the TV to generate the selected colors, or indirectly to generate a composite video signal. These outputs are used to indicate the selected color for an "on" spot or the background color for an "off" spot.

#### COMP SYNC — COMPOSITE SYNC (Output):

This output is the composite horizontal and serrated vertical sync signal.

#### **HSYNC — HORIZONTAL SYNC (Output):**

This output is a separate horizontal sync signal.

#### EVS - EXTERNAL VERTICAL SYNC (Input):

A high level at this input sets the line counters to the vertical sync state.

#### TPB - TIMING PULSE B (Input):

This input is connected to the TPB output of the 1800-series microprocessor. It is used for strobing the MRD and N lines, for horizontal line timing, and as the input to the tone generator.

#### TPA - TIMING PULSE A (Input):

This input is connected to the TPA output of the 1800-series microprocessor. It is used for horizontal line timing.

#### INT - INTERRUPT (Output):

This output is connected to the INT input of the 1800-series microprocessor. One interrupt request is issued per field. The request is issued two horizontal lines before the display interval, and the signal remains active for two horizontal

DMAO — DMA OUT REQUEST (Output):
This output is connected to the DMAOUT input of the 1800series microprocessor. During the display interval the CDP1864 issues this request for 6 machine cycles during the center of each horizontal line (each line time is 14 machine cycles).

#### RESET - RESET IN

A low level at this input resets the CDP1864 and generates a low on the CLROUT output. The requests and the loading of color information are inhibited by reset. These remain inhibited until enabled by the appropriate signals. The line counters and horizontal counters are also held reset while RESET is low. The Schmitt trigger circuit at this input allows the use of an RC circuit for power-on reset and reset debounce.

#### AUD - AUDIO OUT:

This is the output of the programmable frequency generator.

#### V<sub>DD</sub>:

Positive supply voltage.

#### **RCA CMOS LSI Products**

#### **CDP1864C**

#### **CIRCUIT OPERATION**

The CDP1864C consists of four major sections: a timing generator that produces the necessary signals for video interface, a parallel-in/serial out shift register for dot generation, a tone generator for one of 256 frequencies, and control logic for software control of the first three sections (see Fig. 3). In a typical CDP1800 system, control of the CDP1864C is accomplished with I/O commands as shown in Fig. 5.

The CDP1864C display is a bit-mapped, color or black and white display with a maximum resolution of 192 lines vertically and 64 dots (eight 8-bit bytes) horizontally. This resolution, which requires 1.5 Kbytes of refresh RAM, is seldom used because of the poor aspect ratio of the resultant picture element. An approximately square picture element is obtained by repeating each horizontal line 6 times (this is done in software by the CPU) for a 32-row by 64-dot display. This lower resolution display requires 256 bytes of refresh RAM.

The CDP1864C generates both composite and separate horizontal and vertical sync, RED, BLUE, GREEN, BURST, and BKG signals. These signals may be used directly (inside the TV), or they may be used to generate the composite video signal. The sync signals generate either a 625 line-per-frame interlaced display or a 312 line-per-frame non-interlaced display. This is selectable by connecting the INTERLACE input to either VDD or GND.

The video refresh is accomplished via the DMA channel of the microprocessor, and synchronization is provided by INT, EF, SCO, and SC1. The EF signal goes low 4 horizontal lines prior to the start of display and again 4 lines prior to the end of the display. This signal alone can be used by the CPU to initialize R(O) for DMA refresh. Alternatively, the INT, which goes low 2 lines prior to the start of the display, may be used to enter an interrupt routine that initializes R(O), and the EF signal can be used to indicate the end of the display. The combination of INT and EF allows for an interrupt routine to oversee DMA refresh and repeat horizontal lines for configurations with less than the maximum 192-line resolution. EF can be sampled to detect the end of the display and cause a return to the main program from the interrupt routine.

SC1 and SC0 are used to provide CDP1864C-to-CPU synchronization for a jitter-free display. During every horizontal sync the CDP1864C samples SC0 and SC1 for SC0 = 1 and SC1 = 0 (CDP1800 execute state). Detection of a fetch cycle causes the CDP1864C to skip cycles to attain synchronization. Once in lock the system will remain locked if: (1) no 3-cycle instructions (e.g. NOP) are executed during

the display (three 2-cycle instructions are executed each horizontal line); (2) an even number of cycles is performed between frames (easiest to do by avoiding 3-cycle instructions); or (3) exactly 29 cycles, beginning with a fetch and ending with an execute, are completed between the S3 interrupt response of the cpu and the first DMA in systems using INT. The 29 cycles of interrupt should consist of an early 3-cycle instruction and thirteen 2-cycle instructions (or equivalent). Fig. 5 is an example of an interrupt routine for a 64 by 32 picture element display (each horizontal line is repeated 6 times).

Reset disables the color, control, INT, and DMA requests. A 61 or 69 instruction enables the requests, and a 6C instruction disables them (see Fig. 5). Color is enabled by CON, which is normally connected to the gated MWR signal of the color RAM

The background color is program-selected to be either blue, black, green or red. The initial default is blue. The color selected is changed by a 61 instruction (see Fig. 5). This condition causes the color to step to the next color in the order shown above. From red it steps to blue. The BKG output may be used to lower the luminance of the color when it is background. This would, for instance, enable a blue spot to be used on a blue background and still be visible. The BKG signal and RGB outputs are internally blanked during the horizontal and vertical retrace.

The CDP1864C also contains a programmable tone generator designed to produce 256 frequencies. The frequency input to this generator is the TPB input (TPB frequency = 1.75 MHz  $\div$  8 = 218.75 kHz). This frequency is further reduced by a divide-by-4 predivider, an 8-bit programmable up-counter, and a divide-by-2 output stage. The programmable up-counter is reloaded automatically from the 8-bit tone generator latch each time it reaches the terminal count. The tone generator latch is loaded by the CPU from the data bus during a 64 output instruction (see Fig. 5).

An AUDIO OUTPUT ENABLE (AOE) terminal is also provided. When this terminal is high the output of the generator (AUDIO OUT) is allowed to toggle freely. When this terminal is low the output is held low. AUDIO OUT may be connected to the Q line of the 1800-series microprocessor. A low on the reset sets the 8-bit latch to a default state of 35 hex and resets the programmable counter. When reset is released a frequency output of 506 Hz will be generated until a new value is loaded into the latch. The frequencies generated from the input to the 8-bit tone generator latch can be computed by:

$$f = \frac{27343.75}{(\text{Hex Code} + 1)_{10}} \text{Hz}$$

#### CONTROL LINE TRUTH TABLE

MRD	N2	N0	TPB	OP CODE*	OPERATION
X	0	0	X	_	NO ACTION
X	0	1	1	61 or 69	ENABLE REQUESTS
0	0	1	1	61	STEP BACKGROUND COLOR
0	1	0	1	64	LOAD TONE GENERATOR LATCH
1	1	0	1	6C	DISABLE REQUESTS
x	1	1	x	_	ILLEGAL COMMAND
X	X	X	0		NO ACTION

<sup>\*</sup>The OP CODE column is given assuming that N1 = 0. It is actually a DON'T CARE because N1 from the microprocessor is not connected to the CDP1864C.

## **CDP1864C**

Machine Code	Assembly Language	Comments
72	INTRET: LDXA	RESTORE D
70	RET	RETURN
C4	INT : NOP	3 CYC. INSTR. USED
		FOR PGM. SYNC
22	DEC R2	R2 IS STACK PTR
78	SAV	T → STACK
22	DEC R2	
52	STR R2	D → STACK
F8-B0	A.1 (DISMEM) → RO.1	LOAD RO WITH
F8-A0	A.0 (DISMEM) → RO.0	START.ADDR.OF DISP. MEM
C4, C4	NOP; NOP	NOPS USED FOR SYNC
E2	DISP : SEX2	
80]	GLO RO	LINE START ADDR. → D
E2	SEX2	NOP
20	DEC RO	RESET RO.1 IF PASS PG
A0]	PLO RO	LINE START ADDR. → RO.0
E2	SEX2	NOP
20	DEC RO	RESET RO.1 IF PASS PG
A0]	PLO RO	LINE START ADDR. → RO.0
E2	SEX2	NOP
20	DEC RO	RESET RO.1 IF PASS PG
A0]	PLO RO	LINE START ADDR. → RO.0
E2	SEX2	NOP
20	DEC RO	RESET RO.1 IF PASS PG
A0]	PLO RO	LINE START ADDR. → RO.0
E2	SEX2	NOP
20	DEC RO	RESET RO.1 IF PASS PG
Α0	PLO RO	REPEATS SAME LINE
3C	BN1 DISP	LOOPS 32 TIMES
30	BR INTRET	END OF DISPLAY

Fig. 5 — Interrupt routine for a 64 x 32 display.

### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause V<sub>DD</sub>-V<sub>SS</sub> to exceed the absolute maximum rating.

#### **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{\text{DD}}$  nor less than  $V_{\text{SS}}$ . Input currents must not exceed 10 mA even when the power supply is off.


#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.


#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

## **CDP1864C**



	PAL STANDARD	CDP1864
a	1.55 μs	3.14 μs
b	4.7 ± 0.1 μs	4.57 μs
С	900 ns ± 100 ns	857 ns
d	2.25 ns ± 0.25 μs	2.57 μs
е	2.6 μs	2.0 μs
f	5.8 μs	5.43 μs
g	12.05 μs	13.14 μs
HORZ. FREQ.	15625 Hz	15625 Hz



	PAL STANDARD	CDP1864
а	25 H	24 H
b	2.5 H	4 H
С	20 H	12 H
d	2.5 H	4 H
Burst Blanking	9 H	24 H
Vertical freq. (interlaced)	50 Hz	50
Vertical freq. (non-interlaced)	50 Hz	50.08 Hz

Fig. 6 — Timing diagrams.




Fig. 7 — Typical color signal generator.





Fig. 8 — Typical composite video network.

## CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C



# **CMOS 4-Bit Latch and Decoder Memory Interfaces**

#### Features:

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Interfaces directly with all CDP1800 family CPUs

The RCA-CDP1866, CDP1867, and CDP1868 are CMOS 4-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to eight 4096-bit random-access memories to provide a 4096-byte RAM system. All the necessary chip selects are provided as outputs along with additional enable inputs so that in larger memory systems, the 9-chip 4096-byte blocks can be readily accessed.

These devices are also compatible with non-multiplexed address bus microprocessors.

By connecting the clock input to  $V_{\text{DD}}$ , the latches are in the

data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1866 and CDP1868 are intended for use with 1024-word RAMs and are identical except that in the CDP1868, CE1 and CE2 are latched and CS2 is valid on MWR only. This allows the CDP1868 to be used in a color display system with the CDP1861 and CDP1862 (see Fig. 9). The CDP1867 is intended for use with 4096-word RAMs.

The CDP1866, CDP1867, and CDP1868 are supplied in an 18-lead hermetic dual-in-line ceramic package (D suffix) and an 18-lead plastic package (E suffix). The CDP1866C, CDP1867C, and the CDP1868C are available in chip form (H suffix).





Fig. 1 - CDP1866 used as a high-order address latch decoder.



TERMINAL DIAGRAM CDP1867

## CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C

**OPERATING CONDITIONS** at T<sub>A</sub> = Full Package-Temperature Range.

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		CDP1867, P1868	CDP1866C CDP	UNITS	
	Min.	Max.	Min.	Max.	]
DC Operating Voltage Range	4	10.5	4	6.5	
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	Vss	V <sub>DD</sub>	]

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A = -40$ to $+85^{\circ}$ C, $V_{DD} \pm 5\%$ , Except as noted

	CONDITIONS			LIMITS							
CHARACTERISTIC					CDP1866, CDP1867,			CDP1866C, CDP1867C,			UNITS
		V <sub>o</sub>	ViN	V <sub>DD</sub>		CDP186			DP1868		
		(V)	(V)	(V)	Min.	Тур.*	Max.	Min.	Typ.*	Max.	
Quiescent Device		_	0,5	5	_	1	10	_	5	50	μΑ
Current	I <sub>DD</sub>		0,10	10		10	100		_		μΛ
Output Low Drive		0.4	0,5	5	1.6	3.2	_	1.6	3.2	_	
(Sink) Current	$I_{OL}$	0.5	0,10	10	2.6	5.2	_	-	-	_	mA
Output High Drive		4.6	0,5	5	-1.15	-2.3	_	-1.15	-2.3	_	` ''''`
(Source) Current	loH	9.5	0,10	10	-2.6	-5.2	_	-	_	_	
Output Voltage		-	0,5	5	_	0	0.1	_	0	0.1	
Low-Level	V <sub>oL</sub> ‡	_	0,10	10	l – ,	0	0.1	-	_	_	v
Output Voltage		_	0,5	5	4.9	5	_	4.9	5	_	
High-Level	V <sub>он</sub> ‡		0,10	10	9.9	10		-	_	_	
Input Low Voltage	VIL	0.5,4.5		5		_	1.5	_	_	1.5	
Input Low Voltage	V IL	0.5,9.5		10	_	_	3		_	_	
Input High Voltage	V <sub>IH</sub>	0.5,4.5		5	3.5	_	_	3.5	_	_	
input riigii voitage	VIH	0.5,9.5		10	7	_	_	-			
Input Leakage Current	lin	Any	0,5	5	_	_	±1	_	_	±1	μA
Input Leakage Ourrent	'IN	Input	0,10	10			±2			_	μΛ
Input Capacitance	CIN		_	_	_	5	7.5	_	5	7.5	pF
Output Capacitance	Соит		_	_	_	10	15	_	10	15	"
Operating Device		0,5	0,5	5	_	50	100		50	100	
Current	I <sub>DD1</sub>	0,10	0,10	10	_	150	300	-	-	-	μΑ
Minimum Data		,	/	L		2	2.4		2	2.4	v
Retention Voltage	$V_{DR}$	$V_{DD} = V_{DR}$		_	2	2.4	_	2	2.4	L V	
Data Retention		V <sub>DD</sub> = 2.4 V			0.01	1		0.5	5	μΑ	
Current	I <sub>DR</sub>	V	DD — 2.4	v		0.01	<b>'</b>		0.5		μΑ

<sup>\*</sup>Typical values are for  $T_A = 25^{\circ}$  C.  $\sharp I_{OL} = I_{OH} = 1 \mu A$ .

 $_{\Delta}$ Operating current is measured at 200 kHz for  $V_{DD}=5$  V and 400 kHz for  $V_{DD}=10$  V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

```
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
  (Voltage referenced to Vss Terminal)
   CDP1866, CDP1867, CDP1868 ......-0.5 to 11 V
   INPUT VOLTAGE RANGE, ALL INPUTS......-0.5 to Vpp + 0.5 V
POWER DISSIPATION PER PACKAGE (PD):
 DEVICE DISSIPATION PER OUTPUT TRANSISTOR
 OPERATING-TEMPERATURE RANGE (TA):
 STORAGE TEMPERATURE RANGE (Tstg) -65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
 At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79 mm) from case for 10 s max. . . . . .
                                                     -® A9
                                 MA2 (3)
                                                     -(ii) AIO
  MAI (2
                                 MA3 (4)
                                                     -(I) AII
                       (3) CSC
  MA2 (3
  MA3 (4
                                CLOCK (7)
                                 MRD (5)
                       -(iii) CS3
 CLOCK (7)
                                MWR 6
  MRD (5)
                                 CEI (6
  MWR (6)
                                 CE2 (5)
                                                     -(12) ₹$
   CEI (16)
                   v<sub>DD</sub> = (8)
                                 CE3 (4)
  CE2 (5)
                   VSS = 9
                                             V<sub>DD</sub>=@
                                CE4 (3)-
  CE3 (4)-
                                             v<sub>ss</sub>=⊚
               9208-30971
                                                  92CS-30970R2
    Fig. 2 - Functional diagram for the CDP1866.
                                   Fig. 3 - Functional diagram for the CDP1867.
                                      -(7) A8
                                      -(B) A9
                                      (3) CSO
                 MA2 (3)
                                      (2) CSI
                 MA3 (4)

    € CS2

                 CLOCK (7)
                                      -(iii) CS3
                 MWR (6)
                  CEI (6)
                 CE2 (5)
                               V<sub>DD</sub>= (8)
                               V<sub>SS</sub>= (9)
                  CE3 (4)-
                    Fig. 4 - Functional diagram for the CDP1868.
```

#### TRUTH TABLES FOR THE CDP1866 AND CDP1868

			OUTPUTS							
MRD or MWR	CE1	CE2	CE3	CLK	MA2	МАЗ	CS0	CS1	CS2	CS3
0	1	0	0	J	0	0	0	l	ı	ı
0	1	0	0	1	ı	0	1	0	1	- 1
0*	1	0	0	1	0	1	1	1	O*	1
0	1	0	0	1		1	- 1	1	ı	0
0	1	0	0	0	x	Х		PREVIOU	SSTATE	
X	x	X	1	Х	х	Х	1			
x	x	1	х	Х	X	Х	1	1	- 1	1
x	0	X	Х	Х	х	Х	1	1	1	1
j	X	X	х	Х	Х	Х	1	ı	1	ı

<sup>\*</sup>In the CDP1868,  $\overline{\text{CS2}}$  will be valid ( $\overline{\text{CS2}}$ =0) only if  $\overline{\text{MRW}}$  is low, regardless of the polarity of  $\overline{\text{MRD}}$ .

	INPUTS	OUTPUTS				
CLK	CLK MA0		A8	A9		
ı	0	0	0	0		
1	0	1	0	1		
1	1	0	1	0		
1	1	1		1		
0	х	Х	PREVIOL	REVIOUS STATE		

MRD	MWR	MRD or MWR
0	0	ı
0	ı	1
1	0	1
	1	0




Fig. 5 - 4096-word by 8-bit random-access memory system using the CDP1866.




Fig. 6 - Typical color display system using the CDP1868.

The CDP1868 can be used in a color display system to write to the refresh RAM and the color map RAM at different address locations, as shown in Fig. 9. Both the refresh RAM and the color map RAM are read from the same address. The purpose of reading from the same address is that when a byte of data from the refresh RAM is sent to the video display controller (CDP1861), an additional 3 bits of color information are needed from the color map RAM for the color generator (CDP1862). In Fig. 9, the bit display data are written into the refresh RAM at 0000-00FF. The color display data are written into the color map RAM at locations 0800-08FF. Both are read at locations 0000-00FF.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A=-40$  to  $+85^\circ$  C,  $V_{DD}\pm5\%$ ,  $t_r$ ,  $t_f=20$  ns,  $V_{IH}=0.7$   $V_{DD}$ ,  $V_{IL}=0.3$   $V_{DD}$ ,  $C_L=100$  pF. See Fig. 8

		<b>V</b> DD			LIM	ITS			
CHARACTERISTIC		(V)		CDP186	6		DP1866	C	UNITS
			Min.	Typ.●	Max.∆	Min.	Typ.●	Max.∆	
Minimum Setup Time,		5	_	50	75	_	50	75	
Memory Address to CLOCK,	t <sub>MACL</sub>	10	-	25	40	_	_	-	
Minimum Hold Time,		5		50	75		50	75	1
Memory Address After CLOCK,	t <sub>CLMA</sub>	10	_	25	40	_	-	-	
Minimum CLOCK Pulse Width		5		50	75	_	50	75	1
Minimum CLOCK Pulse Width	tclcl	10	_	25	40			_	]
Propagation Delay Times:		Ī							1
Chip Enable to		5	_	150	225	_	150	225	
Chip Select,	tcecs	10	-	75	125	_	-	-	
MRD or MRW to		5		125	200		125	200	ns
Chip Select,	t <sub>MCS</sub>	10	_	65	125	_	-	-	115
CLOCK to		5		175	275		175	275	1
Chip Select,	tclcs	10		90	150	_	-	-	
CLOCK to Address,		5		125	200		125	200	1
	tcla	10		65	125		-	-	
Memory Address to		5		150	225	_	150	225	1
Chip Select,	t <sub>MACS</sub>	10	_	75	125	_	-	-	
Memory Address to		5		80	125		80	125	1
Address,	t <sub>MAA</sub>	10	-	40	60	_	-	-	

<sup>•</sup>Typical values are for  $T_A=25^{\circ}\,C.$ 

AMaximum limits of minimum characteristics are the values above which all devices function.




Fig. 8 - CDP1866 timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A=-40$  to  $+85^{\circ}$  C,  $V_{DD}\pm5\%$ ,  $t_r$ ,  $t_t=20$  ns,  $V_{IH}=0.7$   $V_{DD}$ ,  $V_{IL}=0.3$   $V_{DD}$ ,  $C_L=100$  pF. See Fig. 9

			V <sub>DD</sub> LIMITS						
CHARACTERISTIC		(V)		CDP186	7		DP1867	С	UNITS
			Min.	Тур.•	Max.∆	Min.	Тур.•	Max.∆	
Minimum Setup Time,		5	_	50	75		50	75	
Memory Address to CLOCK,	t <sub>MACL</sub>	10	_	25	40	_	_	_	
Minimum Hold Time,		5		50	75	_	50	75	
Memory Address After CLOCK,	tCLMA	10		25	40		_	_	
Minimum CLOCK Pulse Width		5	_	50	75	_	50	75	l ns
	tclcl	10	-	25	40	_		_	113
Propagation Delay Times:									1
Chip Enable to		5	-	100	150	-	100	150	
Chip Select,	tcecs	10	-	50	75	-	_		
MRD or MRW to		5		80	125	_	80	125	1
Chip Select,	t <sub>MCS</sub>	10		40	60			_	
CLOCK to Address,		5		125	200		125	200	1
	tcla	10	-	65	100			_	
Memory Address to		5	_	75	125		75	125	1
Address,	t <sub>MAA</sub>	10	-	40	60	-	_	_	

<sup>•</sup>Typical values are for  $T_A=25^{\circ}\,\text{C}$  and nominal  $V_{DD}$ .

ΔMaximum limits of minimum characteristics are the values above which all devices function.




Fig. 9 - CDP1867 timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A = -40~t_0 + 85^{\circ}\,C$ ,  $V_{DD} \pm 5\%$ ,  $t_r$ ,  $t_f = 20~ns$ ,

 $V_{IH}=0.7\ V_{DD},\,V_{IL}=0.3\ V_{DD},\,C_L=100\ pF.$  See Fig. 10

		<b>V</b> <sub>DD</sub>	LIMITS						
CHARACTERISTIC		(V)		<b>CDP186</b>	В		DP1868	С	UNITS
			Min.	Typ.•	Max.△	Min.	Тур.•	Max.∆	1
Minimum Setup Times:									
Chip Enable to		5		50	75	—	50	75	]
CLOCK,	tcecl	10	-	25	40	_		-	ļ
Memory Address	<u>"</u>	5	T	50	75		50	75	1
to CLOCK,	t <sub>MACL</sub>	10	l –	25	40	-	-	-	İ
Minimum Hold Times:									İ
Chip Enable After		5	-	50	75	_	50	75	
CLOCK,	tclce	10	_	25	40	l —	_		İ
Memory Address After		5		50	75		50	75	1
CLOCK,	t <sub>CLMA</sub>	10	_	25	40		-		
Minimum CLOCK Pulse Width,		5		50	75	_	50	75	1
	tclcl	10		25	40	_			ns
Propagation Delay Times:									1
CLOCK to		5		175	275		175	275	İ
Chip Select,	tcLcs	10	_	90	150	-	-	-	
Chip Enable to		\ 5	<b>_</b>	150	225		150	225	}
Chip Select,	tcecs	10	_	75	125	_		_	ł
Chip Enable 3 to		5		150	225	! = -	150	225	1
Chip Select,	tcscs	10	_	75	125	l —	-	-	1
MRD or MRW to		5	T -	125	200		125	200	1
Chip Select,	t <sub>MCS</sub>	10	_	65	100		-	–	1
CLOCK to Address,		5		125	200		125	200	1
	t <sub>CLA</sub>	10	_	65	100	_	-	_	
Memory Address to		5	<b></b>	125	200		125	200	Ī
Chip Select,	t <sub>MACS</sub>	10	-	65	100	l —	_	_	ł
Memory Address to		5	<b>_</b>	80	120		80	120	1
Address,	t <sub>MAA</sub>	10		40	60	_	-	-	

 $<sup>\</sup>bullet Typical \ values \ are \ for \ T_A=25^{\circ}\, C$  and nominal.

AMaximum limits of minimum characteristics are the values above which all devices function.






Fig. 10 - CDP1868 timing waveforms.



Dimensions and pad layout for CDP1866CH.


Dimensions and pad layout for CDP1867CH.



Dimensions and pad layout for CDP1868CH.

Dimensions in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.



# COS/MOS Video Interface System

#### Features:

- CMOS technology (C<sup>2</sup>L)
- Directly interfaces with CDP1800 series microprocessors
- DOT frequency = 5.67 MHz (PAL = 5.626 MHz). Produces maximum feasible resolution for RF (antenna) input
- CPU clock independent (½ DOT rate provided)
- CPU not involved in screen refresh


The RCA-CDP1869 and CDP1870 video interface system is designed for use in CDP1800-Series Microprocessor systems. It consists of the CDP1869C address and sound generator and the CDP1870C color video generator. These two LSI COS/MOS circuits interface directly with the CDP1802 or CDP1804 to simplify control and minimize external components. (See Fig. 1.)

The VIS offers a variety of formats for the display and modification of data under software control, with either NTSC or PAL compatible output signals. The display device can be a video monitor or a standard TV receiver with an RF modulator. Composite sync, luminance, and chrominance are combined externally to form a single system-output. (With the RGB Bond-Out option (CDP1876), Red, Green, and Blue outputs are provided to drive the CRT color amplifiers directly.) External sync inputs are also provided to allow picture overlays in existing TV chassis.

A sound output provides white noise and eight octaves of programmable tones. The output amplitude is variable in 16 steps from 0 V to 0.78 V<sub>DD</sub>. This output is particularly useful in video game applications.

The CPU is clock independent of the VIS and is not involved in screen refresh, although a CPU clock output (½ DOT rate) is provided. At this clock rate 787 instructions (1080 for PAL) can be executed during non-display time. PREDISPLAY provides synchronization between the CPU

- Produces extremely low chip-count systems for games and/or "intelligent" terminals
- Graphics and motion through character selection or bit map in character memory
- Up to 256 different characters
- Character memory may be any combination of ROM or RAM, allowing modification of characters and graphics
- Programmable for 24 rows × 40 char/row or 12 rows × 20 char/row
- $6 \times 8$  or  $6 \times 16$  char. matrix  $(6 \times 9$  for PAL)
- Character generation approach minimizes memory
- PAL and NTSC compatible
- Page memory is accessed as extension of CPU memory during nondisplay time



Features: (cont'd)

- Composite sync, composite luminance, and composite chromidance outputs
- Programmable background color
- Programmable color format control allowing several modes for high resolution color
- Hardware scroll capability
- Audio generator (576 selectable tones covering 8 octaves) and white noise generator.

Both tones and white noise can be enveloped from 0 to 0.78 V<sub>DD</sub> in 16 steps

- External horizontal and vertical sync inputs allow for integration into existing chassis for character-onpicture overlays
- Teletext compatible format
- RGB bond-out option available (CDP1876)

and the VIS. The system configurations for the CDP1869/CDP1870 VIS are almost unlimited due to:

#### PAGE MEMORY

- 20 Characters x 12 Lines— Requires 240 Bytes of RAM
- 40 Characters x 24 Lines— Requires 960 Bytes of RAM

# Character Memory—Can be RAM or ROM

- 32 Different (or any Combination of) Characters—Requires 256 Bytes (NTSC)
- 64 Different Characters—Requires 512 Bytes (NTSC)
- 128 Different Characters—Requires 1024 Bytes (NTSC)
- 256 Different Characters—Requires 2048 Bytes (NTSC)

Character memory requirements for PAL are the same as NTSC in most alphanumeric applications, but are 12.5% higher for graphics applications due to the larger character matrix (6x9) used for PAL.

The CDP1869 and CDP1869C are functionally identical. They differ in that the CDP1869 has an operating voltage range of 4 to 10.5 volts and the CDP1869C has an operating voltage range of 4 to 6.5 volts. The CDP1870 differs from the

DO SUDDI VIVOI TAGE DANGE (Von)

CDP1870C in the same manner. All are supplied in 40-lead hermetic dual-in-line ceramic packages (D suffix) and in 40-lead dual-in-line plastic packages (E suffix).

#### Color

Color information may be stored in the two extra bits in each character byte (characters are only six dots wide), providing a choice of one of four colors for each character. With 128 different characters, only seven bits are required in the page memory and the eighth bit expands color to eight colors.

#### **Graphics and Motion**

Graphics and motion may be accomplished with two basic techniques. The first is by character selection. In this approach the desired graphics and motion symbols are stored in ROM or RAM. In a system where the character memory is all ROM, all the possible required positions within a character space are stored in the ROM. Graphics and motion are accomplished by selecting the appropriate one for each screen position. If the character memory is RAM then not all combinations need be stored in the character memory since they can be modified as required during operation.

The second technique is used for more sophisticated motion. In this technique a block of characters in the RAM character memory is treated as a continuous sur-

#### MAXIMUM RATINGS, Absolute-Maximum Values:

PLY-VOLTAGE HANGE, (VDD)
age referenced to VSS Terminal)
P1869, CDP1870, CDP1876
P1869C, CDP1870C, CDP1876C
/OLTAGE RANGE, ALL INPUTS
UT CURRENT, ANY ONE INPUT ± 10 mA
I DISSIPATION PER PACKAGE (P <sub>D</sub> ):
A = -40 to +60°C (PACKAGE TYPE E)
A = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
A = -55 to + 100°C (PACKAGE TYPE D)
A = + 100 to 125°C (PACKAGE TYPE D)Derate Linearly at 12 mW/°C to 200 mW
DISSIPATION PER OUTPUT TRANSISTOR
A = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
TING-TEMPERATURE RANGE (T <sub>A</sub> ):
(AGE TYPE D
(AGE TYPE E—40 to +85°C
GE TEMPERATURE RANGE (T <sub>std</sub> )
EMPERATURE (DURING SOLDERING):
stance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max+ 265°C

face. These characters are placed in adjacent locations on the screen to provide a background. The object is moved through this background using a bit map approach. As the object approaches the "edge" of the characters as selected on the screen, the background is moved. For example, if the object approaches the

edge of the last background character on the left, then the background characters on the right are moved to the left side via the page memory. Thus as the object moves through these background characters (as a continuous surface) it moves across the screen.

**RECOMMENDED CONDITIONS at T<sub>A</sub>** =  $25^{\circ}$ C Unless Otherwise Specified For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	CDP1869 CDP1870		CDP	UNITS	
	(V)	Min.	Max.	Min.	Max.	
Supply-Voltage Range (At T <sub>A</sub> = Full Package- Temperature Range)	_	4	10.5	4	6.5	٧
Input Voltage Range	_	Vss	VDD	Vss	VDD	V
Input Signal Rise or Fall Time, t <sub>r</sub> , t <sub>f</sub>	5 10	=	5 5	_	5 —	μS
Clock Input Frequency, fCL	5,10	7.1	5909(8.	367236	PAL)	MHz

STATIC CHARACTERISTICS at  $T_A = -40$  to +85°C, Except as noted

	COI	NDITIO	NS			LIM	ITS			
				C	DP186	9	С	DP1869	C	
CHARACTERISTIC	v <sub>o</sub>	VIN	VDD		DP187	0	<u>C</u>	DP1870		UNITS
	(V)	(V)	(V)	Min.	Typ.	Max.	Min.	Typ.*	Max.	
Quiescent Device		0,5	5		100	500		100	500	μΑ
Current, Iլ		0,10	10	-	200	1000	_		-	μπ
Output Low Drive										mA
(Sink) Current, IOL	0.4	0,5	5	2	2.4	_	2	2.4		1111
(Except XTAL)	0.5	0,10	10	4	4.8					
XTAL Output,IOI	0.4	5	5	75	150	_	75	150		μА
ATAL Output,IOL	0.5	10	10	150	300	-	_	_	_	μΑ
Output High Drive										
(Source) Current,	4.6	0.5	5	1.6	1.8	_	1.6	1.8		mA
<sup>1</sup> он										İ
(Except XTAL)	9.5	0,10	10	3.2	3.6		_	_		
XTAL Output,	4.6	0	5	38	75		-38	<del>75</del>		μΑ
loн	9.5	0	10	<b>—75</b>	150		_			μΛ
Output Voltage		0,5	5		0	0.05	_	0	0.05	
Low-Level, VOL		0,10	10	I —	0	0.05	_		_	V
Output Voltage	_	0,5	5	4.95	5		4.95	5	_	
High Level, VOH	_	0,10	10	9.95	10		_	_		
Input Low Voltage,	0.5, 4.5		5	I -	_	1.5			1.5	
VIL	1,9	_	10			3	_		_	] v
Input High Voltage,	ge, 0.5, 4.5 — 5 3.5 — — 3.5 —									
VIH	1,9	_	10	7	_		_	_		
Input Leakage	Any	0,5	5		± 0.1	±1	_	± 0.1	±1	μА
Current, I <sub>IN</sub>	Input	0,10	10	_	± 0.1	±1	_		_	
3-State Output										
Leakage Current,	0,5	0,5	5		± 0.2	±2		± 0.2	±2	μΑ
lout	0,10	0,10	10		± 0.2	±0.2				

<sup>\*</sup> Typical values are for  $T_A = 25$ °C.

#### **Bit Map Operation**

The VIS may be used to display data in a bit map format, offering a high resolution display (up to 46,080 pixels) with up to 7,680 color blocks (8 colors). In this mode, the character memory addresses and the page memory addresses are used to address the bit map memory. X-Y coordinates are located by implementing the appropriate software.

RGB Bond-Out Option (CDP1876) — The CDP1870 and CDP1870C may be ordered with an alternate pin-out to provide direct drive to the internal TV chassis red, blue, and green amplifiers. For the CDP1876, the LUM, PAL CHROM, and NTSC CHROM outputs become the RED, BLUE, and GREEN outputs, respectively.

In the RGB mode of operation, the RF and IF color demodulator circuits of the TV chassis are bypassed and the composite sync, video, and color information are supplied directly to the appropriate chassis sections. Since no color subcarrier is used, the CHROM crystal is not needed, although the XTAL CHROM input must be terminated (Fig. 1B). The CDP1876, RGB Bond-Out option, offers higher color resolution and simpler interfacing than the CDP1870, CDP1870C composite interface systems when used with direct internal TV chassis systems.

#### **OPERATION**

CDP1869—Address and Sound Generator This circuit formats and controls sound, page-memory addressing, and character-memory addressing. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1870 timing signals. Control and multiplexing is determined by inter-

nal registers, which are loaded by four CPU I/O instructions. Data to the command registers are loaded from the 8 multiplexed address inputs (MA0/8-MA7/15). The high-order byte (MA8-MA15) is latched by the high to-low transition of TPA, to provide up to 16 internal data bits. The I/O instruction data are latched by the high-to-low transition of TPB (Fig. 2).

OUT 4 Instruction — This instruction uses 15 data bits(MA0-MA14) to control the tone output function. (Bit 15 is unused. but must be latched as a low). Bits MA0-MA3 control the tone output amplitude using an on-chip binary R/2R ladder network to produce a varying output amplitude in 16 steps. Bits MA4-MA6 control the tone output frequency range. Eight octaves are available (TABLE 1). Within each range the input frequency is divided by the N + 1 value on bits MA8-MA14, producing up to 128 different frequencies. The divided output is a squarewave signal gated on or off by bit MA7. A high on MA7 turns the tone output off. If both the tone and white noise are turned off, the sound output impedance is equal to 2.5R.

OUT 5 Instruction—This instruction uses 13 data bits. (Bits MA1, MA2, and MA4 are unused and need not be programmed). The higher-order byte (MA8-MA15) is used to control the white noise output function. Bits MA8-MA11 control the white noise output amplitude using an on-chip binary R/2R ladder network to provide a varying output amplitude in 16 steps. Bits MA12-MA14 control the white noise output frequency range. Eight ranges are available (TABLE 2). The white noise output is gated on or off by bit MA15. The result is




Fig. 1A—System diagram using CDP1869 and CDP1870 (Composite Outputs).

See Fig. 1B using CDP1876 (RGB Bond-Out Option Outputs).

an explosion-type sound effect useful in TV game systems. A high on MA15 turns the white noise output off. If both the tone and white noise are on, a combined amplitude and frequency output results.

The lower-order byte (MA0-MA7) provides screen format control. The CMEM ACCESS MODE Bit (MA0) is used in conjunction with the OUT 6 instruction to control the character memory READ/WRITE functions. A high on MA0 enables the character access mode.

The 9-LINE bit (MA3) is used to select either 8-line or 9-line character matrix operation. A low on MA3 selects 9-line operation, which is normally used with PAL compatible signal timing (TABLE 7). The 16-LINE HI-RES bit (MA5) is used to define the vertical resolution of each character by selective control of the CMA3/PMA10 output. A low on MA5 defines each character as a 6x8 dot matrix and PMA10 is available to extend the page memory addressing. A high on MA5 defines each character as a 6x16 dot matrix by using CMA3 to extend the character memory line addressing. Each of the 16 character matrix lines may contain different data. The 16-LINE HI-RES bit (MA5) must be low if the DOUBLE-PAGE bit (MA6) is high. (During PAL operation, where each character is normally a 6x9 dot matrix, the 16-LINE HI-RES mode is not available and MA5 should be programmed low).




Fig. 1B—System diagram (same as that shown in Fig. 1A) using CDP1876 (RGB Bond-Out Option).

The DOUBLE-PAGE bit (MA6) is used to select the function of the CMA3/PMA10 output. A low on MA6 selects the singlepage mode, in which the maximum page memory size is limited to 960 bytes. The VIS will normally do a roll screen operation when the end of the display page is reached. In the single-page mode, the CMA3/PMA10 output is available as CMA3 to expand the character-memory if the 16-line HI-RES bit is high. A high on MA6 selects the double-page mode. In this mode, the CMA3/PMA10 output functions as PMA10 to expand the pagememory addressing to 1920 bytes. At the end of the first page a scroll automatically occurs. The next row entered is displayed at the bottom of the screen, with the previous page shifted up one row. The old top row is no longer displayed, but is still in memory.

In PAL systems, the double-page function is normally useful only for alphanumeric applications, since the CMA3 bit is not available for addressing the character-memory.

The FRES VERT bit (MA7) controls the full screen vertical resolution of the display. A low on MA7 sets the maximum resolution to 12 rows of characters. A high on MA7 sets the maximum resolution of 24 rows of characters.

All valid display format combinations are shown in TABLE 8, along with the page and character-memory requirements. Fig. 7 shows the relative character matrix sizes.

OUT 6 Instruction—This instruction uses 11 data bits (MA0-MA10) to load the pagememory address-register bits (PMA0-PMA10). If the CMEM ACCESS MODE is set (high), the page-memory address data are latched to provide character selection during a character-memory READ/WRITE operation. If the DOUBLE-PAGE bit is not set (low), PMA10 is not used and does not have to be programmed.

If the CMEM ACESS MODE is not set (low), the 8 multiplexed inputs (MA0/8-MA7/15) are multiplexed to the page-memory address outputs (PMA0-PMA10) and the page-memory functions as an extension of the CPU memory. When the page-memory is selected (F800-FFFF), the PMWR output and the PMSEL output are enabled. The PMWR output is connected to the WRITE input of the page-memory. When using memories with a common READ/WRITE input (RCA MWS5114), the PMSEL output is connected to the select input of the data-bus buffer/separator (Fig. 1).

When the character-memory is selected (F400-F7FF), the 8 multiplexed inputs (MA0/8-MA7/15) are multiplexed to the

**OUT 6 Instruction (cont'd)** 

character-memory address outputs (CMA0-CMA3), and the CMWR and CMSEL outputs are enabled. The CMWR output is connected to the WRITE input of the character-memory. The CMSEL output is connected to the CMSEL input of the CDP1870C to provide data bus multiplexing. If the DOUBLE-PAGE bit is set (high), CMA3 is not used and bit MA3 does not have to be programmed.

Out 7 Instruction—This instruction uses 9 data bits (MA2-MA10) to load the home address register bits (HMA2-HMA10). The home address determines which row of characters, from the page-memory, is displayed starting at the top left-hand corner of the screen. In the FULL RES HORZ MODE (CDP1870), the home address must be an even multiple of 40. In the HALF RES HORZ MODE (CDP1870), the home address must be an even multiple of 20. Therefore, the HMA0 and HMA1 bits are not used and do not have to be programmed.

After the last row of characters has been displayed, the home address is reloaded into the page-memory address counter to begin the next display frame. When final page memory address count (maximum page-memory size in TABLE 8) is reached prior to the end of the display, zero is loaded into the address counter. Changing the home address can be used to scroll through the page-memory. In the double-page mode, row zero will scroll on to the screen after the final row, as described above.

#### CDP1870—Color Video Generator

This circuit formats and controls the TV sync, video, and color information. It also provides synchronization timing to the CDP1869 and the CPU. The charactermemory data I/O lines are multiplexed through the CDP1870 to the CPU 8-bit bidirectional data bus. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1869 timing signals. Control and multiplexing is determined by a single internal command register, which is loaded by a CPU I/O instruction. Data to the command register are loaded from the 8-bit bidirectional data bus, which is latched by the high-to-low transition of TPB when the MRD and the  $\overline{N}=3$  inputs are at a logic 0 (Fig. 3).

OUT 3 Instruction—This instruction uses 8 data bits to control the internal format and timing functions. The BKG GREEN, BKG BLUE, BKG RED bits (BUS0-BUS2) provide a binary selection of eight screen background colors, as shown in TABLE 5. The CFC bit (BUS 3) selects the color format control function (TABLE 4). When the CFC bit is low, the background luminance

and chrominance are selected by the BKG GREEN, BKG BLUE, and BKG RED control bits. The dot chrominance and luminance are selected by the CCBO, CCBI, and PCB inputs. Operation is the same when the CFC bit is high, except that the dot chrominance is now selected by the BKG GREEN, BKG BLUE, and BKG RED control bits to provide a tone-on-tone color display. The DISP OFF bit (BUS 4) is used to turn the screen display off. When the DISP-OFF bit is high, the PAL CHROM, NTSC CHROM, and LUM outputs are held at the background color and the ADDSTB, PREDISPLAY, and DISPLAY outputs are held at a high level. However, the COMP-SYNC, HSYNC, and CPUCLK outputs continue to supply synchronization timing. This display-off condition allows the CPU to access the VIS, page memory, and character memory asynchronously. Any change in this bit is only recognized at the end of the frame. The COLBO and COLB1 bits (BUS 5, BUS 6) provide a binary selection of 3 character-color control modes. as shown in TABLE 3. These 3 modes control which color bit inputs (CCB0, CCB1, PCB) select a particular character color (TABLE 5). The FRES HORZ bit (BUS 7) controls the full screen horizontal resolution of the display. A low of BUS 7 sets the maximum resolution to 20 characters per row. A high on BUS 7 sets the maximum resolution to 40 characters per row. All valid display format combinations are shown in TABLE 8.

The CDP1870 uses two separate input frequencies. On-chip oscillators are provided, requiring only external crystal circuits. One oscillator circuit provides the dot clock frequency, from which SYNC and ADDSTB timing is derived. The DOT frequency, divided by two, provides a CPU CLK output. The other oscillator circuit provides the color reference and chrominance frequencies. The NTSC CHROM, PALCHROM, and LUM outputs include on-chip summing resistors to reduce the external components required. The outputs are connected to the COMP-SYNC output to provide a single video signal, which may be used to drive a video monitor directly or a standard TV receiver through an RF modulator circuit.

(With the RGB Bond-Out option, CDP1876, the color crystal is not used and the LUM, NTSC CHROM, and PAL CHROM become the RED, BLUE, and GREEN outputs, respectively.)

The EVS and EHS inputs may be used to sync the VIS from an existing TV chassis to provide picture overlay and teletext operations. The PAL/NTSC input is used to select either European or U.S. Operation (TABLE 6 and 7).

The VIS does not provide for an external system reset. All command and format instructions must be executed before proper operation in initiated.




Fig. 2-CDP1869 and CDP1869C block diagram.




Fig. 3—CDP1870, CDP1870C, CDP1876, and CDP1876C block diagram.

# FUNCTIONAL DESCRIPTION OF CDP1869 TERMINALS

TPA (Input):

An active high pulse from the CPU that occurs once in each machine cycle. The trailing edge of TPA is used to latch the higher-order byte of the 16-bit memory address. TPA is also one of the frequency generator input clocks.

TPB (Input):

An active high pulse from the CPU that occurs once in each machine cycle, following TPA. It is used to latch the various internal command registers. TPB is also one of the frequency generator input clocks.

#### MRD (Input):

An active low pulse from the CPU, indicating a memory read cycle. It is used to provide various latch and control functions.

MWR (Input):

An active low pulse from the CPU, appearing in a memory write cycle after the address lines have stablized. It is used to gate various latch and control functions.

MA0/8-MA7/15 (inputs):

The 8 memory address lines. The higher-order byte of a 16-bit CDP1802 or CDP1804 memory address appears on the memory address lines MA0-MA7 first, and is latched by the high-to-low transition of TPA. These 8-lines serve a dual purpose. They can be used to provide direct address information to the page or character memories or they can be used to provide data to the command registers.

N0 to N2 (Inputs):

These lines are used to issue command codes during an I/O instruction from the CPU. Their state is the same as the corresponding bits in the CPU N register. The three N bits are internally decoded with MRD to provide various latch and control functions.

HSYNC (Input):

Active low horizontal sync signal from the CDP1870. This signal provides synchronization between the CDP1869 and the CDP1870 timing signals.

**DISPLAY** (Input):

Active low signal from the CDP1870 that indicates that a screen refresh is in progress. This signal provides synchronization between the CDP1869 and the CDP1870 timing signals.

ADDSTB (Input):

Active low pulses from a CDP1870 that provide page and character-memory address clock timing. ADDSTB = DOT clock + 6 (40 character display). ADDSTB = DOT clock + 12 (20 character display). Only 40 or 20 pulses are generated per horizontal line, and no pulses occur during non-display time.

SOUND (Output):

This output provides two types of frequency signals that can be selected either individually or in combination. The first type provides single frequency tones in 8 selectable ranges, with 128 different tones in each range (TABLE 1). The second type provides a white-noise output in 8 selectable ranges, with the white noise consisting of all 128 tones of each range (TABLE 2). Both tone and white-noise outputs are programmable from 0 volts to 0.78 Vpp in 16 steps.

VSS: Ground

 $\overline{N=3}$  (Output):

Active low output from the internally decoded N bits that is normally connected to the CDP1870. It is used to select the CDP1870 command register.

# CMA0-CMA2—CHARACTER-MEMORY ADDRESS (Outputs):

The character memory address outputs. These three outputs function as character-line selects. During a screen refresh the address data are provided by an internal counter, which is controlled by HSYNC, to provide character information in one of eight formats (Fig. 7). During non-refresh periods the address data are provided by the MA0-MA2 inputs as an extension of the CPU memory.

CMA3/PMA10 (Output):

This output signal serves a dual purpose. In the 16-LINE HI-RES character mode (command bit 5 = 1) this output represents CMA3 and its function is identical to the CMA0-CMA2 outputs. In the 9-LINE mode (command bit 3 = 0), this signal represents CMA3 in both the low-and high-resolution modes (command bit 5 = 0 or 1), and is used to select the ninth line of the character matrix. In the double-page mode (command bit 6 = 1) this output represents PMA10 and its function is identical to the PMA0-PMA9 outputs.

PMA0-PMA9—PAGE-MEMORY ADDRESS (Outputs):

These ten page-memory address outputs access the page-memory data (PMDO-6), 7 bits of which are used to address the character memory. The spare bit (PCB) may be used to expand the color information. During a screen refresh the address data are provided by an internal counter, which is controlled by ADDSTB to provide page-memory information in one of four formats (TABLE 8). During non-refresh periods the address data are provided by the MAO/8-MA9/15 inputs as an extension of the CPU memory.

CMWR—CHARACTER-MEMORY WRITE (Output):

CMWR is an active low output signal that is connected to the WRITE input of the

character memory. This output provides a delayed MWR pulse during non-display periods, when the character memory is selected by the MA10-MA15 inputs (F400-F7FF).

# CMSEL— CHARACTER-MEMORY SELECT (Output):

CMSEL is an active high output signal that is connected to the CDP1870 CMSEL input. This output provides a delayed positive pulse during non-display periods, when the character memory is selected by the MA10-MA15 inputs (F400-F7FF) and MRD or MWR is low.

# PMWR—PAGE-MEMORY

WRITE (Output):
PMWR is an active low output signal that is connected to the WRITE input of the page memory. This output provides a delayed MWR pulse during non-display periods, when the page memory is selected by the MA11-MA15 inputs (F800-FFFF).

# PMSEL—PAGE-MEMORY SELECT (Output):

PMSEL is an active high output signal that is connected to an external bus separator. This output provides a delayed positive chip-enable pulse during non-display periods, when the page memory is selected by the MA11-MA15 inputs (F800-FFFF) and MRD or MWR is low.

**VDD**Positive supply voltage.

# FUNCTIONAL DESCRIPTION OF CDP1870 TERMINALS

#### **PREDISPLAY** (Output):

An output signal that goes low one horizontal line before the start of the display field. This output may be connected to the CPU to provide advance warning of a refresh operation.

#### **DISPLAY** (Output):

An output signal that is low during the display field. This signal is connected to the CDP1869 to provide synchronization timing during a screen refresh.

# PCB—PAGE-MEMORY COLOR BIT (Input):

The page-memory color bit expands the character color information to 3 bits (8 colors). (Table 3)

# CCB0, CCB1—CHARACTER-MEMORY COLOR BITS (I/O):

The character memory color bit inputs provide character color data. These two inputs select one of four colors (Table 3) during screen refresh periods. When the CMSEL input is high during non-display periods, CCB0 and CCB1 are multiplexed to the CPU data bus (BUS 6, BUS 7) to provide character memory READ/WRITE data.

# CDB0-CDB5—CHARACTER-MEMORY DATA BITS (I/O):

The character-memory data bit inputs provide character data during screen refresh periods. When the CMSEL input is high during non-display periods, CDB0-CDB5 are multiplexed to the CPU data bus (BUS 0-BUS 5) to provide character memoryREAD/WRITE data.

#### BUS 0-BUS 7 (I/O):

The 8-bit bidirectional data bus that is normally connected directly to the CPU. During non-display periods, these I/O lines serve a dual function. If the CMSEL input is high, BUS 0-BUS 7 provide character-memory READ/WRITE data. If the  $\overline{N=3}$  input (OUT 3 instruction) is low, BUS 0-BUS 7 provide input data to the CDP1870 command register. These data are latched on the high-to-low transition of TPB when  $\overline{MRD}$  is low.

Vss: Ground.

#### $\overline{N=3}$ (input):

An input signal from the CDP1869 that is low during an OUT 3 instruction from the CPU. This input is used to select the CDP1870 command register.

# EVS, EHS—EXTERNAL VERTICAL SIGNAL, EXTERNAL HORIZONTAL SIGNAL (Inputs):

The active low external vertical and horizontal sync signals synchronize the VIS to an external system. When not used, these inputs must be connected high.

# XTAL (Input), XTAL (Output)—CHROM COLOR CHROMINANCE CRYSTAL

The color chrominance crystal inputs are normally connected to a 7.15909-MHz crystal (NTSC) or an 8.867236-MHz crystal (PAL) to provide a burst and color data input clock. The XTAL input may be connected to an external generator. (With the RGB Bond-Out option, CDP1876, the chrominance crystal is not required although the XTAL input must be terminated.)

#### NTSC CHROM (Output):

The United States Standard Color Video Signal (NTSC). This output provides a composite signal containing chrominance information and 11 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876, this output provides the GREEN drive.)

#### PAL CHROM (Output):

The European standard color video signal (PAL). This output provides a composite signal containing chrominance information and 14 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876, this output provides the BLUE drive.)

LUM—LUMINANCE (Output):
The luminance output signal provides video dot brightness information. (With the RGB Bond-Out option, CDP1876, this output provides the RED drive.)

#### COMPSYNC (Output):

The composite TV synchronization signal provides negative pulses at the line (horizontal) and frame (vertical) rates.

#### **HSYNC** (Output):

The horizontal synchronization signal provides an active low pulse at the TV line rate. It is connected to the CDP1869 to control timing synchronization.

#### **BURST (Output):**

This output provides a positive pulse following the horizontal sync pulse. It indicates when the color reference signal is being output, however it is not required for normal operation.

#### CMSEL—CHARACTER-MEMORY SELECT (Input):

The character-memory select input, from the CDP1869, indicates a character-memory READ/WRITE operation. When CMSEL is high, the 8-bit bidirectional data bus from the CPU is multiplexed to the CCB0, CCB1, and CDB0-CDB5 I/O lines to provide character-memory data. This input is active only during nondisplay periods.

#### TPB (Input):

An active high pulse from the CPU that occurs once in each machine cycle, following the TPA pulse. This input pulse is used to latch the CDP1870 command register data on the high-to-low transition, when the N=3 and  $\overline{MRD}$  inputs are low.

**TABLE 1 TONE RANGE SELECT** 

FREQ FREQ FREC		FREQ FREQUENCY				
0	0	0	5.5371093	÷512		
0	0	1	11.074218	÷ 256		
0	1	0	22.148437	÷ 128		
0	1	1	44.296875	÷ 64		
1	0	0	88.593750	÷ 32		
1	0	1	177.18750	÷16		
1	1	0	354.37500	+8		
1	1	1	708.75000	+4		

<sup>\*</sup> CPUCLK = 2.835 MHz

TABLE 2 WHITE NOISE BANGE SELECT

	TABLE 2 WITTE HOIDE HANGE GELEGT										
FREQ FREQ FR		FREQ FREQUENCY									
0	0	0	0.69213867	÷ 4096							
0	0 .	1	1.3842773	÷ 2048							
0	1	0	2.7685546	÷ 1024							
0	1 1	1 1	5.5371093	÷ 512							
1	0	0	11.074218	÷ 256							
1	0	1	22.148437	÷ 128							
1	1	0	44.296875	÷ 64							
1	1	1	88.593750	÷ 32							

<sup>\*</sup> CPUCLK = 2.835 MHz

#### MRD-MEMORY READ (input):

An active low pulse from the CPU indicating a memory READ cycle. This signal enables the command register clock and selects the direction of data flow in the data bus multiplexer. When this signal is low, a CPU READ operation is in progress.

## ADDSTB-MEMORY ADDRESS

STROBE (Output):
The ADDSTB output signal is connected to the CDP1869 to provide the page and character-memory address counter clock.

#### XTAL (Input), XTAL (Output)— DOT CRYSTAL:

The dot crystal inputs are normally connected to a 5.67-MHz crystal (NTSC) or a 5.626-MHz crystal (PAL) that is used to provide horizontal, vertical, and control

timing. The XTAL input may be connected to an external generator.

#### CPUCLK-CLOCK (Output):

A clock output equal to 1/2 the DOT frequency. It may be connected to the CPU CLOCK input terminal. At this frequency, 2947 instructions per frame are available, with 787 instructions occurring during the non-display period.

#### PAL/NTSC (Input):

This input selects either PAL or NTSC operation. When the PAL/NTSC input is high, the VIS provides PAL compatible output signals. When the PAL/NTSC input is low, the VIS provides NTSC compatible output signals.

#### V<sub>DD</sub>:

Positive supply voltage.

TABLE 3 CHARACTER COLOR CONTROL

OTAMACTEM COLON CONTINUE											
COLB1	COLB0	RED	BLUE	GREEN							
0	0	CCB0	CCB1	PCB							
0	1	CCB0	PCB	CCB1							
· 1	0	PCB	CCB0	CCB1							
1	1	PCB	CCB0	CCB1							

TABLE 4 **COLOR FORMAT CONTROL** 

CFC	BKG	BKG	DOT	DOT
	CHR	LUM	CHR	LUM
0	BKG	BKG	CCB0/CCB1	CCB0/CCB1
	R,B,G	R,B,G	PCB	PCB
1	BKG	BKG	BKG	CCB0/CCB1
	R,B,G	R,B,G,	R,B,G	PCB

TABLE 5 **COLOR SELECT** 

C	CHAR OR BKG OLOR DATA BIT	OUTPUT	% OF MAX	
RED	BLUE	GREEN	COLOR	LUMINANCE
0	0	0	BLACK	0
0	0	1	GREEN	59
0	1	0	BLUE	11 .
0	1	1	CYAN	70
1	0	0	RED	30
1	0	1	YELLOW	89
1	1	0	MAGENTA	41
1	1	1	WHITE	100




Fig. 4A—ADDSTB timing diagram.




Fig. 4B—Horizontal timing diagram.




Fig. 4C-Vertical timing diagram.




Fig. 5—Horizontal sync timing (see Table 6).

# TABLE 6 HORIZONTAL TIMING STANDARDS

		NTSC		PAL
	NTSC	VIS	PAL	VIS
DIAGRAM	STANDARD	5.67 MHz XTAL	STANDARD	5.626 MHz XTAL
Α	NA	3.7 μs	NA	4.8 µs
В	0.02H MIN			
	1.27 μs MIN	2.12 μs	1.55 μs	2.12 µs
С	0.07H08H			
L	4.45-5.08 μs	4.23 µs	4.7 μs	4.27 μs
	0.045H-0.55H	3.174 µs		3.199µs
D	8-11 CYCLES	11 CYCLES	11 CYCLES	14 CYCLES
	3.58 MHz	3.58 MHz	4.433 MHz	4.433 MHz
	0.02H MIN			
. E	1.27 μs MIN	1.41 μs	2.07µs	1.07 μs
F	NA	6 μs	NA	4.98 µs
	0.006H			
G	· 0.381 µs	0.352 μs	0.70 μs	0.355 μs
	15,734.264 Hz			
HORIZONTAL	(COLOR)			
FREQUENCY	15,750 Hz	ĺ		
	(B&W)	15,750 Hz	15,625 Hz	15,628 Hz
H = 63.5 μs	NA = NOT	APPLICABLE		




Fig. 6—Vertical sync timing (see Table 7).

# TABLE 7 VERTICAL TIMING STANDARDS

DIAGRAM	NTSC STANDARD	NTSC VIS 5.67 MHz XTAL	PAL STANDARD	PAL VIS 5.626 MHz XTAL
	NA	26H	NA	44H
A				
В*	3H	4H	2.5H	4H
С	1H	1H	1H	1H
D	2H	3H	1.5H	3H
E	1H	1H	. 1H	1H
F	2H	9H	19H	9H
G.	9H-12H	26H	NA	34H
HORIZONTAL				
PERIOD (H)	63.5 μs	63.5 µs	64 μs	64 μs
VERTICAL	59.94 Hz			
1	(COLOR)		1	
FREQUENCY	60 Hz (B&W)	60.115 Hz	50 Hz	50.09 Hz

<sup>\* =</sup> NO BKG VIDEO, NO BURST

NA = NOT APPLICABLE

TABLE 8
DISPLAY FORMAT

	COI	MMAND D	ATA				DISPLAY
CDP1870 FRES HORZ	CDP1869 FRES VERT	CDP1869 DOUBLE PAGE	CDP1869 16-LINE HI-RES	CDP1869 9-LINE	CHAR DISPLAY MATRIX	CHAR/	CHAR ROWS/ FRAME
0	0	0	0	1	6x8	20	12
0	0	0	. 1	1	6x16	20	6
0	0	1	0	1	6x8	20	12
0	1	0	0	1	6x8	20	24
0	1	0	1	1	6x16	20	12
0	1	1	0	1	1 6x8 20		24
1	0 .	0	1	1	6x16	40	6
1	0	1	0	1	6x8	40	12
1	1	0	0	1	6x8	40	24
1	1	0	1	1	6x16	40	24
1	1	1	0	1	6x8	40	24
0	0	0	0	0	6x9	20	12
0	1	0	0	0	6x9	20	24
1	1	0	0	0	6x9	40	24

NOTE: ALL OTHER COMMAND COMBINATIONS ARE INVALID AND WILL RESULT IN IMPROPER DISPLAY OPERATION.

TABLE 9
CDP1869 COMMAND

CPU I/O INSTRUCTION	MA15	MA14	MA13	MA12	MA11	MA10	MA9	MA8
		TONE	TONE	TONE	TONE	TONE	TONE	TONE
OUT 4	0*	÷	÷	÷	÷	÷	+	÷
		26	25	24	23	22	21	20
	WN	WN	WN	WN	WN	WN	WN	WN
OUT 5	OFF	FREQ	FREQ	FREQ	AMP	AMP	AMP	AMP
		SEL2	SEL1	SEL0	23	22	21	20
OUT 6	\ \	~		×	×	PMA10	PMA9	PMA8
OUT 6	X	X	X	^	^	REG	REG	REG
0.17.7	v	V	V	V		HMA10	HMA9	HMA8
OUT 7	Х	Х	×	×	×	REG	REG	REG

X = DON'T CARE

<sup>=</sup> MUST BE LATCHED LOW

COMBINATIONS (FULL COLOR SYSTEM)

MEMORY COM	BINATIONS			
MAX. DISPLAY PAGE MEM. SIZE*	MAX. DISPLAY CHAR. MEM. SIZE**	CHAR SIZE	COMMENTS	
240x8	128x8x8	4	REPEATS EACH LINE AND COL TWICE	(NTSC)
240x8	128x16x8	8	REPEATS EACH LINE AND COL TWICE 16 DIFFERENT LINES	, (NTSC)
1200x8	128x8x8	4	REPEATS EACH LINE AND COL TWICE HARDWARE SCROLL	, (NTSC)
960x8	128x8x8	2	REPEATS EACH COL TWICE	(NTSC)
960x8	128x16x8	6	REPEATS EACH COL TWICE 16 DIFFERENT LINES	(NTSC)
1920x8	128x8x8	2	REPEATS EACH COL TWICE, HARDWARE SCROLL	(NTSC)
240x8	128x16x8	7	REPEATS EACH LINE TWICE, 16 DIFFERENT LINES	(NTSC)
1200x8	128x8x8	3	REPEATS EACH LINE TWICE, HARDWARE SCROLL	(NTSC)
960x8	128x8x8	1	HIGHEST RESOLUTION	(NTSC)
960x8	128x16x8	5	HIGHEST RESOLUTION, 16 DIFFERENT LINES	(NTSC)
1920x8	128x8x8	1	HIGHEST RESOLUTION, HARDWARE SCROLL	(NTSC)
240x8	128x9x8	4	REPEATS EACH LINE AND COL TWICE	(PAL)
960x8	128x9x8	2	REPEATS EACH COL TWICE	(PAL)
960x8	128x9x8	1	HIGHEST RESOLUTION	(PAL)

<sup>\* = 7</sup> BITS FOR ADDRESS DATA, 1 BIT FOR COLOR DATA

#### REGISTER CODES

	MA7	MA6	MA5	MA4	МАЗ	MA2	MA1	MAO
	TONE	TONE	TONE	TONE	TONE	TONE	TONE	TONE
	OFF	FREQ	FREQ	FREQ	AMP	AMP	AMP	AMP
		SEL2	SEL1	SEL0	23	22	21	20
	FRES	DOUBLE	16 LINE					CMEM
	VERT	PAGE	HI-RES	X	9-LINE	Х	Х	ACCESS
		***	***					MODE
	PMA7	PMA6	PMA5	PMA4	PMA3	PMA2	PMA1	PMA0
	REG	REG	REG	REG	REG	REG	REG	REG
	HMA7	HMA6	HMA5	HMA4	НМАЗ	HMA2	X**	X**
_	REG	REG	REG	REG	REG	REG		

<sup>\*\* =</sup> ALWAYS LATCHED LOW INTERNALLY

<sup>\*\* = 6</sup> BITS FOR CHARACTER DATA, 2 BITS FOR COLOR DATA

<sup>•</sup> See Fig. 7.

<sup>\*\*\*</sup> MUST BE LATCHED LOW DURING 9-LINE OPERATION





Fig. 7—Character display matrix size.

TABLE 10
CDP1870 COMMAND REGISTER CODE

CPU I/O								
INSTRUCTION	BUS 7	BUS 6	BUS 5	BUS 4	BUS 3	BUS 2	BUS 1	BUS 0
OUT 3	FRES	FRES COLB1 CO	COLBO	DISP	CFC	BKG	BKG	BKG
0013	HORZ	OOLD	OCLBO	OFF	5	RED	BLUE	GREEN



\* HORIZONTAL AND VERTICAL SYNC ARE COMBINED TO FORM COMPSYNC

92CM - 31909RI

Fig. 8-40 x 24 character display.

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD-

VSS to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD or VSS may damage COS/MOS devices by exceeding the maximum device dissipation.

# 

## **Preliminary Data**

# **CMOS Keyboard Encoder**

#### Features:

- Directly interfaces with CDP1800-series microprocessors
- Low power dissipation
- 3-State outputs
- Scans and generates code for 53 key ASCII keyboard plus 32 HEX keys (SPST mechanical contact switches)
- Shift, control, and alpha lock inputs
- RC-controlled debounce circuitry
- Single 4 to 10.5 V supply (CDP1871A); 4 to 6.5 V (CDP1871AC)
- N-key lockout

The RCA-CDP1871A is a keyboard encoder designed to directly interface between a CDP1800-series microprocessor and a mechanical keyboard array, providing up to 53 ASCII coded keys and 32 HEX coded keys, as shown in the system diagram (Fig. 1).

The keyboard may consist of simple single-pole single-throw (SPST) mechanical switches. Inputs are provided for alpha-lock, control, and shift functions, allowing 160 unique codes. An external R-C input is available for user-selectable debounce times. The N-key lock-out feature pre-

vents unwanted key codes if two or more keys are pressed simultaneously.

The CDP1871A and CDP1871AC are functionally identical. They differ in that the CDP1871A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1871AC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Typical CDP1800-series microprocessor system using the CDP1871A.

# MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD):	
(All voltage values referenced to V <sub>ss</sub> terminal)	
CDP1871A	0.5 to + 11 V
CDP1871AC	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	~0.5 to $V_{DD}$ +0.5 $V$
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (P₀):	
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85° C (PACKAGE TYPE E)	at 12 mW/° C to 200 mW
For T <sub>4</sub> = -55 to + 100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = 100 to + 125°C (PACKAGE TYPE D)	at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to + 125° C
PACKAGE TYPE E	40 to +85° C
STORAGE TEMPERATURE RANGE (Tstg)	65 to + 150° C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+ 265° C

#### **RECOMMENDED OPERATING CONDITIONS** at $T_A = -40$ to $+85^{\circ}$ C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	<b>V</b> <sub>DD</sub>		871AD 871AE	CDP18	UNITS		
	(V)	MIN.	MAX.	MIN.	MAX.		
Supply-Voltage Range		4	10.5	4	6.5	V	
Recommended Input Voltage Range		Vss	V <sub>DD</sub>	Vss	V <sub>DD</sub>	V	
Clock Input Frequency, TPB	5	DC	0.4	DC	0.4	MHz	
(Keyboard Capacitance = 200 pF)	10	DC	0.8	_		NI TZ	




Fig. 2 — CDP1871A block diagram.

92CM-34522

## **RCA CMOS LSI Products**

# **CDP1871A, CDP1871AC**

STATIC ELECTRICAL CHARACTERISTIC at  $T_A = -40$  to  $+85^{\circ}$  C, except as noted

		СО	NDITIO	NS			LIM	IITS			
CHARACTERISTIC					С	DP1871	ND.	CE	P1871A	CD	UNITS
		<b>V</b> o	VIN	VDD	С	DP1871/	ΑE	CE	P1871A	CE	
		(V)	(V)	(V)	MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	1
Quiescent Device			0,5	5		0.1	50	_	1	200	
Current	IDD	_	0,10	10	_	1	200				μΑ
Output Low Drive (sink) Current		0.4	0,5	5	0.5	1	_	0.5	1		
(except debounce and D1-D11)	loL	0.5	0,10	10	1	2			_	_	]
		0.4	0,5	5	0.75	1.5	_	0.75	1.5		
Debounce	loL	0.5	0,10	10	1	2					mA
		0.4	0,5	5	.05	0.1	_	.05	0.1		_ '''^
D1-D11	loL	0.5	0,10	10	0.1	0.2		_	_		
Output High Drive (Source) Current		4.6	0,5	5	0.3	0.6	_	0.3	0.6		
·	loh	9.5	0,10	10	0.75	1.5	ľ —	_	_		
Input Low Voltage		0.5,4.5	_	5	_	_	1.5	-	_	1.5	
(except Debounce)	$V_{IL}$	1,9		10		_	3	_	I -	_	
Input High Voltage		0.5,4.5		5	3.5	T —	_	3.5	_	_	
(except Debounce)	$V_{IH}$	1,9		10	7	_	_	_	_	_	1
Debounce Schmitt Trigger											1
Input Voltage		0.4		5	2.0	3.3	4.0	2.0	3.3	4.0	
Positive Trigger Voltage	V۵	0.5	_	10	4.0	6.3	8.0				
		0.4		5	8.0	1.8	3.0	0.8	1.8	3.0	- V
Negative Trigger Voltage	$V_N$	0.5	_	10	1.9	4.0	6.0	I —	_	_	
		0.4	0,5	5	0.3	1.6	2.6	0.3	1.6	2.6	
Hysteresis	Vн	0.5	0,10	10	0.7	2.3	4.7	_	Ι –	_	1
Output Voltage Low Level		_	0,5	5		0	.05	_	0	.05	1
	$V_{OL}$	_	0,10	10	_	0	.05	_	_	_	
Output Voltage High Level			0,5	5	4.95	5		4.95	5	_	1
	$V_{OH}$		0,10	10	9.95	10		_	_	_	1
Input Leakage Current		_	0,5	5		.01	1		.01	1	
(except S1-S8, Shift, Control)	IIN		0,10	10	_	.01	1	_		_	1
3-State Output Leakage Current		0.5	0,5	5		.01	1	_	.02	2	μA
	lout	0,10	0,10	10	_	.02	2	_	_	_	
Pull-Down Resistor Value					7	4.4	24	7	14	0.4	10
(S1-S8, Shift, Control)	R <sub>PD</sub>			-	7	14	24	'	14	24	kΩ
Operating Current	loper										
(All-outputs $f_{CL} = 0.4 \text{ MHz}$		0.5,4.5	0,5	5		0.6	_	-	0.6		m̈Α
unloaded) $f_{CL} = 0.8 \text{ MHz}$		1,9	0,10	10		2.7	_	_	_	_	]

<sup>\*</sup>Typical values are for  $T_A = +25^{\circ}\,\text{C.}$  and nominal  $V_{DD}.$ 

#### **FUNCTIONAL DESCRIPTION OF CDP1871A TERMINALS**

#### D1 - D11 (Outputs):

Drive lines for the 11 x 8 keyboard switch matrix. These outputs are connected through the external switch matrix to the sense lines (S1 - S8).

#### S1 - S8 (Inputs):

Sense lines for the 11 x 8 keyboard maxtrix. These inputs have internal pull-down resistors and are driven high by appropriate drive line when a keyboard switch is closed.

#### CS1, CS2, CS3, CS4 (Inputs):

Chip select inputs, which are used to enable the tri-state data bus outputs (BUS 0 — BUS 7) and to enable the resetting of the status flag ( $\overline{DA}$ ), which occurs on the low-to-high transition of TPB. These four inputs are normally connected to the N-lines (N0-N2) and  $\overline{MRD}$  output of the CDP1800-series microprocessor. (Table 2)

#### BUS 0 — BUS 7 (Outputs):

Tri-state data bus outputs which provide the ASII and HEX codes of the detected keys. The outputs are normally connected to the BUS 0 — BUS 7 terminals of the CDP1800-series microprocessor.

#### DA (Output):

The data available output flag which is set low when a valid key closure is detected. It is reset high by the low-to-high transition of TPB when data is read from the CDP1871A. This output is normally connected to a flag input (EFT-EF4) of the CDP1800-series microprocessor.

#### TPB (Input):

The input clock used to drive the scan generator and reset

the status flag (DA). This input is normally connected to the TPB output of the CDP1800-series microprocessor.

#### RPT (Output):

The repeat output flag which is used to indicate that a key is still closed after data has been read from the CDP1871A  $(\overline{DA} = \text{high})$ . It remains low as long as the key is closed and is used for an autorepeat function, under CPU control. This output is normally connected to a flag input (EF1-EF4) of the CDP1800-series microprocessor.

#### **DEBOUNCE(Input):**

This input is connected to the junction of an external resistor to  $V_{DD}$  and capacitor to  $V_{SS}$ . It provides a debounce time delay ( $t \cong RC$ ) after the release of a key. If a debounce is not desired, the external pull-up resistor is still required.

#### ALPHA, SHIFT, CONTROL (Inputs):

A high on the SHIFT or CONTROL inputs will be internally latched (after the debounce time) and the drive and sense line decoding will be modified as shown in Table 3. They are normally connected to the keyboard, but produce no code by themselves. The SHIFT and CONTROL inputs have internal pull-down resistors to simplify use with momentary contact switches. The ALPHA input is not latched and is designed for a standard SPDT switch to provide an alphalock function. When ALPHA = 1 the drive and sense line decoding will be modified as shown in Table 3.

#### V<sub>DD</sub>, V<sub>SS</sub>:

 $V_{\text{DD}}$  is the positive supply voltage input.  $V_{\text{SS}}$  is the most negative supply voltage terminal and is normal connected to ground. All outputs swing from  $V_{\text{SS}}$  to  $V_{\text{DD}}.$  The recommended input voltage swing is from  $V_{\text{SS}}$  to  $V_{\text{DD}}.$ 

#### TABLE 1 - SWITCH INPUT FUNCTIONS

CONTROL	SHIFT	ALPHA	KEY FUNCTION
0	0	0	NORMAL
1	X	Х	CONTROL
0	1	Х	SHIFT
0	0	1	ALPHA

X = DON'T CARE

#### TABLE 2 — VALID N-LINE CONNECTIONS

CPU		CDP1871	A SIGNAL		CPU INPUT	
	CS4	CS3	CS2	INSTRUCTION		
CDP1800-	MRD	N2	NO	N1	INP5	
SERIES	MRD	N0	N1	N2	INP3	
SIGNAL	MRD	N2	N1	N0	INP6	

TABLE 3 — DRIVE AND SENSE LINE KEYBOARD CONNECTIONS‡

SENSE				VELIK				D	RIVE	LINES							
LINES		)1		)2	ا	D <sub>3</sub>		<b>)</b> 4		<b>D</b> <sub>5</sub>		<b>)</b> 6	$D_7$	D <sub>8</sub> †	D <sub>9</sub> †	D <sub>10</sub> †	D <sub>11</sub> †
Sı	SP	0	(	8	•	@	Н	Н	Р	Р	Х	Х	SPACE	<b>9</b> 0	8016 8816	9016	9816
31	0	*****	8		@	NUL	h	BS	р	DLE	·x	CAN	SFACE	0016		3016	3016
S₂	!	1	)	9	Α	Α	1	-	a	Q	Υ	Υ		8116	8916	9116	9916
J2	1		9		а	SOH	i	HT	q	DC1	у	EM		0116			
S <sub>3</sub>	"	2	*	:	В	В	J	J	R	R	Z	Z	LINE	8216	8A <sub>16</sub>	9216	9A <sub>16</sub>
	2		:		b	STX	j	LF	r	DC2	z	SUB	FEED	0216	0/16	JZ16	3/16
S <sub>4</sub>	#	3	+	;	O	С	K	K	S	S	€	[	ESCAPE	8316	8B <sub>16</sub>	9316	9B <sub>16</sub>
	3		;		С	ETX	k	VT	s	DC3	[	ESC	LOCALE	0016			
S <sub>5</sub>	\$	4	<	,	D	D	L	L	T	Т		\		8416	8C <sub>16</sub>	9416	9C <sub>16</sub>
	4		,		d	EOT	1	FF	t	DC4	\	FS		0416	0016		
S <sub>6</sub>	%	5	=	-	Ε	Ε	М	М	U	U	}	]	CARRAIGE	8516	8D <sub>16</sub>	9516	9D <sub>16</sub>
	5		-		е	ENQ	m	CR	u	NAK	]	GS	RETURN	0016	0016	3016	3016
S <sub>7</sub>	&	6	>		F	F	Ν	N	٧	V	~	†		8616	8E <sub>16</sub>	9616	9E <sub>16</sub>
- 37	6				f	ACK	n	so	٧	SYN	1	RS		0016	OL16	3016	3L16
S <sub>8</sub>	,	7	?	/	G	G	0	0	W	w	DÈL		DELETE	TE 07	8F <sub>16</sub> 97	9716	9F <sub>16</sub>
	7		/		g	BEL	0	SI	w	ETB	_	US	DELETE	DELETE 87 <sub>16</sub>		3/16	31 16

KEV.	SHIFT*	ALPHA*
KEY:	NORMAL	CONTROL*

<sup>\*</sup>CONTROL overrides SHIFT and ALPHA = NO RESPONSE

TABLE 4 — HEXIDECIMAL VALUES OF ASCII CHARACTERS

								ı	MSD.				
				t	7	0	0	0	0	1	1	1	1
					b6 <b>→</b> -	0	0	1	1	0	0	1	1
		BI	те		b5 <b>÷</b>	0	1	0	1	0	1	0	1
1				HEX					***************************************				
	b4	b3	b2	b1	F*	0	1	2	3	4	5	6	7
	0	0	0	0	0	NUL	DLE	SP	0	@	Р	\	р
	0	0	0	1	1	SOH	DC1	!	1	Α	Q	а	q
	0	0	1	0	2	STX	DC2	"	2	В	R	b	r
	0	0	1	1	3	ÈTX	DC3	#	3	С	S	С	s
	0	1	0	0	4	EOT	DC4	\$	4	D	T	d	t
	0	1	0	1	5	ENQ	NAK	%	5	E	U	е	u
	0	1	1	0	6	ACK	SYN	&	6	F	٧	f	٧
LSD	0	1	1	1	7	BEL	ETB	/	7	G	W	g	w
	1	0	0	0	8	BS	CAN	(	8	Н	Х	h	×
	1	0	0	1	9	HT	EM	)	9	l	Υ	i	У
	1	0	1	0	Α	LF	SUB	*	:	J	Z	<u>j</u>	z
	1	0	1	1	В	VT	ESC	+	;	K	[	k	{
	1	1	0	0	С	FF	FS	,	<	L	\	1	
	1	1	0	1	D	CR	GS	-	=	М	]	m	};
	1	1	1	0	E	SO	RS		>	N	t	n	~:
	1	1	1	1	F	SI	US	/	?	0		0	DEL

<sup>‡</sup>Showing ASCII outputs for all combinations with and without SHIFT, ALPHA LOCK and CONTROL. †Drive lines 8, 9, 10, and 11 generate non-ASCII hex values which can be used for special codes.

#### **OPERATION**

The CDP1871A is made up of two major sections: the counter/scan-selection logic and the control logic (Fig. 2). The counter and scan-selection logic scans the keyboard array using the drive lines (D1-D11) and the sense lines (S1-S8). The outputs of the internal 5-stage scancounter are conditionally encoded by the ALPHA, SHIFT, and CONTROL inputs (Table 1, Table 3) and are used to drive the D1-D11 output lines high one at a time. Each D1-D11 output may drive up to eight keys, which are sampled by the sense line inputs (S1-S8). The S1-S8 inputs are enabled by the internal 3-stage scancounter.

The control logic interfaces with the CDP1800-series I/O and timing signals to establish timing and status conditions for the CDP1871A.

The TPB input clocks the scancounters and is also used to reset the Data Available output (DA). When a valid keydown condition is detected on a sense line, the control logic inhibits the clock to the scancounters on the next low-tohigh transition of TPB and the DA output is set low. The scancounter outputs (C1-C8) represent the ASCII and HEX key codes and are used to drive the BUS 0 — BUS 7 outputs. which interface directly to the CDP1800-Series data bus. The BUS 0 — BUS 7 outputs, which are normally tri-stated, are enabled by decoding the CS inputs during a CPU input instruction (Table 2). The low-to-high transition of TPB during the input instruction resets the DA output high. Once the DA output has been reset, it cannot go low again until the present key is released and a new keydown condition is detected. (This prevents unwanted repeated keycode outputs which may be caused by fast software routines).

After the depressed key is released and the debounce delay (determined by RX, CX) has occurred, the scan clock inhibit

is removed, allowing the scancounters to advance on the following high-to-low transitions of TPB. This provides an N-key lockout feature, which prevents the entry of erroneous codes when two or more keys are pressed simultaneously. The first key pressed in the scanning order is recognized, while all other keys pressed are ignored until the first key is released and read by the CPU, at which time the next key pressed in the scanning order is detected. If the first key remains closed after the CPU reads the data and resets the  $\overline{DA}$  output, on the low-to-high transition of TPB, an auxiliary signal ( $\overline{RPT}$ ) is generated and is available to the CPU to indicate an auto-repeat condition. The  $\overline{RPT}$  output is reset high at the end of the debounce delay after the depressed key is released.

The DEBOUNCE input provides a terminal connection for an external user-selected RC circuit to eliminate false detection of a keydown condition caused by keyboard noise. The operation of the DEBOUNCE circuit is shown in Fig. 2 (Pin 36). When a valid keydown is detected, the on-chip active-resistor device (R<sub>N</sub>) is enabled and the external capacitor (Cx) is discharged, providing a key closure debounce time  $\cong R_NC_X$ . This discharge is sensed by the Schmitt-tigger inverter, which clocks the DA flip-flop (latching the DA output low and inhibiting the scan clock). (The DA F/F is reset by the low-to-high transition of TPB when the CS inputs are enabled). When a valid key-release is detected R<sub>N</sub> is disabled and C<sub>x</sub> begins to charge through the external resistor (Rx), providing a key-release debounce time  $\approx R_x C_x$ . This charge time is again sensed by the Schmitt-trigger inverter, enabling the scan clock to continue on the next high-to-low transitions of TPB, after the current keycode data is read by the CPU.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  -40 to +85° C,  $V_{DD}$  ±5%

					LIM	ITS				
			CDP1871AD CDP1871AE			· -	DP1871AC			
CHARACTERISTIC		<b>V</b> DD				С	UNITS			
		(V)	MIN.	TYP.*	MAX.	MIN.	TYP.*	MAX.	<u> </u>	
Clock Cycle Time		5						_	NOTE	
	tcc	10	_			_	_	_	1	
Clock Pulse Width High		5	100	40	_	100	40	_	ns	
	tcwn	10	50	20		_		_	1115	
Data Available Valid		5		260	500	_	260	500	ns	
Delay	t <sub>DAL</sub>	10	_	130	250		_	-		
Data Available Invalid		5	_	70	150	_	70	150		
Delay	t <sub>DAH</sub>	10	_	35	75	_	_		ns	
Scan Count Delay		5	_	850	1900		850	1900		
(Non-Repeat)	t <sub>CD1</sub>	10		425	950	_	-		ns	
Data Out Valid Delay		5	_	120	250	_	120	250		
	t <sub>CDV</sub>	10	_	60	125	_			ns	
Data Out Hold Time		5	_	100	200.	_	100	200		
	t <sub>CDH</sub>	10	_	50	100			_	ns	
Repeat Valid Delay		5	_	150	400		150	400		
	t <sub>RPL</sub>	10		75	200	_	_	_	ns	
Repeat Invalid Delay		5		350	700	_	350	700		
	t <sub>RPM</sub>	10		170	350	_	_		ns	

\*Typical Values are for  $T_A = +25^{\circ}$  C and nominal  $V_{DD}$ 

Note 1:  $t_{cc} = t_{CWH} + t_{CWL}$  $t_{CWL} = t_{CD1} + KC$ 

 $k = 0.9 \times 10^{-9} \Omega$ 

c = keyboard capacitance (pF)




Fig. 3 — CDP1871A dynamic timing diagram (non-repeat).




Fig. 4 — CDP1871A dynamic timing diagram (repeat).

# MAIN PROGRAM N 0 ? INPUT KEY DATA STORE KEY DATA ASCII CTRL CHAR. OR HEX PERFORM CONTROL FUNCTION IS N REPECHAR. ? Y DELAY RPT 0 ?

92CM-32530RI
Fig. 5 — Typical system software flowchart
for CDP1871A, CDP1871AC.

#### **ORDERING INFORMATION**

RCA Microprocessor device packages are identified by letter indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

n	•	_	L	_	_	_

**Suffix Letter** 

Dual-In-Line Side-Brazed Ceramic Dual-In-Line Plastic

D E

For example, a CDP1871AC in a dual-in-line plastic package will be identified as the CDP1871ACE.

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA Microprocessor devices have a network for electrostatic protection during handling. Recommended handling practices for Microprocessor devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause V<sub>DD</sub>-V<sub>SS</sub> to exceed the absolute maximum rating.

#### **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{DD}$  nor less than  $V_{SS}$ . Input currents must not exceed 10 mA even when the power supply is off.


#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{DD}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}}$  or  $V_{\text{SS}}$  may damage Microprocessor devices by exceeding the maximum device dissipation.

## **Preliminary Data**



# High-Speed 8-Bit Input and Output Ports

#### Features:

- Parallel 8-bit input/output register with buffered outputs
- High-speed data-in to data-out: 85 ns (max.) at V<sub>DD</sub>=5 V
- Flexible applications in microprocessor systems as buffers and latches
- High order address-latch capability in CDP1800 series microprocessor systems
- Output sink current=5 mA (min.) at V<sub>DD</sub>=5 V
- 3-state output-CDP1872C and CDP1874C

The RCA-CDP1872C, CDP1874C and CDP1875C devices are high-speed 8-bit parallel input and output ports designed for use in the CDP1800 microprocessor system and for general use in other microprocessor systems. The CDP1872C and CDP1874C are 8-bit input ports; the CDP1875C is an 8-bit output port.


These devices have flexible capabilities as buffers and data latches and are reset by CLR input when the data strobe is not active.

The CDP1872C and CDP1874C are functionally identical except for device selects. The CDP1872C has one active low and one active high select; the CDP1874C has two


active high device selects. These devices also feature 3state outputs when deselected. Data is strobed into the register on the leading edge of the CLOCK and latched on the trailing edge of the CLOCK.

The CDP1875C is an output port with data latched into the registers when the device selects are active. There are two active high and one active low selects. The output buffers are enabled at all times.

These devices are supplied in 22-lead hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 22-lead dual-in-line plastic packages (E suffix).



CDP1874C Input Port TERMINAL ASSIGNMENT



CDP1875C Output Port TERMINAL ASSIGNMENT

# **RECOMMENDED OPERATING CONDITIONS** at $T_A = -40^{\circ}C$ to $+85^{\circ}C$ . For maximum reliability, operating

conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS ALL TYPES	UNITS

At distance 1/16  $\pm$  1/32 in. (1.59  $\pm$  0.79 mm) from case for 10 s max.

4 to 6.5

Vss to VDD

DC Operating-Voltage Range

Input Voltage Range




Fig. 1-Equivalent logic diagram (1 of 8 latches shown) for CDP1872C.

#### MAXIMUM RATINGS, Absolute-Maximum Values: (Voltage referenced to VSS Terminal) INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5 to V<sub>DD</sub> +0.5 V POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): STORAGE TEMPERATURE RANGE (T<sub>stq</sub>) ......—65 to +150°C LEAD TEMPERATURE (DURING SOLDERING):

## STATIC ELECTRICAL CHARACTERISTICS at $T_A$ = -40 to +85° C, $V_{DD}$ ± 5%, except as noted

		TEST CONDITIONS						
CHARACTERISTIC		V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)		ALL TYPES Min. Typ. Max.		
Quiescent Device Current	IDD		0, 5	5	_	25	50	μΑ
Output Low Drive (Sink) Current	lor	0.4	0, 5	5	5	10	_	mA
Output High Drive (Source) Current	IOH	4.6	0, 5	5	-4	-7	_	] "A
Output Voltage Low-Level *	VOL		0, 5	5	_	0	0.1	
Output Voltage High-Level *	Voн		0, 5	5	4.9	5	_	l <sub>v</sub>
Input Low Voltage	VIL	0.5,4.5	_	5	_	_	1.5	1 °
Input High Voltage	VIH	0.5,4.5	_	5	3.5	_	_	1
Input Leakage Current	IN		0, 5	5	_	_	±1	
3-State Output Leakage Current #	IOUT	0, 5	0, 5	5	_	_	±5	μΑ
Input Capacitance	CIN	_	_	_	_	15		pF
Output Capacitance #	COUT	_	_		_	15		PP

Typical values are for T<sub>A</sub>=25°C and V<sub>DD</sub> ±5%.

<sup>\*</sup> I<sub>OL</sub>=I<sub>OH</sub>=1 μA.

<sup>#</sup> For CDP1872C and CDP1874C only.




Fig. 2-Equivalent logic diagram (1 of 8 latches shown) for CDP1874C.




Fig. 3-Equivalent logic diagram (1 of 8 latches shown) for CDP1875C.

# **DYNAMIC ELECTRICAL CHARACTERISTICS** at $T_A$ =25° C, $V_{DD}$ =5 V, $t_r$ : $t_f$ =10 ns, $V_{IH}$ =0.7 $V_{DD}$ , $V_{IL}$ =0.3 $V_{DD}$ , $C_L$ =150 pF

		LIA		
CHARACTERISTIC	CDP CDP	UNITS		
		Typ.	Max.†	
Input Port (Fig. 4)				
Output Enable	<sup>t</sup> EN	45	90	
Output Disable	tDIS	45	90	
Clock to Data Out	t <sub>CLO</sub>	45	90	
Clear to Output	tCRO	80	160	
Data In to Data Out	tDIO	50	85	ns
Minimum Data Setup Time	t <sub>DSU</sub>	10	30	
Data Hold Time	<sup>t</sup> DH	10	30	
Minimum Clock Pulse Width	<sup>t</sup> CL	30	60	
Minimum Clear Pulse Width	<sup>†</sup> CR	30	60	

 $<sup>^{\</sup>bullet}$  Typical values are for TA=25°C and VDD  $\pm 5\%.$ 




Fig. 4-Timing waveforms for CDP1872C and CDP1874C (input-port types).

<sup>†</sup> Maximum values are for  $T_A$ =85°C and  $V_{DD}$  ±5%.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A$ =25° C,  $V_{DD}$ =5 V,  $t_r$ ,  $t_f$  =10 ns,  $V_{IH}$ =0.7  $V_{DD}$ ,

VIL=0.3 VDD, CL=150 pF

		LIN	UNITS	
CHARACTERISTIC		CDP1875C		
·		Typ.*	Max.†	
Output Port (Fig. 5)				
Clock to Data Out	t <sub>CLO</sub>	50	100	
Clear to Output	tCRO	80	160	
Data In to Data Out	tD10	50	85	ns
Minimum Data Setup Time	tps	10	30	115
Data Hold Time	tDH	10	30	
Minimum Clear Pulse Width	t <sub>CR</sub>	30	60	

<sup>•</sup> Typical values are for  $T_A=25^{\circ}C$  and  $V_{DD}$   $\pm 5\%$ .

<sup>†</sup> Maximum values are for  $T_A=85^{\circ}C$  and  $V_{DD}$   $\pm 5\%$ .




Fig. 5-Timing waveforms for CDP1875C (output port).




Fig. 6-CDP1874C used as an input port and address latch with CDP1875C used as an output port.

# CDP1872C, CDP1874C, CDP1875C




Fig. 7-CDP1872C used as an input port and selected by CDP1873C.




Fig. 8-CDP1874C and CDP1875C used as input/output buffers.

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

# **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must

not cause  $V_{DD}$ — $V_{SS}$  to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{DD}$  nor less than  $V_{SS}$ . Input currents must not exceed 10 mA even when the power supply is off.

# Unused Inputs


A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

# **Preliminary Data**

# **CDP1873C**



# **CMOS 1 of 8 Binary Decoder**

#### Features:

- High-speed address to output enable delay 100 ns (max.) at VDD=5 V
- Output sink 6 mA (min.) at V<sub>DD</sub>=5 V
- I/O port or memory selector
- 3 chip-select input allows simple expansion

The RCA-CDP1873C is a high-speed 1 of 8 decoder designed for use with microprocessor systems that require expansion capabilities utilizing memory or input/output ports with active low chipselect inputs. The CDP1873C has a recommended operating voltage range of 4 to 6.5 volts.

When the decoder is enabled and addressed, one of its 8 outputs goes low.

Enabling is controlled by 3 chip-select inputs, allowing for easy system expansion. All outputs will be high when the decoder is not selected. The CDP1873C can be cascaded for very large systems and offers a low propagation delay that reduces memory-access time requirements in those designs where delays are critical.

The CDP1873C is supplied in hermetic 16-lead dual-in-line ceramic (D suffix) and plastic (E suffix) packages.




Fig. 1 - CDP1873C functional diagram.

### **TRUTH TABLE**

AD	DRI	ESS	EN	OUTPUTS									
A0	A1	A2	Εî	E2	<b>E</b> 3	0	1	2	3	4	5	6	7
L	L	L	L	L	Н	L	Н	Н	Н	H	Н	Н	Н
Н	L	L	L	L	н	н	Ĺ	Н	Н	Н	Н	Н	н
L	н	L	L	L	н	н	Н	L	н	Н	Н	Н	н
Н	н	L	L	L	н	н	Н	Н	L	Н	Н	Н	н
L	L	Н	L	L	н	н	Н	Н	Н	L	Н	Н	н
Н	L	Н	L	L	н	н	Н	Н	Н	Н	L	Н	н
L	н	Н	L	L	н	н	Н	Н	Н	Н	Н	L	н
Н	Н	Н	L	L	н	н	Н	Н	Н	Н	Н	Н	L
X	Х	Х	Х	X	L	Н	Н	Н	Н	Н	Н	Н	н
x	Х	Х	н	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н
х	Х	Х	Х	Н	Х	н	Н	Н	Н	Н	Н	Н	н

H = High level X = Don't care L = Low level

# **CDP1873C**

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)

(Voltage referenced to VSS terminal) ......-0.5 to +7 V DC INPUT CURRENT, ANY ONE INPUT ..... ±10 mA

POWER DISSIPATION PER PACKAGE (PD):

For TA=-40 to +60°C (PACKAGE TYPE E) ...... 500 mW For TA=+60 to +85°C (PACKAGE TYPE E) ...... Derate Linearly at 12 mW/°C to 200 mW For TA=-55 to +100°C (PACKAGE TYPE D) ...... 500 mW For TA=+100 to +125°C (PACKAGE TYPE D) ...... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

For TA=FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . 100 mW

OPERATING-TEMPERATURE RANGE (TA):

STORAGE-TEMPERATURE RANGE (Tstg) ...... -65 to +150°C

LEAD TEMPERATURE (DURING SOLDERING):

### STATIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85 °C, except as noted

	CO	NDITION	IS		LIMITS		
CHARACTERISTIC	v <sub>o</sub>	VIN	V <sub>DD</sub>		CDP1873	С	UNITS
	(V)	(V)	(V)	Min.	Typ.*	Max.	
Quiescent Device Current, IDD	_	0, 5	5 🧳		5	50	μΑ
Output Low Drive (Sink) Current, IOL	0.4	0, 5	5	6	12	-	mA
Output High Drive (Source) Current, IOH	4.6	0, 5	5	- 4	-7		mA
Output Voltage Low-Level, VOL <sup>Δ</sup>		0, 5	5	_	0	0.1	V
Output Voltage High Level, VOH <sup>Δ</sup>	—	0, 5	5	4.9	5		v
Input Low Voltage, VIL	0.5, 4.5	_	5	_		1.5	<b>&gt;</b>
Input High Voltage, VIH	0.5, 4.5	_	5	3.5	_	_	v
Input Leakage Current, I <sub>IN</sub>	Any Input	0, 5	5	_		±1	μΑ
Operating Current, IDD1 ●	_	0, 5	5		2	3	mA
Input Capacitance, CIN	-	_		_	20	_	pF

<sup>\*</sup>Typical values are for  $T_A = 25$  °C and nominal voltage,  $V_{DD}$ .

 $<sup>\</sup>Delta I_{OL} = I_{OH} = 1 \mu A$ .

Operating current is measured at 200 kHz for V<sub>DD</sub>=5 V and 400 kHz for V<sub>DD</sub>=10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

OPERATING CONDITIONS at  $T_A=Full$  Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIN	UNITS	
	Min.	Max.	
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	, ,

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to  $+85\,^{\circ}\text{C}$  , VDD =  $\pm\,5\%$  , VIH = 0.7 VDD, VIL = 0.3 VDD, tr,tf = 10 ns, CL = 100 pF

CHARACTERISTIC		V <sub>DD</sub>	LIM CDP1	UNITS	
		(V)	Тур.	Max.	
Propagation Delay Tir	ne:				
Address to Output	tAO	5	65	100	
Enable to Output	tEO	5	65	90	
Minimum Pulse Width	s:				ns
Address	taa	5	30	50	
Enable	tEE	5	40	70	

Note 1: Maximum limits of minimum characteristics are the values above which all

devices function.

Note 2: Typical values are for  $T_A = 25$  °C and nominal voltage,  $V_{DD}$ .




Fig. 2 - Timing waveforms.

# **CDP1873C**




Fig. 3 - N-line decoded in a one-level I/O system.




Fig. 4 - 16-k memory-select using the CDP1873C with the CDP1874C as an address latch.

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

# 2. Operating

### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turnon and turn-off transients, power supply ripple, or ground noise; any of these

conditions must not cause VDD-VSS to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>CC</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{CC}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD, VCC or VSS may damage CMOS devices by exceeding the maximum device dissipation.

# Preliminary Data

# CDP1877, CDP1877C

# Programmable Interrupt Controller (PIC)

# 

#### Features:

- Compatible with CDP1800 series
- Programmable long branch vector address and vector interval
- 8 levels of interrupt per chip
- Easily expandable
- Latched interrupt requests
- Hard wired interrupt priorities
- Memory mapped
- Multiple chip select inputs to minimize address space requirements

The RCA-CDP1877 and CDP1877C are programmable 8-level interrupt controllers designed for use in CDP1800-series microprocessor systems. They provide added versatility by extending the number of permissible interrupts from 1 to N in increments of 8.

When a high to low transition occurs on any of the PIC interrupt lines (IRO to IRT), it will be latched and, unless the request is masked, it will cause the INTERRUPT line on the PIC and consequently the INTERRUPT input on the CPU to go low.

The CPU accesses the PIC by having interrupt vector register R(1) loaded with the memory address of the PIC. After the interrupt S3 cycle, this register value will appear at the CPU address bus, causing the CPU to fetch an instruction from the PIC. This fetch cycle clears the interrupt request latch bit to accept a new high-to-low transition, and also causes the PIC to issue a long branch instruction (CO) followed by the preprogrammed vector address written into the PIC's address registers, causing the CPU to branch to the address corresponding to the highest priority active interrupt request.

• Formerly RCA-Dev. Type No. TA10911 and TA10911C, respectively.

If no other unmasked interrupts are pending, the INTERRUPT output of the PIC will return high. When an interrupt is requested on a masked interrupt line, it will be latched but it will not cause the PIC INTERRUPT output to go low. All pending interrupts, masked and unmasked, will be indicated by a "1" in the corresponding bit of the status register. Reading of the status register will clear all pending interrupt request latches.

Several PICs can be cascaded together by connecting the INTERRUPT output of one chip to the CASCADE input of another. Each cascaded PIC provides 8 additional interrupt levels to the system. The number of units cascadable depends on the amount of memory space and the extent of the address decoding in the system.

Interrupts are prioritized in descending order;  $\overline{\text{IR7}}$  has the highest and  $\overline{\text{IR0}}$  has the lowest priority.

The CDP1877 and CDP1877C are functionally identical. They differ in that the CDP1877 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1877C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28-lead dual-inline ceramic packages (D suffix), and 28-lead dual-in-line plastic packages (E suffix).

#### Programmable Interrupt Controller (PIC) Programming Model

BUS 7							BUS 0	
				EGISTER				WRITE ONLY
A15	A14	A13	A12	A11	A10	A9	A8	William Civil
BUS 7							BUS 0	_
			CONTROL	REGISTER				WRITE ONLY
B7	В6	B5	B4	B3	B2	B1	В0	WHITE ONLY
BUS 7							BUS 0	-
			MASK R	EGISTER		T		WRITE ONLY
M7	М6	M5	M4	М3	M2	M1	MO	WHITE ONLY
BUS 7							BUS 0	
			STATUS	REGISTER		i	1	READ ONLY
S7	S6	S5	S4	S3	S2	S1	S0	I HEAD ONLY
BUS 7							BUS 0	_
			POLLING	REGISTER				READ ONLY
P7	P6	P5	P4	P3	P2	P1	P0	I TEAD ONE

### **RCA CMOS LSI Products**

# CDP1877, CDP1877C

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) (Voltage referenced to VSS terminal) CDP1877C ...... -0.5 to +7 V POWER DISSIPATION PER PACKAGE (PD): **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** OPERATING-TEMPERATURE RANGE (TA): STORAGE-TEMPERATURE RANGE (T<sub>Stg</sub>).....-65 to +150°C LEAD TEMPERATURE (DURING SOLDERING):

# STATIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, VDD $\pm 5\%$ , Except as noted


		CO	NDITIO	NS			LIM	ITS			
CHARACTERIST	IC	٧o	VIN	V <sub>DD</sub>		CDP1877			DP1877	9	UNITS
		(V)	(V)	(V)	Min.	Typ.*	Max.	Min.	Typ.°	Max.	
Quiescent Device			0, 5	5	_	0.01	50	- 1	0.02	200	μΑ
Current	ססו		0, 10	10		1	200	_			μΛ
Output Low Drive		0.4	0, 5	5	1.6	3.2	_	1.6	3.2	_	
(Sink) Current	lOL	0.5	0, 10	10	2.6	5.2	_	_	-	_	mA
Output High Drive		4.6	0, 5	5	-1.15	-2.3	_	-1.15	-2.3		
(Source) Current	ЮН	9.5	0, 10	10	-2.6	-5.2		_	_	_	
Output Voltage		_	0, 5	5	_	0	0.1		0	0.1	
Low-Level	VOL <sup>‡</sup>	_	0, 10	10	_	0	0.1	-	_	_	
Output Voltage		_	0, 5	5	4.9	5	_	4.9	5		
High Level	v <sub>OH</sub> ‡	_	0, 10	10	9.9	10	_	-	_	-	v
Input Low		0.5,4.5		5	_		1.5		_	1.5	•
Voltage	۷ <sub>IL</sub>	0.5,9.5	_	10	_	-	3	-	_	_	i
Input High		0.5,4.5	_	5	3.5	_	_	3.5	_		
Voltage	۷ін	0.5,9.5	_	10	7	_	_	-	_	_	
Input Leakage		Any	0, 5	5	_	_	±1	I - I	_	±1	
Current	IIN	Input	0, 10	10	_	_	±2	l – I	_	_	μA
3-State Output Leakage		0, 5	0, 5	5	_	±10 <sup>-4</sup>	±1	_	±10 <sup>-4</sup>	±1	μΑ
Current	IOUT	0, 10	0, 10	10	_	±10 <sup>-4</sup>	±10	-	-	_	
Input Capacitance	CIN	_	_		_	5	7.5		5	7.5	pF
Output Capacitance	COUT	_	_	_	_	10	15	_	10	15	PF
Operating Device Current	IOPER#			5 10	_	0.5 1.9	1.0 3.0	_	0.5	1.0	mA

<sup>\*</sup>Typical values are for  $T_A=25$  °C and nominal  $V_{DD}$ .  $\dagger I_{OL}=I_{OH}=1~\mu A$ .

<sup>#</sup> Operating current measured under worst-case conditions in a 3.2-MHz CDP1802A system: one PIC access per instruction cycle.

OPERATING CONDITIONS at T<sub>A</sub>=Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	LIMITS						
CHARACTERISTIC	CDP	1877	CDP	UNITS			
	Min.	Max.	Min.	Max.			
DC Operating Voltage Range	4	10.5	4	6.5	V		
Input Voltage Range	VSS	V <sub>DD</sub>	VSS	V <sub>DD</sub>	1 '		



### Functional Definitions for CDP1877 and CDP1877C Terminals

TERMINAL	USAGE	TYPE
V <sub>DD</sub> -V <sub>SS</sub>	Power	
BUS0-BUS7	Data bus—Communicates information to and from CPU	Bidirectional
IRO—IR7	Interrupt Request Lines	Input
INTERRUPT	Interrupt to CPU	Output
MRD, MWR	Read/Write controls from CPU	Input
TPA, TPB	Timing pulses from CPU	Input
cs, <del>cs</del>	Chip selects, Enable Chip if valid during TPA	Input
CS/Ax, CS/Ay	Used as a Chip Select during TPA and as a Register address during Read/Write Operations	Input
CASCADE	Used for cascading several PIC units. The INTERRUPT output from a higher priority PIC can be tied to this input, or the input can be tied to VDDif cascading	
	is not used.	Input

# **CDP1877, CDP1877C**

# **PIC Programming Model**

#### **INTERNAL REGISTERS**

The PIC has three write-only programmable registers and two read-only registers.

Page Register

This write only register contains the high order vector address the device will issue in response to an interupt request. This high-order address will be the same for any of


the 8 possible interrupt requests; thus, interrupt vectoring differs only in location within a specified page.

BUS 7							BUS 0	
			PAGE REG	ISTER BITS				WDITE ON V
A15	A14	A13	A12	A11	A10	A9	,A8	WRITE ONLY

**Control Register** 

The upper nibble of this write-only register contains the low order vector address the device will issue in response to an

interrupt request. The lower nibble is used for a master interrupt reset, master mask reset and for interval select.



THE LOW ORDER VECTOR ADDRESS WILL BE SET ACCORDING TO THE TABLE BELOW:

INTERVAL SELECTED-	LOW ADDRESS BITS								
NO. OF BYTES	BIT B7	BIT B6	BIT B5	BIT B4					
2	SETS A7	SETS A6	SETS A5	SET A4					
4	SETS A7	SETS A6	SETS A5	Х					
8	SETS A7	SETS A6	X	Х					
16	SETS A7	Χ	X.	X					

X=DON'T CARE

NOTE: All DON'T CARE Addresses and Addresses A0-A3 are determined by interrupt request.

# CDP1877, CDP1877C

**Mask Register** 

A "1" written into any location in this write only register will mask the corresponding interrupt request line. All interrupt inputs (except CASCADE) are maskable.

BUS 7							BUS 0	
			MASH	( BITS				WRITE ONLY
M7	М6	M5	M4	М3	M2	M1	M0	WALLE ONLY

Status Register

In this read only register a "1" will be present in the corresponding bit location for every masked or unmasked pending interrupt.

_	BUS 7							BUS 0	
ſ				STATL	S BITS				DEAD ONLY
l	S7	S6	S5	S4	S3	S2	S1	S0	READ ONLY

**Polling Register** 

This read only register provides the low order vector address and is used to identify the source of interrupt if a polling technique, rather than interrupt servicing, is used.

0	BUS 0							BUS 7	
				NG BITS	POLLIN				
READ ONLY	P0	P1	P2	P3	P4	P5	P6	P7	

# RESPONSE TO INTERRUPT (AFTER S3 CYCLE)

The PIC's response to interrogation by the CPU is always 3 bytes long, placed on the data bus in consecutive bytes in the following format:

First (instruction) Byte:

LONG BRANCH INSTRUCTION - CO (Hex)

BUS 7							BUS 0	
1	1	0	0	0	0	0	0	

Second (High-Order Address) Byte

This byte is the High-Order vector Address that was written into the PIC's Page Register by the user. The PIC does not alter this value in any way.

### **High-Order Vector Address**

BUS 7							BUS 0
A15	A14	A13	A12	A11	A10	A9	A8

# **RCA CMOS LSI Products**

# **CDP1877, CDP1877C**

INITEDVAL O

# Third (Low-Order Address) Bytes

BUS 7	i.						BUS 0
A7	A6	A5	A4	12	11/1	10/	0
INTERVAL 4 BUS 7							BUS 0
<b>A</b> 7	A6	A5	12	11/	10/	0	0
INTERVAL 8 BUS 7							BUS 0
<b>A</b> 7	A6	12	//11/	10		0	0
INTERVAL 1 BUS 7	6						BUS 0
A7	//12//				0	0	0



Indicates active interrupt input number (binary 0 to 7).

Bits indicated by Ax (x=4 to 7) are the same as programmed into the Control Register. All other bits are generated by the PIC.

# **REGISTER ADDRESSES**

In order to read/write or obtain an interrupt vector from any PIC in the system, all chip selects (CS/Ax, CS/Ay, CS, CS) must be valid during TPA.

CS/Ax and CS/Ay are multiplexed addresses; both must be high during TPA, and set according to this table during TPB to access the proper register.

CS/Ax	CS/Ay	RD	WR	ACTION TAKEN
1	0	0	1	READ Long Branch instruction and vector for highest priority unmasked interrupt pending.
1	0	1	0	WRITE to Page Register
0	1	1	. 0	WRITE to Control Register
0	0	0	1	READ Status Register
0	0	1	0	WRITE to Mask Register
0	1	0	1	READ Polling Register (Used to identify INTERRUPT source if Polling technique rather than INTERRUPT service is used.)
1	1	Х	Х	Unused condition

#### **PIC Application Examples**

### Example I—Single PIC Application

Fig. 2 shows all the connections required between CPU and PIC to handle eight levels of interrupt control.




Fig. 2 - PIC and CPU connection diagram.

### Programming

Programming the PIC consists of the following steps:

- 1. Disable interrupt at CPU.
- 2. Reset Master Interrupt Bit, B3, of Control Register.
- Write a "1" into the Interrupt Input bit location of the Mask Register, if masking is desired.
- 4. Write the High-Order Address byte into the Page Register.
- Write the Low-Order Address and the vector interval into the Control Register.
- Program R(1) of the CPU to point to the PIC so that the Long Branch instruction can be read from the PIC during the Interrupt Service routine.

Values for Example I with LOCATION 8400 arbitrarily chosen as the Vector Address with interval of eight bytes, IR4 pending, is shown in Table I.

In deriving the above addresses, all DON'T CARE bits are assumed to be 0.

When an INTERRUPT (IR4) is received by the CPU, it will address the PIC and will branch to the interrupt service routine.

The three bytes generated by the PIC will be:

1st Byte=CO<sub>H</sub> 2nd Byte=84<sub>H</sub> 3rd Byte=EO<sub>H</sub>

Table I — Register Address Values

REGISTER	REGISTER ADDRESS	OPERATION	DATA BYTE
MASK	E000H	WRITE	00H
CONTROL	E040H	WRITE	CEH
PAGE	PAGE E080H WRITE		84 <sub>H</sub>
STATUS	E000H	READ	10 <sub>H</sub>
POLLING	E040H	READ	20 <sub>H</sub>
R(1) (IN CPU)	E080H	_	

# **CDP1877, CDP1877C**

# Example II—Multi-PIC Application

Fig. 3 shows all the connections required between CPU and PICs to handle sixteen levels of interrupt control.




Fig. 3 - PICs and CPU connection diagram.

#### Register Address Assignments

The low-byte register address for any WRITE or READ operation is the same as shown in Table I.

The high-byte register differs for each PIC because of the linear addressing technique shown in the example:

PIC 1=111XXX01 (E1H FOR X=0) PIC 2=111XXX10 (E2H FOR X=0)

The R(1) vector address is unchanged. This address will select both PICs simultaneously (R(1).1=111XXX00=E0<sub>H</sub>). Internal CDP1877 logic controls which PIC will respond when an interrupt request is serviced.

#### **Additional PIC Application Comments**

The interval select options provide significant flexibility for interrupt routine memory allocations:

- The 2-byte interval allows one to dedicate a full page to interrupt servicing, with variable space between routines, by specifying indirect vectoring with 2 byte short branch instructions on the current page.
- The 4-byte interval allows for a 3 byte long branch to any location in memory where the interrupt service

routine is located. The branch can be preceded by a Save Instruction to save previous contents of X and P on the stack.

■ The 8-byte and 16-byte intervals allow enough space to perform a service routine without indirect vectoring. The amount of interval memory can be increased even further if all 8 INTERRUPTS are not required. Thus a 4-level interrupt system could use alternate IR Inputs, and expand the interval to 16 and 32 bytes, respectively.

The 4 Chip Selects allow one to conserve total allotted memory space to the PIC. For one chip, a total of 4 address lines could be used to select the device, mapping it into as little as 4-K of memory space. Note that this selection technique is the only one that allows the PIC to work properly in the system: I/O mapping cannot be used because the PIC must work within the CDP1800 interrupt structure to define the vector address. Decoded signals also will not work because the chip selects must be valid on the trailing edge of TPA.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, VDD  $\pm 5\%,\,t_f,t_f$ =20 ns, VIH=0.7 VDD, VIL=0.3 VDD, CL=50 pF

					LIN	IITS			
CHARACTERISTIC	CHÁRACTERISTIC		V <sub>DD</sub> CDP1877		<i>'</i>	CDP1877		С	UNITS
		(V)	. Min.	Typ.*	Max.	Min.	Typ.*	Max.	
Address to TPA Setup Time	tAS	5	60			60	_	_	
	•45	10	40	-		_		_	
Address to TPA Hold Time	***	5	60	_	_	60	_	_	
7144.000 10 17 711014 11110	t <sub>A</sub> H	10	40	_				_	
Pata Valid after TPB to TPB		5	370	_	_	370	-	_	
Data valid after 175	tDTPB	10	210	310	_		-		
Data Hold Time from Write	tHW	5	30	_	_	30	_		
Data 11010 11111e 110111 Wille		10	40		_	_	-	_	
Address to Valid Data Access Time	<sup>t</sup> DR	5		340	490	_	340	490	
Addiess to Valid Data Access Tillie		10	_	125	230		-	_	ns
Data Setup Time to Write	*	5	0	_	_	0	_	_	
Data Setup Time to Write	tDSU	10	0	_	_				
Address Hold from TPB	*	5	80	_	_	80	-	_	
Address Hold Holli 1FB	tHTPB	10	40	_	_	_			
Minimum MWR Pulse Width	4.77.77	5	130	_	_	130	_	_	
Millimum MAAL LAISE ANIGTU	tMWR	10	60	_	_				
Minimum IR Pulse Width		5	130	_	_	130	_		
Millimulii In Fuise Width	tīRX	10	60	_		l –	_	_	

 $<sup>^{\</sup>bullet}$  Typical values are for TA=25°C and VDD  $\pm5\%.$ 




Fig. 4 - Timing waveforms for CDP1877.

#### INT $v_{DD}$ 27 DB7 TAO 2 - DB6 TAO 3 26 TAG 4 25 - DB5 5 24 - DB4 TACL RD 6 23 DB3 I-O/MEM DB2 22 TPB/WR 8 21 DBI 20 DBO TPA 9 10 TRO CS 19 AO 11 18 TBO ΑI 12 17 TBG Α2 13 TRCL RESET ٧ss 14 15 TOP VIEW **TERMINAL ASSIGNMENT**

# **Objective Data**

# **CMOS Dual Counter-Timer**

#### Features:

- Compatible with general-purpose and CDP1800-series microprocessor systems
- Two 16-bit down-counters and two 8-bit control registers
- 5 modes including a versatile variable-duty cycle mode
- Programmable gate-level select
- Two-complemented output pins for each counter-timer
- Software-controlled interrupt output
- Addressable in memory space or CDP1800-series I/O space

The RCA-CDP1878 and CDP1878C△ are dual countertimers consisting of two 16-bit programmable down counters that are independently controlled by separate control registers. The value in the registers determine the mode of operation and control functions. Counters and registers are directly addressable in memory space by any general-industry-type microprocessors, in addition to input/output mapping with the CDP1800-series microprocessors.

Each counter-timer can be configured in five modes with the additional flexibility of gate-level control. The control registers in addition to mode formatting, allow software start and stop, interrupt enable, and an optional read control that allows a stable readout from the counters. Each

counter-timer has software control of a common interrupt output with an interrupt status register indicating which counter-timer has timed out.

In addition to the interrupt output, true and complemented outputs are provided for each counter-timer for control of peripheral devices.

The CDP1878 and CDP1878C are functionally identical. They differ in that the CDP1878 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1878C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28-lead dual-in-line ceramic packages (D suffix), and 28-lead dual-in-line plastic packages (E suffix).

△Formerly RCA Dev. Type No. TA10981 and TA10981C, respectively.

Table I - Mode Description

	Mode	Function	Application
	Timeout	Outputs change when clock decrements counter to "0"	Event counter
2	Timeout Strobe	One clockwide output pulse when clock decrements counter to "0"	Trigger pulse
3	Gate-Controlled One Shot	Outputs change when clock decrements counter to "0". Retriggerable	Time-delay generation
4	Rate Generator	Repetitive clockwide output pulse	Time-base generator
5	Variable-Duty Cycle	Repetitive output with programmed duty cycle	Motor control

### MAXIMUM RATINGS, Absolute-Maximum Values:

PACKAGE TYPE D.....

LEAD TEMPERATURE (DURING SOLDERING):

 PACKAGE TYPE E
 -40 to +85°C

 STORAGE-TEMPERATURE RANGE (T<sub>stq</sub>)
 -65 to +150°C

# STATIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, VDD $\pm 5\%$ , Except as noted

		C	NDITIO	NS			LIN	IITS			
CHARACTERISTIC		٧o	VIN	VDD	. Titrast et a	CDP1878	3		CDP1878	С	UNITS
	`	(V)	(V)	(V)	Min.	Typ.●	Max.	Min.	Typ. ●	Max.	
Quiescent Device Current	ססי	_	0, 5 0, 10	5 10	_	0.01 1	50 200		0.02	200	μΑ
Output Low Drive		0.4	0, 5	5	1.6	3.2	_	1.6	3.2		
(Sink) Current	loL	0.5	0, 10	10	2.6	5.2	_	_		_	l _,
Output High Drive		4.6	0, 5	5	-1.15	-2.3	_	-1.15	-2.3		mA
(Source) Current	ЮН	9.5	0, 10	10	-2.6	-5.2		_		_	
Output Voltage			0, 5	5		0	0.1	-	0	0.1	
Low-Level	VOL‡	-	0, 10	10		0	0.1		_		
Output Voltage		-	0, 5	5	4.9	5	_	4.9	5		}
High Level	∨он‡		0, 10	10	9.9	10	_	. —		_	l v
Input Low Voltage	VIL	0.5, 4.5 0.5, 9.5	- 1	5 10	_	-	1.5 3	_	1	1.5	
1 11:-b \/b		0.5, 4.5	_	5	3.5			3.5	_	_	1
Input High Voltage	VIH	0.5, 4.5	_	10	7	_		_		_	
Input Leakage Current		Anv I	0, 5	5			±1	_		±1	μΑ
mput Leanage Current	l IN	Input	0, 10	10	<del>, , , , , , , , , , , , , , , , , , , </del>		±2				
Operating Current	I <sub>DD1</sub> Δ	-	0, 5	5		1.5	3	-	1.5	3	mA
			0, 10	10	. =	6	12				
Input Capacitance	CIN					5	7.5		5	7.5	рF
Output Capacitance	COUT		_	_		10	15		10	15	Γ'

Typical values are for TA=25° C and nominal VDD.

<sup>‡</sup>IOL=IOH=1 μA.

<sup>△</sup>Operating current is measured at 200 kHz for V<sub>DD</sub>=5 V and 400 kHz for V<sub>DD</sub>=10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

OPERATING CONDITIONS at  $T_A$ =Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		LIM	IITS		
CHARACTERISTIC	CDF	1878	CDP1	878C	UNITS
·	Min.	Max.	Min.	Max.	
DC Operating Voltage Range	4	10.5	4	6.5	v
Input Voltage Range	VSS	$V_{DD}$	VSS	V <sub>DD</sub>	V
Maximum Clock Input Rise or Fall Time t <sub>r</sub> ,t <sub>f</sub>	· _	5	_	5	μs
Minimum Clock Pulse Width twl, twh	200	_	200	_	ns
Maximum Clock Input Frequency, fCL	DC	2	DC	2	MHz




Fig. 1 - Functional diagram CDP1878 and CDP1878C.


### Functional Definitions for CDP1878 and CDP1878C Terminals


TERMINAL	USAGE	TERMINAL	USAGE
V <sub>DD</sub> -V <sub>SS</sub>	Power		
DB0-DB7	Data to and from device	CS	Active high input that enables device
TPB/WR, RD	Directional control signals	ĪNĪ	Low when counter is "0"
A0, A1, A2	Addresses that select counters or registers	RESET	When active, TAO, TBO are low, TAO, TBO are high. Interrupt status
TACL, TBCL	Clocks used to decrement counters		register is cleared
TAG, TBG	Gate inputs that control counters	I-O/MEM	Tied high in CDP1800 input/output
TAO, TAO	Complemented outputs of Timer A		mode, otherwise tied low
тво, тво	Complemented outputs of Timer B		
TPA	Used with CDP1800-series processors,		
	tied high otherwise		


# **REGISTER TRUTH TABLE**

A	DDRE	SS	ACT	IVE	
A2	A1	A0	TPB/WR	RD	REGISTER OPERATION
1	1	0	X		Write Counter A MSB
1	1	0		Х	Read Counter A MSB
0	1	0	X		Write Counter A LSB
0	1	0		Х	Read Counter A LSB
1	0	0	X.		Control Register A
1	1	1	X		Write Counter B MSB
1	1	1		х	Read Counter B MSB
0	1	1	X.		Write Counter B LSB
0	1	1		х	Read Counter B LSB
1	0	1	Х		Control Register B
1	0	0		Х	
1	0	1		х	interrupt Status Register
0	0	0			Not Used
0	0	1			Not Used

### **PROGRAMMING MODEL**







# Functional Description—See Fig. 1

The dual counter-timer consists of two programmable 16-bit down counters, separately addressable and controlled by two independent 8-bit control registers. The word in the control register determines the mode and type of operation that the counter-timer performs. Writing to or reading from a counter or register is enabled by selective addressing during a write or read cycle. The data is placed on the data bus by the microprocessor during the write cycle or read from the counter during the read cycle. Data to and from the counters and to the control registers is in binary format.

Each counter-timer consists of three parts. The first is the counter itself, a 16-bit down counter that is decremented on the trailing edge of the clock input. The second is the jam register that receives the data when the counter is written to. The word in the control register determines when the jam register value is placed into the counter. The third part is the holding register that places the counter value on the data bus when the counter is read.

When the counter has decremented to zero, three events occur. The first involves the common interrupt output pin that, if enabled, becomes active low. The second is the setting of a bit in the interrupt status register. This register can be read to determine which counter-timer has timed out. The third event is the logic change of the complemented output pins.

In addition to the clock input used to decrement the counter, a gate input is available to enable or initiate operation. The counter-timers are independent and can have different mode operations.

#### **Write Operation**

The counters and registers are separately addressable and are programmed via the data bus when the chip is selected with the TPB/WR pin active. Normal sequencing requires that the counter jam register be loaded first with the


required value (most significant and least significant byte in any order), and then the control register be accessed and loaded with the control word. The trailing edge of the TPB/WR pulse will latch the control word into the control register and cause the counter to be jammed with its initial value. The counter will decrement on the trailing edge of succeeding clocks until it reaches zero. The output levels will then change, and if enabled, the interrupt output will become active and the appropriate timer bit will be set in the interrupt status register. The interrupt output and the interrupt status register can be cleared (to their inactive state) by addressing the control register with the TPB/WR line active. For example, if counter A times out, control register A must be accessed to reset the interrupt output high and reset the timer A bit in the status register low. Timer B bit in the status register will be unaffected.

#### **Read Operation**

Each counter has a holding register that is continuously being updated by the counter and is accessed when the counter is addressed during read cycles. Counter reads are accomplished by halting the holding register and then reading it, or by reading the holding register directly. If the holding register is read directly, data will appear on the bus if the counters are addressed with the RD line active. However, if the clock decrements the counter between the two read operations (most and least significant byte), an inaccurate value will be read. To preclude this from happening, writing a "1" into bit 6 of the control register and then addressing and reading the counter will result in a stable reading. This operation prevents the holding register from being updated by the counter and does not affect the counter's operation.

The interrupt status register is read by addressing either control register with the  $\overline{\text{RD}}$  line active. A "1" in bit 7 indicates Timer A has timed out and a "1" in bit 6 indicates Timer B has timed out. Bits 0-5 are zeros.

### **Control Register**



Bits 0, 1 and 2 — Mode Selects—See Mode Timing Diagrams (Figs. 2, 3, 4, 5 and 6).

	Bit 7	Bit 2	Bit 1	Bit 0
Mode 1 — Timeout		0	0	1
Mode 2 — Timeout Strobe	_	0	1	0
Mode 3 — Gate Controlled One Shot	0	0	1	1
Mode 4 — Rate Generator	-	1	0	0
Mode 5 — Variable-Duty Cycle	_	1	0	1
No Mode selected. Counter outputs unaffected.	_	0	0	0

**Note:** When selecting a mode, the timer outputs TAO and TBO are set low, and TAO and TBO are set high. If bits 0, 1 and 2 are all zero's when the control register is loaded, no

mode is selected, and the counter-timer outputs are unaffected.

Bit 3—Gate level select—All modes require an enabling signal on the gate to allow counter operation. This enabling signal is either a level or a pulse (edge). Positive gate level or edge enabling is selected by writing a "1" into this bit and negative (low) enabling is selected when bit 3 is "0".

Bit 4—Interrupt enable—Setting this bit to "1" enables the INT output, and setting it to "0" disables it. When reset, the INT output is at a high level. If the interrupt enable bit in the control register is enabled and the counter decrements to zero, the INT output will go low and will not return high until the counter-timer is reset or the selected control register is written to. Example: If timer B times out, control register B must be accessed to reset the INT output high. If the interrupt enable bit is set to "0", the counter's timeout will have no effect on the INT output.

In mode 5, the variable-duty cycle mode, the  $\overline{\text{INT}}$  pin will become active low when the MSB in the counter has decremented to zero.

**Bit 5**—Start/stop control—This bit controls the clock input to the counter and must be set to "1" to enable it. Writing a "0" into this location will halt operation of the counter. Operation will not resume until the bit is set to "1".

Bit 6—Holding register control—Since the counter may be decrementing during a read cycle, writing a "1" into this location will hold a stable value in the hold register for subsequent read operations. Rewriting a "1" into bit 6 will cause an update in the holding register on the next trailing clock edge. If this location contains a "0", the holding register will be updated continuously by the value in the counter.

Bit 7—Jam enable—When this bit is set to "1" during a write to the control register, the value in the jam register will be placed into the counter. The counter outputs TAO and TBO will be set high and TAO and TBO will be set low on the next trailing clock edge. Setting this bit to "0" will leave the counter value unaffected. This location should be set to "0" any time a write to the control register must be performed without changing the present counter value. Writing a "1" into bit 7 and zeros into bits 0, 1 and 2 (mode selects) will load the counter with the value in the jam register and start the counter in the mode previously selected.

In mode 3, the hardware start is enabled by writing a "0" into bit 7. If a "1" is written to bit 7, the timeout will start immediately and mode 3 will resemble mode 1.

#### **MODE DESCRIPTIONS**

	Mode Control Register		Gate Control
1	Timeout	X X X X X 0 0 1  BUS 7  BUS 0	Selectable High or Low Level Enables Operation

#### Mode 1:

After the count is loaded into the jam register and the control register is written to with the jam-enable bit high, TXO goes high and TXO goes low. The input clock decrements the counter. When it reaches zero, TXO goes low and TXO goes high, and if enabled, the interrupt output

is set low. Writing to the counter while it is decrementing has no effect on the counter value unless the control register is subsequently written to with the jam-enable bit high.




Fig. 2 - Timeout (mode 1) timing waveforms.

	Mode	Control Register		Gate Control
2	Timeout Strobe	X X X X BUS 7	X 0 1 0 BUS 0	Selectable High or Low Level Enables Operation

#### Mode 2:

Operation of this mode is the same as mode 1, except the outputs will change for one clock period only and then

return to the condition of TXO high and TXO low.




Fig. 3 - Timeout strobe (mode 2) timing waveforms.

	Mode	Control Register	Gate Control
3	Gate Controlled One Shot	0 X X X X 0 1 1 BUS 7 BUS 0	Selectable Positive or Negative Going Edge Initiates Operation

#### Mode 3

After the jam register is loaded with the required value, the gate edge will initiate this mode. TXO will be set high, and TXO will be set low. The clock will decrement the counter. When zero is reached, TXO will go low and TXO will be high, and the interrupt output will be set low. The counter is

retriggerable: While the counter is decrementing, a gate edge or write to the control register with the jam-enable bit high, will load the counter with the jam register value and restart the one-shot operation.




Fig. 4 - Gate controlled one-shot (mode 3) timing waveforms.

	Mode	Control Register	Gate Control
4	Rate Generator	X X X X X 1 0	Selectable High or Low Level Enables Operation

#### Mode 4:

A repetitive clock-wide output pulse will be output, with the time between pulses equal to the counter's value, (trailing edge to leading edge). This model is software started with a write to the control register if the gate level is valid. If the counter is written to while decrementing, the new value will

not affect the counter's operation until the present timeout has concluded, unless the control register is written to with the jam-enable bit high. If the gate input (TAG or TBG) is used to start this mode. The first cycle following the gate going true is indeterminate.




Fig. 5 - Rate generators (mode 4) timing waveforms.

	Mode	Control Register	Gate Control
5	Variable Duty Cycle	X X X X X 1 0 1  BUS 7 BUS 0	Selectable High or Low Level Enables Operation

#### Mode 5:

After the mode is initiated, the outputs will remain at one level until the clock decrements the least significant byte of the counter to N+1. The outputs will then change level and the counter decrements the most significant byte to N+1. The process will then repeat, resulting in a repetitive output

with a duty cycle directly controlled by the value in the counter. The output period will be equal to LSB+MSB+2.

The interrupt output will become active after the MSB is loaded into the counter and decrements to zero.




Fig. 6 - Variable-duty cycle (mode 5) timing waveforms.


#### Note:

In order to avoid unwanted starts when selecting mode 3 or 4, the gate signal must be set to the opposite level that will be programmed.


#### **Setting the Control Register**

The following will illustrate a counter write and subsequent reads that places stable, accurate values on the data bus from the counter-timer.

The counter is addressed and the required values are loaded with a write operation. The control register is addressed next and loaded with B9H.



The counter will now decrement with each input clock pulse. Assuming the counter has not decremented to zero and its value is to be read without affecting the counter's operation, a write to the control register is performed. 78H is loaded into the control register.



The counter is addressed and read operations are performed.

#### **Function Pin Definition**

**DB7-DB0**—8-bit bidirectional bus used to transfer binary information between the microprocessor and the dual counter-timer.

VDD, Vss-Power and ground for device.

A0, A1, and A2—Addresses used to select counters or registers.

TPB/WR, RD—Directional signals that determine whether data will be placed on the bus from a counter or the interrupt status register (RD active) (memory mapped), or data on the bus will be placed into a counter or control register (TPB/WR active). The following connections are required between the microprocessor and the countertimer in the CDP1800-series input/output mapping mode.

Microprocessor	Counter-Timer
MRD	RD
TPB	TPB/WR
TPA	TPA
N Lines	Address Lines

and I-O/MEM to VDD.

During an output instruction, data from the memory is strobed into the counter-timer during TPB when RD is active, and latched on TPB's trailing edge. Data is read from the counter-timer when RD is not active between the trailing edges of TPA and TPB. (See Figs. 10, 11, and 12.)

TACL, TBCL—Clocks used to decrement the counter.

TAG, TBG-Gate inputs used to control counter.

TAO, TAO—Complemented outputs of Timer A.

TBO, TBO—Complemented outputs of Timer B.

**INT**—Common interrupt output. Active when counter decrements to zero.

RESET—Active low signal that resets counter outputs (TAO, TBO low, TAO, TBO high). The interrupt output is

set high and the status register is cleared.

I-O/MEM—Tied high in CDP1800-series input/output mode.

I-O/MEM—Tied high in CDP1800-series input/output mode, otherwise tied low.

**TPA**—Tied to TPA of the CDP1800-series microprocessors. During memory mapping, it is used to latch the high order address bit for the chip select. In the CDP1800 input/output mode, it is used to gate the N lines. When the counter-time is used with other microprocessors, or when the high order address of the CDP1800-series microprocessors is externally latched, it is connected to  $V_{DD}$ .

CS-An active high signal that enables the device.




Fig. 7 - Typical CDP1802 memory-mapped system.




Fig. 8 - CDP1800-series memory-mapping write cycle timing waveforms.




Fig. 9 - CDP1800-series memory-mapping read cycle timing waveforms.




Fig. 10 - Typical CDP1802 input/output-mapped system.




Fig. 11 - CDP1800-series input/output-mapping timing waveforms with output instruction.




Fig. 12 - CDP1800-series input/output-mapping timing waveforms with input instruction.

# DYNAMIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, VDD=5 V $\pm$ 5%, input tr,tr=10 ns; CL=50 pF and 1 TTL Load

CHARACTERISTIC		LIMITS			
		Min.†	Typ.•	Max.	UNITS
Read Cycle Times (see Fig. 13)					
Data Access from Address	t <sub>DA</sub>	_	350	_	
Read Pulse Width	tRD	400		_	
Data Access from Read	t <sub>DR</sub>		250	_	
Address Hold after Read	<sup>t</sup> RH	0	_	_	ns
Output Hold after Read	t <sub>DH</sub>	50	_	_	
Chip Select Setup to TPA	tcs	50	_	_	

<sup>†</sup>Time required by a limit device to allow for the indicated function.




Fig. 13 - Read cycle timing waveforms.

<sup>\*</sup>Typical values are for TA=25° C and nominal VDD.

### DYNAMIC ELECTRICAL CHARACTERISTICS at TA=-40 to +85° C, $V_{DD}$ =5 V $\pm$ 5%,

Input tr,tf=10 ns; CL=50 pF and 1 TTL Load

CHARACTERISTIC			LIMITS		
CHARACTERISTIC	CHARACTERISTIC		Typ.*	Max.	UNITS
Write Cycle Times (see Fig. 14)					
Address Setup to Write	tAS	150		_	
Write Pulse Width	twr	150		-	
Data Setup to Write	tDS	200	_		
Address Hold after Write	<sup>t</sup> AH	50			ns
Data Hold after Write	twH	50	_		
Chip Select Setup to TPA	tcs	50	_		

<sup>†</sup>Time required by a limit device to allow for the indicated function.

<sup>\*</sup>Typical values are for TA=25° C and nominal VDD.




Fig. 14 - Write cycle timing waveforms.

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

### 2. Operating

### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not

cause VDD-VSS to exceed the absolute maximum rating.

### **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>CC</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

# **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either VCC or VSS, whichever is appropriate.

### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub>, V<sub>CC</sub>, or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

# **Objective Data**

# CDP1879, CDP1879C

### INT - VDD 23 RESET --- XTAL POWER DOWN - CLOCK OUT - D87 - D86 - DB5 TPA CS. - DB4 - DB3 DB2 - DBO 92CS-34345RI **TERMINAL ASSIGNMENT**

# **CMOS Real-Time Clock**

#### **Features**

- Time of day/calendar
- Reads seconds, minutes, hours
- Reads day of month and month
- Alarm circuit with seconds, minutes or hours operation
- Power down mode
- Separate clock output selects 1 of 15 square wave signals
- Interrupt output activated by clock output and/or alarm circuit
- Data integrity sampling for clock rollover eliminated
- On board oscillator
- One of four crystal frequency operation
- Addressable in memory space or CDP1800 series I/O mode

The CDP1879 real-time clock supplies time and calendar information in BCD format from seconds to months. It consists of 5 separately addressable and programmable counters that divide down an oscillator input. The frequency of the oscillator is determined by one of four possible external crystals.

The device is memory-mapped by any general-purpose microprocessor with the additional capability of operating in the CDP1800-series input/output mode.

The real-time clock functions as a time-of-day/calendar with an alarm capability that can be set for combinations of seconds, minutes or hours. Alarm time is configured by loading alarm latches that activate an interrupt output through a comparator when the counter and alarm latch values are equal.

Fifteen selectable square-wave signals are available as a separate clock output signal and also activate the interrupt output. A status register is available to indicate the interrupt source. The value in an 8-bit control register determines the operational characteristics of the device, by selecting the prescaler divisor and the clock output, and controls the load and alarm functions.

A transparent "freeze" circuit precludes clock rollover during counter and latch access times to assure stable and accurate values in the counters and alarm latches.

The CDP1879 is functionally identical to the CDP1879C. The CDP1879 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1879C has a recommended operating voltage range of 4 to 6.5 volts. The CDP1879 and the CDP1879C are supplied in 24 lead hermetic dual-in-line side-brazed ceramic packages (D suffix) and 24 lead dual-in-line plastic packages (E suffix).

### **CDP1879 MODES OF OPERATION**

OPERATION	FUNCTION
Read	Seconds, minutes, hours, date and month counters     Status register to identify interrupt source
Write	Control register to set device operation     Seconds, minutes, hours, date and month counters     Alarm latches for alarm time
Power Down	Tri-state bus with active alarm or clock out circuitry for wake up control
Interrupt	Clock out as source     Alarm time as source     Butter interrupt can occur during normal or power down mode

MAXIMUM RATINGS, Absolute-Maximum Values:	
DC SUPPLY-VOLTAGE RANGE, (VDD)	
(Voltage referenced to VSS Terminal)	
CDP1879	
CDP1879C	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -40 to +60°C (PACKAGE TYPE E)	500 mW
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E)	
For TA = -55 to 100°C (PACKAGE TYPE D)	
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D)	Derate Lineary at 12 mW/° C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D, H	55 to +125°C
PACKAGE TYPE E	40 to +85°C
STORAGE TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

# TABLE I

Control Register Bit Assignment			
BIT			
0. Frequency 00	32768 Hz		
1. Select 01	1.048576 MHz		
10	2.097152 MHz		
. 11	4.194304 MHz		
2. Start/Stop	1 = Start		
	0 = Stop		
3. Counter/Latch Control "0" = Write to counter & disable alarm "1" = Write to and enable alarm "1" = Write to and enable alarm "1" = Write to and enable alarm			
4. Clock Select			
5. 0000 — disable <i>μ</i> s	1000 — 62.5 ms		
6. 0001 — 488.2 μs	1001 — 125 ms		
7. 0010 — 976.5 µs	1010 — 250 ms		
	1011 — 500 ms		
0100 — 3906.2 μs	1100 — sec.		
0101 — 7812.5 μs	1101 — min.		
0110 — 15.625 ms	1110 — hour		
0111 - 31.25 ms	1111 day		

# TABLE II


	and the second
4	Pins
V <sub>DD</sub> , V <sub>SS</sub>	2
DB0-DB7	8
A0-A2	3
TPA	1
I-O/MEM	1
RD, TPB/WR	2
cs	1
INT	1
CLOCK	1
XTAL	1
XTAL	1
POWER DOWN	1
RESET	1_
	24

# TABLE III

Addresses	A2	<b>A1</b>	A0
Latch, Counter Seconds	0	1	0
Latch, Counter Minutes	0	1	1
Latch, Counter Hours	1	0	0
Counter, Day	1	0	1
Counter, Month	1	1	0
Control, Register	1	1	1
Status Register	1	1	1

MSB of hours counters (Bit 7) is an AM-PM bit. 0 = AM;
1 = PM.
Bit 6 of hours counter controls 12/24 hr. 1 = 12 hr:
0 = 24 hr.
Status Register: Bit 7 MSB = alarm
Interrupt Source: Bit 6 = clock
MSB of Month Counter (Bit 7) is a Leap Year Bit 0 = No,
1 = Yes.

OPERATING CONDITIONS at  $T_A$  = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:



POWER DOWN


STATIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C VDD  $\pm$  5%, Except as noted

CHARACTERISTIC		CONDITIONS		LIMITS								
		VO VIN VDD		CDP1879 CDP1879C				С	UNITS			
		(V)	(V)	(V)	Min.	Typ.	Max.	Min.	Typ.	Max.	· ·	
Outcome Double Comment	Inn		0, 5	5		0.01	50	_	0.02	200		
Quiescent Device Current	IDD		0, 10	10		1	200	_	_	_	μΑ	
Output Low Drive		0.4	0, 5	5	1.6	3.2	_	1.6	3.2	-		
(Sink) Current, Data Bus	lOL	0.5	0, 10	10	2.6	5.2	_	_	_	. —	mA	
Output High Drive (Source)		4.6	0, 5	5	-1.15	-2.3	_	-1.15	-2.3	_	,,,,,	
Current, Data Bus	ЮН	9.5	0, 10	10	-2.6	-5.2	_	_	_	_		
Output Low Drive (Sink)		0.4	0, 5	5	600	_	_	600	_	_	μΑ	
Current, Clock Out	lOL	0.5	0, 10	10	1.2	_	-	_	_	_	mA	
Output High Drive (Source)		4.6	0, 5	5	600	_		600	_		μΑ	
Current, Clock Out	√ЮН	9.5	0, 10	10	1.2	_	_	_	-	_	mA	
Output Low Drive (Sink)		0.4	0, 5	5	200	_	_	200	_	ı		
Current, XTAL Out	loL	0.5	0, 10	10	400		-	_	_	1	μΑ	
Output High Drive (Source)		4.6	0, 5	5	200	_	_	200	_	_	μА	
Current, XTAL Out	ЮН	9.5	0, 10	10	400		_	_	_		μΑ	
Output Voltage		_	0, 5	5	_	0	0.1	_	0	0.1		
Low-Level	VOL#	L – 1	0, 10	10		0	0.1	_	_			
Output Voltage		_	0, 5	5	4.9	5	_	4.9	5	_		
High Level	VOH‡	_	0, 10	10	9.9	10	_	_	_	_	v	
Innut I ou Voltage	VII	0.5, 4.5	_	5	_	_	1.5		_	1.5	٧	
Input Low Voltage VIL		0.5, 9.5	_	10		_	3	_	_	_		
Input High Voltage	ν <sub>iH</sub>	0.5, 4.5		5	3.5	_	_	3.5	_	_		
Imput High Voltage	, 111	0.5, 9.5		10	7		_		_	_		
Input Leakage Current	IIN	Any	0, 5	5	_	_	±1	_	_	±1		
mput Leakage Current	-114	Input	0, 10	10			±2	_	_	_	μA	
3-State Output Leakage		0, 5	0, 5	5	_	_	±1	_	_	±1	μΑ	
Current	IOUT	0, 10	0, 10	10	_	_	±1	_	-	_		
Operating Current	I <sub>DD1</sub>											
External Clock 32 kHz					_	20	_	_ 1	20	_	μΑ	
2 MHz		_	0, 5	5		750		_	750	_	μΛ	
4 MHz						1.4		_	1.4		mA	
32 kHz			7		_	40				_	μΑ	
2 MHz		-	0, 10	10	-	2	_		-	_	mΑ	
4 MHz						4.5	_	_	_	_	"""	
XTAL Oscillator 32 kHz					_	200		_	200	_		
2 MHz		_	0, 5	- 5	_	550	_	_	550	_	μΑ	
4 MHz					_	900	_	_	900	_		
32 kHz					T —	2.3		_	_	_		
2 MHz			0, 10	10	_	3		_	_	_	mA	
4 MHz					_	3.8	_	_	_	_		
Input Capacitance	Capacitance C <sub>IN</sub> 5 7.5 - 5 7.5											
Output Capacitance	COUT	] _	_	_	_	10	15	_	10	15	pF	

<sup>•</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

 $<sup>^{\</sup>ddagger}IOL = IOH = 1 \mu A.$ 

# PROGRAMMING MODEL



### **REGISTER TRUTH TABLE**

	ADDRESS ACT			SIGNAL	BIT 3	
A2	A1	A0	TPB/WR	RD	CONTROL REGISTER	REGISTER OPERATION
0	1	0	х		0	Write Seconds Counter
0	1	0		x	0	Read Seconds Counter
0	1	1	х		0	Write Minutes Counter
0	1	1		x	0	Read Minutes Counter
1	0	0	×	<b>[</b>	0	Write Hours Counter
1	0	0		x	0	Read Hours Counter
1	0	1	×		0	Write Date Counter
1	0	1		x .	0	Read Date Counter
1	1	0	×		0	Write Month Counter
1	1	0		×	0	Read Month Counter
0	1 1	0	×	•	1	Write Seconds Alarm Latch
0	1	1	×		1	Write Minutes Alarm Latch
1	0	0	×		1	Write Hours Alarm Latch
1	1	1	×			Write Control Register
1	1	1		х		Read Int. Status Register

#### **GENERAL OPERATION**

The real-time clock contains seconds, minutes, and hours, date and month counters that hold time of day/calendar information (See Fig. 2). The frequency of an intrinsic oscillator is divided down to supply a once-a-second signal to the counter series string. The counters are separately addressable and can be written to or read from.

The real-time clock contains seconds, minutes and hour write only alarm latches that store the alarm time (See Fig. 3). When the value of the alarm latches and counters are equal, the interrupt output is activated. The interrupt output can also be activated by a clock output transition. The clock output is derived from the prescaler and counters and can be one of 15 square-wave signals. The value in the read only interrupt status register identifies the interrupt source.

Operational control of the real time clock is determined by the byte in a write only control register. The 8 bit value in this register determines the correct divisor for the prescaler, a data direction and alarm enable bit, clock output select, and start/stop control (See Fig. 4).

Data transfer and addressing are accomplished in two modes of operation, memory mapping and I/O mapping using the CDP1800-series microprocessors. The mode is selected by the level on an input pin\(I-O\overline{MEM}\)). Memory mapping implies use of the address lines as chip selects and address inputs using linear selection or partial or full decoding methods. I/O mapping with the CDP1800-series microprocessors involves use of the N line outputs in conjunction with input and output instructions to transfer data to and from memory.




Fig. 2 - Functional diagram - time counters highlighted.




Fig. 3 - Functional diagram - alarm circuit, clock output, interrupt, and status registers highlighted.

# **OPERATIONAL SEQUENCE**

Power is applied and the real-time clock is reset. This sets the interrupt output pin high. After the CS pin is set high and with address 7 on the address input lines, the control register is loaded via the data bus to configure the clock.

With selective addressing, the seconds through month counters are then written to and loaded to set the current time. The real-time clock will now hold the current "wall clock" time, with an accuracy determined by the crystal or external clock used. If the alarm function is desired, the control register is accessed and loaded again. This new byte will allow subsequent time data to be entered into the seconds, minutes and hours alarm latches. This sequence is also used when selecting one of the 15 available clockout signals.

If the alarm function was selected, the interrupt output pin will be set low when the values in the seconds, minutes and hour alarm latches match those in the seconds, minutes and hour counters.

If one of the 15 sub second-to-day clock outputs is selected by the byte in the control register, the clock output pin toggles at that frequency (50% duty cycle). The interrupt output will also be set low on the first clock out negative transition. The interrupt source (alarm or clock out) can be determined by reading the interrupt status register. The clock output can be deselected by placing the correct value in the control register if the alarm function is selected as the only interrupt source.

#### **COUNTERS (See Fig. 2)**

The counter section consists of an on-board oscillator, a prescaler and 5 counters that hold the time of day/calendar information.

1 of 4 possible external crystals determine the frequency of the on-board oscillator (32,768 Hz, 1.048576 MHz, 2.097152 MHz, 4.194304 MHz). The oscillator output is divided down by a prescaler that supplies a once-a-second pulse to the counters. The seconds counter divides the pulse by 60 and its output clocks the minute counter every 60 seconds. Further division by the minutes, hours, day of month and month counters result in 5 counters holding data that reflects the time/calendar from seconds to months. The




Fig. 4 - Functional diagram - control register highlighted.

# COUNTERS (See Fig. 2) (Cont'd)

counters are addressed separately and BCD data is transferred to and from the via the data bus. The most significant bit of the hours counter (Bit 7) is user programmed to indicate AM or PM and will be inverted every 12th hour. (0 = AM, 1 = PM). Bit 6 of the hours counter is user programmed to enable the hours counter for 12 or 24 hour operation. (0 = 24, 1 = 12). If 24-hour operation is selected, the AM-PM bit is "don't care", but still toggles every 12th hour. Writing to the seconds counter resets the last 7 stages of the prescaler, allowing time accuracy to approximately 1/100 of a second.

The most significant bit of the month counter is a Leap Year bit. If it is set to "1", the counter will count to February 29, then roll to March 1. If set to "0" it will go to March 1st after February 28th.

# ALARM AND INTERRUPT STATUS REGISTER (See Fig. 3)

The alarm circuit consists of 1) seconds, minutes and hour alarm latches that hold the alarm time, 2) the outputs of the seconds, minutes and hour counters, and 3) a comparator

that drives an interrupt output. The comparator senses the counter and alarm latch values and activates the interrupt output (active low) when they are equal.

The write only alarm latches have the same addresses as their comparable counters. Bit 3 in the control register determines data direction to the latches or counters and alarm enabling. For example, during a write cycle, if bit 3 in the control register is a "1", addressing the seconds counter or alarm latch will load the seconds alarm latch from the data bus and will enable the alarm function. Conversely, if bit 3 in the control register is a "0", addressing the seconds counter or alarm latch during a write cycle will place the value on the data bus into the seconds counter and will disable the alarm function. The interrupt output can be activated by the alarm circuit or the clock output. When an interrupt occurs, the upper two bits of the interrupt status register identify the interrupt source. The interrupt status register has the same address as the control register. Addressing the interrupt status register with the RD line active will place these register bits on the data bus. Bits 0-5 are held low. A "1" in bit 6 represents a clock output transition as the interrupt source. A "1" in bit 7 will identify the alarm circuit as the interrupt source.

# ALARM AND INTERRUPT STATUS REGISTER (See Fig. 3) (Cont'd)

Activating the reset pin (active low) resets the hour latch to "30" which prevents a match between alarm and time registers during an initialization procedure. Activating the reset pin or writing to the control register resets the interrupt output(high) and clears the interrupt status register.

#### **CLOCK OUTPUT (See Fig. 3)**

One of 15 counter and prescaler overflows can be selected as a 50% duty cycle output signal that is available at the "clock out" pin. The frequency is selected by the upper nibble in the control register. For example, selecting a one-second clock output will result in a repetitive signal that will be high for 500 ms and low for the same period. The high-to-low transition of the output signal will set the clock bit in the status register and activate the interrupt output. The level of the "clock out" signal is derived from the value in the counter. Example: if hours clock is selected and the minutes counter holds 4 minutes, the clock out will be low for 26 minutes and high for 30 minutes. Thereafter, the clock out will toggle at a 50% duty cycle rate.

#### CONTROL REGISTER (See Table I and Fig. 4)

BIT							BIT
7	6	5	4	3	2	1	0

#### **CONTROL REGISTER BYTE**

The 8-bit value in the control register determines the following:

Bit 0 and 1 — Frequency Select — Since there are one
of 4 possible crystals the oscillator in the real time clock
can operate with, these bit levels determine the prescaler
divisor so that an accurate one second pulse is supplied
to the counter series string.

	-	
BIT 1	BIT 0	FREQUENCY
0	0	32,768 Hz
0	1	1.048576 MHz
1	. 0	2.097152 MHz
1	1	4.194304 MHz

- Bit 2 Start-Stop Control Counter enabling is controlled by the value at this location. A "1" will allow the counters to function and a "0" in this location will disable the counters
- Bit 3 Counter/Latch Control The level at this location controls two functions. It is required since the counters and alarm latches have the same addresses.
  - A "0" in bit 3 will direct subsequent data to or from the counter selected and the alarm function will be disabled.
  - 2) A "1" in bit 3 will direct subsequent data to or from the alarm latch and will enable the alarm.
- 4. Bits 4 to 7 Clock Select These bits sel act one of 15 square wave signals that will be present at the "clock-out" pin. If bits 4 to 7 are zero's, the clock output pin will be high. If a clock is selected, the first high to low clock out transition will activate the interrupt pin (active low) and place a "1" in bit 6 of the status register. Writing to the control register or activating the reset pin will set the interrupt pin high and reset the interrupt status register.

Normal operation requires the control register to be written to and loaded first with a control word. However, subsequent writing to a counter if a "clock out" is selected may cause an interrupt out signal. Therefore, "clock-out" should be deselected by writing zero's into bits 4 through 7 if the interrupt is used. When the counters are loaded, the control register is again written to with the value in the upper nibble selecting the "clock out" signal.

#### **READ AND WRITE SIGNALS**

When the I-O/ $\overline{\text{MEM}}$  pin is low, the real time clock is enabled for memory mapped operation. Data on the bus is placed in, or read from a counter, alarm latch or register by 1) placing the CS pin high 2) selective addressing 3) placing the TPB/ $\overline{\text{MR}}$  pin low during a write cycle with the  $\overline{\text{RD}}$  pin high or 4) setting the  $\overline{\text{RD}}$  pin low during a read cycle with the TPB/ $\overline{\text{WR}}$  pin high.

The I/O mapping mode used with the CDP1800 Series microprocessor is selected by setting the I-O/MEM pin high. The TPB/WR pin on the real time clock is connected to the TPB output pin of the microprocessor. Data on the bus is written to or read from the counters, latches and registers by 1) placing the CS pin high 2) selective addressing utilizing the microprocessor N lines and I/O instructions 3) placing the TPB/WR pin high with the RD pin low during an output or write operation (data is latched on TPB's trailing edge) 4) setting the RD line high during an input or read operation. Data is placed on the bus by the real time clock between the trailing edges of TPA and TPB.

#### **FREEZE CIRCUIT**

Since writing to or reading from the counters or alarm latches is performed asynchronously, the once-a-second signal from the prescaler may pulse the counter series string during these operations. This can result in erroneous data. To avoid this occurring, a transparent "freeze" circuit is incorporated into the real time clock. This circuit is designed to trap and hold the one second input clock transition if it occurs during access times. When the operations are completed, it is inserted into the counter series string. To utilize the "freeze" circuit, address "1" (A0 = 1, A1 = 0, A2 = 0) is selected first while performing a write operation. Read or write accesses may now be performed with assurance the data is stable. All operations must be concluded within 250 ms of the address "1" access. If memory mapping any dummy write operation after selecting address "1" will set the "freeze" circuit. If using the I/O mode, a 61 output instruction will perform the same function. There is no time restriction on subsequent accesses as long as the read or write operations are preceeded by selecting address "1".

#### **POWER DOWN**

Power down operation is initiated with a low signal on the "POWER DOWN" input pin. Any inputs on the address or data bus are ignored. The clock output pin is set low. The interrupt output is tri-stated. If enabled previously, the alarm circuitry is active and will set the interrupt output pin low when alarm time occurs. The interrupt output will also go low if a clock was selected and an internal high-to-low transition occurs during power down. The clock output pin will remain low. If power down is initiated in the middle of a read or write sequence, it will not become activated until the read or write operation is completed.

## PIN FUNCTIONS (See Table II)

VDD, Vss - Power and ground for device.

**DB0** — **DB7** — **DATA BUS** — 8 bit bidirectional bus that transfer BCD data to and from the counters, latches and registers.

A0, A1, A2 — Address inputs that select a counter, latch or register to read from or write to.

**TPA** — Strobe input used to latch the value on the chip select pin. CS is latched on the trailing edge of TPA. During memory mapping, it is used to latch the high order address bit used for the chip select. When the real time clock is used with other microprocessors, or when the high order address of the CDP1800 Series microprocessor is externally latched, it is connected to VDD. In the input/output mode, it is used to gate the N lines.

I-O/MEM — Tied low during memory mapping and high when the input/output mode of the CDP1800 Series microprocessor is used.

RD, TPB/WR — DIRECTION SIGNALS — Active signals that determine data direction flow. In the memory mapped mode, data is placed on the bus from the counters or status register when RD pin is active.

Data is transferred to a counter, latch or the control register when RD is high and TPB/WR is active and latched on the trailing edge (low to high) of the TPB/WR signal.

In the input/output mode, data is placed on the bus from a counter or status register when  $\overline{\text{RD}}$  is not active between the trailing edges of TPA and TPB. Data on the bus is written to a counter, latch, or the control register during TPB when  $\overline{\text{RD}}$  is active and latched on TPB's trailing edge. The following connections are required between the microprocessor and real time clock in the CDP1800 Series I/O mode.

## MICROPROCESSOR REAL TIME CLOCK

MRD	.RD
TPB	.TPB/WR
TPA	.TPA
N LINES	ADDRESS LINES
I-O/MEM	.VDD

**CS — CHIP SELECT —** Used to enable or disable the inputs and outputs. TPA is used to strobe and latch a positive level on this pin to enable the device.

XTAL AND XTAL — The frequency of the internal oscillator is determined by the value of the crystal connected to these pins. "XTAL" may be driven directly by an external frequency source.

**CLOCK OUT** — 1 of 15 square wave frequencies will appear at this pin when selected. During power down, this pin will be placed low, and will be high during normal operation when the clock is deselected.

**POWER DOWN — POWER DOWN CONTROL** — A low on this pin will place the device in the power down mode.

**INT** — Interrupt Output — A low on this pin indicates an active alarm time or high to low transition of the "clock out" signal.

**RESET** — A low on this pin clears the status register and places the interrupt output pin high.

#### **APPLICATIONS**

A Typical application for this real-time clock is as a wake-up control to a CPU to reduce total system power in intermittent-use systems. A hookup diagram illustrating this feature is shown in Fig. 5. In this configuration, the alarm and power-down features of the CPU1879 are utilized in the control of the sleep and wake-up states of the CPU. A typical shut-down/start-up sequence for this system could proceed as follows:

- The CPU has finished a current task and will be inactive for the next six hours.
- The CPU loads the CDP1879 alarm registers with the desired wake-up time.
- The CDP1800 Q output is set high, which stops the CPU oscillator (as an alternative, in an NMOS system, power to all components except the clock chip could be shut off).
- This Q output signal is received by the CDP1879 as a power-down signal.
- The CDP1879 tri-states all pins (to accommodate powered-down chips).
- The CDP1879 eventually times out, and sets an alarm by driving the INT output low.
- The alarm signal resets the CPU (to avoid oscillator start-up problems) and flags the processor for a warm-start routine.
- The CPU, once into its normal software sequence, writes to the CDP1879 control register to reset the interrupt request.




Fig. 5 - CPU wake-up circuit using the CDP1879 real-time clock.

## APPLICATIONS (Cont'd)




Fig. 6 - Typical CDP1802 memory-mapped system.




Fig. 7 - CDP1800-series memory-mapped write cycle timing waveforms.




Fig. 8 - CDP1800-series memory-mapped read cycle timing waveforms.




Fig. 9 - Typical CDP1802 input/output-mapped system.





Fig. 10 - CDP1800-series input/output-mapping timing waveforms with output instruction.



 ${\it Fig.~11-CDP1800-series~input/output-mapping~timing~waveforms~with~input~instruction.}$ 

# DYNAMIC ELECTRICAL CHARACTERISTICS at T\_A = -40 to +85° C, V\_DD = 5 V $\pm$ 5%, Input t\_r, t\_f = 10 ns; C\_L = 50 pF and 1 TTL: Load

CHARACTERISTIC	Min.†	Typ.•	Max.	UNITS	
Read Cycle Times (see Fig. 12)					
Data Access from Address	tDA	_	350	_	
Read Pulse Width	tro	350	_		
Data Access from Read	tDR	_	250		
Address Hold after Read	<sup>t</sup> RH	0	_	_	ns
Output Hold after Read	t <sub>D</sub> H	50	_	250	
Chip Select Setup to TPA	tcs	50	_		

<sup>†</sup>Time required by a limit device to allow for the indicated function.




Fig. 12 - Read cycle timing waveforms.

<sup>\*</sup>Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C,  $V_{DD}$  = 5 V  $\pm$  5%, Input  $t_r$ ,  $t_f$  = 10 ns;  $C_L$  = 50 pF and 1 TTL Load

			LIMITS		
CHARACTERISTIC	Min.†	Тур.•	Max.	UNITS	
Write Cycle Times (see Fig. 13)		11			
Address Setup to Write	t <sub>AS</sub>	450	_		
Write Pulse Width	twR	150		_	
Data Setup to Write	tDS	200	_	_	
Address Hold after Write	<sup>t</sup> AH	50	_		ns
Data Hold after Write	twH	100	_	_	
Chip Select Setup to TPA	tcs	50	_	_	

<sup>†</sup>Time required by a limit device to allow for the indicated function.

<sup>•</sup>Typical values are for TA = 25°C and nominal VDD.




Fig. 13 - Write cycle timing waveforms.

## **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — VSS to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>CC</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

## **Unused Inputs**


A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{CC}$  or  $V_{SS}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub>, V<sub>CC</sub>, or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

## **Objective Data**


## CDP1881, CDP1881C, CDP1882, CDP1882C



# CMOS 6-Bit Latch and Decoder Memory Interfaces

#### **Features**

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Interfaces directly with the CDP1800series microprocessors
- Can replace existing CDP1866 and CDP1867 (upward speed and function capability)
- Allows decoding for systems larger than 16K



The RCA-CDP1881 and CDP1882 are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four 4K x 8-bit random-access memories to provide a 16K-byte RAM system. With four 2K x 8-bit RAMs, an 8K-byte RAM system can be decoded.

The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to  $V_{DD}$ , the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

Fig. 1 - Functional diagram for the CDP1881.

The CDP1881 and CDP1882 are intended for use with 2K or 4K-byte RAMs and are identical except that in the CDP1882 MWR and MRD are excluded.

The CDP1881 and CDP1882 are functionally identical to the CDP1881C and the CDP1882C. They differ in that the CDP1881 and CDP1882 have a recommended operating voltage range of 4 to 10.5 volts and their C versions have a recommended operating voltage range of 4 to 6.5 volts.

The CDP1881 and CDP1882 are supplied in 20-lead and 18-lead packages, respectively. Both the CDP1881 and CDP1882 are available in hermetic, dual-in-line side-brazed ceramic (D suffix) and plastic (E suffix) packages.




Fig. 2 - Functional diagram for the CDP1882.

# CDP1881, CDP1881C, CDP1882, CDP1882C

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD) (Voltage referenced to VSS terminal) CDP1881 and CDP1882 ......-0.5 to +11 V CDP1881C and CDP1882C .....-0.5 to +7 V INPUT VOLTAGE RANGE, ALL INPUTS ......-0.5 to V<sub>DD</sub> +0.5 V POWER DISSIPATION PER PACKAGE (PD): DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): PACKAGE TYPE D......-55 to +125°C STORAGE-TEMPERATURE RANGE (T<sub>stg</sub>) ...... —65 to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16  $\pm$  1/32 in. (1.59  $\pm$  0.79 mm) from case for 10 s max.  $+265^{\circ}$ C

# OPERATING CONDITIONS at T<sub>A</sub>=Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		LIMITS					
CHARACTERISTIC	CDP1881	, CDP1882	CDP1881C	UNITS			
	Min.	Max.	Min.	Max.			
DC Operating Voltage Range	4	10.5	4	6.5			
Input Voltage Range	VSS	V <sub>DD</sub>	VSS	V <sub>DD</sub>	V		

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

## **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must

not cause VDD—Vss to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

## **Unused Inputs**


A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

## **Output Short Circuits**

Shorting of outputs to VDD, VCC, or Vss may damage CMOS devices by exceeding the maximum device dissipation.

## **Preliminary Data**

CDP6402, CDP6402C



# CMOS Universal Asynchronous Receiver/Transmitter (UART)

#### Features:

- Low-power CMOS circuitry 7.5 mW typ. at 3.2 MHz (max. freq.) at V<sub>DD</sub> = 5 V
- Baud rate DC to 200K bits/sec (max.) at VDD = 5 V

DC to 400K bits/sec (max.) at V<sub>DD</sub> = 10 V

- 4 V to 10.5 operation
- Automatic data formatting and status generation
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1.5, or 2 stop bits
- Operating-temperature range: (CDP6402D, CD) -55 to +125° (CDP6402E, CE) -40 to +85° C
- Replaces industry types IM6402 and HD6402

The RCA CDP6402 and CDP6402C are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver

converts serial start, data, parity, and stop bits to parallel data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.

The data word can be 5, 6, 7 or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5, or 2 (when




Fig. 1 - Functional block diagram.

The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.

The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended

operating voltage range of 4 to 10.5 volts, and the CDP6402C has a recommended operating voltage range of 4 to 6.5 volts. Both types are supplied in 40-lead dual-in-line ceramic packages (D suffix), and 40-lead dual-in-line plastic packages (E suffix).

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
(Voltage referenced to VSS Terminal)	
CDP6402	0.5 to +11 V
CDP6402C	
INPUT VOLTAGE RANGE, ALL INPUTS	+0.5 to V <sub>DD</sub> +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	± 100 μA
POWER DISSIPATION PER PACKAGE (PD):	
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE É	500 mW
For TA = +60 to +85° C (PACKAGE TYPE E)	. Derate Lineary at 12 mW/° C to 200 mW
For T <sub>A</sub> = -55 to 100°C (PACKAGE TYPE D)	500 mW
For T <sub>A</sub> = + 100 to +125°C (PACKAGE TYPE D)	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	·
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	55 to +125° C
PACKAGE TYPE E	40 to +85° C
STORAGE TEMPERATURE RANGE (T <sub>sto</sub> )	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max	+265°C
,	

# OPERATING CONDITIONS at $T_A$ = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

		LIMITS					
CHARACTERISTIC	CDP	6402	CDP	UNITS			
	Min.	Max.	Min.	Max.			
DC Operating Voltage Range	4	10.5	4	6.5	V		
Input Voltage Range	Vss	VDD	V <sub>SS</sub>	VDD	•		

## STATIC ELECTRICAL CHARACTERISTICS at $T_A$ =-40 to +85° C, $V_{DD}$ ±10%, Except as noted

CONDITIONS LIMITS											
	_	v <sub>O</sub>	NDITIO								
CHARACTERISTI	CHARACTERISTIC		VIN	VDD		CDP6402			DP6402		UNITS
		(V)	(V)	(V)	Min.	Typ.•	Max.	Min.	Typ.•	Max.	
Quiescent Device		_	0, 5	5	-	0.01	50	- 1	0.02	200	μΑ
Current	ממו		0, 10	10	_	1	200				με τ
Output Low Drive		0.4	0, 5	5	1.2	2.4		1.2	2.4	_	
(Sink) Current	loL	0.5	0, 10	10	2.5	5					mA
Output High Drive		4.6	0, 5	5	-0.55	-1.1	-	-0.55	-1.1	_	
(Source) Current	ІОН	9.5	0, 10	10	-1.3	-2.6					
Output Voltage		-	0, 5	5	_	0	0.1	_	0	0.1	
Low-Level	VoL‡	_	0, 10	10	_	0	0.1				
Output Voltage		_	0, 5	5	4.9	5		4.9	5	. —	
High Level	VOH‡		0, 10	10	9.9	10				_	V
Input Low		0.5, 4.5		5	_		0.8		_	0.8	•
Voltage	VIL	0.5, 9.5		10	_		0.2 V <sub>DD</sub>				
Input High		0.5, 4.5	_	5	V <sub>DD</sub> -2.0	_	_	V <sub>DD</sub> -2.0	_		
Voltage	VIH	0.5, 9.5		10	7				_		
Input Leakage		Any	0, 5	5	_	±10-4	±1	_		±1	
Current	IIN	Input	0, 10	10	_	±10-4	±2				μA
3-State Output Leakage		0, 5	0, 5	5	_	±10-4	±1	_	±10-4	±1	,,,,,
Current	IOUT	0, 10	0, 10	10	l –	±10-4	±10	_	_		
Operating Current,	IDD1‡	-	0, 5	5	_	1.5	T =	_	1.5		mA
			0.10	10		10					
Input Capacitance	CIN		-	_	_	5	7.5		5	7.5	pF
Output Capacitance	COUT	_	_	_	_	10	15	_	10	15	, p,

Typical values are for T<sub>A</sub>=25°C and nominal V<sub>DD</sub>.

<sup>‡</sup>IOL=IOH=1 μA.

<sup>#</sup>Operating current is measured at 200 kHz or V<sub>DD</sub> = 5 V and 400 kHz for V<sub>DD</sub> = 10 V, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).

#### **DESCRIPTION OF OPERATION**

#### **Initialization and Controls**

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to VSS or VDD with CRL to VDD. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

## **Transmitter Operation**

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.




Fig. 2 - Serial data format.

Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least tot prior to, and tto following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. Zero to 1 clock cyles later data is transferred to the transmitter register and TRE is cleared and transmission starts. TBREmpty is reset to a logic high. Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.




Fig. 3 - Transmitter timing waveforms.

#### **Receiver Operation**

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.




Fig. 4 - Receiver timing waveforms.

(A) A low level on  $\overline{DRR}$  clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. A logic high on PE indicates a parity error. (C) 1/2 clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received.

## **Start Bit Detection**

The receiver uses a 16X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count 7 1/2. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within  $\pm 1/2$  clock cycle,  $\pm 1/32$  bit or  $\pm 3.125\%$ . The receiver begins searching for the next start bit at 9 clocks into the first stop bit.




Fig. 5 - Start bit timing waveforms.

**Table I - Control Word Function** 

	CONTROL WORD						
CLS2	CLS1	PI	EPE	SBS	DATA BITS	PARITY BIT	STOP BIT(S)
L	L	L	L	L	5	ODD	1
) L	L	L	L	н	5	ODD	1.5
L	L	L	Н	L	5	EVEN	1
L	L	L	Н	н	5	EVEN	1.5
L	L	н	X	L	5	DISABLED	1
L	L	Н	X	Н	5	DISABLED	1.5
L	Н	L	L	L	6	ODD	1
L	Н	L	L	н	6	ODD	2
L	Н	L	Н	L	6	EVEN	1
L	Н	L	Н	Н	6	EVEN	2
L	Н	н	X	L	6	DISABLED	1
L	Н	Н	Х	Н	6	DISABLED	2
Н	L	L	L	L	7	ODD	1
H	L	L	L	н	7	ODD	2
Н	L	L	Н	L	7	EVEN	1
Н	Ĺ	L	Н	Н	7	EVEN	2
H	L	н	Х	L	7	DISABLED	1
) H	L	Н	Х	н	7	DISABLED	2
Н	Н	L	L	L	8	ODD	1
Н	Н	L	L	Н	8	ODD	2
Н	н	L	Н	L	8	EVEN	1
Н	Н	L	Н	H	8	EVEN	2
Н	Н	Н	X	L	8	DISABLED	1
Н	Н	Н	Х	н	8	DISABLED	2

X = Don't Care

Table II - Function Pin Definition

PIN	SYMBOL	DESCRIPTION
1	V <sub>DD</sub>	Positive Power Supply
2 3 4	N/C	No Connection
3	GND	Ground (VSS)
·	RRD	A high level on RECEIVER REGISTER DISABLE forces the receiver holding register ouputs RBR1-RBR8 to a high impedance state.
5	RBR8	The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1.
6 7 8 9	RBR7 RBR6 RBR5	
9 10 11 12	RBR4 RBR3 RBR2 RBR1	See Pin 5 - RBR8
13	PE	A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low.
14	FE	A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received.

PIN	SYMBOL	DESCRIPTION
15	OE	A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low).
16	SFD	A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state.
17	RRC	The RECEIVER REGISTER CLOCK is
18	DDR	16X the receiver data rate. A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level.
19	DR	A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register.
20	RRI	Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register.
21	MR	A high level on MASTER RESET (MR) clears PE, FE, OE, DR, TRE and sets TBRE, TRO high. Less than 18 clocks after MR goes low, TRE returns high. MR does not clear the receiver buffer
22	TBRE	register, and is required after power-up. A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data.

Table II - Function Pin Definition (Cont'd)

PIN	SYMBOL	DESCRIPTION
23	TBRL	A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are
24	TRE	transmitted end to end.  A high level on TRANSMITTER  REGISTER EMPTY indicates completed transmission of a character including stop bits.
25	TRO	Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT.
26	TBR1	Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8-bits, the TBR8, 7, and 6 Inputs are ignored corresponding to the programmed word length.
27 28 29 30 31 32 33	TBR2 TBR3 TBR4 TBR5 TBR6 TBR7 TBR8	See Pin 26 - TBR1

PIN	SYMBOL	DESCRIPTION
34	CRL	A high level on CONTROL REGISTER LOAD loads the control register.
35	PI⁺	A high level on PARITY INHIBIT inhibits parity generation, parity checking and
36	SBS⁺	forces PE output low. A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character
37	CLS2*	format and 2 stop bits for other lengths. These inputs program the CHARACTER LENGTH SELECTED. (CLS1 low CLS2 low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high
38 39	CLS1* EPE*	CLS2 high 8-bits). See Pin 37 - CLS2 When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd
40	TRC	parity.  The TRANSMITTER REGISTER  CLOCK is 16X the transmit data rate.

<sup>\*</sup>See Table I (Control Word Function)

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause  $V_{DD} - V_{SS}$  to exceed the absolute maximum rating.

## **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{CC}$  nor less than  $V_{SS}$ . Input currents must not exceed  $100\,\mu\text{A}$  even when the power supply is off.

## **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either VCC or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub>, V<sub>CC</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = -40 to +85° C,  $V_{DD} \pm 5\%$ ,  $t_{\rm f}$ ,  $t_{\rm f}$  = 20 ns,

VIH = 0.7 VDD, VIL = 0.3 VDD, CL = 100 pF

				LIA	AITS		
			CDI	P6402	CDF	6402C	
CHARACTERISTIC		V <sub>DD</sub> (V)	Typ.•	Max.△	Тур.•	Max.△	UNITS
System Timing (See Fig. 6)							
Minimum Pulse Width: CRL	tCRL	5 10	50 40	150 100	50 —	150 —	
Minimum Setup Time Control Word to CRL	tcwc	5 10	20 0	50 40	20 .—	50 —	
Minimum Hold Time Control Word after CRL	tccw	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time SFD High to SOD	<sup>t</sup> SFDH	5 10	200 100	300 150	200 —	300 —	ns
SFD Low to SOD	<sup>t</sup> SFDL	5 10	75 40	120 60	75 —	120 —	
RRD High to Receiver Register High Impedance	<sup>t</sup> RRDH	5 10	80 40	150 70	80 —	150 —	
RRD Low to Receiver Register Active	<sup>†</sup> RRDL	5 10	80 40	150 70	80 —	150 —	

<sup>\*</sup>Typical values for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

 $<sup>\</sup>Delta$ Maximum limits of minimum characteristics are the values above which all devices function.





Fig. 6 - System timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C,  $V_{DD} \pm 5\%$ ,  $t_f$ ,  $t_f$  = 20 ns,  $V_{IH}$  = 0.7  $V_{DD}$ ,  $V_{IL}$  = 0.3  $V_{DD}$ ,  $C_L$  = 100 pF

				LII	MITS	_	
			CDP6402		CD	P6402C	
CHARACTERISTIC		V <sub>DD</sub>	Typ.•	Max.△	Typ.•	Max.△	UNITS
Transmitter Timing (See Fig. 7)							
Minimum Clock Period (TRC)	tcc	5 10	250 125	310 155	250 —	310 —	
Minimum Pulse Width: Clock Low Level	t <sub>CL</sub>	5 10	100 75	125 100	100 —	125 —	
Clock High Level	tсн	5 10	100 75	125 100	100 —	125 —	
TBRL	tтнтн	5 10	60 40	150 100	60 —	150	
Minimum Setup Time: TBRL to Clock	tTHC	5 10	175 90	275 150	175 —	275 —	
Data to TBRL &	t <sub>DT</sub>	5 10	20 0	50 40	20 —	50 —	ns
Minimum Hold Time: Data after TBRL 💉	t <sub>TD</sub>	5 10	40 20	60 30	40 —	60 —	
Propagation Delay Time: Clock to Data Start Bit	tCD	5 10	300 150	450 225	300 —	450 —	
Clock to TBRE	<sup>†</sup> CT	5 10	200 100	300 150	200 —	300 —	
TBRL to TBRE	<sup>t</sup> TTHR	5 10	200 100	300 150	200 —	300 —	
Clock to TRE	<sup>t</sup> TTS	5 10	200 100	300 150	200 —	300	

Typical values for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

 $<sup>\</sup>Delta$ Maximum limits of minimum characteristics are the values above which all devices function.



THE TRANSMITTER SHIFT REGISTER, IF EMPTY, IS LOADED ON THE FIRST HIGH-TO-LOW TRANSITION OF THE CLOCK WHICH OCCURS AT LEAST 1/2 CLOCK PERIOD + 1THC AFTER THE TRAILING EDGE OF TBRL AND TRANSMISSION OF A START BIT OCCURS 1/2 CLOCK PERIOD + 1CD LATER

Fig. 7 - Transmitter timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = -40 to +85° C, V<sub>DD</sub>  $\pm$  5%,  $t_{\rm f}$ ,  $t_{\rm f}$  = 20 ns, V<sub>IH</sub> = 0.7 V<sub>DD</sub>, V<sub>IL</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

				LIN	IITS		
CHARACTERISTIC		٠,	CDP6402		CDP6402C		
		V <sub>DD</sub> (V)	Typ.	Max.△	Typ.	Max.∆	UNITS
Receiver Timing (See Fig. 8)							
Minimum Clock Period (RRC)	tcc	5 10	250 125	310 155	250	310	
Minimum Pulse Width: Clock Low Level	tGL	5 10	100 75	125 100	100	125	
Clock High Level	tCH	5 10	100 75	125 100	100 —	125 —	
DATA RECEIVED RESET	tDD	5 10	50 25	75 40	50 —	75 —	
Minimum Setup Time: Data Start Bit to Clock	tDC	5 10	100 50	150 75	100 	150 —	
Propagation Delay Time: DATA RECEIVED RESET to Data Received	<sup>†</sup> DDA	5 10	150 75	225 125	150 —	225 —	ns
Clock to Data Valid	tCDV	5 10	225 110	325 175	225 —	325 —	
Clock to DR	tCDA	5 10	225 110	325 175	225 —	325 —	
Clock to Overrun Error	<sup>t</sup> COE	5 10	210 100	300 150	210 —	300	
Clock to Parity Error	<sup>t</sup> CPE	5 10	240 120	375 175	240 —	375 —	
Clock to Framing Error	<sup>t</sup> CFE	5 10	200 100	300 150	200 —	300	

Typical values for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

 $<sup>\</sup>Delta_{\mbox{\scriptsize Maximum limits}}$  of minimum characteristics are the values above which all devices function.




Fig. 8 - Receiver timing waveforms.

# 5

# General-Purpose Memories Technical Data

# COS/MOS 4-Word by 8-Bit Random-Access NDRO Memory

Binary Addressing CD4036AD, CD4036AK Direct Word-Line CD4039AD, CD4039AK Addressing

#### Special Features:

- COS/MOS logic compatibility at all input and output terminals
- Memory bit expansion
- Memory word expansion via Wire-OR capability at the 8 INPUT-BIT and 8 OUTPUT-BIT lines

RCA type CD4036A is a single monolithic integrated circuit containing a 4-word x 8-bit Random Access NDRO Memory. Inputs include 8 INPUT-BIT lines, CHIP INHIBIT, WRITE, READ INHIBIT, MEMORY BYPASS, and 2 ADDRESS inputs. 8 OUTPUT-BIT lines are provided.

All input and output lines utilize standard COS/MOS inverter configurations and hence can be directly interfaced with COS/MOS logic devices.

CHIP INHIBIT allows memory word expansion by WIRE-ORing of multiple CD4036A packages at either the 8-bit input and/or output lines (see Fig. 19). With CHIP INHIBIT "high", both READ and WRITE operations are inhibited on the CD4036A. With CHIP INHIBIT "low", information can be written into and/or read continuously from one of the four words selected by the binary code on the two address lines. With CHIP INHIBIT "low", a "high" WRITE signal and a "low" READ INHIBIT signal activate WRITE and READ operations, respectively, at the addressed word location (see Fig. 4).

The MEMORY BYPASS signal, when "high", allows shunting of information from the 8 INPUT-BIT lines directly to the 8 OUTPUT-BIT lines without disturbing the state of the 4 words. During the bypass operation input information may also be written into a selected word location, provided the CHIP INHIBIT is "low" and the WRITE is "high". The READ operation is deactivated during the BYPASS operation because information is fed directly from the 8 INPUT-BIT lines to the 8 OUTPUT-BIT lines.

- Memory bypass capability for all bits
- Buffering on all outputs
- CD4036A—on-chip binary address decoding, separate READ INHIBIT and WRITE controls
- CD4039A—Direct word-line addressing
- Access Time—200 ns (typ.) at V<sub>DD</sub> = 10 V

#### Applications:

Digital equipment where low power dissipation and/or high noise immunity are primary design requirements.

- Channel Preset Memory in digital frequency-synthesizer circuits
- General-purpose and scratchpad memory in COS/MOS and other lowpower systems.

RCA type CD4039A is identical to the CD4036A with the exception that individual address-line inputs have been provided for each memory word in place of the binary ADDRESS, CHIP INHIBIT, and READ INHIBIT inputs. When Wire-ORing multiple CD4039A packages for memory word expansion, an individual CD4039A is selected by addressing one of its word locations. The READ operation is activated whenever a word location is addressed (via a "high" signal—see Fig. 5).

These devices will be supplied in two different 24-lead ceramic packages; the CD4036AK and CD4039AK in the flat-pack, and the CD4036AD and CD4039AD in the dual-in-line package.

## **MAXIMUM RATINGS,**

Absolute-Maximum Values:	
STORAGE-TEMPERATURE RANGE	65 to + 150 °C
OPERATING-TEMPERATURE RANGE	55 to +125°C
DC SUPPLY VOLTAGE RANGE (VDD - VSS)	– 0.5 to + 15 V
DEVICE DISSIPATION (Per Package)	200 mW
ALL INPUTS	.VSS < VI < VDD
RECOMMENDED DC SUPPLY VOLTAGE (VDD - VSS)	3 to 15 V
LEAD TEMPERATURE (During Soldering)	
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 seconds max	265°C

## STATIC ELECTRICAL CHARACTERISTICS

						LIM	TS				
CUADACTERISTIC	1	TEST			CD4	036AD,		36AK		UNITS	
CHARACTERISTIC	CO	NDITIO	NS		CD4	039AD,	CD40	39AK		UNIIS	
		Vo	VDD	_ 5	_ 55°C 25°		- 55 °C 25 °C 125 °C		°C 125		
		Volts	Volts	Min.	Max.	Min.	Мах.	Min.	Max.		
Quiescent Device			5		5		5		300	μА	
Current, IL			10	_	10	_	10	_	600	μΑ	
Quiescent Device			5		25		25		1500	μW	
Dissipation/Pack-			10	_	100	_	100	-	6000	μνν	
age, P <sub>D</sub>											
Output Voltage:			5		0.01		0.01		0.05	v	
Low-Level, VOL			10		0.01	_	0.01		0.05	l "	
			5	4.99	_	4.99	_	4.95		V	
High-Level, VOH			10	9.99	_	9.99	_	9.95			
Threshold Voltage:			,								
N-Channel, VTHN		$= 20 \mu$			1.7 typ. 1.5 typ.		1.3 typ.		V		
P-Channel, V <sub>TH</sub> P	ID:	= -20	μΑ	-1.7	-1.7 typ. —1.5 typ.		-1.3 typ.		V		
Noise Immunity,	Ì										
VNL	· ·		5	1.5		1.5	<u> </u>	1.4			
(All inputs except	}		10	3	-	3	-	2.9	-	l	
bit inputs when										l v	
in memory by-			5	1.4		1.5	<u> </u>	1.5	<u> </u>		
pass mode.) V <sub>NH</sub>			10	2.9		3	<u> </u>	3			
Output Drive Cur-			_				l			l	
rent:	Nor-	0.5	5	0.12		0.10	<u> </u>	0.07		mA	
N-Channel, IDN	mal	0.5	10	0.30		0.25	<u> </u>	0.17		,	
	Read	4.5	5	- 0.12		- 0.10	<u> </u>	- 0.07		mA	
P-Channel, IDP	Modes	9.5	10	-0.30		-0.25	<u> </u>	-0.17			
Output Drive Cur-	Mem-		_ ا						1		
rent:	ory	0.5	5	0.04		0.03	<u> </u>	0.02		mA	
N-Channel, IDN	Ву-	0.5	10	0.09		0.075	<u> </u>	0.05		1	
	pass	4.5	5	- 0.04		- 0.03		- 0.02	_	mA	
P-Channel, IDP	Mode +	9.5	10	- 0.09	-	- 0.075	-	- 0.05	-		
Input Current, I	<u>'</u>		_	_		10 t	yp.			pΑ	

 $<sup>^{+}</sup>$  Bit inputs driven from low-impedance driver.

# DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 25 °C and C<sub>L</sub> = 15 pF Typical Temperature Coefficient for all values of V<sub>DD</sub> = 0.3%/°C

CHARACTERISTIC	TEST CONDITIO	TEST CONDITIONS			CD4036AD, CD4036AK CD4039AD, CD4039AK			
		V <sub>DD</sub> Volts	Min.	Тур.	Max.			
Read Delay Time, t <sub>rd</sub> :								
(Access time)		5	_	375	750	ns		
Read Inhibit (RI)	Output tied	10		150	300	Note 4		
	through 100 kΩ	5		500	1000	ns		
Chip Inhibit (CI)	to VSS for data	10	-	200	400	Note 4		
	output "high"	5	_	375	750	ns		
Memory Bypass (MB)	and to VDD for	10		150	300			
	data output "low"	5		500	1000	ns		
Address <sup>1</sup> (ADD)		10	_	200	400			
Write Set-up Time <sup>2</sup> , tws		5	250	125		μS		
TVIILO GOL UP TIMO , LVVS		10	100	50		μυ		
Write Removal Time <sup>3</sup> , twp		5	0	0		ns		
TTHE HOME THE , TOPH		10	0	0	_			
Write Pulse Duration, tw		5	150	75		ns		
TVIIIC I dide Buration, typ		10	60	30				
Data Set-up Time <sup>5</sup> , t <sub>DS</sub>		5		0	0*	ns		
		10		0	0*			
Data Overlap Time <sup>6</sup> , t <sub>DO</sub>		5	100°	50		ns		
		10	40°	20				
Output Transition tTHL		5		200	400	ns		
Time, tTLH		10		100	200			
Input Capacitance, C <sub>I</sub>	Any Input		_	5	_	pF		

- For CD4036A only, remove 100-kΩ test condition and write all 1's in word one, and all 0's in word two, or vice versa.
- 2. Delay from change of ADDRESS or CHIP-INHIBIT signals to application of WRITE pulse.
- 3. Delay from removal of WRITE pulse to change of ADDRESS or CHIP-INHIBIT signals.
- 4. Values for CD4036AD and CD4036AK only.
- 5. The time that DATA signal must be present before the WRITE pulse removal.
- \* Max. indicates satisfactory operation if tps equals or exceeds this value.
- 6. The time that DATA signal must remain present after the WHITE pulse removal.
- Min. indicates satisfactory operation if tpo equals or exceeds this value.

## HANDLING CONSIDERATIONS

Although protection against electrostatic effects is provided by built-in circuitry, the following handling precautions should be taken:

- 1. Soldering iron tips and test equipment should be grounded.
- Devices should not be inserted in nonconductive containers such as conventional plastic snow or trays.

#### **OPERATING CONSIDERATIONS**

- Low impedance pulse generators or power supplies connected to the inputs of these devices must be disconnected before the dc power supply is turned off.
- All unused input leads should be connected to either VSS or VDD, whichever is appropriate for the logic circuit involved.




Fig. 1—CD4036A—logic block diagram.




Fig. 2—CD4039A—logic block diagram.





Fig. 3a)—CD4036AD and CD4036AK terminal assignments.



b)—CD4039AD and CD4039AK terminal assignments.




Fig. 4—CD4036A timing diagram.




Fig. 5—CD4039A timing diagram.




Fig. 6—Typical n-channel drain characteristics.




Fig. 7—Typical p-channel drain characteristics.




Fig. 8—Typical read delay time vs. C<sub>L</sub>.




Fig. 9—Typical transition time vs. C<sub>L</sub>.





Fig. 10—Typical power dissipation vs. frequency.

## **TEST CIRCUITS**






Fig. 11—Quiescent current (CD4036A).

Fig. 12-Quiescent current (CD4039A).




Fig. 13—Noise immunity.

Fig. 14—Operating life.

Fig. 15—Biased life.




Fig. 16-Drive current.

Fig. 17-Threshold voltage.




Fig. 18—Three-decade programmable + N counter with 4-channel preset memory settings for frequency synthesizers.

The divide-by-N counter system shown in Fig. 18 is programmable from 2 to 999. Four counter-preset words, selected by means of the rotary switches, can be stored in the CD4039A devices and can be

read into each CD4018A by simply addressing the proper word. Note that the CD4029A (see Bulletin File No. 503) Presettable Up/Down Counter with BCD decade counting can also be used to perform the basic counting function.





Fig. 19—General-purpose memory storage—8 words x 16 bits (RAM or ROM).

## COS/MOS 256-Word by 1-Bit Static Random-Access Memory

#### Features:

- Low standby power: 10 nW/bit (typ.) @ V<sub>DD</sub> = 10 V
- Access time: 380 ns (max.) @ V<sub>DD</sub> = 10 V
- Single 3-to-15 V power supply
- COS/MOS input/output logic compatibility
- TTL output drive capability
- Three-state data outputs for bus-oriented systems
- 1101-type pin designations\*
- Separate data output and data input lines
- Noise immunity: 45% of V<sub>DD</sub> (typ.)
- Fully decoded addressing
- Single write/read control line



The RCA-CD4061A is a single monolithic integrated circuit containing a 256-word by 1-bit fully static, random-access, NDRO memory. The memory is fully decoded and requires 8 address input lines (A<sub>0</sub>-A<sub>7</sub>) to select one of 256 storage locations. Additional connections are provided for a READ/WRITE command CHIP SELECT DATA IN, and DATA OUT and DATA OUT lines.

To perform READ and WRITE operations the CHIP-SELECT signal must be low. When the CHIP-SELECT signal is high, read and write operations are inhibited and the output is a high impedance. To change addresses, the CHIP-SELECT signal must be returned to a high level, regardless of the logic level of the READ/WRITE input. In a multiple package application, the CHIP-SELECT

signal may be used to permit the selection of individual packages.

Output-voltage levels appear on the outputs only when the CHIP SELECT and READ/WRITE signals are both low. Separate data inputs and outputs are provided; they may be tied together, or, to eliminate interaction between READ and WRITE functions, may be used separately. The circuit arrangement permits the outputs from many arrays to be tied to a common bus.

All input and output lines are buffered. The CD4061A output buffers are capable of direct interfacing with TTL devices.

The CD4061A is available in a hermetically sealed 16-lead dual-in-line ceramic package (CD4061AD) or in chip form (CD4061AH).

#### **MAXIMUM RATINGS,**

Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE
....-65 to +150°C

OPERATING-TEMPERATURE RANGE

DC SUPPLY-VOLTAGE RANGE:

V<sub>DD</sub>▲ . . . . . . . . . . . . . . . -0.5 to +15 V

<sup>\*</sup>The pin designations are compatible with other static 256-bit memories and are, therefore, not compatible with standard COS/MOS CD4000A-series devices; i.e., V<sub>DD</sub> is pin 5 and V<sub>SS</sub> is pin 4.

## CD4061A




Fig. 1 — CD4061A logic diagram,

## **CD4061A OPERATIONAL MODES**

OPERATION	ADDRESS LINES	CHIP- SELECT	READ/ WRITE	DATA IN	DATA OUTPUTS
Write "O"	Stable	0	1	0	High-Impedance
Write "1"	Stable	0	1	1	High-Impedance
Read	Stable	0	0	х	Valid 1 or 0
*Read Modify Write	Stable	0	0/1	X	Valid 1 or 0/High- Impedance
Address Change	Changing	1	Х	X	High-Impedance

X = Don't Care

<sup>\*</sup>For a READ MODIFY WRITE operation, CHIP SELECT may be held to logic 0 for the whole operation.

STATIC ELECTRICAL CHARACTERISTICS

(All inputs . . .  $V_{SS} \le V_I \le V_{DD}$ ) (Recommended DC Supply Voltage ( $V_{DD} - V_{SS}$ ) . . . 3 to 15 V)

CHARAC-	Т	EST				LIMIT	ΓS			
TERISTIC	νo	V <sub>DD</sub>	-5	5°C		25°C		1:	25°C	UNIT
	(V)	(V)	MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
Quiescent Device Current, IL See Fig. 14		5 10	-	5 10	_	0.12 0.25	5 10	<u>-</u> -	150 300	μΑ
Quiescent De- vice Dissipa- tion/Package, PD		5 10	-	-	-	0.6 2.5	25 100	_	750 3000	μW
Output Volt- age Low-Level, VOL		5 10	-	0.01	-	0	0.01 0.01	-	0.05 0.05	
High-Level, <sup>V</sup> OH		5 10	4.99 9.99	_	4.99 9.99	5 10		4.95 9.95	-	\ \
Noise Immuni- ty, (All Inputs) See Fig. 17 V <sub>NL</sub>	0.8	5	1.5	-	1.5	2.25 4.5		1.4	_	
V <sub>NH</sub>	4.2 9	5 10	1.4	_	1.5	2.25 4.5		1.5	-	V
Output Drive Current: (Data Out, Data Out) N-Channel (Sink), IDN See Figs. 3,	0.4	4.5	2 4.3		1.6 3.5	2.5 5	-	1.1	<u>-</u>	
4, 12										mA
P-Channel (Source), InP	2.5	5	-1.1		-0.9	-1.8		-0.65		mA
See Figs. 5, 6, 13	4.6 9.5	5 10	-0.5 -1.1		-0.4	-0.8		-0.3		
Output Off	9.5	5	10		-0.9 10	-1.8	-	-0.65 10		
Resistance (High-Imped- ance State), R <sub>O</sub> (Off)		10	10	-	10	-	-	10	-	ΜΩ

## **CD4061A**

## **DYNAMIC ELECTRICAL CHARACTERISTICS**

at  $T_A = 25^{\circ}C$ ,  $V_{SS} = 0$  V,  $C_L = 50$  pF, and  $t_r$ ,  $t_f = 20$  ns

CHARACTERISTIC		TES			LIMITS		UNITS
CHARACTERIS			V <sub>DD</sub> (V)	MIN.*	TYP.	MAX.*	Citiro
READ CYCLE TIME							
Read Cycle	<sup>t</sup> RC		5 10	1200 550	1000 450		ns
Address Setup	<sup>t</sup> ADS		5 10	40 0	0		ns
Chip Select	tCS		5 10	700 350	500 250		ns
Address Hold	t <sub>ADH</sub>		5	460 200			ns
Read Access	t <sub>RA</sub>		5		450 250	750 380	ns
Data Out Hold	t <sub>DOH</sub>		5	110 130	170 160	230 190	ns
Data Out Active	tDOA		5	80 40	120 70	160	ns
	<sup>t</sup> TLH <sup>t</sup> THL		5	-	60 50	100	-
Output Transition			5		35 25	60	ns
Chip-Select Input Rise and Fall Time,	t <sub>r</sub> CE tfCE		5 10 15			15 5	μs
WRITE CYCLE TIME			<u> </u>	<u> </u>	<u> </u>		
Write Cycle	twc		5 10	1200 550	1000 450	=	
Address Setup	<sup>t</sup> ADS		5	40	0		
Chip Select	t <sub>CS</sub>		5 10	700 350	500 250	=	-
Address Hold	t <sub>ADH</sub>		5 10	460 200	_	_	1
Write Hold	<sup>t</sup> WRH		5 10	150 100	100 70		ns
Write	tWRW		5 10	150 100	100 70		]
Data-In Setup	<sup>t</sup> DIS		5 10	140 80	80 35		1
Data-In Hold	<sup>t</sup> DIH		5	25 20	10		1

<sup>\*</sup> See Symbols Definitions.




Fig. 2 - Typical write-read waveforms.

#### SYMBOL DEFINITIONS

- trace Read Cycle Time Time required between address changes during a read cycle. Minimum read cycle time is equal to trace (min) + trace (min) + trace (min).
- tance Address Setup Time Time required before the Chip-Select voltage level can be lowered after the slowest address transition.
- tADH Address Hold Time Time required before the earliest address transition can take place after Chip-Select voltage level has been increased. tADH(min) + tADS(min) is the minimum time required to discharge internal nodes and allow setting of address decoders during an address transition. Chip-Select level must be high during each address change, even if only read or write cycles are successively performed. However, if address is not changed, the Chip-Select may remain in its active (low) state during successive read and write cycles.
- to the Chip Select Time Time required for the Chip Select to be active for a valid memory cycle.
- transition to the valid output data.

- tDOA Data-Out Active Time required before the high-impedance state of Data Output is changed to a low-voltage state and Data output is changed to a high-voltage state. (If the read out data from a selected storage location is logic "1", then Data Output will rise and Data Output will fall. If the read out data is logic "0", both Data Output and Data Output will maintain their original states.
- t<sub>DOH</sub> Data-Out Hold Time required for the Data Output and Data Output to change from an active to a highimpedance state.
- tWC Write Cycle Time Time required between address changes during a write cycle. This time sets the maximum operating speed for the memory, with a minimum cycle time equal to t<sub>ADS</sub>(min) + t<sub>CS</sub> (min) + t<sub>ADH</sub>(min).
- twrh Write Hold Time Time required before the negative transition of R/W pulse with respect to the negative transition of the Chip-Select signal.
- tols Data-In Setup Time Time required for the data input to be valid

  before the negative transition of the R/W pulse.

## CD4061A

tDIH - Data-In Hold Time - Time required for the data input to be valid after R/W pulse is returned to a low level. The minimum data-in width is equal to tDIS(min) + tDIH(min).

twrw-Write Width - Time required for the R/W pulse to be high. Note that the positive transition of this signal can be made after the Chip-Select signal is high. In addition, the high state of the R/W signal shall be within the Chip-Select active state by at least a twrh period.




Fig. 3 - Typical n-channel drain characteristics.

DRAIN-TO-SOURCE VOLTAGE (VDS) — V

-15

-10

-30

AMBIENT TEMPERATURE (TA)-22°C

TYPICAL TEMPERATURE COEFFICIENT

15 - 0.5% - C AT ALL VALUES OF VQS

15 - 0.5% - C AT ALL VALUES OF VQS

16 - 0.5% - C AT ALL VALUES OF VQS

17 - 0.5% - C AT ALL VALUES OF VQS

18 - 0.5% - C AT ALL VALUES OF VQS

19 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

11 - 0.5% - C AT ALL VALUES OF VQS

12 - 0.5% - C AT ALL VALUES OF VQS

13 - 0.5% - C AT ALL VALUES OF VQS

14 - 0.5% - C AT ALL VALUES OF VQS

15 - 0.5% - C AT ALL VALUES OF VQS

16 - 0.5% - C AT ALL VALUES OF VQS

17 - 0.5% - C AT ALL VALUES OF VQS

18 - 0.5% - C AT ALL VALUES OF VQS

19 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT ALL VALUES OF VQS

10 - 0.5% - C AT

Fig. 5 — Typical p-channel drain characteristics.




Fig. 7 – Typical low-to-high transition time  $(t_{TLH})$  vs.  $C_L$ .




Fig. 4 - Minimum n-channel drain characteristics.




Fig. 6 - Minimum p-channel drain characteristics.




Fig. 8 — Typical high-to-low transition time (t<sub>THL</sub>) vs. C<sub>L</sub>.




Fig. 9 - Typical read access time (tRA) vs. CL.




Fig. 11 - Typical power dissipation vs. cycle time.

Note: At address 0, "1" stored in memory.




Fig. 13 - P-channel drive current.




Fig. 15 - Operating life.





Fig. 10 — Typical read access time (t<sub>RA</sub>) vs. temperature.



Note: At address "0", "0" stored in memory.

Fig. 12 - N-channel drive current.

Note for Fig. 12 and Fig. 13:

Power dissipation measured using random data pattern. Input pulse delays and widths set to minimum values specified on data sheet with the exception of cycle time, 15 V setups identical to 10 V data sheet values, with the exception of  $t_{\mbox{\footnotesize CE}} = 400$  ns.




Fig. 14 - Quiescent device current.

## **Quiescent Device Current Test Conditions**

Test	Α	В	Memory Cells
1	0	0	All 0
2	1	1	All 0
2 3	0	1	All 0
4	0	0	All 1
5	1	1	All 1
6	0	1	All 1
	ı	ı	ı

Note: Connection to all terminals in Figs. 15 & 16 (except 4 and 5) are made through 47 k $\Omega$  resistors.

## CD4061A





Fig. 16 — Bias life.

Fig. 17 - Noise immunity.



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid Graduations are in Mils  $(10^{-3}$  inch).

Dimensions and pad layout for CD4061A.

## COS/MOS 256-Word by 1-Bit Static Random-Access Memory

#### Features:

- Organization 256-words by 1-bit
- COS/MOS compatible inputs and outputs
- Low power dissipation (typ.) @ 700 nS cycle time:
  - 10 nW/Bit standby @ V<sub>DD</sub> = 5 V
  - 0.1 mW/Bit operating @ V<sub>DD</sub> = 5 V
- 40 nW/Bit standby @ V<sub>DD</sub> = 10 V
- 0.4 mW/Bit operating @ V<sub>DD</sub> = 10 V
- Access time (typ.):
  - 265 nS @  $V_{DD}$  = 10 V; 700 nS @  $V_{DD}$  = 5 V
- Noise immunity (typ.): 30% of V<sub>DD</sub>
- TTL output drive capability
- 3-State complementary data outputs
- Separate data-in and data-out lines

**ASSIGNMENT** 

The RCA-CD40061 and CD40061A are 256-word by 1-bit COS/MOS fully static random access memories. They are similar in terminal arrangement and function to the CD4061A, except that the requirement for the Chip-Select input to return to a high level between address changes in eliminated.

The CD40061AD and CD40061AE have maximum supply voltage ratings of 12 V; the CD40061E maximum rating is 7 V. These devices are fully decoded and utilize eight Address inputs ( $A_O$ - $A_7$ ) to select one of the 256 storage locations. Additional connections are provided for an active Low Chip-Select ( $\overline{C}S$ ), a  $\overline{Read}$ /Write command ( $\overline{R}$ /W), a Data input (DATA IN), an active High 3-State Output (DATA OUT), and an active Low 3-

State Output (DATA OUT). DATA OUT is the same voltage state as DATA IN.

The Chip-Select input must be low to enable the Read or Write operations. A high level both inhibits these functions and causes the outputs to exhibit a high impedance. Output voltage levels appear at the output only when both  $\overline{\text{CS}}$  and  $\overline{\text{R}}/\text{W}$  inputs are at low levels. These outputs interface directly with TTL devices

Both the CD40061E and CD40061AE are supplied in 16-lead dual-in-line plastic packages. The CD40061A is supplied in a hermetically sealed 16-lead dual-in-line ceramic side-brazed package. The CD40061 is also supplied in chip form (H suffix).

## CD40061 and CD40061A OPERATIONAL MODES

MODE	CHIP-SELECT	READ/WRITE	DATA OUT	DATA OUT
Write	0	1	High Impedance	High Impedance
Read	0	0	Storage State	Complement of Storage State
Unselected	1	X	High Impedance	High Impedance

1 = High Level

0 = Low Level

X = Don't Care

## MAXIMUM RATINGS, Absolute-Maximum Values:

SUPPLY-VOLTAGE RANGE (VDD - VSS):
CD40061E
CD40061AD, CD40061AE
RECOMMENDED DC SUPPLY VOLTAGE RANGE (VDD - VSS):
CD40061E
CD40061AD, CD40061AE
INPUT VOLTAGE RANGE, ALL INPUTS
DC INPUT CURRENT ANY ONE INPUT
RECOMMENDED INPUT VOLTAGE SWING VDD to VSS
DEVICE DISSIPATION (per package)
OPERATING-TEMPERATURE RANGE:
CERAMIC-PACKAGE TYPE (CD40061AD)
PLASTIC-PACKAGE TYPES (CD40061E, CD40061AE)
STORAGE-TEMPERATURE RANGE
LEAD TEMPERATURE (During soldering):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 seconds max. 265°C.




Fig. 1 — Functional block diagram for CD40061 and CD40061A.

## STATIC ELECTRICAL CHARACTERISTICS

Values shown for  $V_{DD}$  = 5 V apply to all types, values shown for  $V_{DD}$  = 10 V apply to the CD40061AD and CD40061AE only.

CHARACTERISTIC	TEST CONDITIONS		LIMITS Full Temp. Range		TYPICAL VALUES	UNITS
	V <sub>O</sub> (V)	V <sub>DD</sub> (V)	Min.	Max.	at 25 <sup>0</sup> C	
Quiescent Device Current, IDD		5 10	_	10 20	0.5	μΑ
Output Voltage, Low		5				
Level, VOL		10	_	0.05 0.05	0	v
Output Voltage, High Level, VOH		5 10	4.95 9.95	_	5 10	٧
Output Current, Low Level, IOL	0.4 0.5	5 10	0.85 2.1	_ 	1.1 2.8	mA
Output Current, High Level, IOH	4.5 9	5 10	-0.3 -0.6	_	-0.4 0.9	mA
Noise Immunity, All Inputs Low, VNL	0.8 1	5 10	1 2	_	1.5 3	٧
Noise Immunity, All Inputs High, V <sub>NH</sub>	4.2 9	5 -10	1 2	_	1.5 3	V
Output Resistance, Off State, RO(off)		5 10	5 5	_	10 10	МΩ

DYNAMIC ELECTRICAL CHARACTERISTICS at  $V_{DD}$   $\pm$  5%, Input  $t_{r}$ ,  $t_{f}$  = 20 ns, and  $C_{I}$  = 50 pF, see Note 2.

Values shown for  $V_{DD}$  = 5 V apply to all types; values shown for  $V_{DD}$  = 10 V apply to the CD40061AD and CD40061AE only.

READ CYCLE TIMES (For waveforms, see Figs. 2, 3, and 4)

CHARACTERISTIC		TEST CONDITIONS VDD(V)	LIMITS Full Temp. Range		TYPICAL VALUES at 25°C	UNITS
Chip-Select, (Note 1)	t 200	5	880		720	
Omp delect, (Note 1)	tCS	10	380	_	290	ns
Address Setup, (Note 2)	t <sub>ADS</sub>	5	40	_	20	
, , , , , , , , , , , , , , , , , , , ,	703	10	20		10	ns
Address Hold,	†ADII	5	0	_	5	
,	<sup>t</sup> ADH	10	0	_	5	ns
Read Setup,	+	5	0	<u> </u>	5	
riead Setup,	<sup>t</sup> RDS	10	0	_	5	ns
Read Hold,	•	5	0	_	-5	
Ticad Froid,	tRDH	10	0	_	<b>5</b>	ns
Data Out Hold,	t · ·	5		65	40	
Data Out Hold,	<sup>t</sup> DOH	10	-	40	20	ns
Data Out Active, t <sub>[</sub>	too	5	_	50	35	
	<sup>t</sup> DOA	10	_	35	25	ns
Read Cycle, (Note 3) t <sub>RC</sub>	tno	5	880	-	720	
	'RC	10	380	_	290	ns
Access,	<sup>t</sup> ACC	5	_	850	700	
		10	_	345	265	ns

WRITE CYCLE TIMES (For waveforms, see Figs. 2,3, and 4)

CHARACTERISTIC		TEST CONDITIONS VDD(V)	LIMITS <sup>●</sup> Full Temp. Range Min. IMax.		TYPICAL VALUES at 25°C	UNITS
				IVIAX.		
Chip-Select,	100	5	420	-	350	ns
Chip-Select,	tCS	10	200		150	
		5	40	_	20	
Address Setup, (Note 2)	<sup>t</sup> ADS	10	20	_	10	ns
		5	0	_	5	
Address Hold,	<sup>t</sup> ADH	10	0	_	<b>–</b> 5	ns
Write Setup,	twrs	5	330	[ _	270	ns
Witte octup,	WHS	10	190	-	140	
		5	330		270	
Write Width,	twrw	10	190	-	140	ns
		5	0	-	-5	
Data In Setup,	tDIS	10	0		-5	ns
		5	40	_	20	nc
Data In Hold,	<sup>t</sup> DIH	10	20		10	ns
		5	480	_	400	
Write Cycle, (Note 3)	tWC	10	240		180	ns

For footnotes, see page 4.

## **DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)**

READ/MODIFY/WRITE TIMES (For waveforms, see Figs. 2, 3, and 4)

CHARACTERISTI	С	TEST CONDITIONS		IITS <sup>e</sup> np. Range	TYPICAL VALUES	UNITS
		V <sub>DD</sub> (V)	Min.	Max.	at 25°C	
Chip-Select, (Note 1)	t <u>cs</u>	5 10	1190 545		980 410	ns
Address Setup, (Note 2)	t <sub>ADS</sub>	5 10	40 20	_	20 10	ns
Address Hold,	<sup>t</sup> ADH	5 10	0	_	5 5	ns
Read Setup,	tRDS	5 10	0		–5 –5	ns
Data Out Active,	<sup>t</sup> DOA	5 10	-	50 35	35 25	ns
Previous Data Hold,	<sup>t</sup> PDH	5 10	_	<b>65</b> 40	50 25	ns
Access,	<sup>t</sup> ACC	5 10	_	850 345	700 265	ns
Read Width Effective,	<sup>t</sup> RDW	5 10	860 355	_	710 270	ns
Write Setup,	twrs	5 10	330 190	_ _	270 140	ns
Write Width,	twrw	5 10	330 190	-	270 140	ns
Data In Setup,	<sup>t</sup> DIS	5 10	0 0	-	–5 –5	ns
Data In Hold,	<sup>t</sup> DIH	5 10	40 20	-	20 10	ns
Read/Modify/Write Cycle, (Note 3)	tRWC	5 10	1230 570	-	1000 430	ns

The maximum and minimum limit values of the dynamic characteristics under worst operating conditions are based on the time durations expressed in Figs. 2, 3, and 4. The minimum limit indicates the shortest time generated at the output or required at the input. The maximum limit indicates the longest time generated at the output or required at the input. The typical values are for 25°C and nominal voltage. Timing measurements for the transition period are taken at either the 0.8 VDD or 0.2 VDD point.

Note 3 — Cycle time defines the shortest time in which this memory will correctly perform its desired function.

## CAPACITANCES (V<sub>I</sub> = 0, f = 1 MHz)

•				
CHARACTERISTICS	Min.	Тур.	Max.	UNITS
Address Input, C <sub>A</sub>		9	_	pF
Chip-Select, C <sub>CS</sub>	_	,9	-	pF
Read/Write Input, CWE	_	5	_	pF
Data Input, C <sub>DI</sub>	_	5	_	pF
Data Output, C <sub>DO</sub>	-	10	_	pF

Note 1 — The chip-select times specified provide an active output data time of 50 ns minimum.

Note 2 — Address rise and fall times must be equal to or less than 1 µs under all conditions and for all modes.




Fig.2 — Read cycle waveforms for CD40061, CD40061A.




Fig.3 — Write cycle waveforms for CD40061, CD40061A.




Fig.4 — Read/modify/write cycle waveforms for CD40061, CD40061A.


# **Preliminary Data**

# COS/MOS 64-Bit Random Access Memory

High-Voltage Types (20-Volt Rating)

#### Features:

- Input address latch
- 3-state outputs
- Low-power TTL compatible
- Equivalent to and pin-compatible with National 74C89
- Pin -compatible with 74S189
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for description of "B" Series CMOS Devices"



\*ADDRESS INPUTS

Terminal Assignment

The RCA-CD40114B is a 16-word x 4-bit random access memory (RAM) with four address inputs, four data inputs, a WRITE ENABLE (WE) input, a MEMORY ENABLE (ME) input, and four 3-state data outputs. The four address inputs are decoded internally to select one of the 16 possible word locations. The address information is latched on the negative edge of the ME input by an internal address register. The selected output assumes a high-impedance condition when the device is writing or disabled. The ME input and the 3-state outputs allow memory expansion.

#### Applications:

- Main frame
- Scratch-pad
- memories
   Memory storage
- memories

  Games
- CONDITION OF ME WE **OPERATION OUTPUTS** Write 3-STATE L L Complement of L Н Read Selected Word 3-STATE Н L Inhibit, Storage 3-STATE н Н Inhibit, Storage




Fig. 1 — Functional Block Diagram

#### **Address Operation**

The high-to-low transition of ME enables the memory. Address inputs must be stable (either high or low) prior to and during this transition, but it is not necessary to hold them stable beyond it.

### **Write Operation**

When WE and ME are low, information present at the data inputs is written into the memory at the selected address.

#### **Read Operation**

When ME is low and WE is high the complement of the memory contents at the selected address location are non-destructively read out at the four data outputs.

The CD40114B is supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead plastic packages (E suffix), and in chip form (H suffix).


#### **RECOMMENDED OPERATING CONDITIONS**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

OUADA OTEDIOTIO	LIM	ITS	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T <sub>A</sub> = Full Package Temperature Range)	3	18	V

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (V <sub>DD</sub> )	
(Voltages referenced to V <sub>SS</sub> Terminal)	٧
INPUT VOLTAGE RANGE, ALL INPUTS	٧
DC INPUT CURRENT, ANY ONE INPUT	Α
POWER DISSIPATION PER PACKAGE (PD):	
For $T_A = -40$ to $+60$ °C (PACKAGE TYPE E)	W
For TA = -40 to +60°C (PACKAGE TYPE E)	W
For $T_{\Delta}$ = -55 to +100°C (PACKAGE TYPES D, F)	W
For TA = -55 to +100°C (PACKAGE TYPES D, F)	W
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 m	W
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPES D, F, H	'n
PACKAGE TYPE E	
STORAGE TEMPERATURE RANGE (T <sub>sto</sub> )	°c,
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max	°,







Fig. 2 — Output low to high-impedance transition time test circuit and waveforms.






Fig. 3 — Output high to high-impedance transition time test circuit and waveforms.

# CD40114B




Fig. 4 - Read cycle waveforms.




Fig. 5 - Write cycle waveforms




Fig. 6 - Read-modify-write cycle waveforms.

# CD40114B

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTER-	COND	MOITIC	ıs	Values	at -55,		25 Apply	to D, F	TURES H Packa ackage		UNITS
ISTIC	٧o	VIN	VDD						+25		014113
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	
Quiescent Device	_	0,5	5	5	5	150	150	-	0.04	5	
Current,	_	0,10	10	10	10	300	300	_	0.04	10	μΑ
IDD Max.	-	0,15	15	20	20	-600	600	-	0.04	20	,,,,
	-	0,20	20	100	100	3000	3000	-	0.08	100	
Output Low	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	-	
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	3 4	6.8	_	
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current, I'OH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	_	}
TOH WIIII.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:	_	0,5	5		0	.05		-	0	0.05	
Low-Level,	-	0,10	10		0	.05		-	0	0.05	}
VOL Max.		0,15	15		0	.05			0	0.05	v
Output Voltage:	-	0,5	5		4	.95		4.95	5	-	1
High-Level,	_	0,10	10		9	.95		9.95	.10	_	
VOH Min.	-	0,15	15		14	1.95		14.95	15	-	
Input Low	0.5, 4.5	_	5		•	1.5		_		1.5	
Voltage,	1, 9	_	10			3		_	_	.3	
VIL Max.	1.5,13.5	-	15			4		_	_	4	١.,
Input High	0.5, 4.5	-	5		- ;	3.5		3.5	_	_	]
Voltage,	1, 9	-	10			7		7			
VIH Min.	1.5,13.5	-	15			11		11		_	}
Input Current IIN Max.	-	0,18	18	±0.1	±0.1	±1	±1	-	±10 <sup>-5</sup>	±0.1	μΑ
3-State Output Leakage Current IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μΑ


# CD40114B

ELECTRICAL CHARACTERISTICS at T\_A = 25°C, C\_L = 50 pF, R\_L = 200 k $\Omega$ , t<sub>r</sub>, t<sub>f</sub> = 20 ns Unless Otherwise Specified

CHARACTERISTIC	TEST	V <sub>DD</sub>	LIN	11TS	UNITS
	CONDITIONS	(V)	Тур.	Max.	
		5	325	650	
Access Time From Address Change, t <sub>AA</sub>		10	140	280	ns
		15	120	240	
		5	75	150	
Min. Address Setup Time, tAS		10	30	60	ns
		15	25	50	
AAS A HALL II II T		5	30	60	
Min. Address Hold Time, t <sub>AH</sub>		10	20	40	ns
		15	15	30	
Min Mamory English Bulgo Width		5	200	400	
Min. Memory Enable Pulse Width, tME, tME		10	75	150	ns
		15	60	120	
		5	-	0	
Min. Write Enable Setup Time For a Read, tSR		10	-	0	ns
		15		0	
Min White Fredh Con Time 6		5	-	<sup>t</sup> ME	
Min. Write Enable Setup Time for a Write, t <sub>WS</sub>		10	-	tME	ns
		15		tME	
		5	150	300	
Min. Write Enable Pulse Width, tWE		10	50	100	ns
		15	40	80	
		5	25	50	
Min. Data Input Hold Time, t <sub>H</sub>		10	12	25	ns
	<u> </u>	15	10	20	ļ
Min. Data Input Satur Time t		5	25	50	
Min. Data Input Setup Time, t <sub>S</sub>		10 15	12	25 20	ns
Branchica Delay Time for a Outstand birth		<del> </del>			<b> </b>
Propagation Delay Time from Output-high or Output-low to High-Impedance State	R <sub>L</sub> = 10 kΩ	5 10	150	300 120	
from Memory Enable	C <sub>L</sub> = 5 pF	15	50	100	ns
Propagation Delay Time from Output-high					<del> </del>
or Output-low to High-Impedance State	$R_L = 10 \text{ k}\Omega$	5 10	150	300 120	
from Write Enable	C <sub>L</sub> = 5 pF	15	50	100	ns
	<del> </del>	<del></del>	250		
Propagation Delay Time From Memory		5 10	100	500 200	ns
Enable, t <sub>pd</sub>		15	80	160	113
Input Capacitance, C <sub>IN</sub>	Any Input	<u> </u>	5	7.5	pF
Output Capacitance, COUT	Any Output	<del> </del>	6.5	13	pF
3 de par 3 de para la la la la la la la la la la la la la		<u> </u>			١٢'

# **Preliminary Data**

CDM5332, CDM5333



# CMOS 4096-Word x 8-Bit Static Read-Only Memory


#### Features:

- Low power replacement for NMOS ROMS
- Choice of two industry standard pin outs: CDM5332 is pin compatible with INTEL 2732 and 2332A CDM5333 is pin compatible with Supertex CM3200, TI TMS 4732, Motorola MCM 68732 and MCM 68A332
- Fast access time: 450 ns at 5 V
- TTL input and output compatible
- Three state outputs
- Two programmable chip selects


The RCA CDM5332 and CDM5333 are 32,768-bit mask-programmable CMOS Read Only Memories organized as 4096-word x 8-bits and are designed for use in general purpose microprocessor systems, such as the CDP1800-series system. Two chip-select inputs (CS1, CS2) are provided for memory expansion. Chip selects CS1 and CS2 directly gate the output buffers. Chip select CS2 gates the address decoder for the standby mode. The polarity for each chip select is user mask-programmable. (See Data

Programming Instructions in this data sheet).

The CDM5332 and CDM5333 differ only in terminal assignments and are pin compatible with standard industry types. CDM5332 is pin compatible with Intel 2732 and 2332A. CDM5333 is pin compatible with Supertex CM3200, T.I. TMS4732, and Motorola MCM68732 and MCM68A332. The CDM5332 and CDM5333 are supplied in 24-lead dual-in-line ceramic packages (D suffix) and 24-lead dual-in-line plastic packages (E suffix).







CDM5333 TERMINAL ASSIGNMENT

## **RCA CMOS LSI Products**

# CDM5332, CDM5333

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
(Voltage referenced to Vss terminal)	0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	±10 mA
POWER DISSIPATION PER PACKAGE (PD):	
For TA = -40 to +60°C (PACKAGE TYPE E)	
For TA = +60 to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For TA = -55 to +100° C (PACKAGE TYPE D)	
For TA = +100 to 125°C (PACKAGE TYPE D)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	
PACKAGE TYPE E	40 to +85°C
STORAGE-TEMPERATURE RANGE (Tstg)	65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

### RECOMMENDED OPERATING CONDITIONS at TA = -40 to +85° C

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIR	MITS	UNITS
CHARACTERISTIC	Min.	Max.	J
DC Operating Voltage Range	4	6.5	V
Input Voltage Range	Vss	Voo	•

## STATIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VdD = 5 V $\pm$ 10%, Except as noted

01140407700710		CONDIT	rions	A	LIMITS LL TYPE	:S	UNITS
CHARACTERISTIC	1	<b>V</b> o	Vin				UNIIS
	`	(V)	. (V)	Min.	Typ.	Max.	
Quiescent Device Current	IDD△	_	0, VDD	_	2	50	μΑ
Output Low Drive (Sink) Current	lor	0.4	O, VDD	1.8	3.6	_	mA
Output High Drive (Source) Current	Іон	VDD -0.4	0, VDD	-0.4	-0.8	_	IIIA
Output Voltage Low-Level	Vol	_	O, VDD		0	0.1	
Output Voltage High-Level	Vон		O, VDD	VDD -0.1	VDD	_	v
Input Low Voltage	VIL	0.5, VDD -0.5	_	_	_	0.8	•
Input High Voltage	Vін	0.5, VDD -0.5	_	2.4	_	_	
Input Leakage Current (Any Input)	lin	_	O, VDD	_	-	±1	μA
3-State Output Leakage Current	lout	O, VDD	0, VDD	_	_	±1	μΛ
Input Capacitance	Cin		_		5	7.5	nE e
Output Capacitance	Соит	_	_		10	15	pF₹
Standby Device Current	lseγΔ	_	0.8V,2.4V	_	0.25	0.5	Am
Operating Device Current	IOPER△		0.8V,2.4V	_	7.5	15	

<sup>•</sup>Typical values are for TA = 25° C and nominal VDD.

#### STATIC CHARACTERISTIC Device Current Test Conditions:

CHARACTERISTIC	CHIP SELECT STATUS	ADDRESS INPUT TO TOGGLE FREQUENCY	OUTPUT LOADING
IDD Quiescent Device Current	Any Chip Select Disabled	0	Open Circuit
isey — Standby Device Current	CS2 Disabled at TTL Level	1 MHz	Open Circuit
Iopen — Operating Device Current	CS2 Active CS1 Don't Care	1 MHz	Open Circuit

# DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = -40 to +85° C, VdD = 5 V $\pm$ 10%, Input tr, tr = 10 ns, CL = 100 pf, 1 TTL Load

			LIMITS		
CHARACTERISTIC		Min.+	Typ.•	Max.	UNITS
Address Access Time	taa	_	_	450	
Data Hold from Address or CS2	tон	50	_	_	
CS1/OE Enable to Bus Active	tcx	0	_	150	ns
Data Float from CS1/OE Disabled	<b>t</b> DF	_	_	120	
Output Hold from CS1/OE Disabled	tон	0	_		

<sup>&</sup>lt;sup>+</sup>Time required by a limit device to allow for the indicated function.

<sup>•</sup>Typical values are for TA = 25° C and nominal VDD.




Fig. 2 - Timing waveforms.

## CDM5332, CDM5333




Fig. 3 - Functional block diagram.

#### **ROM ORDERING INFORMATION**

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy

diskette generated on an RCA development system, or computer punch cards.

#### **DATA PROGRAMMING INSTRUCTIONS**

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

- Computer-Card Deck use standard 80-column computer punch cards.
- Floppy Diskette diskette information must be generated on an RCA CDP1800-series microprocessor development system.

 Master Device — a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

#### **Computer-Card Method**

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

#### **TITLE CARD**

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDM prefix, e.g. 5332E
72	Punch an opening parenthesis (
73	Punch 8
74	Punch an closing parenthesis )
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number;
	the first deck should be numbered 01

# CDM5332, CDM5333

# DATA PROGRAMMING INSTRUCTIONS (Cont'd) OPTION CARD

Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type				
ose the from mioritation offset to select the polarity options, P, N, Or A, for the desired nom type				
Column No.	Data			
1-6	Punch the word OPTION			
7	leave blank			
8-17	RCA device type, including CDM prefix, e.g. CDM5332E			
18-27	leave blank			
28-29	Punch P or N per ROM Information Sheet			
30-39	Punch X or leave blank per ROM Information Sheet			
40-78	leave blank			
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)			

#### **DATA-FORMAT CARD**

Column No.	Data
1-11	Punch the words DATA FORMAT
12	leave blank
13-15	Punch the letters HEX
16	leave blank
17-19	Punch POS
20-78	leave blank
79-80	Punch the deck number (the 2-digit number in
	columns 79-80 of the title card

### DATA CARDS

The data cards contain the hexadecimal data to be programmed into the ROM device.

Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

Column No.	Data	Column No.	Data
1-4	Punch the starting address	26-27	2 hex digits of 9th WORD
	in hexadecimal for the	28-29	2 hex digits of 10th WORD
	following data.*	30	Blank
5	Blank	31-32	2 hex digits of 11th WORD
6-7	2 hex digits of 1st WORD	33-34	2 hex digits of 12th WORD
8-9	2 hex digits of 2nd WORD	35	Blank
10	Blank	36-37	2 hex digits of 13th WORD
11-12	2 hex digits of 3rd WORD	38-39	2 hex digits of 14th WORD
13-14	2 hex digits of 4th WORD	40	Blank
15	Blank	41-42	2 hex digits of 15th WORD
16-17	2 hex digits of 5th WORD	43-44	2 hex digits of 16th WORD
18-19	2 hex digits of 6th WORD	45	Blank if last card, semicolon
20	Blank		follow
21-22	2 hex digits of 7th WORD	46-78	Blank
23-24	2 hex digits of 8th WORD	79-80	Punch 2 decimal digits
25	Blank		as in title card

<sup>\*</sup>The address block must be contiguous starting at an even-numbered address.

Column 4 must be zero.

## CDM5332, CDM5333

To minimize power consumption, all unused ROM locations should contain zeros.

#### Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, or CDP18S008) and supply a track number or file name. If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

#### **Master-Device Method**

Data may be submitted on a master ROM, PROM, or EPROM device. Title, option, and data-format information,

which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the master device type; RCA will accept Intel types 1702, 2704, 2708, 2716, 2732, 2332A, 2758, Supertex CM3200, T.I. TMS4732, Motorola type: MCM68732 and MCM68A332 or their equivalents as well as RCA type CDP18U42. If the ROM to be manufactured is smaller in memory size than the master device, or if more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets.

If the Master-Device is smaller than 4 kilobytes, the starting address of each Master-Device must be clearly identified.

For additional information refer to the following RCA publications:

"Sales Policy and Programming Instructions for RCA Custom ROMs", RPP-610.

"Programming 2732 PROMs with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.

#### **ROM INFORMATION SHEET**

How is ROM pattern being submitted to RCA?

check one

Computer Cards
Floppy Diskette
Floppy Diskette
Master Device (PROM)

□ (Complete parts A, B, and D)
□ (Complete parts A, B, and C)


		Customer Name (start at left)
<	6-30	
TH.	35-54	Address or Division
A	59-63	RCA Custom Number (Obtained from RCA Sales Office)
	65-71	ROM Type (without CDM prefix), e.g. 5332E

	ROM TYPE Circle one		Circle the ROM type desired, then circle one letter (P, N, or X In each column for that ROM. P = active when logic 1, N = active when logic 0, X = don't care								
8	Functions	CS1	CS2								
PART	CDM5332	èΝ	PN	х	х	V	х	х	х	Х	Х
A	Polarity Options	FIN	PIN	^	^	Х	^	^	<b>^</b>	^	^
1	CDM5333	PN	PN	х	х	_	<	х	\ \	\ \	Х
	Polarity Options	FIN	PN	^	^	Х	Х	^	Х	Х	^
	Column #	28	29	30	31	32	34	36	37	38	39

	If a master device is submitted, state type of ROM/PROM.		If a diskette is submitted, check typ RCA Development System used:  CDP18S005	e of  □ CDP18S007
PARTC	Starting and last address of data block in the Master Device (in Hex).	PARTD	Specify: Track # Software program used: (check one) ROM SAVE SAVE PROM	□ CDP18S008  Specify: File Name: (check one) □ MEM SAVE □ SAVE PROM

## **Preliminary Data**

# CDM6116-1, CDM6116-2




# CMOS 2048-Word by 8-Bit LSI Static RAM

#### Features:

- Fully static operation
- Single power supply 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24 pin configuration
- Input address buffers gated off with chip deselect
- Fast access time
- Low standby and operating power IDDS1 = 1 μA typical, IOPER = 35 mA maximum
- Data retention voltage 2 V min.
- Operating temperature range (Max. Rating) 0° to 70°C

The RCA-CDM6116 is a 2048-word by 8-bit static randomaccess memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This type has common data input and data output and utilizes a single power supply of 4.5 V to 5.5 V. The input address buffers are gated off with chip deselect for minimum standby power with inputs toggling.

The CDM6116 is supplied in 24-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 24-lead dual-in-line plastic packages (E suffix).



TRUTH TABLE

CS	ŌĒ	WE	AO TO AIO	MODE	DATA I/O
н	×	x	х	STANDBY	HIGH Z
L	L	н	STABLE	READ	DATA OUT
L	н	L	STABLE	WRITE	DATA IN
L	L	L	STABLE	WRITE	DATA IN

L = LOW H = HIGH X = DON'T CARE

# CDM6116-1, CDM6116-2

## MAXIMUM RATING, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD):	
(All voltage values referenced to Vss terminal)	0.3 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS	
POWER DISSIPATION PER PACKAGE (PD):	
For TA = 0° to +60° C (PACKAGE TYPE E)	500 mW
For TA = +60 to +70°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/° C to 380 mW
For TA = 0° to +70° C (PACKAGE TYPE D)	500 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
For TA = FULL PACKAGE-TEMPERATURE RANGE	100 mW
OPERATING-TEMPERATURE RANGE (TA):	
PACKAGE TYPE D	0 to +70°C
PACKAGE TYPE E	0 to +70°C
STORAGE TEMPERATURE RANGE (Tstg)	55 to +125°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 $\pm$ 1/32 in. (1.59 $\pm$ 0.79 mm) from case for 10 s max	+265°C

### OPERATING CONDITIONS at TA = 0° to +70°C

### For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	LII			
CHARACTERISTIC	ALL	UNITS		
	MIN.	MAX.		
DC Operating Voltage Range		4.5	5.5	
Input Voltage Range	Vıн	2.2	Vpp + 0.3	٧
	VIL	-0.3	0.8	

### STATIC ELECTRICAL CHARACTERISTICS at Ta = 0 to +70° C, VdD = 5 V $\pm$ 10%, Except as noted

CHARACTERISTIC					LIM	IITS			
		CONDITIONS	C	DM6116	-1	CDM6116-2			UNITS
			MIN.	TYP.•	MAX.	MIN.	TYP.•	MAX.	
Standby Device	loos	CS = Vih	_	0.6	2		0.6	2	mA
Current	loos1	CS = VDD -0.2 V	_	1	100	_	1	30	μΑ
Output Voltage		loL = 2.1 mA		_	0.4			0.4	
Low-Level	Vol Max.	loL = 1 μA	_	0.1	_	_	0.1		V
Output Voltage		/ Iон = -1 mA	2.4	_	_	2.4		_	
High Level	Vон Min.	Юн = -1 μΑ	-	VDD-0.1	_	_	VDD-0.1		\ \
Input Leakage Current	lın Max.	VDD = 5.5 V VIN = 0 V to VDD	_	±0.1	±2		±0.1	±2	μΑ
3-State Output Leakage Current	Ιουτ	CS or OE = VIH VI/O = 0 V to VDD	_	±0.5	±2	_	±0.5	±2	<i></i>
Operating Device Current	loper#	VIN = VIL, VIH		20	35	_	20	35	mA
Input Capacitance	Cin	Vin = 0 V, f = 1 MHz, Ta = 25°C	_	4	6		4	6	pF
Output Capacitance	Cı/o	V <sub>I/O</sub> = 0 V, f = 1 MHz, T <sub>A</sub> = 25°C	_	6	8		6	8	

<sup>●</sup>Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.

<sup>#</sup>Outputs open circuited; cycle time = Min. tcycle, duty = 100%

DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = 0 to +70° C, VDD = 5 V  $\pm$  10%, Input b, b = 10 ns; CL = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

### Read Cycle Times See Fig. 2

			LIMITS					
CHARACTERISTIC		CDM6116-1		CDM6116-2		UNITS		
		MIN.+	MAX.	MIN.†	MAX.			
Read Cycle Time	tnc	250	_	200				
Address Access Time	taa	_	250	_	200	1		
Chip Select Access Time	tacs	_	250	_	200	]		
Chip Select to Output Active	tcx	15	T -	15	_	]		
Output Enable to Output Valid	toev	_	150	_	120	ns		
Output Enable to Output Active	toex	15	_	15		]		
Chip Deselect to Output High Z	tснz	0	80	0	60	]		
Output Disable to Output High Z	tонz	0	80	0	60	]		
Output Hold from Address Change	toн	15	_	15		1		

†Time required by a limit device to allow for the indicated function.




Fig. 2 - Read-cycle timing waveforms.

# CDM6116-1, CDM6116-2


DYNAMIC ELECTRICAL CHARACTERISTICS at Ta = 0 to +70° C, Vpb = 5 V  $\pm$  10%, Input tr, tr = 10 ns; Ct = 100 pF and 1 TTL Load, Input Pulse Levels: 0.8 V to 2.4 V

### Write Cycle Times See Fig. 3

		LIMITS					
CHARACTERISTIC		CDM6116-1		CDM6116-2		UNITS	
		MIN.†	MAX.	MIN.+	MAX.		
Write Cycle Time	twc	250	_	200	_		
Chip Select to End of Write	tow	200	_	160	_		
Address Valid to End of Write	taw	200		160	_		
Address Setup Time	tas	0	_	0	_	1	
Write Pulse Width	twp	200	_	160	_	1	
Write Recovery Time	twn	10	_	10		ns	
Output Disable to Output High Z	tонz	0	80	0	60	]	
Write to Output High Z	twnz	0	80	0	60	1	
Input Data Setup Time	tow	100	_	80		1	
Input Data Hold Time	tон	10	_	10	_	1	
Output Active from End of Write	tow	10	_	10		]	

<sup>†</sup>Time required by a limit device to allow for the indicated function.

### WRITE CYCLE (1):



## WRITE CYCLE (2): OE = LOW





Fig. 3 - Write cycle timing waveforms.

#### DATA RETENTION CHARACTERISTICS at TA = 0 to 70°C; See Fig. 4.

CHARACTERISTIC	TEST CONDITIONS	LIN	UNITS		
CHARACTERISTIC		IESI CONDITIONS	ALL	TYPES	UNIIS
			MIN.	MAX.	}
Minimum Data Retention Voltage	Vdr	CS ≥ VDD -0.2 V	2	_	V
Data Retention Quiescent Current	IDDDR				
_	CDM6116-1	V <sub>DD</sub> = 3 V, <del>CS</del> ≥ 2.8 V		50	μΑ
	CDM6116-2	V <sub>DD</sub> = 3 V, <del>CS</del> ≥ 2.8 V	_	15	<b>"</b> "\
Chip Deselect to Data Retention Time	toda	See Fig. 4	0	_	
Recovery to Normal Operation Time	ta	See Fig. 4	*tnc	_	ns

\*trc = Read Cycle Time



### **OPERATING AND HANDLING CONSIDERATIONS**

### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must

not cause  $\ensuremath{\mathsf{VDD}}$  —  $\ensuremath{\mathsf{Vss}}$  to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than Vss.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or Vss, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to Voo, or Vss may damage CMOS devices by exceeding the maximum device dissipation.

## ORDERING INFORMATION

The RCA-CDM6116 family packages, and electrical options are identified by suffix letters indicated in the following chart. When ordering a Memory/Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

the type number of the device.

Package/Option

Dual-in-Line Side Brazed Ceramic

Dual-in-Line Plastic Chip (When applicable) Suffix Letter \*

D E H Package/Option


Suffix Letter \*


EVP Screening (Extra Value Program) i.e. Burn-In — optional for D, E

package types Electrical Option (0° to 70°C X 1 or 2

Temperature Range) 1 or 2
For example, a CDM6116 with electrical option 1, and in a dual-in-line plastic package will be identified as the CDM6116E1. A CDM6116E1 with EVP screening option will be identified as the CDM6116E1X.

#### \* Nomenclature Guide





# 256-Word by 4-Bit LSI Static Random-Access Memory

#### Features:

- Industry standard pinout
- Very low operating current 8 mA at VDD = 5 V and cycle time = 1 μs
- Two Chip-Select inputs simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-State data output for bus-oriented
- Separate data inputs and outputs

The RCA-MWS5101 is a 256-word by 4-bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAMs to be used in common data Input/Output systems by forcing the output into a high-impedance state during a write operation independent of the Chip-Select input condition. The output assumes a high-impedance

state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2.

The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at 5-V operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.

For applications requiring wider temperature and operating voltage ranges, the mechanically and functionally equivalent static RAM, RCA-CDP1822, may be used.

The MWS5101 types are supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

#### **OPERATIONAL MODES**

		INPUTS			
MODE	Chip Select 1 CS <sub>1</sub>	Chip Select 2 CS <sub>2</sub>	Output Disable OD	Read/ Write R/W	OUTPUT
READ	0	1	0	1	Read
WRITE	0	1	0	0	Data In
WRITE	0	1	1	0	High Impedance
STANDBY	1	X	Х	Х	High Impedance
STANDBY	X	0	X	X	High Impedance
OUTPUT DISABLE	X	X	1	Х	High Impedance

Logic 1 " High

Logic 0 - Low

X = Don't Care

### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE (VDD)
(All voltage referenced to V <sub>ss</sub> terminal)0.5 to -7 V
INPUT VOLTAGE RANGE, ALL INPUTS0.5 to $V_{DD}$ + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT ±10 mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -40 to +60° C (PACKAGE TYPE E)
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR T <sub>A</sub> = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) 100 mW
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D55 to +125°C
PACKAGE TYPE E40 to +85° C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance 1/16 $\pm$ 1/32 inch (1.59 $\pm$ 0.79 mm) from case for 10 s max+265° C

# OPERATING CONDITIONS at T<sub>A</sub> = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIMITS ALL TYPES				
	Min.	Max.				
DC Operating-Voltage Range	4	6.5	.,			
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	V			

### STATIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to $70^{\circ}$ C, $V_{DD} = 5 \text{ V } \pm 5\%$ .

	TEST CON	TEST CONDITIONS			LIMITS			
CHARACTERISTIC	Vo	VIN		MWS510 MWS510		UNITS		
	(V)	(V)	Min.	Typ.●	Max.			
Quiescent Device Current, IDD		0,5	_	25	50	μА		
L3 Ty	pes –	0,5	-	100	200	"		
Output Voltage: Low-Level, VO	L -	0,5	_	0	0.1	V		
High-Level, V <sub>O</sub>		0,5	4.9	5	_	1		
Input Low Voltage, VII	_	_	_	_	1.5			
Input High Voltage, VII		-	3.5	_	_			
Output Low (Sink) Current, IOI	0.4	0,5	2	4	_	mA		
Output High (Source) Current, IOI	4.6	0,5	-1	-2	_			
Input Current,   Input Current,   IN	_	0,5	-	_	±5			
3-State Output Leakage Current,* L2 Ty	pes 0,5	0,5	-		± 5	μΑ		
OUT L3 19	pes U,5	0,5	_	_	± 5	۳^		
Operating Current, IDI	01#	0,5	_	4	8	mA		
Input Capacitance, CIN		-	-	5	7.5	pF		
Output Capacitance, CO	UT -	_	_	10	15			

Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.

<sup>▲</sup> All inputs in parallel.

<sup>\*</sup>All outputs in parallel.


 $<sup>^{\#}</sup>$  Outputs open-circuited; cycle time=1  $\mu$ s.

MWS5101DL2, MWS5101DL3, MWS5101EL2, MWS5101EL3 DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  = 0 to 70°C,  $V_{DD}$  = 5 V  $\pm$  5%,  $t_r$ ,  $t_f$  = 20 ns,  $V_{IH}$  = 0.7  $V_{DD}$ ,  $V_{IL}$  = 0.3  $V_{DD}$ ,  $C_L$  = 100 pF

	LIMITS  MWS5101D, MWS5101E							
CHARACTERISTIC			L2 Type	es	L3 Types			   
		Min.†	Тур.●	Max.	Min.†	Typ.●	Max.	
Read Cycle Times	(Fig. 1)							
Read Cycle	tRC	250	_	_	350	-	_	
Access from			150	250		200	350	
Address	t A A		130	250	_	200	330	
Output Valid from			150	250		200	350	
Chip-Select 1	tDOA1		150	250	_	200	350	
Output Valid from		j	150	250		200	350	
Chip-Select 2	tDOA2		150	250		200	350	
Output Active from		_	_	110		_	150	ns
Output Disable	tDOA3							
Output Hold from		20	_	_	20	_	_	
Chip-Select 1	tDOH1							
Output Hold from		20	_		20	_ :	_	
Chip-Select 2	tDOH2							
Output Hold from		20	-	-	20	-	_	
Output Disable	tDOH3		L			<u> </u>		

Time required by a limit device to allow for the indicated function.

Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.



92CM-30244R4


Fig. 1 - Read cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = 0 to 70°C, V<sub>DD</sub> = 5 V  $\pm$  5%, t<sub>T</sub>,t<sub>f</sub> = 20 ns, V<sub>1H</sub> = 0.7 V<sub>DD</sub>, V<sub>1L</sub> = 0.3 V<sub>DD</sub>, C<sub>L</sub> = 100 pF

	LIMITS MWS5101D, MWS5101E							
CHARACTERISTIC			L2 Type	es	L:	3 Type:	\$	I T
		Min.†	Тур.●	Max.	Min.†	Typ.	Max.	s
Write Cycle Times	(Fig. 2)							
Write Cycle	tWC	300	l –		400	_		
Address Setup	tAS	110	_	-	150	-	-	
Write Recovery	twR	40	_	-	50	_	_	
Write Width	twaw	150			200		_	
Input Data		150		_	200	_		
Setup Time	tDS	130			200	<u></u>		
Data In Hold	t DH	40			50			ns
Chip-Select 1		110	_	_	150	_		
Setup	tCS1S	110			150			
Chip-Select 2		110			150	_	_	
Setup	tCS2S	110			150			
Chip-Select 1 Hold	tCS1H	0		_	0			
Chip-Select 2 Hold	tCS2H	0		ı	0	-	_	
Output Disable Setup	tODS	110	-	-	150	-	-	

 $<sup>\</sup>stackrel{\dagger}{-}$  Time required by a limit device to allow for the indicated function.

Typical values are for T<sub>A</sub> = 25°C and nominal V<sub>DD</sub>.



\* 10DS IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE

Fig. 2 - Write cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at T<sub>A</sub> = 0 to 70°C; See Fig. 3

	TEST CON	DITIONS				
CHARACTERISTIC	VDR	V <sub>DD</sub>		UNITS		
	(V)	(V)	Min. Typ.●		Max.	
Minimum Data Retention Voltage, VDR			_	1.5	2	V
Data Retention Quiescent  L2 Types	2		_	2	10	μΑ
Current, I <sub>DD</sub> L3 Types	2			5	50	μΛ
Chip Deselect to Data Retention Time, t <sub>CDR</sub>	_	5	600		_	ns
Recovery to Normal Operation Time, t <sub>RC</sub>	-	5	600	_	_	113
$V_{\mbox{\scriptsize DD}}$ to $V_{\mbox{\scriptsize DR}}$ Rise and $t_{\mbox{\scriptsize Fall}}$ Time $t_{\mbox{\scriptsize r}}$ , $t_{\mbox{\scriptsize f}}$	2	5	1	_		μs

 $<sup>^{</sup>ullet}$  Typical values are for T<sub>A</sub> = 25 $^{
m o}$ C and nominal V<sub>DD</sub>.




Fig. 3 - Low V<sub>DD</sub> data retention timing waveforms.




Fig. 4 - Memory cell configuration.

# OPERATING AND HANDLING CONSIDERATIONS

### 1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage, limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD—

VSS to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD or VSS may damage COS/MOS devices by exceeding the maximum device dissipation.




Fig. 5 - Functional block diagram for MWS5101.




Fig. 6 - Logic diagram of controls for MWS5101.





Fig. 7 - 4K byte Ram system using the CDP1858 and MWS5101.




92CS~31568

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

Dimensions and pad layout for MSW5101.



# 256-Word by 4-Bit LSI Static Random-Access Memory

#### Features:

- Industry standard pinout
- Low operating current 8 mA
- at V<sub>DD</sub> = 5 V and cycle time = 1 μs

  Two Chip-Select inputs simple
- Two Chip-Select inputs simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- TTL compatible
- Output-Disable for common I/O systems
- 3-state data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-MWS5101A is a 256-word by 4-bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.

Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAM's to be used in common data Input/Output systems by forcing the output into a high-

impedance state during a write operation independent of the Chip-Select input condition. The output assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2.

For applications requiring CMOS compatibility over wider operating voltage and temperature ranges, the mechanical and functional equivalent RCA-CDP1822 static RAM may be used.

The MWS5101A types are supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

OPERATIONAL MODES

OPERATIONAL MC	DLO	INP			
MODE	Chip Select 1 CS1	Chip Select 2 CS2	Output Disable OD	Read/ Write R/W	OUTPUT
READ	0	1	0	1	Read
WRITE	0	11	0	0	Data In
WRITE	0	1	1	0	High Impedance
STANDBY	1	Х	Х	Х	High Impedance
STANDBY	X	0	Х	Х	High Impedance
OUTPUT DISABLE	Χ	Х	1	Х	High Impedance

$$Logic 0 = Low$$

X = Don't Care

### OPERATING CONDITIONS at TA = Full Package-Temperature Range

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

	LIN		
CHARACTERISTIC	ALL 1	UNITS	
	Min.	Max.	
DC Operating-Voltage Range	4	6.5	
Input Voltage Range	Vss	V <sub>DD</sub>	<b>V</b>

#### MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE (VDD)
(All voltage referenced to V <sub>ss</sub> terminal)
INPUT VOLTAGE RANGE, ALL INPUTS0.5 to V <sub>DD</sub> + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT $\pm$ 10 mA
POWER DISSIPATION PER PACKAGE (PD):
For T <sub>A</sub> = -40 to +60°C (PACKAGE TYPE E)
For T <sub>A</sub> = +60 to +85°C (PACKAGE TYPE E) Derate Linearly at 12 mW/°C to 200 mW
For T <sub>A</sub> = -55 to +100°C (PACKAGE TYPE D)
For T <sub>A</sub> = +100 to +125°C (PACKAGE TYPE D) Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
OPERATING-TEMPERATURE RANGE (T <sub>A</sub> ):
PACKAGE TYPE_D55 to +125°C
PACKAGE TYPE E40 to +85°C
STORAGE TEMPERATURE RANGE (T <sub>stg</sub> )65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79 \text{ mm})$ from case for 10 s max+265°C

## STATIC ELECTRICAL CHARACTERISTICS at TA = 0 to 70 °C, VDD = 5 V

CHARACTERIS	CONDI		М	LIMITS WS5101		UNITS	
OTTANA OT ETHIC		Vo	VIN		WS5101		
		(V)	(V)	Min.	Typ.	Max.	
Quiescent Device	L2 Types		0, 5	_	25	50	μΑ
Current, IDD	L3 Types	_	0, 5	_	100	200	μΛ
Output Voltage:							
Low-Level,	VOL	_	0, 5		0	0.1	
High-Level,	۷он		0, 5	4.9	5	_	V
Input Low Voltage,	۷ <sub>IL</sub>	-	_			0.65	
Input High Voltage,	ΗIΛ	_	_	2.2	_	_	
Output Low (Sink) Current,	<sup>l</sup> OL	0.4	0, 5	2	4	_	mA
Output High (Source) Current,	ЮН	4.6	0, 5	- 1	- 2		
Input Current,▲	IN	-	0, 5			±5	
3-State Output Leakag	ge						μΑ
Current,*	L2 Types	0, 5	0, 5	_		±5	μΛ
lout	L3 Types	0, 5	0, 5		_	±5	
Operating Current,	IDD1#		0, 5	_	4	8	mA
Input Capacitance,	CIN				5	7.5	pF
Output Capacitance,	COUT	_	_	_	10	15	Γ,

Typical values are for  $T_A = 25\,^{\circ}\text{C}$  and nominal  $V_{DD}$ . All inputs in parallel.

<sup>\*</sup>All outputs in parallel.


<sup>#</sup>Outputs open-circuited; cycle time =  $1 \mu s$ .

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 0 to 70 °C,  $V_{DD}$  = 5  $V_{\pm}$  5%,

$t_r, t_f = 20$	ns. Cı	= 50	oF and	1	TTL	Load

CHARACTERIS	TIC		MWS	5101AD,				UNITS
CHARACTERIS	110	L	2 Type:	8	L	3 Type	S	UNITS
		Min.†	Typ.*	Max.	Min†	Typ.	Max.	
Read Cycle Times (Fig.	g. 1)							
Read Cycle	tRC	250	_	_	350	_	_	
Access from Address	tAA	_	150	250	_	200	350	
Output Valid from			150	250		200	350	
Chip-Select 1	tDOA1	-	150	230	_	200	330	
Output Valid from			150	250		200	350	
Chip-Select 2	tDOA2		130	230		200	550	
Output Active from				110			150	ns
Output Disable	tDOA3	_		110	_		130	113
Output Hold from		20			20			
Chip-Select 1	tDOH1	20			20			
Output Hold from		20			20			
Chip-Select 2	tDOH2	20	_	_	20	_		
Output Hold from		20			20			
Output Disable	tDOH3	20			20			

<sup>†</sup>Time required by a limit device to allow for the indicated function. \*Typical values are for T $_A$  = 25 °C and nominal V $_{DD}$ .



92CM-30244R4


Fig. 1 - Read cycle timing waveforms.

# MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3 DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A = 0$ to 70 °C, $V_{DD} = 5$ V $\pm 5$ %,

 $t_{\Gamma}, t_{f} = 20 \text{ ns}, C_{L} = 50 \text{ pF} \text{ and } 1 \text{ TTL Load}$ 

				LIM	IITS			
OU A D A OTEDIOTIO								
CHARACTERIS	IIC	L	2 Type:	S	L	S	UNITS	
		Min.†	Typ.*	Max.	Min†	Typ.	Max.	
Write Cycle Times (Fig	g. 2)					_		
Write Cycle	twc	300	_	_	400	_		
Address Setup	tAS	110	_	_	150	_	_	
Write Recovery	twR	40	_	_	50	_	_	
Write Width	twRW	150	_	_	200	_	_	
Input Data		150			200			ns
Setup Time	<sup>t</sup> DS	130		_	200			113
Data In Hold	t DH	40		_	50	T		
Chip-Select 1 Setup	tCS1S	110			150			
Chip-Select 2 Setup	tCS2S	110		_	150		_	
Chip-Select 1 Hold	tCS1H	0			0	T —	_	
Chip-Select 2 Hold	tCS2H	0			0			
Output Disable		110			150			
Setup	tops	'''			1 130		_	

<sup>†</sup>Time required by a limit device to allow for the indicated function. \*Typical values are for  $T_A=25\,^{\circ}\text{C}$  and nominal  $V_{DD}$ .



t<sub>ODS</sub> IS REQUIRED FOR COMMON I/O OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE.

Fig. 2 - Write cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at T<sub>A</sub> = 0 to 70° C; See Fig. 3.

		TES CONDIT	-				
CHARACTERI	STIC	VDR	VDD		All Type	8	UNITS
		(V)	(V)	Min.	Typ.	Max.	
Minimum Data Retention Voltage,	VDR	_	_	_	1.5	2	٧
Data Retention Quiescent	L2 Types	2	_		2	10	μΑ
Current, IDD	L3 Types		_	_	5	50	μΛ
Chip Deselect to Da Retention Time,	ata tCDR		5	600	_	_	20
Recovery to Norma Operation Time,	tRC	_	5	600	_	_	ns
VDD to VDR Rise a Fall Time	nd t <sub>r</sub> ,t <sub>f</sub>	2	5	1	_	-	μS

<sup>\*</sup>Typical values are for  $T_A = 25$  °C.




Fig. 3 - Low V<sub>DD</sub> data retention timing waveforms.




Fig. 4 - Memory cell configuration.

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

**Operating Voltage** 

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD – VSS to

exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than V<sub>DD</sub> nor less than V<sub>SS</sub>. Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to VDD or VSS may damage COS/MOS devices by exceeding the maximum device dissipation.




Fig. 5 - Functional block diagram for MWS5101A.




Fig. 6 - Logic diagram of controls for MWS5101A.





Fig. 7 - 4K byte RAM system using the CDP1858 and MWS5101A.




9205-31568

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} inch)$ .

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17mm) larger in both dimensions.

Dimensions and pad layout for MWS5101AH.



# CMOS 1024-Word by 4-Bit LSI Static RAM

#### Features:

- Fully static operation
- Industry standard 1024 x 4 pinout (same as pinouts for 6514, 2114, 9114, and 4045 types)
- Common data input and output
- Memory retention for stand-by battery voltage as low as 2 V min.
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Low standby and operating power

The RCA-MWS5114 is a 1024-word by 4-bit static randomaccess memory that uses the RCA ion-implanted silicon gate complementary MOS (CMOS) technology. It is designed for use in memory systems where low power and simplicity in use are desirable. This type has common data input and data output and utilizes a single power supply of  $4.5\ V$  to  $6.5\ V$ .

The MWS5114 is supplied in 18-lead, hermetic, dual-in-line side-brazed ceramic packages (D suffix) and in 18-lead dual-in-line plastic packages (E suffix).




Fig. 1 — Functional block diagram for MWS5114

	OPERATIONAL MODES										
FUNCTION	CS	WE	DATA PINS								
Read	0	1	Output: Dependent on data								
Write	0	0	Input								
Not Selected	1	х	High- Impedance								

#### MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY VOLTAGE RANGE, (VDD) (Voltages referenced to V<sub>SS</sub> Terminal ......-0.5 to +7 V POWER DISSIPATION PER PACKAGE (PD): For T<sub>A</sub> = +100 to +125° C (PACKAGE TYPE D) ...... Derate Linearly at 12 mW/° C to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR OPERATING-TEMPERATURE RANGE (TA): -40 to +85° C PACKAGE TYPE E STORAGE TEMPERATURE RANGE (Tsig) ......-65 to +150° C LEAD TEMPERATURE (DURING SOLDERING):

#### OPERATING CONDITIONS at TA = -40° C to +85° C

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIM	UNITS			
CHARACTERISTIC	Min.	Max.	ONTS		
DC Operating-Voltage Range	4.5	6.5	v		
Input Voltage Range	V <sub>SS</sub>	V <sub>DD</sub>	,		

#### STATIC ELECTRICAL CHARACTERISTICS at $T_A$ = 0 to +70° C, $V_{DD}$ ±5%, Except as noted

	CON	CONDITIONS LIMITS											
CHARACTERISTIC	<b>V</b> o	Vin	V <sub>DD</sub>	М	WS 511	4-3	М	WS 511	4-2	М	WS 511	4-1	UNITS
	(V)	(V)	(V)	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
Quiescent Device Current \land I <sub>DD</sub> Max.		0,5	5	_	75	100		75	100		75	250	μΑ
Output Voltage Low Level V <sub>OL</sub> Max.	_	0,5	5	_	0	0.1	_	0	0.1	-	0	0.1	
High Level V <sub>OH</sub> Min.	_	0,5	5	4.9	5	_	4.9	5	_	4.9	5	_	
Input Voltage Low Level V <sub>IL</sub> Max.	0.5,4.5		5		1.2	0.8	_	1.2	0.8	_	1.2	0.8	V
High Level V <sub>IH</sub> Min.	0.5,4.5	_	5	2.4		_	2.4		_	2.4		_	
Output Current (Sink) I <sub>OL</sub> Min.	0.4	0,5	5	2	4	_	2	4	_	2	4	_	mA
(Source) I <sub>OH</sub> Max.	4.6	0,5	5	-0.4	-1	_	-0.4	-1	_	-0.4	-1	_	
Input Current I <sub>IN</sub> Max.△		0,5	5	_	±0.1	±5	_	±0.1	±5	_	±0.1	±5	_
3-State Output Leakage Current lout*	0,5	0,5	5	_	±0.5	±5	_	±0.5	±5		±0.5	±5	μΑ
Operating Device Current 1 <sub>DD1</sub> #	_	0,5	5	_	4	8	_	4	8		4	8	mA
Input Capacitance C <sub>IN</sub>	_	_	_	_	5	7.5	_	5	7.5	_	5	7.5	
Output Capacitance С <sub>оит</sub>		_		_	10	15	_	10	15	_	10	15	pF

 $<sup>^{\</sup>circ}$ Typical values are for T<sub>A</sub> = 25° C and nominal V<sub>DD</sub>.  $\Delta$ All inputs in parallel.

<sup>#</sup>Outputs open circuited; cycle time = 1  $\mu$ s.

<sup>\*</sup> All outputs in parallel.

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A$  = 0 to +70° C,  $V_{DD}$  = 5 V  $\pm 5\%$ ,

Input t, t, = 10 ns; CL = 50 pF and 1 TTL Load

-	LIMITS										
CHARACTERISTIC		MWS 5114-3			MWS 5114-2			MWS 5114-1			UNITS
		MIN.†	TYP.	MAX.	MIN.†	TYP.	MAX.	MIN.†	TYP.	MAX.	
Read Cycle Times See Fig. 2											
Read Cycle	t <sub>RC</sub>	200	160		250	200	_	300	250	_	
Access	t <sub>AA</sub>	_	160	200	_	200	250	_	250	300	
Chip Selection to Output Valid	tco		110	150	_	150	200		200	250	
Chip Selection to Output Active	t <sub>C</sub> x	20	100	_	20	100		20	100	_	ns
Output 3-state from Deselection	<b>t</b> ото		75	125		75	125		75	125	
Output Hold from Address Change	t <sub>oha</sub>	50	100	_	50	100		50	100		

<sup>†</sup> Time required by a limit device to allow for the indicated function.

 $<sup>^{</sup>ullet}$ Typical values are for  $T_A = 25^{\circ}$  C and nominal  $V_{DD}$ .





Fig. 2 — Read cycle waveforms.

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A$  = 0 to +70° C,  $V_{DD}$  = 5V  $\pm$ 5%, Input  $t_r,t_t$  = 10 ns;  $C_L$  = 50 pF and 1 TTL Load

		LIMITS									
CHARACTERISTIC		MWS 5114-3		4-3	MWS 5114-2			MWS 5114-1			UNITS
		MIN.†	TYP.	MAX.	MIN.†	TYP.	MAX.	MIN.†	TYP.	MAX.	
Write Cycle Times See Fig. 3											
Write Cycle	two	200	160	_	250	200	_	300	220	_	
Write	tw	125	100	_	150	120	_	200	140	_	
Write Release	twn	50	40	_	50	40	_	50	40	_	
Address To Chip Select Set-Up Time	tacs	0	0	_	0	0	_	0	0	-	ns
Address To Write Set-up Time	taw	25	20	_	50	40	_	50	40	_	
Data to Write Set-up Time	t <sub>DSU</sub>	75	50	_	75	50	_	75	50	_	
Data Hold From Write	t <sub>DH</sub>	30	10	_	30	10	_	30	10	_	

<sup>†</sup> Time required by a limit device to allow for the indicated function.

 $<sup>^{</sup>ullet}$  Typical values are for  $T_A$  = 25 $^{\circ}$  C and nominal  $V_{DD}$ .



NOTE: WE IS LOW DURING THE WRITE CYCLE TIMING MEASUREMENT REF. LEVEL IS 1.5 V

Fig. 3 — Write cycle waveforms.

DATA RETENTION CHARACTERISTICS at T<sub>A</sub> = 0 to 70° C; See Fig. 4.

CHARACTERISTIC		i	ST ITIONS		UNITS		
		V <sub>DR</sub> (V)	V <sub>DR</sub> (V) V <sub>DD</sub> (V)		TYP.	MAX.	
Minimum Data Retention Voltage	$V_{DR}$		_	2	_		٧
Data Retention Quiescent							
Current, IDD	MWS 5114-3				25	50	
	MWS 5114-2	2			25	50	μΑ
	MWS 5114-1			_	60	125	
Chip Deselect to Data Retention Time,	tcdr		5	300			
Recovery to Normal Operation Time,	<b>t</b> ec	_	5	300		·	ns
V <sub>DD</sub> to V <sub>DR</sub> Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	2	5	1	_		μs

<sup>•</sup> Typical values are for  $T_A = 25^{\circ}$  C and nominal  $V_{DD}$ .




Fig. 4 — Low  $V_{DD}$  data retention timing waveforms.




Fig. 5 - MWS5114 (1K x 4) minimum system (1K x 8).

# OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause  $V_{DD}$ — $V_{SS}$  to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{DD}$  nor less than  $V_{SS}$ . Input currents must not exceed 10 mA even when the power supply is off.


#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either V<sub>DD</sub> or V<sub>SS</sub>, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{DD}$  or  $V_{SS}$  may damage CMOS devices by exceeding the maximum device dissipation.

# MWS5114-1, MWS5114-2, MWS5114-3



Dimensions and pad layout for MWS5114H

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils  $(10^{-3} \text{ inch})$ .

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17 mm) larger in both dimensions.

#### ORDERING INFORMATION


RCA Memory device packages are identified by letters indicated in the following chart. When ordering a Memory device, it is important that the appropriate suffix letter be affixed to the type number of the device.

Package	Suffix Letter
Dual-in-Line Side-Brazed Ceramic	D
Dual-in-Line Plastic	E
Chip	Н

For example, a MWS5114-3 in a dual-in-line plastic package will be identified as the MWS5114E-3.

# 6805-Series LSI Products Technical Data

#### CDP65516



### **Objective Data**

# CMOS 2048-Word x 8-Bit Static Read-Only Memory

#### **Features**


- 2K x 8 CMOS ROM
- 3 to 6 volt supply
- Access time
   430 ns (5 V) CDP65516-43
   550 ns (5 V) CDP65516-55
- Low power dissipation
  15 mA maximum(active)
  30 μA maximum (standby)
- Directly compatible with muxed bus CMOS microprocessors
- Pins 13, 14, 16, and 17 are mask programmable
- MOTEL mask option also insures direct compatibility with many NMOS
- microprocessors

  Standard 18-pin package

The CDP65516 is a complementary MOS mask programmable byte organized read-only memory (ROM). The CDP65516 is organized as 2048 bytes of 8 bits, designed for use in multiplex bus systems. It is fabricated using silicon gate CMOS technology, which offers low-power operation from a single 5-volt supply.

The memory is compatible with CMOS microprocessors that share address and data lines. Compatibility is enhanced by pins 13, 14, 16, and 17 which give the user the versatility

of selecting the active levels of each. Pin 17 allows the user to choose active high, active low or a third option of programming which is termed the "MOTEL" mode. If this mode is selected by the user, it provides direct compatibility with the CDP6805E2 type microprocessor series. In the MOTEL operation the ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This unique operational feature makes the ROM an extremely versatile part.



	PIN NAMES
AQ0-AQ7	Address/Data Output
A8-A10	Address
М	Multiplex Address Strobe
	Chip Enable
	Chip Select
G	Data Strobe (Output Enable)

Fig. 1 - Block diagram.

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7	٧
Input Voltage	V <sub>in</sub>	-0.3 to +7	٧
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Nom	Max	Unit
Supply Voltage (V <sub>CC</sub> must be applied at least 100 μs before proper device operation is achieved)	Vcc	4.5	5	5.5	٧
Input High Voltage	VIH	V <sub>CC</sub> -2	-	5.5	٧
Input Low Voltage	VIL	- 0.3	_	0.8	٧

#### RECOMMENDED OPERATING CHARACTERISTICS

Characteristic	Symbol	CDP65516-43 CDP65516-55		CDP65516-43		Symbol CDP65516-43 CDP65516-55	Unit	Test Condition
	Symbol	Min	Max	Min	Max	01111	16st Condition	
Output High Voltage	Voн	Vcc-0.4 V		V <sub>CC</sub> - 0.4 V	_	V		
Source Current - 1.6 mA	VOH	VCC-0.4 V		VCC-0.4 V	-	• •		
Output Low Voltage	Vol	_ ,	0.4	_	0.4	v		
Sink Current +1.6 mA			0.1		0.,			
Supply Current (Operating)	ICC1	-	15	-	15	mA	$C_L = 130 \text{ pF}, V_{in} = V_{iH} \text{ to } V_{iL}$ $t_{CYC} = 1 \mu s$	
Supply Current (DC Active)	ICC2	-	100	-	100	μΑ	V <sub>in</sub> = V <sub>CC</sub> to GND	
Standby Current	ISB	-	30		- 50	μΑ	Vin = VCC to GND	
Input Leakage	lin	<b>– 1</b> 0	+ 10	- 10	+ 10	μΑ		
Output Leakage	lOL	- 10	+10	- 10	+10	μΑ		

#### **CAPACITANCE** (f = 1 MHz, $T_A = 25$ °C, periodically sampled rather than 100% tested.)

Characteristic	Symbol	Max	Unit
Input Capacitance	C <sub>in</sub>	5	pF
Output Capacitance	Cout	12.5	рF

#### AC OPERATING CONDITIONS AND CHARACTERISTICS

(Full operating voltage and temperature range unless otherwise noted.)

READ CYCLE

CL = 130 pF

Parameter		CDP65516-43		CDP65516-55		Unit
T diditiolo:	Symbol	Min	Max	Min	Max	Onit
Address Strobe Access Time	†MLDV	_	430	_	550	ns
Read Cycle Time	tмнмн	_	750	_	1.000	ns
Multiplex Address Strobe High to Multiplex Address Strobe Low (Pulse Width)	tMHML	150	-	175	-	ns
Data Strobe Low to Multiplex Address Strobe Low	tGLML	50	_	50	-	ns
Multiplex Address Strobe Low to Data Strobe High	tMLGH	100	-	160	-	ns
Address Valid to Multiplex Address Strobe Low	tAVML	50	-	50	_	ns
Chip Select Low to Multiplex Address Strobe Low	tSLML	50.	- 1	50	-	ns
Multiplex Address Strobe Low to Chip Select High	tMLSH	50	-	80	_	ns
Chip Enable Low/High to Multiplex Address Strobe Low		50 50	_	50 50	-	ns
Multiplex Address Strobe Low to Address Don't Care	†MLAX	50	- 1	80	-	ns
Data Strobe High to Data Valid	tGHDV	175	- 1	200	_	ns
Data Strobe Low to High-Z	tGLDZ	_	160		160	ns

#### CDP65516




Fig. 2 - Read cycle timing waveforms.

#### **Functional Description**

The 2K x 8 bit CMOS ROM (CDP65516) shares address and data lines and, therefore, is compatible with the majority of CMOS microprocessors in the industry. The package size is reduced from 24 pins for standard NMOS ROMs to 18 pins because of the multiplexed bus approach. The savings in package size and external bus lines adds up to tighter board packing density which is handy for battery-powered hand-carried CMOS Systems. This ROM is designed with the intention of having very low active as well as standby currents. The active power dissipation of 75 mW (at  $V_{\rm cc}=5$  V) add up to low power for battery operation. The typical access time of the ROM is 280 ns making it acceptable for operation with today's existing CMOS microprocessors.

An example of this operation is shown in Fig. 3. Shown is a typical connection with the CDP6805E2 CMOS microprocessor. The main difference between this system and competitive process is that the data strobe (DS) on the CDP6805E2 and the read bar ( $\overline{\text{RD}}$ ) on the competitive process both control the output of data from the ROM but are of opposite polarity. The 2K x 8 ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This is termed the MOTEL mode of operation. This unique operational feature makes the ROM an extremely versatile part. Further operational features are explained in the following section.

#### **Operational Features**

In order to operate in a multiplexed bus system the ROM latches, for one cycle, the address and chip-select input information on the trailing edge of address strobe (M) so the address signals can be taken off the bus.

Since they are latched, the address and chip-select signals have a setup and hold time referenced to the negative edge of address strobe. Address strobe has a minimum pulse

width requirement since the circuit is internally precharged during this time and is set up for the next cycle on the trailing edge of address strobe. Access time is measured from the negative edge of address strobe.

The part is equipped with a data strobe input (G) which controls the output of data onto the bus lines after the addresses are off the bus. The data strobe has three potential modes of operation which are programmable with the ROM array. The first mode is termed the MOTEL mode of operation. In this mode, the circuit can work with either the 6805 or 8085 type microprocessor series. The difference between the two series for a ROM peripheral is only the polarity of the data-strobe signal. Therefore, in the MOTEL mode the ROM recognizes the state of the data-strobe signal at the trailing edge of address strobe (requires a setup and hold time), latches the state into the circuit after address strobe, and turns on the data outputs when an opposite polarity signal appears on the data-strobe input. In this manner the data-strobe input can work with either polarity signal but that signal must toggle during a cycle to output data on the bus lines. If the data strobe remains at a dc level the outputs will remain off. The data-strobe input has two other programmable modes of operation and those are the standard static select modes (high or low) where a dc input not synchronous with the address strobe will turn the output on or off.

The chip-enable and chip-select inputs are all programmable with the ROM array to either a high or low select. The chip select acts as an additional address and is latched on the address-strobe trailing edge. On deselect the chip select merely turns off the output drivers acting as an output disable. It does not power down the chip. The chip-enable inputs, however, do put the chip in a power down standby mode but they are not latched with address strobe and must be maintained in a dc state for a full cycle.




Fig. 3 - Typical minimum system.

#### Introduction

CBUG05 is a debug monitor program written for the CDP6805E2 Microprocessor Unit and contained in the CDP65516 2K x 8 CMOS ROM. CBUG05 allows for rapid development and evaluation of hardware and 6805 Family type software, using memory and register examine/change commands as well as breakpoint and single instruction trace commands. CBUG05 also includes software to set

and display time, using an optional CDP6818 Real-Time Clock (RTC), and routines to punch and load an optional cassette interface. Fig. 2 shows a minimum system which only requires the MPU, ROM, keypad inputs and display output interfaces. Port A of the CDP6805E2 MPU is required to the I/O; however, Port B and all other CDP6805E2 MPU features remain available to the user. A possible expanded system is shown in Fig. 3.




Fig. 4 - Minimum CBUG05 system.

# **CDP65516**




Fig. 5 - Expanded CBUG05 system.

#### **DATA PROGRAMMING INSTRUCTIONS**

When a customer submits instructions for programming RCA custom ROMs, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

- Computer-Card Deck—use standard 80-column computer punch cards.
- Floppy Diskette—diskette information must be generated on an RCA CDP1800-series microprocessor development system.
- 3. Master Device a ROM, PROM, or EPROM that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

#### **COMPUTER-CARD METHOD**

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

#### TITLE CARD

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDP6 prefix, e.g., 5516
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis )
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number;
	the first deck should be numbered 01

#### **OPTION CARD**

Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	RCA device type, including CDP6 prefix, e.g., CDP65516
18-27	leave blank
28-31	Punch P or N per ROM Information Sheet
32-78	leave blank
79-80	Punch the deck number (the 2-digit number in
	columns 79-80 of the title card)

#### **DATA-FORMAT CARD**

Column No.	Data	
1-11	Punch the words DATA FORMAT	
12	leave blank	
13-15	Punch the letters HEX	
16	leave blank	
17-19	Punch POS	
20-78	leave blank	
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)	

#### CDP65516

#### **DATA PROGRAMMING INSTRUCTIONS (Cont'd)**

#### **DATA CARDS**


The data cards contain the hexadecimal data to be programmed into the ROM device.

Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

Column No.	Data	Column No.	Data
1-4	Punch the starting address	26-27	2 hex digits of 9th WORD
	in hexadecimal for the	28-29	2 hex digits of 10th WORD
	following data.*	30	Blank
5	Blank	31-32	2 hex digits of 11th WORD
6-7	2 hex digits of 1st WORD	33-34	2 hex digits of 12th WORD
8-9	2 hex digits of 2nd WORD	35	Blank
10	Blank	36-37	2 hex digits of 13th WORD
11-12	2 hex digits of 3rd WORD	38-39	2 hex digits of 14th WORD
13-14	2 hex digits of 4th WORD	40	Blank
15	Blank	41-42	2 hex digits of 15th WORD
16-17	2 hex digits of 5th WORD	43-44	2 hex digits of 16th WORD
18-19	2 hex digits of 6th WORD	45	Semicolon, blank if last card
20	Blank		
21-22	2 hex digits of 7th WORD	46-78	Blank
23-24	2 hex digits of 8th WORD	79-80	Punch 2 decimal digits
25	Blank		as in title card

<sup>\*</sup>The address block must be contiguous starting at an even-numbered address. Column 4 must be zero.

#### **OPTION DATA CARD**



92CL-35I88

F	ROM INFORMATION SHEET	T		
PTION LIST		•		
elect the options for your ROM from the formation. Select one in each section	he following list. A manufa	cturing mask	will be gener	ated from this
PROGRAMMABLE PIN OPTIO	NS			
	13 ( <del>S</del> )	Pin N 14 (M)	umber 16 (E)	17 (G)
Active High (1 or P)				
Active Low (1 or P)				
MOTEL (X)	-	_	_	
	28	29	30	31
		Column Number ( On Option Card)		
USTOMER INFORMATION				
Customer Name				
Address				
City	State			Zip
Phone ( )	Extension	on		
Contact Ms./Mr				
Customer Part No.				
ATTERN MEDIA				
□ EPROM				
☐ Card Deck				
☐ Other*				
*Other media require factory approval				

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

Signature\_\_\_\_

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — Vss to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

#### Output Short Circuits

Shorting of outputs to VDD, VCC, or Vss may damage CMOS devices by exceeding the maximum device dissipation.

# 

# **Objective Data**

# **CMOS 8-Bit Microprocessor**


#### **Hardware Features**

- Typical full speed operating power of 35 mW @ 5 V
- Typical WAIT mode power of 5 mW
- Typical STOP mode power of 25 μW
- 112 bytes of on-chip RAM
- 16 bidirectional I/O lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- Full external and timer interrupts
- Multiplexed address/data bus
- Master reset and power-on reset
- Capable of addressing up to 8K bytes of external memory
- Single 3- to 6-volt supply
- On-chip oscillator
- 40-pin dual-in-line package

The CDP6805E2 Microprocessor Unit (MPU) belongs to the CDP6805 Family of Microcomputers. This 8-bit fully static and expandable microprocessor contains a CPU, on-chip RAM, I/O, and TIMER. It is a low-power, low-cost processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor. The following are the major features of the CDP6805E2 MPU.

#### Software Features

- Similar to the MC6800
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Two power saving standby modes



#### MAXIMUM RATINGS (voltages referenced to $V_{SS}$ )

Ratings	Symbol	Value	Unit
Supply Voltage	V <sub>DD</sub>	-0.3 to +8.0	V
All Input Voltages Except OSC1	V <sub>in</sub>	V <sub>SS</sub> = 0.5 to V <sub>DD</sub> + 0.5	٧
Current Drain Per Pin Excluding VDD and VSS	ı	10	mA
Operating Temperature Range CDP6805E2 CDP6805E2C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to 70 - 40 to 85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

# DC ELECTRICAL CHARACTERISTICS 3.0 V ( $V_{DD} = 3.0 \text{ Vdc}$ , $V_{SS} = 0$ , $T_A = 0$ ° to 70°C, unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage I <sub>LOAD</sub> ≤ 10.0 μA	VOL	-	0.1	V
	Voн	V <sub>DD</sub> = 0.1		
Total Supply Current ( $C_L = 50 \text{ pF} - \text{no DC loads}$ ) $t_{CYC} = 5 \mu \text{s}$			,	
Run $(V_{IL} = 0.2 \text{ V}, V_{IH} = V_{DD} - 0.2 \text{ V})$	IDD		1.3	mA
Wait (Test Conditions - See Note Below)	IDD	-	200	μΑ
Stop (Test Conditions - See Note Below)	ססי		100	μΑ
Output High Voltage				
(I <sub>LOAD</sub> = 0.25 mA) A8-A12,B0-B7	Voн	2.7		V
(I <sub>LOAD</sub> = 0.1 mA) PA0-PA7, PB0-PB7	Voн	2.7	-	V
$(I_{LOAD} = 0.25 \text{ mA}) DS, AS, R/\overline{W}$	Voн	2.7		٧
Output Low Voltage				
$(I_{LOAD} = 0.25 \text{ mA}) \text{ A8-A12, B0-B7}$	VOL	-	0.3	V
(I <sub>LOAD</sub> = 0.25 mA) PA0-PA7, PB0-PB7	VOL	_	0.3	V
$(I_{LOAD} = 0.25 \text{ mA}) DS, AS, R/\overline{W}$	VOL	-	0.3	V
Input High Voltage				
PA0-PA7, PB0-PB7, B0-B7	ViH	2.1	-	V
TIMER, TRO, RESET	VIH	2.5		٧
OSC1	VIH	2.1		V
Input Low Voltage (All inputs)	VIL	-	0.5	V
Frequency of Operation				
Crystal	fosc	0.032	1.0	MHz
External Clock	fosc	DC	1.0	MHz
Input Current .				
RESET, IRQ, Timer, OSC1	lin	-	±1	μΑ
Three-State Output Leakage				
PA0-OA7, PB0-PB7, B0-B7	ITSL	_	± 10	μΑ
Capacitance				_
RESET, IRQ, Timer	C <sub>in</sub>		8.0	pF
Capacitance			40.0	
DS, AS, R/W, A8-A12, PA0-PA7, PB0-PB7, B0-B7	C <sub>out</sub>	_	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

 $V_{IL}$  = 0.2 V for PA0-PA7, PB0-PB7, and B0-B7.  $V_{IH}$  =  $V_{DD}$  - 0.2 V for  $\overline{RESET}$ ,  $\overline{IRQ}$ , and Timer.

OSC1 input is a squarewave from  $V_{SS} + 0.2 \text{ V}$  to  $V_{DD} - 0.2 \text{ V}$ .

OSC2 output load (including tester) is 35 pF maximum.

Wait mode  $I_{\mbox{\scriptsize DD}}$  is affected linearly by this capacitance.

#### **RCA CMOS LSI Products**

# **CDP6805E2**

DC ELECTRICAL CHARACTERISTICS 5.0 V (VDD = 5.0 Vdc ± 10%, VSS = 0, TA = 0° to 70°, unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage I <sub>I OAD</sub> ≤ 10.0 µA	VOL	-	0.1	V
2010	Voн	V <sub>DD</sub> = 0.1	-	, v
Total Supply Current ( $C_L = 130 \text{ pF} - \text{On Bus}$ , $C_L = 50 \text{ pF} - \text{On Ports}$ ,				
No DC Loads, $t_{CVC} = 1.0 \mu s$	IDD	-	10	mA
Run $(V_{IL} = 0.2 \text{ V}, V_{IH} = V_{DD} - 0.2 \text{ V})$				<u> </u>
Wait (Test Conditions — See Note Below)	IDD	-	1.5	mA
Stop (Test Conditions - See Note Below)	IDD		200	μΑ
Output High Voltage				
(I <sub>LOAD</sub> = 1.6 mA) A8-A12, B0-B7	Voн	4.1		V
(I <sub>LOAD</sub> = 0.36 mA) PA0-PA7, PB0-PB7	Voн	4.1	_	V
$(I_{LOAD} = 1.6 \text{ mA}) DS, AS, R/\overline{W}$	Voн	4.1		٧
Output Low Voltage				
$(I_{LOAD} = 1.6 \text{ mA}) \text{ A8-A12, B0-B7}$	VOL	-	0.4	v
(I <sub>LOAD</sub> = 1.6 mA) PA0-PA7, PB0-PB7	V <sub>OL</sub>	_	0.4	V
$(I_{LOAD} = 1.6 \text{ mA}) DS, AS, R/\overline{W}$	VOL	_	0.4	V
Input High Voltage				
PAO-PA7, PBO-PB7	VIH	VDD - 2.0	_	l v
TIMER, IRO, RESET	VIH	V <sub>DD</sub> - 0.8		V
OSC1	VIH	V <sub>DD</sub> - 1.5	_	V
Input Low Voltage (All Inputs)	VIL	_	0.8	V
Frequency of Operation				
Crystal	fosc	0.032	5.0	MHz
External Clock	fosc	DC	5.0	MHz
Input Current				
RESET, IRQ, Timer, OSC1	lin	-	±1	μΑ
Three-State Output Leakage				
PAO-PA7, PBO-PB7, B0-B7	ITSI	-	± 10	μΑ
Capacitance				
RESET, IRQ, Timer	C <sub>in</sub>	_	8.0	pF
Capacitance				
DS, AS, R/W, A8-A12, PA0-PA7, PB0-PB7, B0-B7	C <sub>out</sub>	-	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

 $V_{IL} = 0.2 \text{ V}$  for PA0-PA7, PB0-PB7, and B0-B7.

 $V_{IH} = V_{DD} - 0.2 \text{ V for } \overline{\text{RESET, } \overline{\text{IRO}}}$ , and Timer. OSC1 input is a squarewave from  $V_{SS} + 0.2 \text{ V to } V_{DD} = 0.2 \text{ V}$ .

OSC2 output load (including tester) is 35 pF maximum.

Wait mode ( $I_{\mbox{DD}}$ ) is affected linearly by this capacitance.

DC ELECTRICAL CHARACTERISTICS 5.0 V (VDD = 5.0 Vdc ± 10%, VSS = 0, TA = 0° to 70°, unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage I <sub>LOAD</sub> ≤ 10.0 μA	VOL	-	0.1	V
Contract con	∨он	V <sub>DD</sub> = 0.1	_	V
Total Supply Current ( $C_L = 130 \text{ pF} - \text{On Bus}$ , $C_L = 50 \text{ pF} - \text{On Ports}$ ,				
No DC Loads, $t_{CYC} = 1.0 \mu s$	IDD	1 - 1	10	mA
Run ( $V_{IL} = 0.2 \text{ V}, V_{IH} = V_{DD} - 0.2 \text{ V}$ )				
Wait (Test Conditions - See Note Below)	IDD		1.5	mA
Stop (Test Conditions - See Note Below)	IDD		200	μΑ
Output High Voltage				
(I <sub>LOAD</sub> = 1.6 mA) A8-A12, B0-B7	∨он	4.1		V
(I <sub>LOAD</sub> = 0.36 mA) PA0-PA7, PB0-PB7	∨он	4.1	_	V
$(I_{LOAD} = 1.6 \text{ mA}) DS, AS, R/\overline{W}$	Voн	4.1	-	٧
Output Low Voltage				
(I <sub>LOAD</sub> = 1.6 mA) A8-A12, B0-B7	Vol	-	. 0.4	V
(I <sub>LOAD</sub> = 1.6 mA) PA0-PA7, PB0-PB7	VOL	_	0.4	V
$(I_{LOAD} = 1.6 \text{ mA}) DS, AS, R/\overline{W}$	VOL		0.4	V
Input High Voltage				
PAO-PA7, PBO-PB7	VIH	V <sub>DD</sub> - 2.0	_	V
TIMER, IRO, RESET	ViH	V <sub>DD</sub> = 0.8	_	V
OSC1	VIH	V <sub>DD</sub> – 1.5		V
Input Low Voltage (All Inputs)	VIL	-	0.8	V
Frequency of Operation				
Crystal	fosc	0.032	5.0	МН
External Clock	fosc	DC	5.0	МН
Input Current				
RESET, IRQ, Timer, OSC1	lin	-	± 1	μΑ
Three-State Output Leakage				
PA0-PA7, PB0-PB7, B0-B7	ITSI	-	± 10	μΑ
Capacitance				
RESET, IRQ, Timer	C <sub>in</sub>	_	8.0	pF
Capacitance				
DS, AS, R/ <del>W</del> , A8-A12, PA0-PA7, PB0-PB7, B0-B7	Cout	-	12.0	pF

NOTE: Test conditions for Quiescent Current Values are:

Port A and B programmed as inputs.

 $\begin{aligned} &V_{IL} = 0.2 \text{ V for PA0-PA7, PB0-PB7, and B0-B7.} \\ &V_{IH} = V_{DD} \ - \ 0.2 \text{ V for } \overline{\text{RESET, }} \overline{\text{IRQ, and }} \end{aligned}$ 


OSC1 input is a squarewave from V<sub>SS</sub>+0.2 V to V<sub>DD</sub> = 0.2 V. OSC2 output load (including tester) is 35 pF maximum.

Wait mode (IDD) is affected linearly by this capacitance.

TABLE 1 — CONTROL TIMING ( $V_{SS} = 0$ ,  $T_A = 0$ ° to 70°C)

			DD=3 V SC=1 MH	łz		=5 V ± SC = 5 MI		
Characteristics	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
I/O Port Timing — Input Setup Time (Figure 3)	tPVASL.	500	-	-	250		_	ns
Input Hold Time (Figure 3)	TASLPX	100	_		100	-	_	ns
Output Delay Time (Figure 3)	†ASLPV	-	_	0	-	-	0	ns
Interrupt Setup Time (Figure 6)	tILASL	2	_	_	0.4	. —	-	μS
Crystal Oscillator Startup Time (Figure 5)	toxov	-	30	300	-	15	100	ms
Wait Recovery Startup Time (Figure 7)	tIVASH	_	_	10	_		2	μS
Stop Recovery Startup Time (Crystal Oscillator) (Figure 8)	tILASH	-	30	300		15	100	ms
Required Interrupt Release (Figure 6)	<sup>t</sup> DSLIH	_	_	5	_	T -	1.0	μ\$
Timer Pulse Width (Figure 7)	tTH, tTL	0.5	_	_	0.5		_	tcvc
Reset Pulse Width (Figure 5)	tRL	5.2	_	_	1.05	_	-	μS
Timer Period (Figure 7)	tTLTL	1.0	l –	_	1.0			tcvc
Interrupt Pulse Width Low (Figure 16)	tILIH	1.0	T -	_	1.0	-	_	tcyc
Interrupt Pulse Period (Figure 16)	t L L	*	_	-	*	1 -	-	tcyc
Oscillator Cycle Period (1/5 of t <sub>cyc</sub> )	tOLOL	1000	T -	_	200	_	-	ms
OSC1 Pulse Width High	tOH	350			75	-	_	ns
OSC1 Pulse Width Low	tOL	350	_		75		_	ns

<sup>\*</sup>The minimum period tilli should not be less than the number of t<sub>CYC</sub> cycles it takes to execute the interrupt service routine plus 20 t<sub>CYC</sub> cycles.







Fig. 2 - Equivalent test-load circuits.

 $(V_{LOW} = 0.8 \text{ V}, V_{HIGH} = V_{DD} - 2^{l}V, |V_{DD} = 5^{l} \pm 10\%$ Temp = 0° to 70°C, C<sub>L</sub> on Port = 50 pF, f<sub>OSC</sub> = 5 MHz)



<sup>\*</sup>The address strobe of the first cycle of the next instruction as shown in Table 11.

Fig. 3 - I/O port timing waveforms.


TABLE 2 - BUS TIMING ( $T_A = 0^{\circ}$  to  $70^{\circ}$ C,  $V_{SS} = 0$  V) See Figure 4


Num	Characteristics		f <sub>OSC</sub> = 1 MHz, V <sub>DD</sub> = 3 V 50 pF Load		fOSC=5 MHz VDD=5 V ± 10%,   1 TTL and 130 pF Load		Unit
			Min	Max	Min	Max	
1	Cycle Time	tcyc	5000	DC	1000	DC	ns
2	Pulse Width, DS Low	PWEL	2800	-	560	_	ns
3	Pulse Width, DS High or RD, WR, Low	PWEH	1800	_	375	_	ns
4	Clock Transition	t <sub>r</sub> , t <sub>f</sub>	1	100	1	30	ns
8	R/W Hold	tRWH	10	1	10		ns
9	Non-Muxed Address Hold	tAH	800	-	100		ns
11	R/W Delay from DS Fall	tAD	. –	500	-	300	ns
16	Non-Muxed Address Delay from AS Rise	tADH	0	200	0	100	ns
17	MPU Read Data Setup	<sup>t</sup> DSR	200	-	115	-	ns
18	Read Data Hold	tDHR	0	1000	0	160	ns
19	MPU Data Delay, Write	tDDW	-	0	_	120	ns
21	Write Data Hold	tDHW	800	_	55	-	ns
23	Muxed Address Delay from AS Rise	tBHD	0	250	0	120	ns
24	Muxed Address Valid to AS Fall	tASL	600	-	55	-	ns
25	Muxed Address Hold	tAHL	250	750	60	180	ns
26	Delay DS Fall to AS Rise	tASD	800	-	160		ns
27	Pulse Width, AS High	PWASH	850	_	175	-	ns
28	Delay, AS Fall to DS Rise	†ASED	800	-	160	-	ns

RCA CMOS LSI Products
CDP6805E2


Fig. 4 - Bus timing waveforms.

 $<sup>\</sup>star$  V<sub>HIGH</sub> = 2 V, V<sub>LOW</sub> = 0 5 V for V<sub>DD</sub> = 3 V V<sub>HIGH</sub> = V<sub>DD</sub> - 2 V, V<sub>LOW</sub> = 0 8 V for V<sub>DD</sub> = 5 V  $\pm$  10%





Oscillator Waveform



#### Crystal Parameters Representative Frequencies

	5 MHz	4 MHz	1 MHz
RS max	50Ω	75Ω	400Ω
CO	8 pF	7 pF	5 pF
C1	0.02 pF	0.012 pF	0.008 pF
Q	50 k	40 k	30 k
Cosc <sub>1</sub>	15-30 pF	15-30 pF	15-40 pF
C <sub>OSC2</sub>	15-25 pF	15-25 pF	15-30 pF





Fig. 5 - Power-on reset and reset timing waveforms.



<sup>\*</sup>tDSLIH - The interrupting device must release the IRQ line within this time to prevent subsequent recognition of the same interrupt






Fig. 7 - Timer interrupt after WAIT instruction timing waveforms.




Fig. 8 - Interrupt recovery from STOP instruction timing waveforms.

<sup>\*</sup>Represents the internal gating of the OSC1 input pin. 
\*\*  $^{\text{toyc}}$  is one instruction cycle (for fOSC=5 MHz,  $^{\text{toyc}}$  = 1  $^{\mu}$ s)

#### **FUNCTIONAL PIN DESCRIPTION**

**VDD and VSS** - VDD and VSS provide power to the chip. VDD provides power and VSS is ground.

 $\overline{\text{IRQ}}$  (Maskable Interrupt Request) —  $\overline{\text{IRQ}}$  is a level-sensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. IF  $\overline{\text{IRQ}}$  is low and the interrupt mask bit (I-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the  $\overline{\text{IRQ}}$  line (see Interrupt Section for more details).  $\overline{\text{IRQ}}$  requires an external resistor to VDD for "Wire OR" operation.

**RESET** – The RESET input is not required for start-up but can be used to reset the MPU's internal state and provide an orderly software start-up procedure. Refer to the RESET section for a detailed description.

**TIMER** – The TIMER input is used for clocking the onchip timer. Refer to TIMER section for a detailed description.

AS (Address Strobe) — Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8-bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130 pF and is available at fosc +5 when the MPU is not in the WAIT or STOP states.

DS (Data Strobe) — This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL load and

130 pF. DS is a continuous signal at  $f_{OSC}$  +5 when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.

 $R/\overline{W}$  (Read/Write) — The  $R/\overline{W}$  output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe (R/W low=processor write; R/W high=processor read). The R/W output is capable of driving one standard TTL load and 130 pF. The normal standby state is Read (high).

**A8-A12 (High Order Address Lines)** — The A8-A12 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130 pF.

**B0-B7** (Address/Data Bus) — The B0-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the  $R/\overline{W}$  pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130 pF.

OSC1, OSC2 – The CDP6805E2 provides for two types of oscillator inputs — crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be connected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by fOSC. The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz.




Fig. 9 - OSC1 to bus transitions timing waveforms.

**Crystal** — The circuit shown in Figure 5 is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the electrical characteristics table. An external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

**External Clock** — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 10.

FIGURE 10 - EXTERNAL CLOCK CONNECTION






Fig. 10 - External clock connection.

LI (Load Instruction) — This output is used to indicate that a fetch of the next opcode is in progress. LI remains low dur ing an External or Timer interrupt. The LI output is only used for certain debugging and test systems. For normal operations this pin is not connected. The LI output is capable of driving one standard TTL load and 50 pF. This signal overlaps Data Strobe.

PA0-PA7 - These eight pins constitute Input/Output Port A. Each line is individually programmed to be either an input or output under software control via its Data Direction Register as shown below. An I/O pin is programmed as an output when the corresponding DDR bit is set to a "1," and as an input when it is set to a "0". In the output mode the bits are latched and appear on the corresponding output pins. An MPU read of the port bits programmed as outputs reflect the last value written to that location. When programmed as an input, the input data bit(s) are not latched. An MPU read of the port bits programmed as inputs reflects the current status of the corresponding input pins. The Read/Write port timing is shown in Figure 3. See typical I/O Port Circuitry in Figure 11. During a Power-On Reset or external RESET all lines are configured as inputs (zero in Data Direction Register). The output port register is not initialized by reset. The TTL compatible three-state output buffers are capable of driving one standard TTL load and 50 pF. The DDR is a read/write register.

**PB0-PB7** — These eight pins interface to Input/Output Port B. Refer to PA0-PA7 description for details of operation.








Fig. 11 - Typical I/O port circuitry.

TABLE 3 - I/O PIN FUNCTIONS

	R/W	DDR	I/O Pin Functions		
	0 0		The I/O pin is in input mode. Data is written into the output data latch.		
			Data is written into the output data latch and output to the I/O pin.		
Ì	1	0	The state of the I/O pin is read.		
	1	1	The I/O pin is in an output mode. The output data latch is read.		

#### MEMORY ADDRESSING

The CDP6805E2 is capable of addressing 8192 bytes of memory and I/O registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on-chip locations is repeated on the external bus to permit off-chip memory to duplicate the content of on-chip memory. Program reads to on-chip locations also appear on the external bus, but the MPU accepts data only from the addressed on-chip location. Any read data appearing on the input bus is ignored.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power up, the stack pointer is set to \$7F and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the I/O portion of the lower 128 bytes of memory space, as shown

in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF of the external address space are reserved for interrupt and reset vectors (see Figure 12).

#### REGISTERS

The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

**ACCUMULATOR (A)** — This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

INDEX REGISTER (X) — The X register is an 8-bit register which is used during the indexed modes of addressing. If provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.

**PROGRAM COUNTER (PC)** — The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.




Fig. 12 - Address map.





Fig. 13 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 14 - Stacking order.

STACK POINTER (SP) — The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001. They are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

**CONDITION CODE REGISTER (CC)** — The condition code register is a 5-bit register in which each bit is used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action

taken as a result of their state. Each of the five bits is explained below.

**Half Carry Bit (H)** — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in Binary Coded Decimal addition subroutines.

Interrupt Mask Bit (I) — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and will be processed when the I-bit is next cleared.

**Negative Bit (N)** — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

**Zero Bit (Z)** — When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

**Carry Bit (C)** — The C-bit is set when a carry or a borrow out of the ALU occurs during an arithmetic instruction. The C-bit is also modified during bit test, shift, rotate, and branch types of instruction.

#### RESETS

The CDP6805E2 has two reset modes: an active low external reset pin  $(\overline{\text{RESET}})$  and a Power-On Reset function; refer to Figure 5.

RESET (Pin #1) — The RESET input pin is used to reset the MPU and provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one t<sub>CyC</sub>. The RESET pin is provided with a Schmitt Trigger to improve its noise immunity capability.

**Power-On Reset** — The Power-on Reset occurs when a positive transition is detected on VDD. The Power-on Reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a 1920  $t_{\rm CVC}$  delay from the time of the first oscillator operation. If the external reset pin is low at the end of the 1920  $t_{\rm CVC}$  time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (bit 7) is cleared to a "0".
- Timer control register interrupt mask bit (bit 6) is set to a "1".
- All data direction register bits are cleared to a "0" (inputs).
- Stack pointer is set to \$007F.
- The address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports) the timer, etc., are not cleared by the reset conditions.

#### **INTERRUPTS**

The CDP6805E2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt) and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 14 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 15 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:

RESET→ \*→ External Interrupt → Timer Interrupt

**TIMER INTERRUPT** — If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt

\*Any current instruction including SWI.


mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I-bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9. The contents of \$1FF6 and \$1FF7 specify the service routine. Also, software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

EXTERNAL INTERRUPT - If the interrupt mask bit of the condition code register is cleared and the external interrupt pin IRQ is "low," then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. The interrupt logic recognizes both a "wire ORed" level and pulses on the external interrupt line. Figure 16 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the IRQ remains low, then the next interrupt is recognized. The second method is single pulses on the interrupt line spaced far enough apart to be service. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t<sub>ILIL</sub>) is obtained by adding 20 instruction cycles (one cycle t<sub>CVC</sub>=5/fOSC) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 6.

**SOFTWARE INTERRUPT (SWI)** — The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 15 for Interrupt and Instruction Processing Flowchart.


The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are RESET, STOP, WAIT.


RESET — The RESET input pin and the internal Power-on Reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF. The interrupt mask of the condition code register is also set. Refer to RESET section for details.




<sup>\*</sup>NOTE: The clear of TCR bit 7 must be accomplished with software.

Fig. 15 - Interrupt and instruction processing flowchart.







#### Pulse Condition

The minimum pulse width ( $t_{ILIH}$ ) is one  $t_{CVC}$ . The period  $t_{ILIL}$  should not be less than the number of  $t_{CVC}$  cycles it takes to execute the interrupt service routine plus 20  $t_{CVC}$  cycles.

Fig. 16 - External interrupt.

 ${\bf STOP}$  — The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the R/W line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.




Fig. 17 - Stop function flowchart.

**WAIT** — The WAIT instruction places the MC146805E2 in a low power consumption mode, but the WAIT mode con-

sumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit; refer to Figure 18. Thus, all internal processing is halted except the Timer which is allowed to count in a normal sequence. The  $R/\overline{W}$  line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

#### **TIMER**

The MPU timer contains a single 8-bit software programmable counter with 7-bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the 1-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 the WAIT mode.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6=1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all "0's" by the write operation into TCR when bit 3 of the written data equals 1, which allows for truncation-free counting.

The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the TIMER CONTROL REGISTER section.

Timer Input Mode 1 — If TCR4 and TCR5 are both programmed to a "0", the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well




Fig. 18 - Wait function flowchart.


as a reference in frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during a WAIT instruction. During a WAIT instruction the AS pin goes to a low state but the internal clock to the Timer continues to run at its normal rate.

Timer Input Mode 2 — With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the Timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is  $\pm 1$  clock and therefore accuracy improves with longer input pulse widths.

Timer Input Mode 3 - If TCR4 = 0 and TCR5 = 1, then all inputs to the Timer are disabled.

Timer Input Mode 4 — If TCR4=1 and TCR5=1, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The external Timer pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

Figure 19 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to \$FO.



#### NOTES:

- 1. Prescaler and 8-bit counter are clocked falling edge of the internal clock (AS) or external input.
- 2. Counter is written to during Data Strobe (DS) and counts down continuously.

Fig. 19 - Timer block diagram.

#### Timer Control Register (TCR)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are Read/Write bits.

TCR7 — Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 Set whenever the counter decrements to zero, or under program control.
- Cleared on external reset, power-on reset, STOP instruction, or program control.

**TCR6** — Timer interrupt mask bit: when this bit is a logic "1" it inhibits the timer interrupt to the processor.

- 1 Set on external reset, power-on reset, STOP instruction, or program control.
- 0 Cleared under program control.

**TCR5** — External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 Select external clock source.
- 0 Select internal clock source (AS).

TCR4 — External enable bit: control bit used to enable the external timer pin. (Unaffected by RESET.)

- 1 Enable external timer pin.
- 0 Disable external timer pin.

TCR5 TCR4

0	0	Internal clock (AS) to Timer
0		AND of internal clock (AS) and TIMER pin to Timer
1	.0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 19 for Logic Representation.

TCR3 — Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a "0." (Unaffected by RESET.)

TCR2, TCR1, TCR0 — Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by  $\overline{\text{RESET}}$ .)

Prescaler				
TCR2	TCR1	TCR0	Result	
0	0	0	+1	
0	0	1	+ 2	
0	1	0	+4	
0	1	1	÷8	
1	0	0	+ 16	
1	0	1 .	+ 32	
1	1	0	÷ 64	
1	1	1	+ 128	

#### **INSTRUCTION SET**

The MPU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

**REGISTER/MEMORY INSTRUCTIONS** — Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

**READ/MODIFY/WRITE INSTRUCTIONS** — These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 5.

**BRANCH INSTRUCTIONS** — This set of instructions branches if a particular condition is met, otherwise no operation is performed. Branch instructions are two byte instructions. Refer to Table 6.

BIT MANIPULATION INSTRUCTIONS — The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 7 for instruction cycle timing.

**CONTROL INSTRUCTIONS** — These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8 for instruction cycle timing.

**ALPHABETICAL LISTING** — The complete instruction set is given in alphabetical order in Table 9.

**OPCODE MAP SUMMARY** — Table 10 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MPU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two byte

direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 9 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.

The term "Effective Address" or EA is used in describing the various addressing modes, which is defined as the address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

Inherent — In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

Immediate — In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1$$
;  $PC \leftarrow PC + 2$ 

**Direct** — In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and up to 128 bytes of off-chip ROM. Direct addressing is efficient in both memory and speed.

$$\begin{split} EA = & (PC+1); \ PC \leftarrow PC + 2 \\ Address \ Bus \ High \leftarrow 0; \ Address \ Bus \ Low \leftarrow (PC+1) \end{split}$$

**Extended** — In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction. When using the CDP6805 assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3$$
Address Bus High \(\therefore\) (PC + 1); Address Bus Low \(\therefore\) (PC + 2)

Indexed, No-Offset — In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

$$EA = X$$
;  $PC \leftarrow PC + 1$   
Address Bus High  $\leftarrow 0$ ; Address Bus Low  $\leftarrow X$ 

TABLE 4 -	REGISTER/MEMORY	INSTRUCTIONS

		Addressing Modes																	
		Immediate			Direct			Extended			Indexed (No Offset)			Indexed (8-Bit Offset)			(16	Indexed Bit Offs	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	_	_	_	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	_	-	_	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	ВВ	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	В0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	ВА	2	3	CA	3	4	FA	1	. 3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	С8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX .	A3	2	2	В3	2	3.	С3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)-	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	_	_	_	вс	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR		_	-	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

#### TABLE 5 - READ/MODIEY/WRITE INSTRUCTIONS

			· IA	BLE 5 -	READ/	MODIFY	WRITE	INSTRU	CHONS							
									Addressi	ng Mode:	6					
		Inherent (A)			Inherent (X)			Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1.	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5

TABLE 6 - BRANCH INSTRUCTIONS

		Relative Addressing Mode							
Function	Mnemonic	Op Code	# Bytes	# Cycles					
Branch Always	BRA	20	2	3					
Branch Never	BRN	21	2	3					
Branch IFF Higher	вні	22	2	3					
Branch IFF Lower or Same	BLS	23	2	3 .					
Branch IFF Carry Clear	BCC	24	2	3					
(Branch IFF Higher or Same)	(BHS)	24	2	3					
Branch IFF Carry Set	BCS	25	2	3					
(Branch IFF Lower)	(BLO)	25	2	3					
Branch IFF Not Equal	BNE	26	2	3					
Branch IFF Equal	BEQ	27	2	3					
Branch IFF Half Carry Clear	BHCC	28	2	3					
Branch IFF Half Carry Set	BHCS	29	2	3					
Branch IFF Plus	BPL	2A	2	3					
Branch IFF Minus	ВМІ	2B	2	3					
Branch IFF Interrupt Mask Bit is Clear	ВМС	2C	2	3.					
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3					
Branch IFF Interrupt Line is Low	BIL	2E .	2	3					
Branch IFF Interrupt Line is High	BIH	2F	2	3					
Branch to Subroutine	BSR	AD	2	6					

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

		Addressing Modes										
		Bi	t Set/Cle	Bit To	Test and Branch							
Function	Mnemonic	Op # # Code Bytes Cycles		Op Code	# Bytes	# Cycles						
Branch IFF Bit n is Set	BRSET n (n = 07)	_			2•n	3	5					
Branch IFF Bit n is Clear	BRCLR n (n = 07)	-	-		01 + 2•n	3	5					
Set Bit n	BSET n (n = 07)	10 + 2•n	2	5	_	_						
Clear Bit n	BCLR n (n = 07)	11 + 2•n	2	5	-	-						

TABLE 8 — CONTROL INSTRUCTIONS

			Inherent	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2

TABLE 9 - INSTRUCTION SET

	Addressing Modes													Condition Cod					
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	ı	N	z	T				
ADC		×	×	×		×	Х	×	0.00.		Λ	•	Λ	Λ	1				
ADD		X	X	X		X	X	X	<del> </del>		Λ	•	Λ						
AND		X	Х	X		X	Х	Х			•	•	٨	Λ	•				
ASL	Х		Х			Х	Х				•	•	Λ						
ASR	Х		X			X	X				•	•	Λ						
BCC					Х						•	•	•						
BCLR									Х		•	•	•	•					
BCS					X			L	·		•	•	•	•	_				
BEQ					X						•	•	•	:					
BHCS		<del></del>			X						•	•	•	1					
BHI			<del> </del>		- x			<del> </del>	<del>                                     </del>		•	•	•	-					
BHS			<del></del>		x	<del> </del>			<del> </del>		•	•	•	•					
BIH					X			<b></b>	<b></b>		•	•	•	•					
BIL					X						•	•	•		•				
BIT		X	X	X		X	X	×			•	•	Λ	Λ	•				
BLO					Х						•	•	•	•	•				
BLS					Х						•	•	•	•					
BMC					X						•	•	•						
BMI					Х						•	•	•	•					
BMS					Х						•	•	•	•					
BNE					X						•	•	•	•					
BPL					X			ļ	<b></b>		•	•	•	•					
BRA BRN				ļ	X			ļ			•	•	•	-					
BRCLR					_ X			ļ	ļ	X	•	-	•	-					
BRSET				<del> </del>	ļ			<del> </del>	<del> </del>	- x	•	•	•	•					
BSET									X		•	-	•	•					
BSR					×				<del> -^-</del>		•	•	•	•					
CLC	X	l	<del></del>	<del> </del>					-		•	•	•	•					
CLI	X								1		•	0	•						
CLR	X		X			X	X				•	•	0	1	•				
CMP		Х	X	X		X	X	X			•	•	Λ	Λ	Λ				
сом	, <b>X</b>	•	X			X	. X				•	•	Λ						
CPX		X	X	X		X	X	X			•	•	Λ						
DEC	X		X			X	Х				•	•	Λ						
EOR		X	X	X		X	X	Х	ļ		•	•	Λ						
INC	X		X			X	X	<b></b>	-		•	•	Λ	A					
JMP JSR			X	×		X	X	X	<del> </del>	<u> </u>		•	•						
LDA		X	<del>-</del> x	×	ļ	×	×	- x			•	•	Λ						
LDX		- x	x,	x		<del>-</del> -	- <del>x</del>	1 - x	<del> </del>		•	•	A						
LSL	X		X	· ^		×	X	<del>  ^</del>	<del> </del>		•	•	A						
LSR	X		x			×	×		<del>                                     </del>	<del> </del>	•	•	Ö	Λ					
NEG	X		X		<del> </del>	X	X	<del>                                     </del>	<del>                                     </del>	<b></b>	•	•	Λ						
NOP	X										•	•	•						
ORA		X	X	X		X	X	X			•	•	Λ						
ROL	X		X			X	X				•	•	Λ						
ROR	X		X		,	X	Х				•	•	Λ						
RSP	X										•	•	•	•	•				
RTI	X								<u> </u>		?	?	?	1?	1?				
RTS	X	<del></del>	ļ	ļ		ļ		<del></del>			•	•	•						
SBC	x	X	X	X		X	X	X	<del> </del>		•	•	Λ						
SEC SEI	X	-						<del></del>			-	1							
STA			X'	X		X	×	×	+		•	•							
STOP	Х		<del> </del>	<u> </u>	<del> </del>	t^-	<del> </del>	<del>  ^</del> -	<del> </del>	<del> </del>	-	0							
STX		<del></del>	×	X	<del> </del>	×	X	×	<del> </del>	<del> </del>	•	ĕ							
SUB		×	<del>                                     </del>	<del></del>	<del></del>	x -	x	X	<del>                                     </del>	<b> </b>	•	•							
SWI	X		<del>  ^</del>	<del>                                     </del>	<del>                                     </del>	<del>                                     </del>	<u> </u>	<del>  ``</del>	t	<b> </b>	•	1							
TAX	X		<del> </del>				<b> </b>	<del> </del>	<b>†</b>		•	•	•						
TST	X		X			X	Х				•	•							
				T	1		1	T	T	I	•	•							
TXA WAIT	X				l	i	1	1			•	0							

Condition Code Symbols

- H Half Carry (From Bit 3) Interrupt Mask N Negative (Sign Bit) Z Zero C Carry/Borrow


- Λ Test and Set if True. Cleared Otherwise.
   Not Affected
- Not AffectedLoad CC Register From StackClearedSet

Γ	Bit Ma	nipulation	on Branch Read/Modify/Write						Con	itrol	1		Regist	er/Memory			
	BTB	BSC	REL	DIR	INH(A)	INH(X)	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
Low Hi	0000	0001	0010	3 0011	0100	5 0101	6 0110	7 0111	8 1000	9 1001	1010	. B 1011	1100	1101	1110	1111	Hi
0000	BRSETO 3 BTB	BSETO 5 2 BSC	BRA 2 REL	NEG DIR	NEGA 1 INH	NEGX 1 INH	NEG 6	NEG 1 IX	RTI I INH		SUB 2 2 IMM	SUB 3 2 DIR		SUB 5	SUB 1X1	SUB 3	0
1 0001	BRCLRO 3 BTB	BCLRO 5	BRN 3						RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	CMP 3 1X2	CMP 1X1	CMP IX	1 0001
2 0010	BRSET1	BSET1 SEC	BHI 2 REL	5	-	3		5	10		SBC 2	SBC 3	SBC 3 EXT	SBC 5	SBC 4	SBC 3	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 SEC	BLS REL	COM DIR	COMA 1 INH 3	COMX 3	COM 6 1X1 6	COM	SWI 1 INH		CPX 2 IMM	CPX DIR	CPX 3 EXT	CPX 3	CPX 2 1X1	CPX 3	3 0011
0100	BRSET2	BSET2 BSC	BCC REL	LSR DIR	LSRA 1 INH	LSRX 1 INH	LSR 2 IX1	LSR			· AND 2	AND DIR	AND 3 EXT	AND 3	AND 2 1X1	AND IX	4 0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS REL	5	3	3	6	5			BIT 2	BIT DIR	BIT 3 EXT	BIT 3 IX2	BIT 2 1X1	BIT IX	5 0101
6 0110	BRSET3	BSET3	BNE REL	ROR DIR	RORA 1 INH 3	RORX INH	ROR IX1	ROR X		• 3	LDA 2 IMM	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA 2 1X1 5	LDA X	6 0110
7 0111	BRCLR3 3 BTB	BCLR3	BEQ REL	ASR DIR	ASRA 1 INH 3	ASRX 1 INH	ASR 2 IX1	ASR IX		TAX 7	3	STA 2 DIR	STA 3 EXT	STA 3 1X2	STA X1	STA 1X	7 0111
1000	BRSET4 3 BTB	BSET4 2 BSC	BHCC REL	LSL DIR	LSLA 1 INH	LSLX INH	LSL	LSL 1 IX		CLC	EOR 2	EOR DIR	EOR	EOR	EOR 1X1	EOR 1	1000
9 1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL DIR	ROLA INH	ROLX NH	ROL IX1	ROL 1		SEC 1 INH	ADC 2 IMM	ADC DIR	ADC 3 EXT	ADC 3 IX2	ADC 1X1	ADC	9 1001
A 1010	BRSET5 3 BTB	BSET5 2 BSC	BPL REL	DEC DIR	DECA INH	DECX 1 INH	DEC 1X1	DEC 1 IX		CLI INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA 3 IX2	ORA 1X1	ORA 1X	A 1010
B 1011	BRCLR5 3 BTB 5	BCLR5 2 BSC 5	BMI 2 REL 3	5	3	3	6	5		SEI 1 INH 2	ADD 1MM	ADD DIR	ADD 3 EXT	ADD 3 IX2	ADD 1X1	ADD 1X	B 1011
1100	BRSET6 3 BTB 5	BSET6 2 BSC 5	BMC 2 REL 3	INC 2 DIR 4	INCA 1 INH 3	INCX 1 INH 3	INC 2 1X1	INC 1 IX		RSP 1 INH	6	JMP 2 DIR 5	JMP 3 EXT	JMP 3 IX2	JMP 2  X1 6	JMP 1 13 5	1100
D 1101	BRCLR6 3 BTB 5	BCLR6 2 BSC 5	BMS 2 REL 3	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	TST 2 IX1	TST IX	2	NOP 1	BSR 2 REL	JSR 2 DIR	JSR 3 EXT	JSR	JSR 2 1X1	JSR 1 1X	D 1101
1110	BRSET7 3 BTB 5	BSET7 2 BSC 5	BIL REL	5	3	3	. 6	5	STOP 1 INH	2	LDX 2 IMM	LDX 2 DIR 4	LDX 3 EXT 5	6	LDX 2  X1 5	LDX 1X	E 111C
F 1111	BRCLR7 3 BTB	BCLR7 2 BSC	BIH 2 REL	CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	CLR 2 IX1	CLR IX	WAIT 1	TXA 1 INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX IX1	STX ix	F 1111

#### Abbreviations for Address Modes

INH Inherent IMM Immediate DIR Direct **EXT** Extended REL Relative **BSC** Bit Set/Clear BTB Bit Test and Branch IX Indexed (No Offset) IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset

**CMOS Versions Only** 



Indexed, 8-bit Offset — Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m-th element in an n element table. All instructions are two bytes. The contents of the index register (X) is not changed. The contents of (PC+1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1); PC \leftarrow PC + 2$$
 Address Bus High — K; Address Bus Low — X + (PC + 1) Where: K = The carry from the addition of X + (PC + 1)

Indexed, 16-Bit Offset — In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the assembler determines the most refficient form of indexed offset — 8 or 16 bit. The content of the index register is not changed.

Where: K = The carry from the addition of X + (PC + 2)

**Relative** — Relative addressing is only used in branch instructions. In relative addressing the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to see if it

is within the span of the branch.

$$EA = PC + 2 + (PC + 1)$$
;  $PC \leftarrow EA$  if branch taken;  
otherwise  $PC \leftarrow PC + 2$ 

Bit Set/Clear — Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC \leftarrow PC + 2$$
Address Bus High \(\lefta\); Address Bus Low \(\lefta(PC + 1)\)

Bit Test and Branch — Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

EA1 = (PC + 1)
Address Bus High 
$$\leftarrow$$
 0; Address Bus Low  $\leftarrow$  (PC + 1)
EA2 = PC + 3 + (PC + 2); PC  $\leftarrow$  EA2 if branch taken;
otherwise PC  $\leftarrow$  PC + 3

#### SYSTEM CONFIGURATION

Figures 20 through 25 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.




Fig. 20 - Connection to CMOS peripherals.




Fig. 21 - Connection to CMOS multiplexed memories.




Fig. 22 - Connection to peripherals.




Fig. 23 - Connection to latch non-multiplexed CMOS ROM or EPROM.




Fig. 24 - Connection to static CMOS RAMs.




Fig. 25 - Connection to latched non-multiplexed CMOS RAM.

Table 11 provides a detailed description of the information present on the Bus, the Read/Write  $(R/\overline{W})$  pin and the Load Instruction (LI) pin during each cycle for each instruction. This information is useful in comparing actual with ex-

pected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction.

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION

Address Mode	Cueles	Country of	Address Bus	R/W	LI	Data Bus
Instructions	Cycles	Cycle #	Address Bus	Pin	Pin	Data Bus
Inherent					£	
LSR LSL	1			T	<u> </u>	
ASR NEG		1	Op Code Address	1	1	Op Code
CLR ROL	3	2	Op Code Address +1	1	Ö	Op Code Next Instruction
COM ROR		3	Op Code Address + 1	1	Ö	On Code Next Instruction
DEC INC TST	1		Op code Address + 1	1 '	"	Op code Next Instruction
	+	<u> </u>		<del> </del>		
TAX CLC SEC STOP CLI SEI		1	Op Code Address	1	1	Op Code
	2	2	Op Code Address +1	1	0	Op Code Next Instruction
RSP WAIT NOP TXA				<del></del>		
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	0	Op Code Next Instruction
RTS	6	3	Stack Pointer	1 1	0	Irrelevant Data
		4	Stack Pointer + 1	1	0	Irrelevant Data
		5	Stack Pointer +2	1	0	Irrelevant Data
		6	New Op Code Address	1	0	New Op Code
		1	Op Code Address	1	1	Op Code
		2	Op Code Address +1	1	0	Op Code Next Instruction
		3	Stack Pointer	0	0	Return Address (LO Byte)
		4	Stack Pointer - 1	0	0	Return Address (HI Byte)
CVAII	10	5	Stack Pointer - 2	0	0	Contents of Index Register
swi	10	6	Stack Pointer -3	0	0	Contents of Accumulator
		7	Stack Pointer -4	0	0	Contents of CC Register
		8	Vector Address 1FFC (Hex)	1	Ō	Address of Int. Routine (HI Byte)
		9	Vector Address 1FFD (Hex)	1 1	Ō	Address of Int. Routine (LO Byte)
	ļ	10	Interrupt Routine Starting Address	1 1	ō	Interrupt Routine First Opcode
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	1	اہ	Op Code Next Instruction
		3	Stack Pointer	1 1	١٥	Irrelevant Data
		4	Stack Pointer + 1		ŏ	Irrelevant Data
RTI	9	5	Stack Pointer + 1	1	0	
nii	9	6	Stack Pointer +2		0	Irrelevant Data
		7	Stack Pointer +3	1	-	Irrelevant Data
		8		1	0	Irrelevant Data
		9	Stack Pointer +5	1 1	0	Irrelevant Data
		- 3	New Op Code Address	<u> </u>		New Op Code
Immediate						
ADC EOR CPX						
ADD LDA LDX	2	. 1	Op Code Address	1	1	Op Code
AND ORA BIT	'	2	Op Code Address +1	1	0	Operand Data
SBC CMB SUB						
Bit Set/Clear						
:		1	Op Code Address	1	1	Op Code
	1 1	2	Op Code Address +1	l i	Ö	Address of Operand
BSET n	5	3	Address of Operand	1 1.	ő	Operand Data
BCLR n	"	4	Address of Operand	1 1	١ŏ	Operand Data
	1 1	′ 5	Address of Operand	Ó	lõ	Manipulated Data
Bit Test and Branch			/ tudioso or operand			Manager Co.
DIL Test and Branch	<del></del>					
	i i	1	Op Code Address	1 1	1	Op Code
BRSET n	_	2	Op Code Address +1	1	0	Address of Operand
BRCLR n	5	3	Address of Operand	1 1	0	Operand Data
		4	Op Code Address +2	1 1	0	Branch Offset
		5	Op Code Address + 2	11	0	Branch Offset
Relative						
BCC BHI BNE BEQ			On Code Address			On Code
BCS BPL BHCC BLS		1	Op Code Address	1 1	1	Op Code
BIL BMC BRN BHCS	3	2	Op Code Address +1	1 1	0	Branch Offset
BIH BMI BMS BRA		3	Op Code Address +1	1	0	Branch Offset
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	i	Ö	Branch Offset
		3	Op Code Address + 1	1	١٥	Branch Offset
BSR	6	4	Subroutine Starting Address	1 1	0	First Subroutine Op Code
		5	Stack Pointer	Ö	١ŏ	Return Address (LO Byte)
		.6	Stack Pointer - 1	0	١ ٥.	Return Address (HI Byte)
			1 - 1001   011101	, ,		,

	TABLE 1	1 - SUN	MARY OF CYCLE BY CYCLE OPERATIO	N (CONT	INUED)	
Address Mode	Cycles	Cycles #	Address Bus	R/W	LI	Date Bus
Instructions		0,000 #	7.001000 000	Pin	Pin	
Direct						
JMP	2	1	Op Code Address	1	1	Op Code
		2	Op Code Address +1	1	0	Jump Address
ADC EOR CPX		1	Op Code Address	1 1	1	Op Code
ADD LDA LDX	3	2	Op Code Address + 1	1 1	Ó	Address of Operand
AND ORA BIT	"	3	Address of Operand	1 1	ŏ	Operand Data
SBC CMP SUB						
	1	1	Op Code Address	1 1	1	Op Code
TST	4	2	Op Code Address +1	!	0	Address of Operand
		3	Address of Operand	1 1	0	Operand Data
		4	Op Code Address +2	1	0	Op Code Next Instruction
	1	1	Op Code Address	1	1	Op Code
STA	4	2	Op Code Adress + 1	1 1	0	Address of Operand Address of Operand
STX	1	4	Op Code Address + 1 Address of Operand		. 0	Operand Data
LSL LSR DEC		1	Op Code Address	1 1	1 0	Op Code
ASR NEG INC	5	2 3	Op Code Address +1		. 0	Address of Operand Current Operand Data
CLR ROL	٥	4	Operand Address Operand Address	1 1	0.	Current Operand Data
COM ROR		5	Operand Address Operand Address	1 6	ŏ	New Operand Data
	+	1	Op Code Address	1	1	Op Code
		2	Op Code Address +1	1 ;	6	Subroutine Address (LO Byte)
JSR	5	3	Subroutine Starting Address	1 1	0	1st Subroutine Op Code
3311		4	Stack Pointer	0	ő	Return Address (LO Byte)
	}	5	Stack Pointer - 1	ŏ	ő	Return Address (HI Byte)
Extended						
Exterided	1	1	Op Code Address	1	1	Op Code
JMP	3	2	Op Code Address + 1	i	Ö	Jump Address (HI Byte)
Jivii	1	3	Op Code Address + 2	1 ;	ő	Jump Address (LO Byte)
ADC DIT ODA		1		+	1	Op Code
ADD CMB L DY		1	Op Code Address Op Code Address + 1	1 ;	Ó	Address Operand (HI Byte)
ADD CMP LDX AND EOR SBC	4	2	Op Code Address + 1	1 1	0	Address Operand (In Byte) Address Operand (LO Byte)
CPX LDA SUB		4	Address of Operand	1 1	0	Operand Data
CFA EDA 30B		1		<del>                                     </del>	1	Op Code
	1	2	Op Code Address Op Code Address + 1	1 ;	Ö	Address of Operand (HI Byte)
STA	5	3	Op Code Address + 2	1 1	0	Address of Operand (LO Byte)
STX	1 "	4	Op Code Address +2	li	ő	Address of Operand (LO Byte)
	1	5	Address of Operand	0	Ö	Operand Data
		1	Op Code Address	1	1	Op Code
		2	Op Code Address + 1	l i	Ö	Address of Subroutine (HI Byte)
	1 _	3	Op Code Address + 2	1	0	Address of Subroutine (LO Byte)
JSR	6	4	Subroutine Starting Address	1	0	1st Subroutine Op Code
		5	Stack Pointer	0	0	Return Address (LO Byte)
	1	6	Stack Pointer - 1	0	0	Return Address (HI Byte)
Indexed, No-Offset						
		1	Op Code Address	1	1	Op Code
JMP	2	2	Op Code Address + 1	1 1	0 -	Op Code Next Instruction
ADC EOR CPX			0- 0- 4- 444	1.		On Code
ADD LDA LDX		1	Op Code Address	1 1	1 0	Op Code Op Code Next Instruction
AND ORA BIT	3	2	Op Code Address +1	1 ;	0	Op Code Next Instruction Operand Data
SBC CMP SUB		3	Index Register	<u> </u>	U	Operand Data
		1	Op Code Address	1	1	Op Code
TST	4	2	Op Code Address +1	1 1	Ö	Op Code Next Instruction
	"	3	Index Register	1	0	Operand Data
		4	Op Code Address +1	1	0	Op Code Next Instruction
		1	Op Code Address	1	1	Op Code
STA	4	2	Op Code Address + 1	1 1	0	Op Code Next Instruction
STX	1	3	Op Code Address +1	1	0	Op Code Next Instruction
		4	Index Register	0	0	Operand Data
LSL LSR DEC		1	Op Code Address	1	- 1	Op Code
ASR NEG INC	_	2	Op Code Address + 1	1	0	Op Code Next Instruction
CLR ROL	5	3	Index Register	1	0	Current Operand Data
COM ROR		4	Index Register	1	0	Current Operand Data
		5	Index Register	0	0	New Operand Data
		1	Op Code Address	1 1	1	Op Code
ICD	5	2	Op Code Address + 1	1 1	0	Op Code Next Instruction 1st Subroutine Op Code
JSR	5	3 4	Index Register Stack Pointer	0	0	Return Address (LO Byte)
		5	Stack Pointer – 1	0	0	Return Address (HI Byte)
			Lordon I Ollitoi I		<u>~</u> _	

TABLE 11 — SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Address Mode	Cycles	Cycles #	Address Bus	R/W	LI	Data Bus
Instructions		C70.00 #	Address 5ds	Pin	Pin	Data Das
Indexed 8-Bit Offset						
=		1	Op Code Address	1 1	1	Op Code
JMP	3	2	Op Code Address +1	1	0	Offset
		3	Op Code Address +1	1	0	Offset
ADC EOR CPX	l	1	Op Code Address	1	1	Op Code
ADD LDA LDX	4	2	Op Code Address + 1	1	0	Offset
AND ORA CMP		3	Op Code Address + 1	1 1	0	Offset
SUB BIT SBC		4	Index Register + Offset	1	0	Operand Data
		1	Op Code Address	1	1	Op Code
STA	1	2	Op Code Address + 1	1 1	0	Offset
STX	5	3	Op Code Address +1	1 1	0	Offset
		4	Op Code Address + 1	1	0	Offset
		5	Index Register + Offset	0	0	Operand Data
	į	1	Op Code Address	1	1	Op Code
	_	2	Op Code Address +1	1	0	Offset
TST	5	3	Op Code Address + 1	1	0	Offset
•		4	Index Register + Offset	1 1	0	Operand Data
		5	Op Code Address + 2	1	0	Op Code Next Instruction
LSL LSR		1	Op Code Address	1 1	1	Op Code
ASR NEG	l	2	Op Code Address + 1	1 1	0	Offset
CLR ROL	6	3	Op Code Address + 1	1 1	0	Offset
COM ROR		4	Index Register + Offset	1 1	0	Current Operand Data
DEC INC		5 6	Index Register + Offset	1 0	0	Current Operand Data
			Index Register + Offset			New Operand Data
	1	1	Op Code Address	1 1	1	Op Code
		2	Op Code Address +1	1 1	0	Offset
JSR	6	3 4	Op Code Address + 1	1 1	0	Offset
		5	Index Register + Offset Stack Pointer		0	1st Subroutine Op Code Return Address LO Byte
		6	Stack Pointer – 1		0	Return Address HI Byte
Indexed 16 Bis Offices			Stack Folliter - 1		<u>`</u> _	Hetain Address in Byte
Indexed, 16-Bit Offset						
	1	1	Op Code Address	1 1	1	Op Code
JMP	4	2	Op Code Address + 1	1 1	0	Offset (HI Byte)
		3	Op Code Address + 2	1 1	0	Offset (LO Byte)
		4	Op Code Address + 2	1	0	Offset (LO Byte)
ADC CMP SUB		1	Op Code Address	1 1	1	Op Code
ADD EOR SBC	-	2	Op Code Address + 1	1 1	0	Offset (HI Byte)
AND ORA	5	3	Op Code Address + 2	1 1	0	Offset (LO Byte)
CPX LDA		4	Op Code Address + 2	1 1	0	Offset (LO Byte)
BIT LDX		5	Index Register + Offset			Operand Data
		1	Op Code Address	1 1	1	Op Code
CTA		2	Op Code Address + 1	1 1	0	Offset (HI Byte)
STA	6	3	Op Code Address + 2	1 1	0	Offset (LO Byte)
STX		4	Op Code Address + 2	1 1	0 0	Offset (LO Byte)
		5 6	Op Code Address + 2		0	Offset (LO Byte) Operand Data
	<del></del>		Index Register + Offset			<del></del>
		1	Op Code Address	1 1	1	Op Code
		2	Op Code Address + 1	!	0	Offset (HI Byte)
JSR	7	3	Op Code Address + 2	1 1	0 0	Offset (LO Byte)
JOU	/ /	4 5	Op Code Address + 2 Index Register + Offset		0	Offset (LO Byte) 1st Subroutine Op Code
		6	Stack Pointer		0	Return Address (LO Byte)
		7	Stack Pointer Stack Pointer – 1		0	Return Address (HO Byte)
			Otack Folliter - I			Tretain Address the Byter

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

Instructions	Cycles	Cycles #	Address Bus	RESET Pin	R/W Pin	LI Pin	Data Bus
Other Functions							
			\$1FFE	0	1	0	Irrelevant Data
			\$1FFE	0	1	0	Irrelevant Data
		1	\$1FFE	1	1	0	Irrelevant Data
Hardware RESET	5	2	\$1FFE	1	1	0	Irrelevant Data
1		3	\$1FFE	1 1	1	0	Vector High
		4	\$1FFE	1 1	1	0	Vector Low
		5	Reset Vector	1	1	0	Op Code
		1	\$1FFE	11	1	0	Irrelevant Data
Power on Reset	1922	•	•	•	•	•	•
Power on Reset	1922	1919	\$1FFE	1	1	0	Irrelevant Data
		1920	\$1FFE	1 1	1	0	Vector High
		1921	\$1FFF	1	1	0	Vector Low
		1922	Reset Vector	1 1	1	0	Op Code
Instruction	Cycles	Cycles #	Address Bus	IRO Pin	R/W Pin	LI Pin	Data Bus
			Last Cycle of Previous Instruction	Ö	×	0	x
		1	Next Op Code Address	0	1	0	Irrelevant Data
		2	Next Op Code Address	X	1	0	Irrelevant Data
		3	SP	X	0	0	Return Address (LO Byte)
IRQ Interrupt	10	4	SP - 1	X	0	0	Return Address (HI Byte)
(Timer Vector \$1FF8, \$1FF9)	"	5	SP-2	×	0	0	Contents Index Reg
		6	SP-3	×	0	0	Contents Accumulator
		7	SP-4	×	0	0	Contents CC Register
		8	\$1FFA	X	1	0	Vector High
	1 1	9	\$1FFB	x	1	0	Vector Low
		10	IRQ Vector	×	1	0	Int Routine First

#### **APPENDIX**

### CDP6805E2 INTERRUPT CLARIFICATION

Under certain circumstances, the CDP6805E2 (BP4xxx & AW9xxxx) 8-bit Microprocessor Unit  $\overline{\text{IRQ}}$  interrupt does not conform to the operation described in this Advanced Information Sheet (ADI-850R1).

- The level sensitive IRQ mode, which is by far the most frequently used, is FULLY OPERATIONAL; thus, most CDP6805E2 applications are unaffected. However, the edge-triggered IRQ interrupt mode MIGHT NOT BE SERVICED under certain programming circumstances; therefore, it is recommended that the edge-triggered mode not be used.
- 2 . An interrupt-vector address CAN BE improperly generated in some circumstances. There is a possibility that when an external interrupt (IRO) and timer interrupt occur during the Wait mode (following a Wait instruction), address locations \$1FF2 and \$1FF3 are selected instead of vector locations \$1FF6 and \$1FF7. There are three specific examples listed below; two of

these require no action and the third has a recommended solution.

- Those not using the Wait mode need not take any action.
- b. If the Wait mode is used without external interrupt (IRQ pin held high), no precautions are required.
- c. When IRQ can be active (low) during the Wait mode, the vector in locations \$1FF6 and \$1FF7 (the Wait mode Timer Interrupt Vector) should be duplicated in \$1FF2 and \$1FF3. In this way the circumstances that caused selection of the second vector do not disturb normal program execution.

On future CDP6805E2 parts, no special actions will be necessary. If you have questions, contact your Motorola distributor or Motorola sales office, or contact Motorola Microprocessor Applications Engineering in Austin, Texas.

#### CDP6805 FAMILY

	CDP6805E2	CDP6805F2	CDP6805@2
Technology	CMOS	CMOS	CMOS
Number of Pins	40	28	40
On-Chip RAM (Bytes)	. 112	64	112
On-Chip User ROM (Bytes)	None	1K	2K
External Bus	Yes	None	None
Bidirectional I/O Lines	16	16	32
Unidirectional I/O Lines	None	4 Inputs	None
Other I/O Features	Timer	Timer	Timer
External Interrupt Inputs	1	1	1
EPROM Version	None	None	None
STOP and WAIT	Yes	Yes	Yes

## OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD—VSS to exceed the absolute maximum rating.

Package

#### **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

#### **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either V<sub>DD</sub> or V<sub>SS</sub>, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

#### **Ordering Information**


RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocesor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

Dual-In-Line Side-Brazed Ceramic Dual-In-Line Plastic Suffix Letter

For example, a CDP6805E2 in a dual-in-line plastic package will be identified as the CDP6805E2E.

## **Objective Data**

CDP6805F2



## **CMOS High-Performance Silicon-Gate 8-Bit Microcomputer**

#### Features:

- Typical full speed operating power of 10 mW at 5 V
- Typical WAIT mode power of 3 mW
- Typical STOP mode power of 25 μW
- Fully static operation
- 64 bytes of on-chip RAM
- 1089 bytes of on-chip ROM
- 16 bidirectional I/O lines
- 4 input-only lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Self-check mode
- Master reset and power-on reset

- Single 3 to 6 volt supply
- On-chip oscillator
- 1 us cycle time
- 28-pin dual-in-line package

#### Software Features:

- Similar to the MC6800
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory-mapped I/O
- User-callable self-check routines
- Two power-saving standby modes

The CDP6805F2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-power

consumption. It is a low-power processor designed for lowend to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.




Fig. 1 - CDP6805F2 CMOS microcomputer block diagram.

MAXIMUM RATINGS (Voltages Referenced to VSS)

Ratings	Symbol	Value	Unit
Supply Voltage	$V_{DD}$	-0.3 to +8	٧
All Input Voltages Except OSC1	Vin	$V_{SS} = 0.5 \text{ to } V_{DD} + 0.5$	٧
Current Drain per Pin Excluding VDD and VSS	ı	10·	mA
Operating Temperature Range ÇDP6805F2 CDP6805F2C	TA	T <sub>L</sub> to T <sub>H</sub> 0 to 70 - 40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	- 55 to + 150	°C




Fig. 2 - Equivalent test load.




Fig. 3 - Typical operating current vs. internal frequency.

DC ELECTRICAL CHARACTERISTICS ( $V_{DD}$  = 5 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_A$  =  $T_L$  to  $T_H$ , unless otherwise noted) (See Note 1)

Characteristics	Symbol	Min	Max	Unit
Output Voltage, I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> V <sub>OH</sub>	_ V <sub>DD</sub> = 0.1	0.1	٧
Output High Voltage (I <sub>Load</sub> = -200 μA) PA0-PA7, PB0-PB7	Voн	4.1	-	٧
Output Low Voltage, (I <sub>Load</sub> = 800 μA) PAO-PA7, PBO-PB7	Vol	_	0.4	٧
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC3 TIMER, IRQ, RESET OSC1	V <sub>IH</sub>	V <sub>DD</sub> – 2 V <sub>DD</sub> – 0.8 V <sub>DD</sub> – 1.5	V <sub>DD</sub> V <sub>DD</sub>	٧
Input Low Voltage, All Inputs	VIL	Vss	0.8	٧
Total $\$$ upply Current (C <sub>L</sub> = 50 pF on Ports, No dc Loads, $t_{CVC}$ = 1 $\mu$ s) RUN (Measured During Self-Check, $V_{IL}$ = 0.2 V, $V_{IH}$ = $V_{DD}$ - 0.2 V) WA!T (See Note 2) STOP (See Note 2)	IDD	- - -	5 2 200	mΑ mΑ μΑ
I/O borts Input Leakage — PA0-PA7, PB0-PB7	կլ	_	± 10	μΑ
Input Current - RESET, IRQ, TIMER, OSC1, PC0-PC3	lin	_	±1	μΑ
Output Capacitance — Ports A and B	C <sub>out</sub>	_	12	pF
Input Capacitance - RESET, IRQ, TIMER, OSC1, PC0-PC3	C <sub>in</sub>	_	8	pF

#### NOTES:

1. Electrical Characteristics for V<sub>DD</sub>=3 V available soon.

2. Test Conditions for IDD are as follows:

All ports programmed as inputs

V<sub>IL</sub> = 0.2 V (PA0-PA7, PB0-PB7, PC0-PC3) V<sub>IH</sub> = V<sub>DD</sub> = 0.2 V for RESET, IRQ, TIMER OSC1 input is a square wave from 0.2 V to V<sub>DD</sub> = 0.2 V

OSC2 output load = 20 pF (WAIT IDD is affected linearly by the OSC2 capacitance)

 $\textbf{TABLE 1 - CONTROL TIMING CHARACTERISTICS} \ (V_{DD} = 5 \quad \forall dc \ \pm 10\%, \ V_{SS} = 0, \ T_{A} = T_{L} \ to \ T_{H}, \ f_{OSC} = 4 \ MHz, \ t_{Cyc} = 1 \ \mu s)$ 

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (See Figure 5)	toxov	-	100	ms
Stop Recovery Startup Time — Crystal Oscillator (See Figure 6)	tILCH	_	100	ms
Timer Pulse Width (See Figure 4)	tTH, tTL	0.5	<b>—</b>	tcyc
Reset Pulse Width (See Figure 5)	†RL	1.5	1 -	tcyc
Timer Period (See Figure 4)	tTLTL	1	T	tcyc
Interrupt Pulse Width (See Figure 15)	tιLiH	1	-	tcyc
Interrupt Pulse Period (See Figure 15)	tjLjL	*	-	tcyc
OSC1 Pulse Width (See Figure 7)	tOH, tOL	100	_	ns
Cycle Time	tcyc	1000	_	ns
Frequency of Operation	,			
Crystal	fosc	-	4	MHz
External Clock		dc	4	

<sup>\*</sup>The minimum period, t<sub>ILIL</sub>, should not be less than the number of t<sub>CYC</sub> cycles it takes to execute the interrupt service routines plus 20 t<sub>CYC</sub> cycles.






Fig. 4 - Timer relationships.



<sup>\*</sup>Internal timing signal not available externally.

Fig. 5 - Power-on RESET and RESET.



<sup>\*</sup> Internal timing signals not available externally.

Fig. 6 - Stop recovery.

#### **FUNCTIONAL PIN DESCRIPTION**

#### V<sub>DD</sub> and V<sub>SS</sub>

Power is supplied to the MCU using these two pins.  $V_{DD}$  is power and  $V_{SS}$  is ground.

#### IRQ (MASKABLE INTERRUPT REQUEST)

 $\overline{IRQ}$  is photomask option selectable with the choice of interrupt sensitivity being both level and negative edge or negative edge only. The MCU completes the current instruction before it responds to the request. If  $\overline{IRQ}$  is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the photomask option is selected to include level sensitivity, then the  $\overline{IRQ}$  input requires an external resistor to VDD for "wire-OR" operation. See the Interrupt section for more detail.

#### RESET

The  $\overline{\text{RESET}}$  input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Resets section for a detailed description.

#### TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to the Timer section for a detailed description.

#### **NUM (NON-USER MODE)**

This pin is intended for use in self-check only. User applications should leave this pin connected to ground through a 10 kilohm resistor.

#### OSC1, OSC2

The **CDP6805F2** can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived from either a divide-by-two or divide-by-four of the external frequency (f<sub>OSC</sub>). Both of these options are photomask selectable.

RC- If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and  $f_{OSC}$  is shown in Figure 8.

CRYSTAL — The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the electical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by VDD. Refer to Table 1, Control Timing Characteristics, for limits.

**EXTERNAL CLOCK** — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. toxov or tilch do not apply when using an external clock input.

#### PA0-PA7


These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

<sup>\*\*</sup> Represents the internal gating of the OSC1 input pin.


Crystal Parameters


	1 MHz	4 MHz	Units
RSMAX	400	75	Ω
C <sub>0</sub>	5	7	pF
C <sub>1</sub>	0.008	0.012	μF
C <sub>OSC1</sub>	15-40	15-30	pF
C <sub>OSC2</sub>	15-30	15-25	pF
Rp	10	10	MΩ
Q	30 k	40 k	

Oscillator Waveform




## (a) Crystal Oscillator Connections and Equivalent Crystal Circuit





## (b) RC Oscillator Connection



## (c) External Clock Source Connections




Fig. 7 - Oscillator connections.




Fig. 8 - Frequency vs. resistance for RC oscillator option only.

#### PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

#### PC0-PC3

These four lines comprise Port C, a fixed input port. When Port C is read, the four most-significant bits on the data bus are "1s" . There is no data direction register associated with Port C.

#### INPUT/OUTPUT PROGRAMMING

Any Port A or B pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic "1". A pin is configured as an input if its corresponding DDR bit is cleared to a logic "0". At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




Fig. 9 - Typical I/O port circuitry.

TABLE 2 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read

#### **SELF-CHECK**

The **CDP6805F2** self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic "1" then executing a reset. After reset, the following five tests are executed automatically:

I/O - Functionally Exercise Ports A, B, C

RAM - Walking Bit Test

ROM - Exclusive OR with ODD "1s" Parity Result

Timer - Functionally Exercise Timer

Interrupts — Functionally Exercise External and Timer Interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

TABLE 3 - SELF-CHECK RESULTS

PB3	PB2	PB1	PB0	Remarks
1	0	1	· 1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1 1 1 0		0	Bad Interrupt or Request Flag
	All C	ycling		Good Part
	All C	thers		Bad Part

#### **RAM SELF-CHECK SUBROUTINE**

Returns with the Z bit clear if any error is detected; otherwise, the Z bit is set.

The RAM test must be called with the stack pointer at \$7F and the accumulator zeroed. When run, the test checks every RAM cell except for \$7F and \$7E which are assumed to contain the return address.

A and X are modified. All RAM locations except the top 2 are modified. (Enter at location \$78B.)

#### **ROM CHECKSUM SUBROUTINE**

Returns with Z bit cleared if any error was found; otherwise Z=1, X=0 on return, and A is zero if the test passed. RAM locations \$40-\$43 are overwritten. (Enter at location \$7A4.)

#### TIMER TEST SUBROUTINE

Return with Z bit cleared if any error was found; otherwise Z=1.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask will not be set, so the caller must protect himself from interrupts if necessary.

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$7BE.)





Fig. 10 - Self-check pinout configuration.

#### **MEMORY**

The **CDP6805F2** has a total address space of 2048 bytes of memory and I/O registers. The address space is shown in Figure 11.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 64 bytes of RAM. The next 1079 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$7F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 32 bytes of RAM are available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are available for program data storage.



\*Reads of unused locations undefined

Fig. 11 - Address map.

#### REGISTERS

The **CDP6805F2** contains five registers as shown in the programming model (Figure 12). The interrupt stacking order is shown in Figure 13.

#### **ACCUMULATOR (A)**

This accumulator is an 8-bit general purpose register used to hold operands and results of the arithmetic calculations and data manipulations.

#### INDEX REGISTER (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides the 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

#### PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed by the processor.

#### STACK POINTER (SP)

The stack pointer is an 11-bit register containing the address of the next free location on the stack. When accessing memory, the six most-significant bits are appended to the five least-significant register bits to produce an address within the range of \$7F to \$60. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$7F). Nested interrupts and/or subroutines may use up to 32 (decimal) locations beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.





Fig. 12 - Programming model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

#### **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

**HALF CARRY BIT (H)** — The H bit is set to a "1" when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) — When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed when the I bit is next cleared.

**NEGATIVE (N)** — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical "1").

**ZERO (Z)** — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

**CARRY/BORROW (C)** — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

#### **RESETS**

The CDP6805F2 has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Figure 5.

### RESET

The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one true. The RESET pin is provided with a Schmitt Trigger input to improve its noise immunity.

#### **POWER-ON RESET**

The power-on reset occurs when a positive transition is detected on VDD. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision

for a power-down reset. The power-on circuitry provides for a 1920  $t_{CYC}$  delay from the time of the first oscillator operation. If the external  $\overline{RESET}$  pin is low at the end of the 1920 time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (TCR7) is cleared to a "0".
- Timer control register interrupt mask bit (TCR6) is set to a "1".
- All data direction register bits are cleared to a "0". All ports are defined as inputs.
- Stack pointer is set to \$7F.
- The internal address bus is forced to the reset vector (\$7FE, \$7FF).
- Condition code register interrupt mask bit (I) is set to a "1".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

#### **INTERRUPTS**

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP6805F2 may be interrupted by one of three different methods, either one of two maskable interrupts (external input or timer) or a non-maskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and return to normal processing. The stacking order is shown in Figure 13.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction. Refer to Figure 14 for the interrupt and instruction processing sequence.

#### TIMER INTERRUPT

Each time the timer decrements to zero (transitions from \$01 to \$00), the timer interrupt request bit (TCR7) is set. The processor is interrupted only if the timer mask bit (TCR6) and interrupt mask bit (I bit) are both cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This mask prevents further interrupts until the present one is serviced. The processor now vectors to the

timer interrupt service routine. The address for this service routine is specified by the contents of \$7F8 and \$7F9 unless the processor is in a WAIT mode, in which case the contents of \$7F6 and \$7F7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.




Fig. 14 - RESET and INTERRUPT processing flowchart.

#### EXTERNAL INTERRUPT

(1)

**IRQ**n

Either level- and edge-sensitive or edge-sensitive only inputs are available as mask options. If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (IRQ) is "low" or a negative edge has set the internal interrupt flip-flop, then the external interrupt occurs. The action of the external interrupt is identical to the timer except that the service routine address is specified by the contents of \$7FA and \$7FB. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (tilli) is obtained by adding 20 instruction cycles (t<sub>CVC</sub>) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the IRQ remains low, then the next interrupt is recognized.


#### **SOFTWARE INTERRUPT (SWI)**

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$7FC and \$7FD.

The following three functions are not strictly interrupts, however, they are tied very closely to the interrupts. These functions are RESET, STOP, and WAIT.


RESET - The RESET input pin and the internal power-on reset function each cause the program to vector to an initialization program. This vector is specified by the contents

#### (a) Interrupt Functional Diagram



#### (b) Interrupt Mode Diagram

Fig. 15 - External interrupt.



If after servicing an interrupt the IRQ remains low, then the next interrupt is recognized.

**Edge Condition** 

Mask Optional Level Sensitive

489

of memory locations \$7FE and \$7FF. The interrupt mask of the condition code register is also set. See preceding section on Reset for details.

**STOP** – The STOP instruction places the **CDP6805F2** in its lowest power consumption mode. In the STOP function, the internal oscillator is turned off causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timing interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged. The processor can only be brought out of the STOP mode by an external IRQ or RESET.




Fig. 16 - Stop function flowchart.

WAIT — The WAIT instruction places the CDP6805F2 in a low-power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except the timer circuit; refer to Figure 17. Thus, all internal processing is halted, however, the timer continues to count normally.

During the WAIT mode, the I bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled by software prior to entering the WAIT mode to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

#### TIMER

The MCU timer contains an 8-bit software programmable counter with a 7-bit software selectable prescaler. Figure 18 contains a block diagram of the timer. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit (i.e., bit 7 of the timer control register (TCRI)) is set. Then, if the timer interrupt is not masked (i.e., bit 6 of the TCR and the 1 bit in the condition code register are both cleared) the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer vector address from locations \$7F8 and \$7F9 (or \$7F6 and \$7F7 if in the WAIT mode) in order to begin servicing.

The counter continues to count after it reaches zero allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable, prior to the read portion of a cycle, and do not change during the read. The timer interrupt request bit remains set until cleared by the software. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6= 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output within the range of +1 to +128 which is used as the counter input. The processor cannot write into or read from the prescaler, however, its contents are cleared to all "0s" by the write operation into TCR when bit 3 of the written data equals one. This allows for truncation-free counting.

The timer input can be configured for three different operating modes plus a disable mode depending on the value written to the TCR4 and TCR5 control bits. Refer to the Timer Control Register section.

#### **TIMER INPUT MODE 1**

If TCR5 and TCR4 are both programmed to a "0", the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for




Fig. 17 - WAIT function flowchart.

periodic interrupt generation as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

#### **TIMER INPUT MODE 2**

With TCR5=0 and TCR4=1, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is  $\pm$  one internal clock and therefore, accuracy improves with longer input pulse widths.

### **TIMER INPUT MODE 3**

If TCR5=1 and TCR4=0, all inputs to the timer are disabled.

### **TIMER INPUT MODE 4**

If TCR5=1 and TCR4=1, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction invalidate the contents of the counter.




Fig. 18 - Programmable timer/counter block diagram.

#### TIMER CONTROL REGISTER (TCR)

7	6	5	4	3	2	1	0
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0

All bits in this register except bit 3 are read/write bits.

TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 Set whenever the counter decrements to zero or under program control.
- Cleared on external RESET, power-on reset, STOP instruction, or program control.

TCR6 — Timer interrupt mask bit: when this bit is a logic "1", it inhibits the timer interrupt to the processor.

- 1 Set on external RESET, power-on reset, STOP instruction, or program control.
- 0 Cleared under program control.

**TCR5** — External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

- 1 Select external clock source.
- 0 Select internal clock source.

TCR4 — External enable bit: control bit used to enable the external TIMER pin. (Unaffected by RESET.)

- 1 Enable external TIMER pin.
- 0 Disable external TIMER pin.

TCR5	TCR4	
0		Internal Clock to Timer
0	1	AND of Internal Clock and TIMER Pin to Timer
1	0	Inputs to Timer Disabled
1	1	TIMER Pin to Timer

TCR3 — Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates "0". (Unaffected by RESET.)

TCR2, TCR1, TCR0 — Prescaler select bits: decoded to select one of eight outputs on the prescaler. (Unaffected by RESET.)

#### Prescaler

TCR2	TCR1	TCR0	Result
0	0	0	+1
0	0	1	+2
0	1	0	+4
0	1	1	+8
1	0	. 0	+ 16
1	0	1	+ 32
1	1	0	+ 64
1	1	1	+ 128

### **INSTRUCTION SET**

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 4.

#### **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to Table 5.

#### **BRANCH INSTRUCTIONS**

Most branch instructions test the state of the condition code register and, if certain criteria are met, a branch is executed. This adds an offset between - 127 and + 128 to the current program counter. Refer to Table 6.

#### **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the first 128 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 7.

#### **CONTROL INSTRUCTIONS**

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8.

#### OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

#### ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two-byte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction with the effects each instruction has on the condition code register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate

"contents of," an arrow indicates "is replaced by," and a colon indicates "concatenation of two bytes."

#### INHERENT

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index registers or accumulator and no other arguments are included in this mode.

#### **IMMEDIATE**

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1$$
;  $PC \leftarrow PC + 2$ 

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC + PC + 2$$

Address Bus High ← 0; Address Bus Low ← (PC + 1)

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the CDP6805 assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing mode.

$$EA = (PC + 1):(PC + 2); PC \leftarrow PC + 3$$

Address Bus High  $\leftarrow$  (PC + 1); Address Bus Low  $\leftarrow$  (PC + 2)

#### INDEXED, NO-OFFSET

In the indexed, no-offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or I/O location.

#### INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register, therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in an n element table. All instructions are two bytes. The content of the index register

(X) is not changed. The content of (PC+1) is an unsigned 8-bit integer. One-byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = X + (PC + 1)$$
;  $PC \leftarrow PC + 2$ 

Address Bus High  $\leftarrow$  K; Address Bus Low  $\leftarrow$  X + (PC + 1) where K = The carry from the addition of X + (PC + 1)

#### INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three-byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the assembler determines the most efficient form of indexed offset — 8 or 16 bit. The content of the index register is not changed.

EA = 
$$X + [(PC + 1):(PC + 2)]; PC \leftarrow PC + 3$$
  
Address Bus High  $\leftarrow (PC + 1) + K;$   
Address Bus Low  $\leftarrow X + (PC + 2)$ 

where K =The carry from the addition of X + (PC + 2)

#### RELATIVE

Relative addressing is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to see if it is within the span of the branch.

#### BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 128 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes: one for the opcode (including the bit number) and the second for addressing the byte which contains the bit of interest.

#### BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing, and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

									,	Addressir	ng Mode	s							
			mmediat	е		Direct			Extended	ı	(	Indexed No Offse		(8	Indexed Bit Offs		(16	Indexed B-Bit Offs	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	ΑE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	-	_	_	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	_	-		BF	2	4 .	CF	3	ີ5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	A0	2	2	В0	2	3	CO	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	В4	2	3	C4	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	Α1	2	2	В1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	.5
Arithmetic Compare X with Memory	CPX	A3	2	2	В3	2	3	С3	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	5
Jump Unconditional	JMP	-	_	-	вс	2	2	СС	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	-	_		BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TABLE 5 -	READ-MODIFY-WRITE INSTRUCTIONS

									Addressi	ng Mode	s					
		Ir	herent (	A)	ir	herent (	X)		Direct		(1	Indexed No Offse		(8	Indexed Bit Offs	
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5

TABLE 6 - BRANCH INSTRUCTIONS

		Relative	Addressin	g Mode
Function	Mnemonic	Op Code	# Bytes	Cycles
Branch Always	BRA	20	2	3
Branch Never	BRN	21	2	3
Branch IFF Higher	ВНІ	22	2	3
Branch IFF Lower or Same	BLS	23	2	3
Branch IFF Carry Clear	BCC	24	2	3
(Branch IFF Higher or Same)	(BHS)	24	2	3
Branch IFF Carry Set	BCS	25	2	3
(Branch IFF Lower)	(BLO)	25	2	3
Branch IFF Not Equal	BNE	26	2	3
Branch IFF Equal	BEQ	27	2	3
Branch IFF Half Carry Clear	BHCC	28	2	3
Branch IFF Half Carry Set	BHCS	29	2	3
Branch IFF Plus	BPL	2A	2	3
Branch IFF Minus	ВМІ	2B .	2	3
Branch IFF Interrupt Mask Bit is Clear	ВМС	2C	2	3
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3
Branch IFF Interrupt Line is Low	BIL	2E	2	3
Branch IFF Interrupt Line is High	BIH	2F	2	3
Branch to Subroutine	BSR	AD	2	6

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

				Addre	essing Mod	es	
		Bi	t Set/Cle	ar	Bit To	est and B	ranch
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Branch IFF Bit n is Set	BRSET n (n = 07)	_	_		2•n	3	5
Branch IFF Bit n is Clear	BRCLR n (n = 07)		-	_	01 + 2•n	3	5
Set Bit n	BSET n (n = 07)	10 + 2•n	2	5	_	_	_
Clear Bit n	BCLR n (n = 07)	11 + 2•n	2	5	_	_	_

TABLE 8 - CONTROL INSTRUCTIONS

			Inherent	
Function	Mnemonic	Op Code	# Bytes	# Cycles
Transfer A to X	TAX	97	1	2
Transfer X to A	TXA	9F	1	2
Set Carry Bit	SEC	99	1	2
Clear Carry Bit	CLC	98	1	2
Set Interrupt Mask Bit	SEI	9B	1	2
Clear Interrupt Mask Bit	CLI	9A	1	· 2
Software Interrupt	SWI	83	1	10
Return from Subroutine	RTS	81	1	6
Return from Interrupt	RTI	80	1	9
Reset Stack Pointer	RSP	9C	1	2
No-Operation	NOP	9D	1	2
Stop	STOP	8E	1	2
Wait	WAIT	8F	1	2


	Bit Ma	nipulation	Branch	Τ	Re	ad-Modify-V	Vrite		Cor	ntrol	Τ		Regist	er/Memory			
	ВТВ	BSC	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2 D	IX1	IX.	
Low Hi	0000	0001	0010	0011	0100	5 0101	6 0110	7 0111	1000	9 1001	1010	B 1011	1100	1101	1110	1111	Hi Low
0000	BRSETO 3 BTB	BSETO 5 2 BSC	BRA	NEG 2 DIR	NEG 1 INH	NEG 1 INH	NEG 1X1	NEG 1 IX	RTI 1 INH		SUB 2 IMM	SUB 2 DIR	SUB 3 EXT	SUB 5	SUB X	SUB 3	0000
1 0001	BRCLRO 3 BTB	BCLRO 5 2 BSC	BRN 2 REL					,	RTS 1 INH		CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	CMP 3 1X2	CMP 2 1X1	CMP	1 0001
2 0010	BRSET1	BSET1 5	BHI 2 REL 3								SBC 2 IMM	SBC DIR	SBC SBC	SBC S	SBC 1X1	SBC IX	2 0010
3 0011	BRCLR1 3 BTB	BCLR1 BSC	BLS REL	COM DIR	COMA 1 INH	COMX 1 INH 3	COM 6 2 1X1	COM 5	SWI 1 INH		CPX 2 IMM	CPX DIR	CPX 3 EXT	CPX 3	CPX IX1	CPX X	3 0011
0100	BRSET2 3 BTB	BSET2 2 BSC	BCC REL	LSR 2 DTR	LSRA 1 INH	LSRX 1 INH	LSR 2 IX1	LSR 1			AND 2	AND 2 DIR	AND 3 EXT	AND 3	AND 1X1	AND X	0100
5 0101	BRCLR2 3 BTB	BCLR2 2 BSC	BCS 2 REL 3	5	3	3	6	5			BIT 2 IMM	BIT 2 DIR	BIT 3 EXT	BIT 3 IX2	BIT X1	BIT IX	5 0101
6 0110	BRSET3 3 BTB 5	BSET3 2 BSC 5	BNE REL	ROR DIR	RORA 1 INH 3	RORX 1 INH 3	ROR 2 1X1	ROR I		2	LDA 1 2 IMM	LDA	3 EXT	3 IX2	LDA 2  X1	1 LDA	6 0110
0111	BRCLR3 3 BTB 5	BCLR3 2 BSC 5	BEQ REL	ASR 2 DIR 5	ASRA 1 INH 3	ASRX 1 INH 3	ASR 2 IX1	ASR 1 IX 5		TAX 1 INH 2	2	STA 2 DIR	STA 3 EXT	STA 3 IX2	STA 2 IX1	STA 1 IX 3	7 0111
1000	BRSET4 3 BTB	BSET4 2 BSC 5	BHCC 2 REL 3	LSL 2 DIR 5	LSLA 1 INH 3	LSLX 1 INH 3	2 IX1	LSL IX		CLC 1 INH 2	EOR 2 IMM	EOR 2 DIR 3	EOR 3 EXT	EOR 3 1X2	EOR 2 IX1	EOR 1 IX	1000
1001	BRCLR4 3 BTB 5	BCLR4 2 BSC 5	BHCS 2 REL 3	ROL 2 DIR 5	ROLA 1 INH 3	ROLX 1 INH 3	ROL 2 1X1 6	ROL 1 IX 5		SEC 1 INH 2	ADC 2 IMM 2	ADC 2 DIR 3	3 EXT	5	ADC 1X1	3	1001
1010	BRSET5 3 BTB	BSET5 2 BSC 5	BPL 2 REL 3	DEC 2 DIR	DECA 1 INH	DECX 1 INH	DEC 1X1	DEC 1X		CLI 1 INH 2	ORA 2 IMM 2	ORA 2 DIR 3	ORA 3 EXT	5	4	3	1010
B 1011	BRCLR5 3 BTB 5	BCLR5 2 BSC 5	BMI 2 REL 3	5	3	3	6	5		SEI 1 INH 2	ADD 2 IMM	ADD 2 DIR 2	3 EXT	4	ADD 1X1	2	B 1011
1100	BRSET6	BSET6 2 BSC	BMC 2 REL 3	INC 2 DIR	INCA 1 INH 3	INCX 1 INH 3	INC 2 IX1	INC IX		RSP 1 INH 2	6	JMP 2 DIR 5	JMP 3 EXT	7	6	5	1100
D 1101 E	BRCLR6 3 BTB 5 BRSET7	BCLR6 2 BSC	BMS 2 REL 3	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	TST 2 IX1	TST 1 IX	STOP 2	NOP 1 INH	BSR 2 REL 2	3	JSR 3 EXT	5	4	3	D 1101
1110 F	BHSE17 3 BTB 5 BRCLR7	BSET7 2 BSC 5 BCLR7	BIL 2 REL 3 BIH	CLP 5	CL BA 3	CL DV 3	CL P 6	CLD 5	STOP 1 INH	. 2	LDX 2 IMM	4	3 EXT	6	5	4	1110
1111	3 BTB	2 BSC	2 REL	CLR 2 DIR	CLRA 1 INH	CLRX 1 INH	CLR 2 IX1	CLR IX	WAIT 1 INH	TXA INH		STX 2 DIR	STX 3 EXT	STX 3 IX2	STX 2 IX1	STX	F 1111

#### **Abbreviations for Address Modes**

INH Inherent
IMM Immediate
DIR Direct
EXT Extended
REL Relative
BSC Bit Set/Clear
BTB Bit Test and Branch

IX Indexed (No Offset)
IX1 Indexed, 1 Byte (8-Bit) Offset

IX2 Indexed, 2 Byte (16-Bit) Offset



## **RCA CMOS LSI Products**

## CDP6805F2

TABLE 10 - INSTRUCTION SET

Mnemonic   Inherent   Immediate   Direct   Extended   Relative   Indexed (8 Bits)   Ind		<u> </u>				ddressing	Modes					Cor	ndit	ion	Co	des
Minemonic   Inherent   Immediate   Direct   Extended   Relative   (NO Offset)   (NO Biss)   Closer   Series   Heavilla   1   N   Zero   Series   NO Offset)   N			Ì	T	I	1	1	I	Γ	Bit	Bit	-		T-	r	T
ADC	Mnemonic	Inherent	Immediate	Direct	Extended	Relative				Set/	Test &	н	١	N	z	С
AND  X  X  X  X  X  X  X  X  X  X  X  X  X	ADC		×	X	×		×	X	X	0.50		Λ	•	<b>1</b>	A	A
AND			X	X	×		X	Х	X					Ä		
ASR	AND		Х		X				X			•	•	Λ	Λ	•
BCCC         BCXR         X         X         0<															Λ	
BCLR BCS BCQ BHCC BHCS BHH BHS BHH BHS BHC BIH BHS BIL BUT BUT BUT BUT BUT BUT BUT BUT BUT BUT		X		X			X	X							Λ	
BECS						X				-						•
BEGQ BHCS						Y				<b>├</b> ^-						-
BHCC         BHS         X         ■ ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ●															1	10
BHCS         SH           BHI         X           BHS         X           BIH         X           BIL         X           BIT         X           A         X           BIL         X           BIT         X           BIS         X           BLS         X           BLS         X           BMC         X           BMI         X           BMI         X           BMI         X           BMS         X           BNE         X           BRA         X           BPL         X           BRA         X           BRCLR         X           BRSET         X           BSET         X           BSSR         X           CLC         X           CLG         X           CLG         X           CLG         X           CLG         X           CLG         X           CLG         X           CLG         X           CLG         X           X												_			•	•
BHS BH BH BIL BIT X X X X X X X X X X X X X X X X X X X												•			•	•
BIH BIL															•	•
BIL																•
BIT																•
BIC			V		· · ·				V							-
BIS   BMC					<del></del>	×			<del></del>			_			•	1
BMC         MI         X			· · · · · · · · · · · · · · · · · · ·					<b></b>							•	•
BMM						X									•	•
BNE	ВМІ														•	•
BPL															•	•
BRA   BRN   X				ļ						<u> </u>						•
BRN BRSET         X         X         0																•
BRCLR																-
BRSET						^_					X					Ā
BSET															•	Ā
CLC X CLI X CLR X										X		•	•	•	•	•
CLI X						X									•	•
CLR																0
CMP																•
COM         X		X	<del> </del>		<u> </u>					-						•
CPX			^ -													1
DEC			X		×				X							À
EOR		X										•	•		Λ	•
JMP         X	EOR		X		X				Х						Λ	•
JSR		Х		X											Λ	•
LDA       X       X       X       X       X       X       X       X       X       A										-		_			•	•
LDX										<b></b>					_	•
LSL X X X X X X X X X X X X X X X X X X				<del>- \$ -</del>						<b></b>						-
LSR			^													Λ
NEG         X         X         X         X         X         A															A	A
NOP         X	NEG	X		X											Ā	
ROL X X X X X X X X X X X X X X X X X X X	NOP													•	•	•
ROR         X         X         X         X         X         A			Х		X				Х			- 1			Λ	
RSP X RTI X 77 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7															Ā	
RTI X				X			X	X		ļ					A	A
RTS         X         X         X         X         X         X         X         X         X         X         X         A																•
SBC         X         X         X         X         X         X         X         A										<b></b>						1
SEC         X           SEI         X           STA         X           STOP         X           STX         X           STX         X           SUB         X           X			×	×	×		×	X	X						7	1 <del>1</del>
SEI         X         X         X         X         X         X         X         X         X         X         X         A							· · · ·								Ü	<del> </del>
STOP         X												•	1	•	•	•
STX         X				Х	X		Х	Х	Х						Λ	•
SUB         X         X         X         X         X         X         X         X         X         X         I         0         0         A         B		Х										_			•	•
SWI X												_			٨	•
TAX         X           TST         X           TXA         X           X         X           X         X           X         X			X	X	X		X	X	X	<b></b>						
TST X X X X										<b>  </b>						
TXA X				¥			<u> </u>	Y		<b></b>					Ä	_
										<del>-  </del>						
- WAH   X	WAIT	x										•	ō		•	•

Condition Code Symbols

- H Half Carry (From Bit 3)
  I Interrupt Mask
  N Negative (Sign Bit)
  Z Zero
  C Carry/Borrow

- Λ Test and Set if True. Cleared Otherwise.
   Not Affected
- Load CC Register From Stack
- 0 Cleared
- 1 Set

To minimize power consumption, all unused ROM locations should contain zeros.

#### **MASTER-DEVICE METHOD**

EPROM—A 2716 EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. Note that the first 128

(0000-007F) bytes of the EPROM correspond to the CDP6805F2 internal RAM and I/O ports and will be ignored when generating ROM masks. The 831 unused and self-check bytes (04B7-07F5) will also be ignored when generating ROM masks. The EPROM should be placed in a conductive IC carrier and securely packed. Do not use styrofoam.

2716

XXX=Customer ID

Fig. 1a - EPROM marking.

## **ROM INFORMATION SHEET OPTION LIST** Select the options for your MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section. Internal Oscillator Input Column 28 of Option Card ☐ Crystal 0 or N ☐ Resistor 1 or P Internal Divide Column 29 of Option Card □ ÷ 4 0 or N □ ÷ 2 1 or P Column 30 of Option Card Interrupt □ Edge-Sensitive 0 or N ☐ Level- and Edge-Sensitive 1 or P **VECTOR LIST** Timer Interrupt from Wait State Only \_\_\_\_\_ Timer Interrupt \_ External Interrupt \_\_\_\_\_ RESET CUSTOMER INFORMATION Customer Name \_\_\_\_\_ Address \_\_\_\_\_State\_\_\_\_ \_\_\_\_\_ Zip\_\_\_\_ City\_\_ )\_\_\_\_\_Extension\_\_\_\_ Phone ( Customer Part No. \_\_\_ PATTERN MEDIA ☐ 6805F2 ☐ EPROM ☐ Card Deck ☐ Other\* \*Other media require factory approval. Signature\_

## DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROMs, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

- Computer-Card Deck—use standard 80-column computer punch cards.
- Floppy Diskette—diskette information must be generated on an RCA CDP1800-series microprocessor development system.
- Master Device—a ROM, PROM, EPROM, or CDP6805F2 that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

#### **COMPUTER-CARD METHOD**

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as specified in the following charts:

#### **TITLE CARD**

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDP68 prefix, e.g. 05F2
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis )
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number;
	the first deck should be numbered 01

#### **OPTION CARD**

Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	RCA device type, including CDP68 prefix, e.g. CDP6805F2
18-27	leave blank
28-30	Punch P or N per ROM Information Sheet
31-78	leave blank
79-80	Punch the deck number (the 2-digit number in
	columns 79-80 of the title card)

#### **DATA-FORMAT CARD**

Column No.	Data	
1-11	Punch the words DATA FORMAT	
12	leave blank	
13-15	Punch the letters HEX	
16	leave blank	
17-19	Punch POS	
20-78	leave blank	
79-80	Punch the deck number (the 2-digit number in columns 79-80 of the title card)	

### **DATA PROGRAMMING INSTRUCTIONS (Cont'd)**

#### **DATA CARDS**


The data cards contain the hexadecimal data to be programmed into the ROM device.

Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

Column No.	Data	Column No.	Data
1-4	Punch the starting address	26-27	2 hex digits of 9th WORD
	in hexadecimal for the	28-29	2 hex digits of 10th WORD
	following data.*	30	Blank
5	Blank	31-32	2 hex digits of 11th WORD
6-7	2 hex digits of 1st WORD	33-34	2 hex digits of 12th WORD
8-9	2 hex digits of 2nd WORD	35	Blank
10	Blank	36-37	2 hex digits of 13th WORD
11-12	2 hex digits of 3rd WORD	38-39	2 hex digits of 14th WORD
13-14	2 hex digits of 4th WORD	40	Blank
15	Blank	41-42	2 hex digits of 15th WORD
16-17	2 hex digits of 5th WORD	43-44	2 hex digits of 16th WORD
18-19	2 hex digits of 6th WORD	45	Semicolon, blank if last card
20	Blank		
21-22	2 hex digits of 7th WORD	46-78	Blank
23-24	2 hex digits of 8th WORD	79-80	Punch 2 decimal digits
25	Blank		as in title card

<sup>\*</sup>The address block must start at 0080 and run through 04B6. Column 4 must be zero. One additional card starting at 07F0 is required to specify vectors. Note that as the sample program card shows, both the 04B0 and 07F0 card must contain 16 data words. Zeros are used to fill unused locations 04B7-04BF and 07F0-07FS.

#### **OPTION DATA CARD**



92CL-35134

#### **CDP6805 FAMILY**

	CDP6805E2 Available Now CDP6805G2		
Technology	CMOS	CMOS	
Number of Pins	40	40	
On-Chip RAM (Bytes)	112	112	
On-Chip User ROM (Bytes)	None	2K	
External Bus	Yes	None	
Bidirectional I/O Lines	16	32	
Unidirectional I/O Lines	None	None	
Other I/O Features	Timer	Timer	
EPROM Version	None	None	
STOP and WAIT	Yes	Yes	

	CDP6805F2
Technology	CMOS
Number of Pins	28
On-Chip RAM (Bytes)	64
On-Chip User ROM (Bytes)	1K
External Bus	None
Bidirectional I/O Lines	20
Unidirectional I/O Lines	None
Other I/O Lines	Timer
EPROM Version	None
STOP and WAIT	Yes

#### **OPERATING AND HANDLING CONSIDERATIONS**

#### 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

#### 2. Operating

#### **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause  $V_{\text{DD}}$  —  $V_{\text{SS}}$  to exceed the absolute maximum rating.

#### Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{\text{CC}}$  nor less than  $V_{\text{SS}}$ . Input currents must not exceed 10 mA even when the power supply is off.

#### Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either  $V_{\text{CC}}$  or  $V_{\text{SS}}$ , whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to  $V_{\text{DD}},\,V_{\text{CC}},\,\text{or}\,\,V_{\text{SS}}$  may damage CMOS devices by exceeding the maximum device dissipation.

D

#### **ORDERING INFORMATION**

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

### Package Suffix Letter


Dual-in-Line Side Brazed Ceramic

Dual-in-Line Plastic E

For example, a CDP6805F2 in a dual-in-line plastic package will be identified as the CDP6805F2E.

## **Objective Data**

## CDP6805G2



## **CMOS High-Performance Silicon-Gate** 8-Bit Microcomputer

#### Features:

- Typical full speed operating power of 15 mW at 5 V
- Typical WAIT mode power of 4 mW Typical STOP mode power of 25 µA
- Fully static operation
- 112 bytes of on-chip RAM
- 2106 bytes of on-chip ROM
- 32 bidirectional I/O linesHigh current drive
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Self-check mode
- Master reset and power-on reset

- Single 3 to 6 volt supply
- On-chip oscillator with RC or crystal mask options
- 40-pin dual-in-line package
- Similar to the MC6800
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Most self-check routines user callable
- Two power saving standby modes

The CDP6805G2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8-bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already lowpower consumption. It is a low-power processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.




Fig. 1 - CDP6805G2 CMOS microcomputer block diagram.


 $\textbf{MAXIMUM RATINGS} \text{ (Voltages Referenced to V}_{SS}\text{)}$ 

Ratings	Symbol	Value	Unit	
Supply Voltage	VDD	-0.3 to +8.0	٧	
All Input Voltages Except OSC1	V <sub>in</sub>	$V_{SS} = 0.5$ to $V_{DD} + 0.5$	٧	
Current Drain Per Pin Excluding VDD and VSS	1	10	mA	
Operating Temperature Range	TA	0 to +70	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C	
Current Drain Total (PD4-PD7 only)	ПОН	40	mA	

THERMAL CHARACTERISTICS

Characteristics	Symbol	Value	Unit
Thermal Resistance Plastic   Ceramic	— <b>Ө</b> ЈД	100 50	- °C/W

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that V<sub>in</sub> and V<sub>out</sub> be constrained to the range V<sub>SS</sub>≤(Vin or V<sub>Out</sub>)≤V<sub>DD</sub>. Reliability of operation is enhanced if unused inputs except OSC2 and NUM are tied to an appropriate logic voltage level (e.g., either V<sub>SS</sub> or V<sub>DD</sub>).



DC ELECTRICAL CHARACTERISTICS (See Note 2) ( $V_{DD} = 5.0 \text{ Vdc} \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = 0^{\circ}$  to  $70^{\circ}$ C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Output Voltage I <sub>Load</sub> ≤10.0 μA	V <sub>OL</sub> VOH	- V <sub>DD</sub> -0.1	0.1	V V
Output High Voltage				
$(I_{Load} = -100 \mu\text{A}) PB0-PB7, PC0-PC7$	Voн	2.4	_	V
(I <sub>Load</sub> = -2 mA) PA0-PA7, PD0-PD3	Voн	2.4	_	٧
(I <sub>Load</sub> = -8 mA) PD4-PD7	Voн	2.4	-	V
Output Low Voltage (I <sub>Load</sub> =800 µA) All Ports PAO-PA7, PBO-PB7, PCO-PC7, PDO-PD7	VOL	_	0.4	V
Input High Voltage Ports PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7	VIH	V <sub>DD</sub> - 2.0	V <sub>DD</sub>	V
TIMER, IRQ, RESET	VIH	V <sub>DD</sub> – 0.8	V <sub>DD</sub>	V
OSC1	VIH	V <sub>DD</sub> -0.8	V <sub>DD</sub>	V
Input Low Voltage All Inputs	VIL	V <sub>SS</sub>	0.8	V
Total Supply Current ( $C_L$ = 50 pF on Ports, no dc Loads, $t_{CVC}$ = 1 $\mu$ s) RUN (measured during self-check, $V_{II}$ = 0.2 V, $V_{IH}$ = $V_{DD}$ - 0.2 V)	IDD	_	6	mA
WAIT (See Note 1)	¹DD	T - 1	3	mA
STOP (See Note 1)	IDD	_	250	μΑ
I/O Ports Input Leakage PA0-PA7, PB0- PB7, PC0-PC7, PD0-PD7	IIL	_	± 10	μΑ
Input Current RESET, IRQ, TIMER, OSC1	l <sub>in</sub>		±1	μΑ
Capacitance Ports	C <sub>out</sub>		12	pF
RESET, IRO, TIMER, OSC1	C <sub>in</sub>		8	pF

NOTES: 1. Test conditions for  $I_{\mbox{\scriptsize DD}}$  are as follows:

All ports programmed as inputs  $V_{|L}=0.2 \text{ V (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)}$   $V_{|H}=V_{DD}-0.2 \text{ V for } \overline{\text{RESET, }} \overline{\text{IRQ}}, \text{ TIMER}$  OSC1 input is a squarewave from 0.2 V to  $V_{DD}-0.2 \text{ V}$  OSC2 output load = 20 pF (wait  $I_{DD}$  is affected linearly by the OSC2 capacitance).

2. Electrical Characteristics for  $V_{\mbox{DD}} = 3 \mbox{ V}$  available soon.

## TABLE 1 - CONTROL TIMING (VDD=5 Vdc $\pm$ 10%, VSS=0, TA=0° to 70°C, $f_{OSC}$ =4 MHz)

Characteristics	Symbol	Min	Max	Unit
Crystal Oscillator Startup Time (Figure 5)	tOXOV	_	100	ms
Stop Recovery Startup Time (Crystal Oscillator) (Figure 6)	tILCH	_	100	ms
Timer Pulse Width (Figure 4)	tTH, tTL	0.5		tcyc
Reset Pulse Width (Figure 5)	tRL	1.5	_	t <sub>cyc</sub>
Timer Period (Figure 4)	tTLTL	1	_	tcyc
Interrupt Pulse Width Low (Figure 15)	tilih .	1		t <sub>cyc</sub>
Interrupt Pulse Period (Figure 15)	tilil	*		t <sub>cyc</sub>
OSC1 Pulse Width	toh, tol	100	_	ns
Cycle Time	t <sub>cyc</sub> .	1000	_	ns
Frequency of Operation				
Crystal	†osc	-	4	MHz
External Clock	fosc	DC	4	MHz

<sup>\*</sup>The minimum period t<sub>ILIL</sub> should not be less than the number of t<sub>CVC</sub> cycles it takes to execute the interrupt service routines plus 20 t<sub>CVC</sub> cycles.






Fig. 4 - Timer relationships.



\* Internal timing signal not available externally.

Fig. 5 - Power-on RESET and RESET.



<sup>#</sup> Internal timing signals not available externally.

Fig. 6 - Stop recovery and power-on RESET.

## **FUNCTIONAL PIN DESCRIPTION**

#### V<sub>DD</sub> and V<sub>SS</sub>

Power is supplied to the MCU using these two pins.  $\mbox{V}_{\mbox{DD}}$  is power and  $\mbox{V}_{\mbox{SS}}$  is ground.

## **IRQ** (MASKABLE INTERRUPT REQUEST)

 $\overline{\text{IRQ}}$  is mask option selectable with the choice of interrupt sensitivity being both level- and negative-edge or negative-edge only. The MCU completes the current instruction before it responds to the request. If  $\overline{\text{IRQ}}$  is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the mask option is selected to include level sensitivity, then the  $\overline{\text{IRO}}$  input requires an external resistor to VDD for "wire-OR" operation. See the Interrupt section for more detail.

## RESET

The RESET input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Reset section for a detailed description.

## TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to Timer section for a detailed description.

## NUM - NON-USER MODE

This pin is intended for use in self-check only. User applications should connect this pin to ground through a 10  $k\Omega$  resistor.

#### OSC1, OSC2

The CDP6805G2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the external frequency (fosc). Both of these options are mask selectable.

 ${f RC}$  — If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and  $f_{OSC}$  is shown in Figure 8.


CRYSTAL — The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by VDD. Refer. to Control Timing Characteristics for limits. See Table 1.


**EXTERNAL CLOCK** — An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. toxov or tILCH do not apply when using an external clock input.

<sup>\*\*</sup> Represents the internal gating of the QSC1 input pin.

	1 MHz	4 MHz	Units
RSMAX	400	75	Ω
C <sub>0</sub>	5	7 .	pF
C <sub>1</sub>	0.008	0.012	μF
C <sub>OSC1</sub>	15-40	15-30	pF
C <sub>OSC2</sub>	15-30	15-25	pF
R <sub>P</sub>	10	10	MΩ
Q	30	40	

Crystal Parameters







Crystal Oscillator Connections

(a)

**Equivalent Crystal Circuit** 





(b) RC Oscillator Connection

(c) External Clock Source Connections

Fig. 7 - Oscillator connections.




Fig. 8 - Frequency vs. resistance for RC oscillator option only.

#### PA0-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

#### PB0-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

### PC0-PC7

These eight lines comprise Port C. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

#### PD0-PD7

These eight lines comprise Port D. PD4-PD7 also are capable of driving LED's directly. The state of any pin is software programmable. Refer to the Input/Output Programing section for a detailed description.

#### INPUT/OUTPUT PROGRAMMING

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port Data Direction Register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic '1.' A pin is configured as an input if its corresponding DDR bit is cleared to a logic '0.' At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.




TABLE 2 - I/O PIN FUNCTIONS

R/W	DDR	I/O Pin Function
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

Fig. 9 - Typical port I/O circuitry.

#### SELF-CHECK

The CDP6805G2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic 1 then executing a reset. After reset, five subroutines are called that execute the following tests:

I/O-Functionally exercise port A, B, C, D

RAM - Walking bit test

ROM - Exclusive OR with odd 1's parity result

Timer - Functionally exercise timer

Interrupts – Functionally exercise external and timer interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

#### RAM SELF-CHECK SUBROUTINE

Returns with the Z-bit clear if any error is detected; otherwise the Z-bit is set.

The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.

A and X are modified. All RAM locations except the top 2 are modified. (Enter at location \$1F87.)

## **ROM CHECKSUM SUBROUTINE**

Returns with Z-bit cleared if any was found, otherwise  $Z=1.\ X=0$  on return, and A is zero if the test passed. RAM locations 040-043 are overwritten. (Enter at location 1FA1.)

#### TIMER TEST SUBROUTINE

Return with Z-bit cleared if any error was found; otherwise Z = 1.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask not set so the caller must protect himself from interrupts if necessary

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$1FBB.)

#### MEMORY

The CDP6805G2 has a total address space of 8192 bytes of memory and I/O registers. The address space is shown in Figure 11.





Fig. 10 - Self-check circuit.

TABLE 3 - SELF-CHECK RESULTS

PD3	PD2	PD1	PD0	Remarks
1	0	1	0	Bad I/O
1	0	1	1	Bad Timer
1	1	0	0	Bad RAM
1	1	0	1	Bad ROM
1	1	1	0	Bad Interrupt or Request Flag
	All C	ycling	Good Part	
	All O	thers	Bad Part	



\*Reads of unused locations undefined.

Fig. 11 - Address map.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The next 2096 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$007F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

#### REGISTERS

The CDP6805G2 contains five registers as shown in the programming model in Figure 12. The interrupt stacking order is shown in Figure 13.

#### ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

#### INDEX REGISTER (X)

The X register is an 8-bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read/modify/write type of instructions and as a temporary storage register when not performing addressing operations.

#### PROGRAM COUNTER (PC)

The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.

#### STACK POINTER (SP)

The stack pointer is a 13-bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001. These seven bits are appended to the six least-significant register bits to produce an address within the range of \$007F to \$0040. The stack area of RAM is used to store the return address on subroutine calls and the





Fig. 12 - Programming Model.



NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

machine state during interrupts. During external or poweron reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

### **CONDITION CODE REGISTER (CC)**

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BITS (H) — The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) — When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and is processed when the I-bit is next cleared.

**NEGATIVE (N)** — Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical one).

**ZERO (Z)** — Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

**CARRY/BORROW (C)** — Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

#### RESETS

The CDP6805G2 has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Figure 5.

## RESET

The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one t<sub>CVC</sub>. The RESET pin is provided with a Schmitt Trigger input to improve its noise immunity.

## **POWER-ON RESET**

The power-on reset occurs when a positive transition is detected on Vpp. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a 1920  $t_{\rm CyC}$  delay from the time of the first oscillator operation. If the external RESET pin is low at the end of the 1920  $t_{\rm CyC}$  time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- -Timer control register interrupt request bit TCR7 is cleared to a "0."
- Timer control register interrupt mask bit TCR6 is set to a "1."
- All data direction register bits are cleared to a "0." All ports are defined as inputs.
- Stack pointer is set to \$007F.
- The internal address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1."
- -STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

#### INTERRUPTS

The CDP6805G2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt), and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 13 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 14 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:

RESET→\*→External Interrupt → Timer Interrupt


#### TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero (transitions from \$01 to \$00) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

### **EXTERNAL INTERRUPT**

If the interrupt mask bit of the condition code register is cleared and the external interrupt pin is "low," then the external interrupt occurs. The action of the external interrupt is

<sup>\*</sup>Any current instruction including SWI.



<sup>\*</sup>NOTE: The clear of TCR bit 7 must be accomplished with software.

Fig. 14 - Interrupt and instruction processing flowchart.

identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level- and edge-sensitive (or edge-sensitive only) are available as mask options. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (IRQ) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (t<sub>|L|L</sub>) is obtained by adding 20 instruction cycles (t<sub>CVC</sub>) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many intertupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the  $\overline{\mbox{IRQ}}$  remains low, then the next interrupt is recognized.

#### SOFTWARE INTERRUPT (SWI)


The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routin address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 14 for interrupt and instruction processing flowchart.

The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are  $\overline{\text{RESET}}$ , STOP, WAIT.


## RESET

The RESET input pin and the internal power-on reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF. The interrupt mask of the condition code register is also set. Refer to Resets section for details.

#### (a) Interrupt Functional Diagram



## (b) Interrupt Mode Diagram



ĪRQn

(The minimum pulse width (t<sub>ILIH</sub> is one t<sub>CyC</sub>. The period t<sub>ILIL</sub> should not be less than the number of t<sub>CyC</sub> cycles it takes to execute the interrupt service routine plus 20 t<sub>CyC</sub> cycles.)

**Edge Condition** 

Mask Optional Level Sensitive (If after servicing an interrupt the IRQ remains low, then the next interrupt is recognized)

Fig. 15 - External interrupt.

STOP

The STOP instruction places the CDP6805G2 in its lowest power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The timer prescaler is cleared. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.




Fig. 16 - Stop function flowchart.

### WAIT

The WAIT instruction places the CDP6805G2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is diabled from all internal circuitry

except the timer circuit; refer to Figure 17. Thus, all internal processing is halted; however, the timer continues to count normally.

During the Wait mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the Wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer Wait interrupt) is serviced since the MCU is no longer in the WAIT mode.

#### TIMER

The MCU timer contains a 8-bit software programmable counter with7-bit software selectable prescaler. The counter may be present under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TRC), is set. Then, if the timer interrupt is not masked, i.e., bit 6 of the TCR and the l-bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (or \$1FF6 and \$1FF7 if in the WAIT mode) in order to beging servicing.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If a read occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0, bit 1, and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are clearedto all "0's" by the write operation into TCR when bit 3 of the written data equals 1. This allows for truncation-free counting.

The timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

## **TIMER INPUT MODE 1**

If TCR4 and TCR5 are both programmed to a "0," the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.




Fig. 17 - Wait function flowchart.

## **TIMER INPUT MODE 2**

With TCR4=1 and TCR5=0, the internal clock and the TIMER input pin are ANDed together to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is  $\pm 1$  clock and, therefore, accuracy improves with longer input pulse widths.


## **TIMER INPUT MODE 3**

If TCR4=0 and TCR5=1, then all inputs to the Timer are disabled.

## **TIMER INPUT MODE 4**

If TCR4=1 and TCR5=1, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to \$F0.



#### NOTES:

- 1. Prescaler and 8-bit counter are clocked on the falling edge of the internal clock or external input.
- 2. Counter counts down continuously.

Fig. 18 - Timer block diagram.

## Timer Control Register (TCR)

7	6	5	4	3	2	1	0	
TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0	

All bits in this register except bit 3 are Read/Write bits.

**TCR7** — Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic "1".

- 1 Set whenever the counter decrements to zero, or under program control.
- Cleared on external reset, power-on reset, STOP instruction, or program control.

 ${\sf TCR6}-{\sf Timer}$  interrupt mask bit: when this bit is a logic "1" it inhibits the timer interrupt to the processor.

- 1 Set on external reset, power-on reset, STOP instruction, or program control.
- 0 Cleared under program control.

**TCR5** — External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by  $\overline{\text{RESET}}$ .)

- 1 Select external clock source.
- 0 Select internal clock source (AS).

 ${\it TCR4}-{\it External}$  enable bit: control bit used to enable the external timer pin. (Unaffected by  ${\it \overline{RESET}}$ .)

- 1 Enable external timer pin.
- 0 Disable external timer pin.

TCR5 TCR4

0	0	Internal clock to Timer
0		AND of internal clock and TIMER pin to Timer
1	0	Inputs to Timer disabled
1	1	TIMER pin to Timer

Refer to Figure 18 for Logic Representation.

TCR3 — Timer Prescaler Reset bit: writing a "1" to this bit resets the prescaler to zero. A read of this location always indicates a "0". (Unaffected by RESET.)

TCR2, TCR1, TCR0 — Prescaler select bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler

TCR2	TCR1	TCR0	Result								
0	0	0	+1								
0	0	1	+2								
0	1,	0	+4								
0	1	1	+8								
1	0	0	+ 16								
1	0	1	+ 32								
1	1	0	+ 64								
1	1	1	+ 128								

#### **INSTRUCTION SET**

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

### REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions are the program counter. Refer to Table 4.

### READ/MODIFY/WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 5.

### **BRANCH INSTRUCTIONS**

Most branch instructions test the state of the Condition Code Register and if certain criteria are met, a branch is executed. This adds an offset between  $\pm$  128 and  $\pm$  127 to the current program counter. Refer to Table 6.

## **BIT MANIPULATION INSTRUCTIONS**

The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDR's, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 7 for instruction cycle timing.

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8 for instruction cycle timing.

## ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

#### OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

#### ADDRESSING MODES

The MCU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scalling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short

and long absolute addressing is also included. One and two byte direct addressing instructions access all data bytes inmost applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is used in describing the various addressing modes, which is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes. For additional details and graphical illustrations, refer to the M6805 Family User Manual.

#### INHERENT

In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

#### IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$EA = PC + 1$$
;  $PC \leftarrow PC + 2$ 

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a signle byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$EA = (PC + 1); PC - PC + 2$$
Address Bus High - 0; Address Bus Low - (PC + 1)

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single thre byte instruction. When using the CDP6805 assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing mode.

$$EA = (PC + 1): (PC + 2); PC \leftarrow PC + 3$$
Address Bus High  $\leftarrow$  (PC + 1); Address Bus Low  $\leftarrow$  (PC + 2)

## INDEXED, NO-OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long and therefore are more efficient. This mode is used to move a pointer through a table or to address a frequency referenced RAM or I/O location.

## **RCA CMOS LSI Products**

## CDP6805G2

## INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operad is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m-th element in an element table. All instructions are two bytes. The contents of the index register (X) is not changed. The contents of (PC+1) is an unsigned 8-bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$EA = + (PC + 1)$$
:  $PC \leftarrow PC + 2$ 

Address Bus High  $\leftarrow$  K; Address Bus Low  $\leftarrow$  X + (PC + 1) Where: K = The carry from the addition of X + (PC + 1)

## INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the M6805 assembler determines the most efficient form of indexed offset — 8 or 16 bit. The content of the index register is not changed.

EA = 
$$X + [(PC + 1): (PC + 2)]; PC \leftarrow PC + 3$$
  
Address Bus High  $\leftarrow (PC + 1) + K;$   
Address Bus Low  $\leftarrow X + (PC + 2)$ 

Where: K = The carry from the addition of X + (PC + 2)

#### RELATIVE

Relative addressing is only used in branch instructions. In relative addressing the contents of the 8-bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing

is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to see if it is within the span of the branch.

EA = PC+2+ (PC+1); PC $\leftarrow$ EA if branch taken; otherwise PC $\leftarrow$ PC+2

#### BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$EA = (PC + 1); PC \leftarrow PC + 2$$

Address Bus High ← 0; Address Bus Low ← (PC+1)

#### BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8-bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

									,	Addressir	ng Mode	s							
		Immediate				Direct			Extended		Indexed (No Offset)			Indexed (8-Bit Offset)			Indexed (16-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Load A from Memory	LDA	A6	2	2	В6	2	3	C6	3	4	F6	1	3	E6	2	4	D6	3	5
Load X from Memory	LDX	AE	2	2	BE	2	3	CE	3	4	FE	1	3	EE	2	4	DE	3	5
Store A in Memory	STA	_	_	_	B7	2	4	C7	3	5	F7	1	4	E7	2	5	D7	3	6
Store X in Memory	STX	_	_	_	BF	2	4	CF	3	5	FF	1	4	EF	2	5	DF	3	6
Add Memory to A	ADD	AB	2	2	BB	2	3	СВ	3	4	FB	1	3	EB	2	4	DB	3	5
Add Memory and Carry to A	ADC	A9	2	2	В9	2	3	С9	3	4	F9	1	3	E9	2	4	D9	3	5
Subtract Memory	SUB	Α0	2	2	В0	2	3	C0	3	4	F0	1	3	E0	2	4	D0	3	5
Subtract Memory from A with Borrow	SBC	A2	2	2	B2	2	3	C2	3	4	F2	1	3	E2	2	4	D2	3	5
AND Memory to A	AND	A4	2	2	B4	2	3	C4 .	3	4	F4	1	3	E4	2	4	D4	3	5
OR Memory with A	ORA	AA	2	2	BA	2	3	CA	3	4	FA	1	3	EA	2	4	DA	3	5
Exclusive OR Memory with A	EOR	A8	2	2	B8	2	3	C8	3	4	F8	1	3	E8	2	4	D8	3	5
Arithmetic Compare A with Memory	СМР	A1	2	2	B1	2	3	C1	3	4	F1	1	3	E1	2	4	D1	3	5
Arithmetic Compare X with Memory	CPX	А3	2	2	В3	2	3	СЗ	3	4	F3	1	3	E3	2	4	D3	3	5
Bit Test Memory with A (Logical Compare)	BIT	A5	2	2	B5	2	3	C5	3	4	F5	1	3	E5	2	4	D5	3	- 5
Jump Unconditional	JMP	_	_	_	ВС	2	2	CC	3	3	FC	1	2	EC	2	3	DC	3	4
Jump to Subroutine	JSR	_	_	-	BD	2	5	CD	3	6	FD	1	5	ED	2	6	DD	3	7

TADIES	DEAD/MODIEY/MODITE INICTRICTS	ONIC

				DEE 5	110707	11100111	, , , , , , , , , , , , , , , , , , , ,		0110110							
									Addressi	ng Modes	3					
		Inherent (A)			In	Inherent (X)		Direct			Indexed (No Offset)			Indexed (8-Bit Offset)		
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles
Increment	INC	.4C	1	3	5C	1	3	3C	2	5	7C	1	5	6C	2	6
Decrement	DEC	4A	1	3	5A	1	3	3A	2	5	7A	1	5	6A	2	6
Clear	CLR	4F	1	3	5F	1	3	3F	2	5	7F	1	5	6F	2	6
Complement	COM	43	1	3	53	1	3	33	2	5	73	1	5	63	2	6
Negate (2's Complement)	NEG	40	1	3	50	1	3	30	2	5	70	1	5	60	2	6
Rotate Left Thru Carry	ROL	49	1	3	59	1	3	39	2	5	79	1	5	69	2	6
Rotate Right Thru Carry	ROR	46	1	3	56	1	3	36	2	5	76	1	5	66	2	6
Logical Shift Left	LSL	48	1	3	58	1	3	38	2	5	78	1	5	68	2	6
Logical Shift Right	LSR	44	1	3	54	1	3	34	2	5	74	1	5	64	2	. 6
Arithmetic Shift Right	ASR	47	1	3	57	1	3	37	2	5	77	1	5	67	2	6
Test for Negative or Zero	TST	4D	1	3	5D	1	3	3D	2	4	7D	1	4	6D	2	5

TABLE 6 - BRANCH INSTRUCTIONS

Function	Mnemonic	Op Code	# Bytes	# Cycles	
Branch Always	BRA	20	2	3	
Branch Never	BRN	21	2	3	
Branch IFF Higher	вні	22	2	3	
Branch IFF Lower or Same	BLS	23	2	3	
Branch IFF Carry Clear	BCC	24	2	3	
(Branch IFF Higher or Same)	(BHS)	24	2	3	
Branch IFF Carry Set	BCS	25	2	3	
(Branch IFF Lower)	(BLO)	25	2	3	
Branch IFF Not Equal	BNE	26	2	3	
Branch IFF Equal	BEQ	27	2	3	
Branch IFF Half Carry Clear	внсс	28	2	3	
Branch IFF Half Carry Set	BHCS	29	2	3	
Branch IFF Plus	BPL	2A	2	3	
Branch IFF Minus	ВМІ	2B	2	3	
Branch IFF Interrupt Mask Bit is Clear	ВМС	2C	2	3	
Branch IFF Interrupt Mask Bit is Set	BMS	2D	2	3	
Branch IFF Interrupt Line is Low	BIL	2E	2	3	
Branch IFF Interrupt Line is High	BIH	2F	2	3	
Branch to Subroutine	BSR	AD	2	6	

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

		Addressing Modes									
		Bi	t Set/Cle	ar	Bit Test and Branch						
Function	Mnemonic	Op Code	# Bytes	# Cycles	Op Code	# Bytes	# Cycles				
Branch IFF Bit n is Set	BRSET n (n = 07)	_	_	_	2•n	3	5				
Branch IFF Bit n is Clear	BRCLR n (n=07)	_	_	_	01 + 2•n	3	5				
Set Bit n	BSET n (n=07)	10 + 2•n	2	5	_	_					
Clear Bit n	BCLR n (n=07)	11 + 2•n	2	5		_	_				

TABLE 8 — CONTROL INSTRUCTIONS

		Inherent						
Function	Mnemonic	Op Code	# Bytes	# Cycles				
Transfer A to X	TAX	97	1	2				
Transfer X to A	TXA	9F	1	2				
Set Carry Bit	SEC	99	1	2				
Clear Carry Bit	CLC	98	1	2				
Set Interrupt Mask Bit	SEI	9B	1	2				
Clear Interrupt Mask Bit	CLI	9A	1	2				
Software Interrupt	SWI	83	1	10				
Return from Subroutine	RTS	81	1	6				
Return from Interrupt	RTI	80	1	9				
Reset Stack Pointer	RSP	9C	1	2				
No-Operation	NOP	9D	1	2				
Stop	STOP	8E	1	2				
Wait	WAIT	8F	1	2				

### TABLE 9 - INSTRUCTION SET OPCODE MAP

	Bit Ma	nipulation	Branch	Γ.	Re	ed/Modify/	Write		Con	trol	Register/Memory						
	BTB	BSC	REL	DIR	INH	INH	IX1	IX.	INH	IŅH	IMM	DIR	EXT	IX2	IX1	IX.	
Low	0000	0001	2 0010	0011	0100	5 0101	6 0110	7 0111	1000	9 1001	1010	B 1011	1100	D 1101	1110	1111	Hi
0000	BRSETO 3 BTB	BSETO S	BRA 2 REL	NEG DIR	NEG 1 INH	NEG 1 INH	NEG 1X1	NEG 1 IX	RTI 1 INH		SUB 2 2 IMM	SUB 2 DIR	SUB 3 EXT		SUB 1 2 IX1	SUB IX	0000
1 0001	BRCLRO 3 BTB	BCLRO 5 2 BSC	BRN 3 2 REL						RTS 1 INH		CMP 2	CMP DIR	CMP SEXT	CMP 5	CMP 2 1X1	CMP	1 0001
2 0010	BRSET1 3 BTB	BSET1 5 2 BSC	BHI 2 REL								SBC 2	SBC 3	SBC SBC	SBC SIX2	SBC 1X1	SBC X	2 0010
3 0011	BRCLR1 5	BCLR1 5 2 BSC	BLS REL	COM DIR	COMA 1 INH	COMX 3	COM 6 1X1	COM 5	SWI 1 INH		CPX 2 IMM	CPX DIR	CPX 3 EXT	CPX 3 IX2	CPX 2 IX1	CPX 3	3 0011
0100	BRSET2	BSET2 5	BCC 3	LSR DTR	LSRA 1 INH	LSRX 1	LSR 2 IX1	LSR			AND 2	AND 2 DIR	AND SEXT	AND 3	AND X	AND X	4 0100
5 0101	BRCLR2	BCLR2	BCS REL	5	3	3	6	5			BIT 2	BIT DIR	BIT 3 EXT	BIT 3	BIT 2 1X1	BIT X	5 0101
6 0110	BRSET3	BSET3	BNE REL	ROR DIR	RORA 1 INH	RORX 1 INH	ROR 1X1	ROR		2	LDA 2	LDA 2 DIR	LDA 3 EXT	LDA 3 IX2	LDA IX1	1 LDA	6 0110
7 0111	BRCLR3	BCLR3	BEO REL	ASR DIR	ASRA 1 INH	ASRX 1 INH	ASR 2 IX1	ASR IX		TAX 1 INH	2	STA 2 DIR 3	STA 3 EXT	STA X	STA X	STA 1 IX 3	7 0111
1000	BRSET4	BSET4 2 BSC	BHCC REL	LSL DIR	LSLA 1 INH	LSLX 1 INH	LSL IX1	LSL 1 IX		CLC	EOR 2	EOR 2 DIR 3	EOR 3 EXT		EOR 1X1	EOR IX	8 1000
1001	BRCLR4 3 BTB	BCLR4 2 BSC	BHCS REL	ROL 2 DIR	ROLA 1	ROLX 1 INH	ROL IX1	ROL 1 IX		SEC 1	ADC 2 IMM	ADC 2 DIR	ADC 3 EXT	ADC	ADC X1	ADC X	9 1001
A 1010	BRSETS 3 BTB	BSET5 2 BSC	BPL 2 REL	DEC DIR	DECA 1 INH	DECX 1 INH	DEC 1X1	DEC IX		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	ORA	ORA X	ORA IX	A 1010
B 1011	BRCLR5	BCLR5	BMI 2 REL	5	3	3	6	5		SEI 1 INH	ADD 2	ADD 2	ADD 3 EXT	ADD	ADD X1	ADD X	B 1011
C 1100	BRSET6	BSET6	BMC REL	INC DIR	INCA	INCX INH	INC 2 1X1	INC IX		RSP 1 INH		JMP 2 2 DIR	JMP 3 EXT	JMP 3 1X2	JMP 2 1X1	JMP 1 1 IX	C 1100
D 1101	BRCLR6	BCLR6	BMS REL	TST 2 DIR	TSTA 1 INH	TSTX 1 INH	TST 2 IX1	TST 1	3	NOP 1	BSR 2 REL	JSR DIR	JSR 3 EXT	JSR 3 IX2	JSR	JSR 3	D 1101
E 1110	BRSET7	BSET7	BIL REL	5		3	6	5	STOP 1		LDX 2	LDX DIR	LDX 3 EXT	LDX 3	LDX 1X1	LDX X	E 1110
F 1111	BRCLR7	BCLR7 <sup>5</sup> 2 BSC	BIH 2 REL	CLR DIR	CLRA 1 INH	CLRX 1 INH	CLR 2 IX1	CLR IX	WAIT 1 INH	TXA 1		STX DIR	STX SEXT	STX X	STX 5	STX 1	F 1111

### Abbreviations for Address Modes

INH inherent Α Accumulator Х Index Register IMM Immediate DIR Direct **EXT** Extended REL Relative BSC Bit Set/Clear BTB Bit Test and Branch ΙX Indexed (No Offset)

IX1 Indexed, 1 Byte (8-Bit) Offset IX2 Indexed, 2 Byte (16-Bit) Offset




TABLE 10 - INSTRUCTION SET

				A	ddressing l	Modes					Co	ndit	ion	Cc	des
Mnemonic	Inherent	Immediate	Direct	Extended	Relative	Indexed (No Offset)	Indexed (8 Bits)	Indexed (16 Bits)	Bit Set/ Clear	Bit Test & Branch	н	1	N	z	T
ADC		X	Х	X		X	X	X			Λ	•	Λ	Λ	A
ADD		X	X	X		X	Х	X			A				A
AND		X	X	X		X	X	X			•	•	Λ	Λ	•
ASL	X		X			X	X				•	•	Λ	A	
ASR	X		X			X	Χ.				•	•		A	
BCC					X	1					•	•			
BCLR				1					X		•	•		te	
BCS				1	X		l		<del>                                     </del>	<u> </u>	•	•		te	10
BEQ					×				T		•	•			•
ВНСС				1	×				<u> </u>						
BHCS			T	1	X			<b></b>				•	•		
ВНІ					X	<u> </u>			1			•			_
BHS			1	1	X				<b>†</b>	· ·		te		10	10
BIH			<del> </del>	<del>                                     </del>	X	<del></del>		<b>†</b>	<b>†</b>	<b></b>		0			10
BIL	<del></del>	<del> </del>		<del> </del>	X			<del>                                     </del>	<del>                                     </del>	<b>†</b>	•	•			_
BIT		×	×	×	<del></del>	×	X	×	<del> </del>	<del> </del>	10				
BLO	<del> </del>	<del> </del>	<del>  ^</del>	<del> ^-</del>	×	<del> ^</del>	<del>  ^</del>	<del>t ^</del> _	<del>                                     </del>	<del> </del>	+÷				
BLS	<b></b>	<del> </del>	<del> </del>	<del> </del>	x	<del>                                     </del>	<del> </del>	<del> </del>	<del>                                     </del>	<del>                                     </del>	1 6	1			_
BMC	<del>                                     </del>	<b></b>	<del> </del>	<del> </del>	- x	<del> </del>	<del></del>	<del> </del>	<del> </del>	<del> </del>	+ •	1			
BMI	<del> </del>	<del> </del>	<del>                                     </del>	<del> </del>	x			<del> </del>	+	<del> </del>	+ -	1			
	ļ		<del> </del>	<del> </del>				<del> </del>	<del> </del>						
BMS		ļ		ļ	X			<b></b>	<b>ļ</b>		•				
BNE	ļ	ļ		ļ	X				<b>}</b>	<del> </del>	•	Ī			
BPL				ļ	X			<b></b>	<b></b>	<b>↓</b>	•				
BRA			<u> </u>	ļ	X										_
BRN			1	<u> </u>	X						•		-		
BRCLR										X		•			
BRSET			L							X	•			_	
BSET			1						X		•			1	•
BSR					X						•	•		T	
CLC	X										•				
CLI	X										•	To	•	T	
CLR	X		X			X	X		T		•	10	TO	T	
CMP		X	X	X	1	X	X	X	1		•	T	A	17	Λ
COM	X		×		1	X	X					10			
CPX		X	X	X		X	X	X	1	1		1			
DEC	×		X		1	X	X	<b>†</b>		1					
EOR		×	X	×	<del> </del>	×	×	×	+	<b></b>	1 .				
INC	×	1	X	<del> </del>	<del> </del>	X	X	<del>                                     </del>	1	<del>                                     </del>	10				1
JMP		·	X	×	<del>                                     </del>	x	X	X	+	1	10				10
JSR	· · · · · · · · · · · · · · · · · · ·	<u> </u>	X	x	<b>†</b>	x	x	X	<del> </del>	<del> </del>	10				10
LDA	<del> </del>	×	x	<del>Î</del>	<del> </del>	<del>x</del>	x	<del>x</del>	+	<del> </del>	۱ŏ	te			
LDX	<del> </del>	<del>l                                    </del>	<del>x</del>	<del>l ŝ</del>	<del> </del>	<del>                                     </del>	<del>  x</del>	<del>l î</del>	+	<del> </del>	+ *	_			
LSL	×	<del>  ^ </del>	<del>-</del> <del>x</del>	<del>  ^</del> -	<del> </del>	<del>l                                    </del>	<del>  x</del>	<del>  ^-</del>	+	<del> </del>	+ •				
	<del>x</del>	<del> </del>	+ <del>*</del> *	<del> </del>	<del> </del>	×	<del>                                     </del>	<del> </del>	+	<del>├</del> ──	+:			1	
LSR		ļ	X	<del> </del>	<u> </u>		<del>\ x</del>	<del> </del>			+ *				
NEG	X	ļ	<del>                                     </del>	<b>ļ</b>	<b></b>	×	<del></del>	<b>Ļ</b>	<del> </del>						A
NOP	X	ļ	<del> </del>	1		ļ,	L	L		<b></b>	•		L		
ORA	<b></b>	X	X	×		X	X	X	<b></b>	<b></b>	•			1	
ROL	X	ļ	X	<b>↓</b>	-	X	X	<b></b>	1	ļ	•		Λ		\ A
ROR	Х		X	L		X	X	<u> </u>		<u> </u>	•				
RSP	X			l	L			l	L	<u> </u>	•				
RTI	X			I				I	1		7				
RTS	X										•	•	•	1	•
SBC		X	X	X		X	X	X	$\Box$		•				A
SEC	X										•	•			
SEI	×		· ·						T	1		1	1	1	•
STA	Ī	<u> </u>	X	X	1	X	Χ.	X	T		•				_
STOP	X	T	<del>                                     </del>	T	1	T	<del>                                     </del>	T	<del>1</del>	<b>T</b>	1		1		10
STX	1		X	×		×	X	X	1	1	Ť				
SUB	<b>†</b>	×	<del>Î</del>	<del>Î</del>	<del>                                     </del>	<del>Î</del>	<del>l x</del>	<del>l x</del>	†	<del>                                     </del>	Ť		1 2		HÃ
SWI	×	<del>  ^</del>	<del>  ^ </del>	<del>                                     </del>	<del> </del>	<del> ^-</del> -	<del>  ^</del> -	<del>  ^</del>	+	+	+ 5				
TAX	<del>- x</del>	<del> </del>	<del></del>	+	<del> </del>	+ 5		i							
		<b></b>	<del></del>	<del> </del>	<del> </del>	+	×	<del></del>	+	<del> </del>	_	_			
TOT	V	ı													
TST	×	ļ	X	<del> </del>	<del> </del>	X	<del>  ^</del> -	<b></b>	+	+	<b>∤</b> :				
TST TXA WAIT	X		×		<b></b>			<b></b>	1					1	

Condition Code Symbols

- H Half Carry (From Bit 3)
  I Interrupt Mask
  N Negative (Sign Bit)
  Z Zero
  C Carry/Borrow


- Test and Set if True. Cleared Otherwise.
   Not Affected
   Load CC Register From Stack
- 0 Cleared 1 Set

To minimize power consumption, all unused ROM locations should contain zeros.

### **Master-Device Method**

EPROMs — 2716 EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. The EPROMs must be clearly marked to indicate which EPROM corresponds to which

address mapping. Note that the first 128 (0000-007F) bytes of EPROM 1 correspond to the CDP6805G2 internal RAM and I/O ports and will be ignored when generating ROM masks. Only the first 176 (0000-00AF) bytes of EPROM 2 represent user ROM in the CDP6805G2 and all other locations are ignored. EPROM 3 may be replaced by filling out vector list on ROM Information Sheet since there are only 10 bytes. After the EPROMs are marked they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.



XXX = Customer ID

Fig. A-1 - EPROM marking.

ROM	INFORMATION SHEET
OPTION LIST	
Select the options for your MCU from the following Select one in each section.	ng list. A manufacturing mask will be generated from this information.
Internal Oscillator Input  Crystal Resistor	Column 28 of Option Card 0 or N 1 or P
Internal Divide □ ÷ 4 □ ÷ 2	Column 29 of Option Card 0 or N 1 or P
Interrupt  □ Edge-Sensitive □ Level- and Edge-Sensitive	Column 30 of Option Card 0 or N 1 or P
VECTOR LIST Timer Interrupt from Wait State Only	
Timer Interrupt	
External Interrupt	
SWI	
RESET	
CUSTOMER INFORMATION Customer Name	
Address	
City	State Zip
Phone ( )	Extension
Contact Ms./Mr	
Customer Part No.	
PATTERN MEDIA  G805G2  EPROM Card Deck Other*	
*Other media require factory approval.	
Signature	
Title	

### **DATA PROGRAMMING INSTRUCTIONS**

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

- Computer-Card Deck—use standard 80-column computer punch cards.
- Floppy Diskette—diskette information must be generated on an RCA CDP1800-series microprocessor development system.
- Master Device—a ROM, PROM, EPROM or CDP6805G2 that contains the required programming information.

The requirements for each method are explained in detail in the following paragraphs:

## **Computer-Card Method**

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a data-format card, and data cards. Punch the cards as spécified in the following charts:

## **TITLE CARD**

Column No.	Data
1	Punch T
2-5	leave blank
6-30	Customer Name (start at 6)
31-34	leave blank
35-54	Customer Address or Division (start at 35)
55-58	leave blank
59-63	RCA custom selection number (5 digits) (Obtained from RCA Sales Office)
64	leave blank
65-71	RCA device type, without CDP68 prefix, e.g. 05G2
72	Punch an opening parenthesis (
73	Punch 8
74	Punch a closing parenthesis )
75-78	leave blank
79-80	Punch a 2-digit decimal number to indicate the deck number;
	the first deck should be numbered 01

## OPTION CARD

Column No.	Data
1-6	Punch the word OPTION
7	leave blank
8-17	RCA device type, including CDP68 prefix, e.g. CDP6805G2
18-27	leave blank
28-30	Punch P or N per ROM Information Sheet
31-78	leave blank
79-80	Punch the deck number (the 2-digit number in
	columns 79-80 of the title card)

### **DATA-FORMAT CARD**

Column No.	Data
1-11	Punch the words DATA FORMAT
12	leave blank
13-15	Punch the letters HEX
16	leave blank
17-19	Punch POS
20-78	leave blank
79-80	Punch the deck number (the 2-digit number in
	columns 79-80 of the title card)

## DATA PROGRAMMING INSTRUCTIONS (Cont'd)

## **DATA CARDS**


The data cards contain the hexadecimal data to be programmed into the ROM device.

Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

Column No.	Data	Column No.	Data
1-4	Punch the starting address	26-27	2 hex digits of 9th WORD
	in hexadecimal for the	28-29	2 hex digits of 10th WORD
	following data.*	30	Blank
5	Blank	31-32	2 hex digits of 11th WORD
6-7	2 hex digits of 1st WORD	33-34	2 hex digits of 12th WORD
8-9	2 hex digits of 2nd WORD	35	Blank
10	Blank	36-37	2 hex digits of 13th WORD
11-12	2 hex digits of 3rd WORD	38-39	2 hex digits of 14th WORD
13-14	2 hex digits of 4th WORD	40	Blank
15	Blank	41-42	2 hex digits of 15th WORD
16-17	2 hex digits of 5th WORD	43-44	2 hex digits of 16th WORD
18-19	2 hex digits of 6th WORD	45	Semicolon, blank if last card
20	Blank		}
21-22	2 hex digits of 7th WORD	46-78	Blank
23-24	2 hex digits of 8th WORD	79-80	Punch 2 decimal digits
25	Blank		as in title card

<sup>\*</sup>The address block must start at 0080 and run through 08AF. Column 4 must be zero. One additional card starting at 1FF0 is required to specify vectors. Note that as the sample program card shows, the 1FF0 card must contain 16 data words. Zeros are used to fill unused locations 1FF0 — 1FFS.

## **OPTION DATA CARD**



92CL-3513

### CDP6805 FAMILY

	CDP6805E2 Available Now CDP6805G2				
Technology	CMOS	CMOS			
Number of Pins	40	40			
On-Chip RAM (Bytes)	112	112			
On-Chip User ROM (Bytes)	None	2K			
External Bus	Yes	None			
Bidirectional I/O Lines	16	32			
Undirectional I/O Lines	None	None			
Other I/O Features	Timer	Timer			
EPROM Version	None	None			
STOP and WAIT	Yes	Yes			

	CDP6805F2
Technology	CMOS
Number of Pins	28
On-Chip RAM (Bytes)	64
On-Chip User ROM (Bytes)	1K
External Bus	None
Bidirectional I/O Lines	20
Undirectional I/O Lines	None
Other I/O Lines	Timer
EPROM Version	None
STOP and WAIT	Yes

## **OPERATING AND HANDLING CONSIDERATIONS**

## 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

## **Operating Voltage**

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD — VSS to exceed the absolute maximum rating.

## **Input Signals**

To prevent damage to the input protection circuit, input signals should never be greater than  $V_{CC}$  nor less than  $V_{SS}$ . Input currents must not exceed 10 mA even when the power supply is off.

## **Unused Inputs**

A connection must be provided at every input terminal. All unused input terminals must be connected to either VCC or VSS, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to V<sub>DD</sub>, V<sub>CC</sub>, or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.

## **ORDERING INFORMATION**

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

Package Suffix Letter

Package
Dual-in-Line Side Brazed Ceramic

D


Dual-in-Line Plastic

E

For example, a CDP6805G2 in a dual-in-line plastic package will be identified as the CDP6805G2E.

## **Objective Data**

## **CDP6818**



The CDP6818 Real-Time Clock plus RAM is a peripheral

device which includes the unique MOTEL concept for use with

various microprocessor, microcomputers, and larger comput-

ers. This part combines three unique features: a complete

time-of-day clock with alarm and one hundred year calendar,

a programmable periodic interrupt and square-wave genera-

tor, and 50 bytes of low-power static RAM. The CDP6818 uses

high-speed CMOS technology to interface with 1 MHz proces-

is designed as a battery powered CMOS part (in an otherwise

NMOS/TTL system) including all the common battery

backed-up functions such as RAM, time, and calendar. Sec-

ondly, the CDP6818 may be used with a CMOS microproces-

sor to relieve the software of the timekeeping workload and to

extend the available RAM of an MPU such as the CDP6805E2.


The Real-Time Clock plus RAM has two distinct uses. First, it

sor buses, while consuming very little power

## **CMOS Real-Time Clock with RAM**

#### **Features**

- Low-Power, High-Speed, High-Density CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes, and Hours of the Day
- Counts Days of the Week, Date, Month, and Year
- 3 V to 6 V Operation
- Time Base Input Options: 4.194304 MHz, 1.048576 MHz, or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- 40 to 200 μW Typical Operating Power at Low Frequency Time Base
- 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24-Hour Clock with AM and PM in 12-Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
  - Microprocessor Bus Compatible
  - MOTEL Circuit for Bus Universality
  - Multiplexed Bus for Pin Efficiency
  - Interfaced with Software as 64 RAM Locations
  - 14 Bytes of Clock and Control Registers
  - 50 Bytes of General Purpose RAM
  - Status Bit Indicates Data Integrity
  - Bus Compatible Interrupt Signals (IRQ)
  - Three Interrupts are Separately Software Maskable and Testable
    - Time-of-Day Alarm, Once-per-Second to Once-per-Day
    - Periodic Rates from 30.5 µs to 500 ms
    - End-of-Clock Update Cycle
  - Programmable Square-Wave Output Signal
  - Clock Output May Be Used as Microprocessor Clock Input
    - At Time Base Frequency +1 or +4
  - 24-Pin Dual-In-Line Package
  - Chip Carrier Also Available



## **CDP6818**

 $\begin{tabular}{ll} \textbf{MAXIMUM RATINGS} (Voltages referenced to VSS) \\ \end{tabular}$ 

Ratings	Symbol	Value	Unit	
Supply Voltage	V <sub>DD</sub>	-0.3  to  +8	٧	
All Input Voltages Except OSC1	V <sub>in</sub>	$V_{SS} = 0.5$ to $V_{DD} + 0.5$	٧	
Current Drain per Pin Excluding VDD and VSS	ı	10	mA	
Operating Temperature Range	TA	0 to +70	°C	
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	.°C	

DC ELECTRICAL CHARACTERISTICS ( $V_{DD} = 5 \text{ Vdc } \pm 10\%$ ,  $V_{SS} = 0 \text{ Vdc}$ ,  $T_A = 0^{\circ}$  to  $70^{\circ}$ C unless otherwise noted)

Characteristics	Symbol	Min	Max	Unit
Frequency of Operation	fosc	32.768	4194.304	kHz
Output Voltage	VOL	_	0.1	>
l <sub>Load</sub> <10 μA	Voн	V <sub>DD</sub> = 0.1		\ \ \
IDD — Bus Idle CKOUT = $f_{OSC}$ , $C_L = 15$ pF; SQW Disabled, $\overline{CE} = V_{DD} - 0.2$ ; $C_L$ (OSC2) = 10 pF $f_{OSC} = 4.194304$ MHz $f_{OSC} = 1.048516$ MHz $f_{OSC} = 32.768$ kHz IDD — Quiescent $f_{OSC} = DC$ ; OSC1 = DC;	IDD1 IDD2 IDD3 IDD4	- - -	5 2 200	mA mA μA
All Other Inputs = V <sub>DD</sub> – 0.2 V; No Clock				
Output High Voltage ( $I_{Load} = -1.6 \text{ mA}$ , All Outputs Except $\overline{IRQ}$ , OSC2, and SQW, $I_{Load} = -1.0 \text{ mA}$ )	∨он	4.1	-	٧
Output Low Voltage ( $I_{Load} = 1.6 \text{ mA}$ , All Outputs Except OSC2, $\overline{IRQ}$ , and SQW, $I_{Load} = 1.0 \text{ mA}$ )	VOL	_	0.4	٧
Input High Voltage CKFS, AD0-AD7, DS, AS, R/\overline{W}, \overline{\overline{CE}}, PS \\ \overline{RESET} \\ OSC1	V <sub>IH</sub>	V <sub>DD</sub> - 2 V <sub>DD</sub> - 0.8 V <sub>DD</sub> - 1	V <sub>DD</sub> V <sub>DD</sub> . V <sub>DD</sub>	٧
Input Low Voltage AD0-AD7, DS, AS, R/W, CE CKFS, PS, RESET OSC1	VIL	Vss Vss Vss	0.8 0.8 0.8	٧
Input Current All Inputs	lin		±1	μΑ
Three-State Leakage AD0-AD7	<sup>I</sup> TSL		± 10	μΑ

BUS TIMING ( $V_{DD}$  = 5 Vdc  $\pm$  10%,  $V_{SS}$  = 0 Vdc,  $T_{A}$  = 0° to 70°C unless otherwise noted)

ldent. Number	Characteristics	Symbol	Min	Max	Unit
1	Cycle Time	tcyc	953	DC	ns
. 2	Pulse Width, DS/E Low or RD/WR High	PWEL	300	_	ns
3	Pulse Width, DS/E High or RD/WR Low	PWEH	325	_	ns
4	Clock Rise and Fall Time	t <sub>r</sub> , t <sub>f</sub>	-	30	ns
8	R/W Hold Time	tRWH	10	-	ns
13	$R/\overline{W}$ Setup Time Before DS/E	tRWS	15	_	ns
14	Chip Enable Setup Time Before AS/ALE Fall	tCS	55	_	ns
15	Chip Enable Hold Time	tCH	0	-	ns
18	Read Data Hold Time	tDHR	10	100	ns
21	Write Data Hold Time	tDHW	0	-	ns
24	Muxed Address Valid Time to AS/ALE Fall	tASL	50	_	ns
25	Muxed Address Hold Time	tAHL	50	-	ns
26	Delay Time DS/E to AS/ALE Rise	tASD	50	-	ns
27	Pulse Width, AS/ALE High	PWASH	100	-	ns
28	Delay Time, AS/ALE to DS/E Rise	tASED	90	1	ns
30	Peripheral Output Data Delay Time From DS/E or RD	<sup>t</sup> DDR	20	240	ns
31	Peripheral Data Setup Time	tDSW	220	-	ns

Note: Designations E, ALE,  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  refer to signals from non-6805 type microprocessors.




Fig. 2 — CDP6818 bus timing waveforms.

## **CDP6818**





Fig. 3 — Bus-read timing competitor multiplexed bus.




NOTE:  $V_{HIGH} = V_{DD} - 2.0 \text{ V}$ ,  $V_{LOW} = 0.8 \text{ V}$ , for  $V_{DD} = 5.0 \text{ V} \pm 10\%$ 

Fig. 4 — Bus-write timing competitor multiplexed bus.

TABLE 1 - SWITCHING CHARACTERISTICS ( $V_{DD}=5 \text{ Vdc} \pm 10\%$ ,  $V_{SS}=0 \text{ Vdc}$ ,  $T_A=0^{\circ}$  to  $70^{\circ}$ C)

Description		Symbol	Min	Max	Unit
Oscillator Startup		<sup>t</sup> RC	_	100	ms
Reset Pulse Width		tRWL	5		μS
Reset Delay Time		<sup>t</sup> RLH	5		μS
Power Sense Pulse Width	·	tpWL	5	_	μS
Power Sense Delay Time		<sup>t</sup> PLH	5	_	μS
IRQ Release from DS		<sup>t</sup> IRDS	2	_	μS
IRQ Release from RESET		tirr	2	_	μS
VRT Bit Delay		tVRTD	2	_	μS



NOTE:  $V_{HIGH} = V_{DD} - 2.0 \text{ V}$ ,  $V_{LOW} = 0.8 \text{ V}$ , for  $V_{DD} = 5.0 \text{ V} \pm 10\%$ 

Fig. 5 — IRQ release delay timing waveforms.




Fig. 6 — TTL equivalent test load.

## **CDP6818**





Fig. 7 — Power-up timing waveforms.



1 The VRT bit is set to a "1" by reading Control Register #D. There is no additional way to clear the VRT Bit (see section on VRT).

Fig. 8 — Conditions that clear VRT bit timing waveforms.

#### MOTEL

The MOTEL circuit is a new concept that permits the C IDP6818 to be directly interfaced with many types of microp riocessors. No external logic is needed to adapt to the differences in bus control signals from common multiplexed bus rinicroprocessors.

Practically all microprocessors interface with one of two

synchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry standard bus structure is now available. The MOTEL concept is shown logically in Figure 9.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and  $R/\overline{W}$  are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of  $R/\overline{W}$ . With competitor buses, the inversion of  $\overline{RD}$  and  $\overline{WR}$  create functionally identical internal read and write enable signals.

The CDP6818 automatically selects the processor type by using AS/ALE to latch the state of the DS/RD pin. Since DS is always low and RD is always high during AS and ALE, the latch automatically indicates which processor type is connected.




Fig. 9 — Functional diagram of MOTEL circuit.

## SIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major internal functions of the CDP6818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

## VDD, VSS

DC power is provided to the part on these two pins, V<sub>DD</sub> being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables

### OSC1, OSC2 - TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at 4.194304 MHz, 1.048576 MHz, or 32.768 kHz may be connected to OSC1 as shown in Figure 10. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies. The crystal connections are shown in Figure 11 and the crystal characteristics in Figure 12.

#### CKOUT - CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

## CKFS - CLOCK OUT FREQUENCY SELECT, INPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4. CKFS tied to  $V_{DD}$  causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is at  $V_{SS}$ , CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.

## **CDP6818**




Fig. 10 — External Time-base connection.






Fig. 11 — Crystal oscillator connection.





fosc	4.194304 MHz	1.048576 MHz
Rs max	75 Ω	400 Ω
C0 max	7 pF	5 pF
C1	0.012 pF	0.008 pF
C <sub>in</sub> /C <sub>out</sub>	15-30 pF	15-40 pF
Q	50 k	35 k

Fig. 12 — Crystal parameters.

TABLE : 2 - CLOCK OUTPUT FREQUENCIES

Time Bas e (OSC1) Frequency	Clock Frequericy Select Pin (CKFS)	Clock Frequency Output Pin (CKOUT)
4.194304 MH, z	High	4.194304 MHz
4.194304 MHz	Low	1.048576 MHz
1.048576 MHz	High	1.048576 MHz
1.048576 MHz	Low	262.144 kHz
32.768 kHz	High	32.768 kHz
32.768 kHz	Low	8.192 kHz

### SQW - SQUARE V VAVE, OUTPUT

The SQW pin can output a signal one of 15 of the 22 internal-divider stage: s. The frequency and output enable of the SQW may be altered by programming Register A, as shown in Table 5. The SQW signal may be turned on and off using a bit in Register B.

# AD0-AD7 — MULTIPL .EXED BIDIRECTI/ONAL ADDRESS/DATA BUS;

Multiplexed bus proceassors save pins by presenting the address during the first plortion of the bus cyclie and using the same pins during the sec sond portion for data. Address-thendata multiplexing does and slow the access time of the CDP6818 since the busing eversal from address to data is occurring during the internal RAM access time.

The address must be valid just prior to the fall of AS/ALE at which time the CDP6818 latches the address from AD0 to AD5. Valid write data must be presented and held stable during the latter portion of the DS or WR pulses. In a read cycle, the CDP6818 outputs 8 bits of d ata during the latter portion of the DS or RD pulses, then ceals sed driving the bus (returns the output drivers to three-state) when DS falls in this case of MOTEL or RD rises in the off her case.

### AS - MULTIPLEXED ADDF LESS STROBE, INPUT

A positive going multiplexed anddress strobe pulse serves to demultiplex the bus. The falling nedge of AS or ALE caushes the address to be latched within time CDP6818. The automatic MOTEL circuitry in the CDP6811B also latches the state of the DS pin with the falling edge of AS or ALE.

### DS - DATA STROBE OR REALD, INPUT

The DS pin has two interpretations via the MOTEL circuit. When emanating from a 6800 type processor, DS is a positive pulse during the latter portion of the bus cycle, and is various, ly called DS (data strobe), E (enable), and  $\phi 2$  ( $\phi 2$  clock). During read cycles, DS signifies the time that the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus. RAM to latch the written data.

The second MOTEL interpretation of DS is that of RD, MEMR, or I/OR emaliating from a competitor type processor. In this case, DS identifies the time pleriod when the real-time clock plus RAM drives the bus with relad data. This interpretation of DS is also the same as an output-enable signal on a typical memory.

The MOTEL circuit, within the CDP6 \(^1818\), latches the state of the DS pin on the falling edge of AS/AL E. When the 6800 mode of MOTEL is desired DS must be low druring AS/ALE, which is

the case with the CDP6805 family of multiplexed bus processors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

### R/W - READ/WRITE, INPUT

The MOTEL circuit treats the  $R/\overline{W}$  pin in one of two ways. When a 6805 type processor is connected,  $R/\overline{W}$  is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on  $R/\overline{W}$  while DS is high, whereas a write cycle is a low on  $R/\overline{W}$  during DS.

The second interpretation of  $R/\overline{W}$  is as a negative write pulse,  $\overline{WR}$ ,  $\overline{MEMW}$ , and  $\overline{I/OW}$  from competitor type processors. The MOTEL circuit in this mode gives  $R/\overline{W}$  pin the same meaning as the write  $\overline{(W)}$  pulse on many generic RAMs.

## CE - CHIP ENABLE, INPUT

The chip-enable ( $\overline{\text{CE}}$ ) signal must be asserted (low) for a bus cycle in which the CDP6818 is to be accessed.  $\overline{\text{CE}}$  is not latched and must be stable during DS and AS (in the 6805 mode of MOTEL) and during  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  (in the competitor mode). Bus cycles which take place without asserting  $\overline{\text{CE}}$  cause no actions to take place within the CDP6818. When  $\overline{\text{CE}}$  is high, the multiplexed bus output is in a high-impedance state.

When  $\overline{\text{CE}}$  is high, all address, data, DS, and R/ $\overline{\text{W}}$  inputs from the processor are disconnected within the CDP6818. This permits the CDP6818 to be isolated from a powered-down processor. When  $\overline{\text{CE}}$  is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on  $\overline{\text{CE}}$  when the main power is off.

### IRQ - INTERRUPT REQUEST, OUTPUT

The  $\overline{\text{IRQ}}$  pin is an active low output of the CDP6818 that may be used as an interrupt input to a processor. The  $\overline{\text{IRQ}}$  output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the  $\overline{\text{IRQ}}$  pin, the processor program normally reads Register C. The  $\overline{\text{RESET}}$  pin also clears pending interrupts.

When no interrupt conditions are present, the  $\overline{IRQ}$  level is in the high-impedance state. Multiple interrupting devices may thus be connected to an  $\overline{IRQ}$  bus with one pullup at the processor.

## RESET - RESET, INPUT


The RESET pin does not affect the clock, calendar, or RAM functions. On the powerup, the RESET pin must be held low for the specified time, t<sub>RLM</sub>, in order to allow the power supply to stabilize. Figure 13 shows a typical representation of the RESET pin circuit.

When RESET is low the following occurs:

- a) Periodic Interrupt Enable (PIE) bit is cleared to zero,
- b) Alarm Interrupt Enable (AIE) bit is cleared to zero,
- Update ended Interrupt Enable (UIE) bit is cleared to zero,
- d) Update ended Interrupt Flag (UF) bit is cleared to zero,
- e) Interrupt Request status Flag (IRQF) bit is cleared to zero.
- f) Periodic Interrupt Flag (PF) bit is cleared to zero,

## **CDP6818**


- g) Alarm Interrupt Flag (AF) bit is cleared to zero,
- h) IRO pin is in high-impedance state, and
- Square Wave output Enable (SQWE) bit is cleared to zero.



D1 = D2 = D3 = 1N4148 or Equivalent

Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet  $V_{\rm in}$  requirements.

Fig. 13 — Typical power-up delay circuit for RESET.



D1 = D2 = 1N4148 or Equivalent

Fig. 14 — Typical power-up delay circuit for POWER SENSE.

## PS - POWER SENSE, INPUT

The power-sense pin is used in the control of the valid RAM and time (VRT) bit in Register C. When the PS pin is low the VRT bit is cleared to zero.

During powerup, the PS pin must be extern fally held low for the specified time, tpl. As power is applied to the VTR bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. When normal operation commences PS should be permitted to go high. Figure 14 shows a typical circuit connection for the power-sense pin.

#### POWER-DOWN CONSIDERATTIONS

In most systems, the CDP6818 must continue to keep time when system power is removed. In such systems, a conversion from system power to an alternate power supply, usually a battery, must be made. During the transition from system to battery power, the designer of a battery it sacked-up RTC system must protect data integrity, minimizes power consumption, and ensure hardware reliability.

The chip enable  $(\overline{CE})$  pin controls all bit is inputs  $(R/\overline{W}, DS, AS, AD0-AD7)$ .  $\overline{CE}$ , when negated, discallows any unintended modification of the RTC data by the bus.  $\overline{CE}$  also reduces power consumption by reducing the relumber of transitions seen internally.

Power consumption may be further reduced by removing resistive and capacitive loads from thie clock out (CKOUT) pin and the squarewave (SQW) pin.

During and after the power source conversion, the  $V_{IN}$  maximum specification must never the exceeded. Failure to meet the  $V_{IN}$ , maximum specification can cause a virtual SCR to appear which may result in excessive current drain and destruction of the part.

### ADDRESS MAP

Figure 15 shows the address; map of the CDP6818. The memory consists of 50 general purpose RAM bytes, 10 RAM bytes which normally contain the time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the processor program except Registers C and D which are read cirrly. Bit 7 of Register A and the seconds byte are also read only. Bit 7, of the second byte, always reads "0". The contents of the four control and status registers are described in the Register section.

## TI'ME, CALENDAR, AND ALARM LOCATIONS

The processor program oldatains time and calendar information by reading the appropriate locations. The program may initialize the time, calendar, and alarm by writing to these RAM locations. The contents of the 10 time, calendar, and alarm byte may be either binary or binary-coded decimal (BCD).

## **CDP6818**

Before initializing the internal registers, the SET bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.

Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or

0-to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected the high-order bit of the hours byte represents PM when it is a "1".

The time, calendar, and alarm bytes are not always accessable by the processor program. Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is 248  $\mu$ s at the 4.194304 MHz and 1.048567 MHz time bases and 1948  $\mu$ s for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.




Fig. 15 — Address map.

TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

Address	Decimal		Range		Example*	
Location	Function	Range	Binary Data Mode	BCD Data Mode	Binary Data Mode	BCD Data Mode
0	Seconds	0-59	\$00-\$3B	\$00-\$59	15	21
1	Seconds Alarm	0-59	\$00-\$3B	\$00-\$59	15	21
2	Minutes	0-59	\$00-\$3B	\$00-\$59	3A	58
3	Minutes Alarm	0-59	\$00-\$3B	\$00-\$59	3A	58
	Hours (12 Hour Mode)	1-12	\$01-10C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
4	Hours (24 Hour Mode)	0-23	\$00-\$17	\$00-\$23	05	05
5	Hours Alarm (12 Hour Mode)	1-12	\$01-\$0C (AM) and \$81-\$8C (PM)	\$01-\$12 (AM) and \$81-\$92 (PM)	05	05
	Hours Alarm (24 Hour Mode)	0-23	\$00-\$17	\$00-23	05	05
6	Day of the Week Sunday=1	1-7	\$01-\$07	\$01-\$07	05	05
7	Day of the Month	1-31	\$01-\$1F	\$01-\$31	0F	15
8	Month	1-12	\$01-\$0C	\$01-\$12	02	02
9	Year	0-99	\$00-\$63	\$00-\$99	4F	79

<sup>\*</sup>Example: 5:58:21 Thursday February 1979

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from C0 to FF. That is, the two most-significant bits of each byte, when set to "1", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

### STATIC CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS battery-backed storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818s may be included in the system. The time/calendar functions may be disabled by holding the dividers, in Register A, in the reset state by setting the SET bit in CR2 or by removing the oscillator. Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

### **INTERRUPTS**

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to 30.517  $\mu s$ . The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a "1" to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. A "0" in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the  $\overline{\text{IRO}}$  pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a "1" in Register C. Each of the three interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register C is read. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the  $\overline{\mbox{IRO}}$  pin is asserted low.  $\overline{\mbox{IRO}}$  is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IROF bit in Register C is a "1" whenever the  $\overline{\mbox{IRO}}$  pin is being driven low.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A "1" in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

### **DIVIDER STAGES**

The CDP6818 has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

#### **DIVIDER CONTROL**

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected (4.194304 MHz, 1.048576 MHz, or 32.768 kHz). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the CDP6818.

TABLE 4 - DIVIDER CONFIGURATIONS

Time-Base Frequency	Divider Bits Register A			Operation Mode	Divider Reset	Bypass First N-Divider Bits
	DV2	DV1	DV0			
4.194304 MHz	0	0	0	Yes		N = 0
1.048576 MHz	0	0	1	Yes	-	N = 2
32.768 kHz	0	1	0	Yes	-	N = 7
Any	1	1	0	No	Yes	
Any	1	1	1	No	Yes	-

Note: Other combinations of divider bits are used for test purposes only.

### **SQUARE-WAVE OUTPUT SELECTION**

Fifteen of the 22 divider taps are made available to a 1-of-15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal on the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

### PERIODIC INTERRUPT SELECTION

The periodic interrupt allows the  $\overline{IRQ}$  pin to be triggered from once every 500 ms to once every 30.517  $\mu$ s. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 5 shows that the periodic interrupt rate is selected with the same Register A bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits on bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

TABLE 5 - PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

					I.048576 MHz Base	32.768 kHz Time Base		
Rate Select Control Register 1 RS3   RS2   RS1   RS0			1 RS0	Periodic Interrupt Rate tp:	SQW Output	Periodic Interrupt Rate tp <sub>l</sub>	SQW Output	
0	0	0	0	None	Frequency None	None	Frequency None	
0	0	0	1	30.517 μs	32.768 kHz	3.90625 ms	256 Hz	
0	0	1	0	61.035 µs	16.384 kHz	7.8125 ms	128 Hz	
0	0.	1	1	122.070 μs	8.192 kHz	122.070 μs	8.192 kHz	
0	1	0	0	244.141 μs	4.096 kHz	244.141 μs	4.096 kHz	
0	1	0	1	488.281 μs	2.048 kHz	488.281 μs	2.048 kHz	
0	1	1	0	976.562 μs	1.024 kHz	976.562 μs	1.024 kHz	
0	1	1	1	1.953125 ms	512 Hz	1.953125 ms	512 Hz	
1	0	0	0	3.90625 ms	256 Hz	3.90625 ms	256 Hz	
1	0	0	1	7.8125 ms	128 Hz	7.8125 ms	128 Hz	
1	0	1	0	15.625 ms	64 Hz	15.625 ms	64 Hz	
1	0	1	1	31.25 ms	32 Hz	31.25 ms	32 Hz	
1	1	0	0	62.5 ms	16 Hz	62.5 ms	16 Hz	
1	1	0	1	125 ms	8 Hz	125 ms	8 Hz	
1.	1	1	0 .	250 ms	4 Hz	250 ms	4 Hz	
1	1	1	1	500 ms	2 Hz	500 ms	2 Hz	

### **UPDATE CYCLE**

The CDP6818 executes an update cycle once-persecond, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11XXXXXX) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes 248  $\mu$ s while a 32.768 kHz time base update cycle takes 1984  $\mu$ s. During the update cycle, the time, calendar, and alarm bytes are not accessable by the processor program. The CDP6818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transfered to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins  $244~\mu s$  later. Therefore, if a low is read on the UIP bit, the user has at least  $244~\mu s$  before the time/calendar data will be changed. If a "1" is read in the

UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed  $244~\mu s$ .

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit on Register C (see Figure 16). Periodic interrupts that occur at intervals greater than  $t_{\rm BUC}+t_{\rm UC}$  allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within  $(T_{\rm PI}+2)+t_{\rm BUC}$  to insure that data is not read during the update cycle.

#### REGISTERS

The CDP6818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.


#### REGISTER A (\$0A)

Read/Write	LSB							MSB	
Register	ю	b1	b2	b3	b4	b5	b6	b7	
except UIP	RS0	RS1	RS2	RS3	DV0	DV1	DV2	UIP	

UIP — The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a "1" the update cycle is in progress or will soon begin. When UIP is a "0" the update cycle is not in progress and will not be for at least 244 μs (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero — it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" •inhibit any update cycle and then clear the UIP status bit.

TABLE 6 - UPDATE CYCLE TIMES

UIP Bit	Time Base (OSC1)	Update Cycle Time (t <sub>UC</sub> )	Minimum Time Before Update Cycle (tBUC)							
1	4.194304 MHz.	248 μs	-							
1	1.048576 MHz	248 μs	-							
1	32.768 kHz	1984 μs	_							
0	4.194304 MHz	-	244 μs							
0	1.048576 MHz	_	244 μs							
0	32.768 kHz		244 μs							



tpj = Periodic Interrupt Time Interval (500 ms, 250 ms, 125 ms, 62.5 ms, etc.)

 $t_{UC} = Update Cycle Time (248 \mu s or 1984 \mu s)$ 

tBUC = Delay Time Before Update Cycle (244 μs)

Fig. 16 — Update-ended and periodic interrupt relationships.

DV2, DV1, DV0 — Three bits are used to permit the program to select various conditions of the 22-stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of 4.194304 MHz, 1.048576 MHz, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one second later. These three read/write bits are never modified by the RTC and are not affected by RESET.

RS3, RS2, RS1, RS0 — The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tape selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by RESET and are never changed by the RTC.

### REGISTER B (\$0B)

MSB	B LSB							ISB LSB							Dood (\A/siso
b7	b6	b5	b4	b3	b2	b1	ь0	Read/Write Register							
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE	riogistor							

**SET** — When the SET bit is a "0", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a "1", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is read/write bit which is not modified but RESET or internal functions of the CDP6818.

**PIE** — The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit to cause the  $\overline{\text{IRQ}}$  pin to be driven low. A program writes a "1" to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Control Register A. A zero in PIE blocks  $\overline{\text{IRQ}}$  from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal CDP6818 functions, but is cleared to "0" by a  $\overline{\text{RESET}}$ .

 $\label{eq:AlE-problem} \textbf{AIE} - \text{The alarm interrupt enable (AIE) bit is a read/write bit which when set to a "1" permits the alarm flag (AF) to assert <math display="inline">\overline{\text{IRQ}}$ . An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary 11XXXXXX). When the AIE bit is a "0", the AF bit does not initiate an  $\overline{\text{IRQ}}$  signal. The  $\overline{\text{RESET}}$  pin clears AIE to "0". The internal functions do not affect the AIE bit.

**UIE** — The UIE (update-ended interrupt enable) bit is a read/<u>write</u> bit <u>which enables</u> the update-end flage (UF) bit to assert IRQ. The RESET pin going low or the SET bit going high clears the UIE bit.

**SQWE** — When the square-wave enable (SQWE) bit is set to a "1" by the program, a square-wave signal at the fre-

quency specified in the rate selection bits (RS3 to RS0) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the RESET pin. SQWE is a read/write bit.

**DM** — The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A "1" in DM signifies binary data, while a "0" in DM specifies binary-coded-decimal (BCD) data.

**24/12** — The 24/12 control bit establishes the format of the hours bytes as either the 24-hour mode (a "1") or the 12-hour mode (a "0"). This is a read/write bit, which is affected only by the software.

**DSE** — The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a "1"). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a "0". DSE is not changed by any internal operations or RESET.

### REGISTER C (\$0C)

MSB							LSB	Read-Only
b7	b6	b5	b4	b3	b	b1	b0	Register
IRQF	PF	AF	UF	0	0	0	0	

**IRQF** - The interrupt request flag (IRQF) is set to a "1" when one or more of the following are true:

PF = PIE = "1"

AF = AIE = "1" UF = UIE = "1"

i.e., IRQF = PF•PIE + AF•AIE + UF•UIE

Any time the IRQF bit is a "1", the IRQ pin is driven low. All flag bits are cleared after Register C is read by the program or when the RESET pin is low. A program write to Status Register 2 does not modify any of the flag bits.

**PF** — The periodic interrupt flag (PF) is a read-only bit which is set to a "1" when a particular edge is detected on the selected tap of the divider chain. The RS3 to RS0 bits establish the periodic rate. PF is set to a "1" independent of the state of the PIE bit. PF being a "1" initiates an  $\overline{\text{IRQ}}$  signal and the IRQF bit when PIE is also a "1." The PF bit is cleared by a RESET or a software read of Register C.

 ${\bf AF-A}$  "1" in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. A "1" in the AF causes the  $\overline{\rm IRQ}$  pin to go low, and a "1" to appear in the IRQF bit, when the AIE bit also is a "1." A  $\overline{\rm RESET}$  or a read of Register C clears AF.

UF- The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a "1", the "1" in UF causes the IRQF bit to be a "1", asserting  $\overline{\text{IRQ}}.$  UF is cleared by a Register C read or a  $\overline{\text{RESET}}.$ 

 ${\bf b3\ TO\ b0}$  — The unused bits of Status Register 1 are read as "0's". They can not be written.

#### REGISTER D (\$0D)

MSB							LSB	
b7	b6	b5	ь4	b3	b2	b1	ь0	Read Only
VRT	0	0	0	0	0	0	0	Register


VRT — The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A "0" appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RESET pin. The VRT bit can only be set by reading the Register D.

 ${f b6}$  TO  ${f b0}$  — The remaining bits of Register D are unused. They cannot be written, but are always read as "0's."

### TYPICAL INTERFACING

The CDP6818 is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 17 and 18 show typical interfaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metal-gate CMOS gates are used the CE setup time may be violated. Figure 19 illustrates an alternative method of chip selection which will accommodate such slower decoding.

The CDP6818 can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 20. Non-multiplexed bus microprocessors can be interfaced with additional support.



\*High-Speed Silicon-Gate CMOS or TTL Address Decoding

Fig. 17 — CDP6818 interfaced to CDP6805E2 compatible multiplexed bus microprocessors.





Fig. 18 — CDP6818 interfaced to competitor compatible multiplexed bus microprocessors.



 ${\it Fig.~19-CDP6818~interface~to~CDP6805E2~CMOS~multiplexed~microprocessor~with~slow~address~decoding.}$ 




Fig. 20 — CDP6818 interfaced with the ports of a typical single-chip microcomputer.

### **ORDERING INFORMATION**

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

 Package
 Suffix Letter


 Dual-In-Line Side-Brazed Ceramic
 D

 Dual-In-Line Plastic
 E

For example, a CDP6818 in a dual-in-line plastic package will be identified as the CDP6818E.

### **Objective Data**

**CDP6823** 



### **CMOS Parallel Interface**

### Features:

- 24 Individual Programmed I/O Pins
- MOTEL Circuit for Bus Compatibility with Many Microprocessors
- Multiplexed Bus Compatible with: CDP6805E2 and Competitive Microprocessors
- Data Direction Registers for Ports A, B, and C
  - Port C may also be Control Lines for: Four Interrupt Inputs Input Byte Latch
- Output Pulse

  16 Registers Addressed as Memory Locations
- Handshake Control Logic for Input and Output Peripheral Operation
- Interrupt Output Pin
- Reset Input to Clear Interrupts and Initialize Internal Registers
- 40-Pin Package

The CMOS CDP6823 Parallel Interface (PI) provides a universal means of interfacing external signals with the CDP6805E2 CMOS microprocessor, and other multiplexed bus microprocessors. The unique MOTEL circuit on-chip allows direct interfacing to most industry CMOS microprocessors, as well as many NMOS MPUs.

The CDP6823 PI includes three bidirectional 8-bit ports, or 24

I/O pins. Each I/O line may be separately established as an input or an output under program control via data direction registers associated with each port. Using the bit change and test instructions of the CDP6805E2, each individual I/O pin can be separately accessed. All port registers are read/write bytes to accommodate read/modify/write instructions.





Fig. 1 — Functional diagram.



An 8-Chip CMOS Microprocessor System Includes:

Powerful 8-Bit Processor 6K Bytes of ROM

162 Bytes of RAM 64 Parallel I/O Pins Up to 12 System Interrupts:

Timer Interrupt

Periodic Interrupt

Alarm Time Interrupt

Update Cycle (1 Second) Interrupt Up to 8 External Event Interrupts

Time-Of-Day and Calendar

8-Bit Programmable Counter with 7-Bit Prescaler

Fig. 2 — A typical CMOS microprocessor system.

Four of the 24 I/O pins have multiple functions. The mode of these four lines is selected by programming the Port C Pin Function Select Register. Any of the four control pins may be configured to initiate interrupts to the microprocessor via the  $\overline{\rm IRQ}$  pin. All four interrupts have separate programmable enables, status bits, methods of clearing the interrupt, and over-run detection.

The interrupts are enabled and the port handshaking controls are established via the content of Control Registers associated with Ports A and  $\underline{B}$ . The interrupt conditions are indicated in a Status Register and the  $\overline{IRQ}$  pin is asserted. The interrupts are normally cleared by reading or writing the associated port data. Ports A and B each have three addresses for reading/writing data. Two addresses access the data and clear an interrupt while the third accesses the data without modifying the interrupt status.

### CDP6823 Registers

0	Port A Data, Clear CA1 interrupt
1	Port A Data, Clear CA2 Interrupt
2	Port A Data
3	Port B Data
4	Port C Data
5	Not Used
6	Data Direction Register for Port A
7	Data Direction Register for Port B
8	Data Direction Register for Port C
9	Control Register for Port A
Α	Control Register for Port B
В	Pin Function Select Register for Port C
С	Port B Data, Clear CB1 Interrupt
Ð	Port B Data, Clear CB2 Interrupt
Е	Interrupt Status Register
F	Interrupt Over-Run Warning Register

### 

**Supplementary Information** 

### RCA High-Reliability IC Capability

RCA Solid State is a leading supplier of high-reliability integrated circuits to the military and aerospace community. Years of commitment, dedication, experience, and know-how make possible shipment of hundreds of thousands of quality high-reliability microcircuits annually.

RCA specialists fully understand the needs of component and systems engineers in the design of high-reliability equipment, are thoroughly familiar with the objective and requirements of MIL-STD-883 and MIL-M-38510, and work closely with governmental agencies in the establishment of detailed specifications for high-reliability microcircuits. Moreover, RCA provides complete facilities for processing and testing integrated circuits to these specifications. RCA is justly proud of its many significant accomplishments with respect to the development, production and shipment of high-reliability integrated circuits, including:

- First supplier of MIL-M-38510 to attain QPL Class S Part One Radiation-Hardness Listing
- First supplier of MIL-M-38510 CMOS integrated circuits
- Leader in the production of radiation-resistant CMOS microcircuits [to 1 x 10<sup>6</sup> rad (Si)]
- Initiator of scanning-electron-microscope (SEM) inspections in the production of high-reliability microcircuits — in use at RCA since 1972
- Initiator of MIL-STD-883, Condition A inspections in use at RCA since 1972
- · A leading supplier of dielectrically isolated circuits

### Standard-Product High-Reliability IC's

RCA offers high-reliability versions of virtually its entire line of standard-product integrated circuits from the CD4000 series of CMOS digital logic types, the CDP1800 series of microprocessor and associated memory and input/output (I/O) types, and the CA3000 series of bipolar linear types. These integrated circuits are processed and screened to MIL-STD-883 Class B requirements. Extensive inventories are maintained for rapid, off-the-shelf delivery.

RCA also offers high-reliability versions of standardproduct types that are processed and screened to special customized specifications, especially for the aerospace user and others who procure types to Class S specifications.

RCA maintains an extensive computer file of customer specifications and has the methodology required to translate these customized specifications into internal RCA standards and factory operating procedures. In addition to the detailed device specifications, the computer file lists the customer specification number, any revision number, and the RCA custom number assigned to a specific device type.


### Radiation-Hardened High-Reliability IC's

RCA also offers radiation-hardened versions of highreliability (Class S and Class S format) CD4000-series CMOS integrated circuits. Radiation-hardened types, which are identified by additon of a "Z" or "J" suffix to the device type number, are electrically and mechanically identical to their prototype with the exception that they are processed and screened to withstand a total gammaradiation dosage of 10<sup>5</sup> rads(Si) for Z-suffix types or 10<sup>5</sup> rads(Si) for J-suffix types. Selected CDP1800-series CMOS integrated circuits are available to various levels of radiation hardness. In addition, RCA offers a spectrum of radiation-hardened bipolar integrated circuits that employ dielectric isolation and diode-photocurrent compensation.

### **High-Reliability Custom IC's**

RCA has complete custom-circuit capabilities for various CMOS and bipolar integrated-circuit technologies. Custom circuits are offered whenever this approach to integrated-circuit design is determined to be economically feasible. RCA high-reliability custom integrated circuits can be processed and screened to MIL-STD-883 Class S and Class B specifications. These custom circuits, which are described in detail in later sections of this DATABOOK, include:

- Gate universal arrays
- EPIC 8-bit slice microcomputer family and associated memory (RAM) complement
- · Radiation-hardened linear IC's
- Radiation-hardened high-speed bipolar IC's.




Sample pages of RCA's computer file on standard-product highreliability IC's processed to special custom specifications. The file can be accessed by device specification number, by customer or by the RCA custom number assigned to the device.


RCA also provides a broad line of high-reliability discrete solid-state power devices (power transistors, triacs, and silicon controlled rectifiers). These devices include types qualified as JAN or JANTX devices in accordance with MIL-STD-19500 General Specifications and MIL-STD-750 Test Methods, types that are not yet covered by military specifications but that are processed and screened to specifications patterned after the military standards, and types that are specially designed and processed to withstand high radiation environments.

### **Dimensional Outlines**

**Dual-In-Line Plastic Packages** 

### **E SUFFIX**





### 16-Lead (E & F) (JEDEC MO-001-AC)


	INC	IES	NOTE	MILLIN	ETERS				
SYMBOL	MIN.	MÁX.	NOIE	MIN.	MAX.				
Α	0.155	0.200		3.94	5.08				
A <sub>1</sub>	0.020	0.050		0.51	1.27				
В	0.014	0.020		0.356	0.508				
B <sub>1</sub>	0.035	0.065		0.89	1.65				
С	0.008	0.012	1	0.204	0.304				
D	0.745	0.785		18.93	19.93				
E	0.300	0.325		7.62	8.25				
Εį	0.240	0.260		6.10	6.60				
e <sub>1</sub>	0.1	00 TP	2	2.54 TP					
e <sub>A</sub>	0.3	00 TP	2, 3	7.62 TP					
L	0.125	0.150		3.18	3.81				
L <sub>2</sub>	0.000	0.030		0.000	0.76				
a .	00	15 <sup>0</sup>	4	00	15 <sup>0</sup>				
N		16	5		16				
N <sub>1</sub>	0		6		0				
01	0.040	0.075		1.02	1.90				
s	0.015	0.060	j	0.39	1.52				
	92CM-15967R4								

#### 18-Lead

SYMBOL	INC	HES	NOTE	MILLIMETERS		
	MIN.	MAX.		MIN.	MAX.	
Α	0.155	0.200		3.94	5.08	
A1	0.020	0.050	1	0.508	1.27	
В	0.014 0.020			0.356	0.508	
B <sub>1</sub>	0.035	0.065		0.89	1.65	
С	0.008	0.012	1	0.204	0.304	
D	0.845	0.885	l	21.47	22.47	
E <sub>1</sub>	0.240	0.260		6.10	6.60	
e <sub>1</sub>	0	.100 TP	2	2.54 TP		
e <sub>A</sub>	0	.300 TP	2,3	7.62 TP		
L	0.125	0.150		3.18	3.81	
a	0°	15°	4	0°	15°	
N	18		5	1	8	
N <sub>1</sub>	, o		6	(	)	
S	0.015 0.060			0.39	1.52	

9205-30630

# SATING PLANE SATING PLANE SATING PLANE SATING PLANE SATING PLANE SATING PLANE SATING PLANE SATING PLANE SATING PLANE SATING PLANE



#### NOTES:

- Refer to JEDEC Publication No. 95 JEDEC Registered and Standard Outlines for Solid State Products, for rules and general information concerning registered and standard outlines.
- Protrusions (flash) on the base plane surface shall not exceed .25 mm (.010 in.).
- 3. The dimension shown is for full leads. "Half" leads

are optional at lead positions 1, N,  $\frac{N}{2}$ ,  $\frac{N}{2}$  +1.

- Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed .25 mm (.010 in.).
- 5. This dimension is controlling when a particular combination of body length, lead width and lead spacing dimensions would allow lead material to overhang the ends of the package.

  6. E is the dimension to the outside of the leads and is
- E is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
- 7. Dimension E1 does not include mold flash or protrusions.

### 20-Lead


	INC	HES		MILLIN	IETERS			
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.			
Α		0.210	10	_	5.33			
A <sub>1</sub>	0.010	_	10	0.254	-			
. A2	0.115	0.195		2.93	4.95			
В	0.014	0.022		0.356	0.558			
B <sub>1</sub>	0.045	0.070	3	1.15	1.77			
С	0.008	0.015		0.204	0.381			
D	0.925	1.040	4	23.49	26.42			
D <sub>2</sub>	0.005	_	5	0.13	_			
E	0.300	0.325	6	7.62	8.25			
E <sub>1</sub>	0.240	0.280	7, 8	6.10	7.11			
e <sub>1</sub>	0.090	0.110	9	2.29	2.79			
eA .	0.30	0 TP	10	7.62	2 TP			
ев	_	0.410	11	-	10.41			
L	0.115	0.150	10	2.93	3.81			
N	2	0	12	20				
S	_	_	13	_	_			

92CM-35136

- Package body and leads shall be symmetrical around center line shown in end view within .25 mm (.010 in.).
- Lead spacing e1 shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards or sockets.
- 10. This is a basic installed dimension. Measurement shall be made with the device installed in the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within .25 mm (.010 in.) diameter for dimension e.g.
- eg is the dimension to the outside of the leads and is measured at the lead tips before the device is installed. Negative lead spread is not permitted.
- 12. N is the maximum number of lead positions.
- Dimension S at the left end of the package must equal dimension S at the right end of the package within .76 mm (.030 in.).

# Dimensional Outlines (Cont'd) Dual-in-Line Plastic Packages

**E SUFFIX** 



### 22-Lead

SYMBOL	INC	HES	NOTE	MILLIMETERS		
STWIBUL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.155 0.200			3.94	5.08	
A <sub>1</sub>	0.020	0.050	1	0.508	1.27	
В	0.015	0.020		0.381	0.508	
B <sub>1</sub>	0.035	0.065		0.89	1.65	
С	0.008	0.012	1	0.204	0.304	
D		1.120			28.44	
Ε	0.390	0.420		9.91	10.66	
E1	0.345	0.355		8.77	9.01	
e <sub>1</sub>	0.10	0 TP	2	2.54 TP		
eA.	0.40	0 TP	2, 3	10.1	6 TP	
Ĺ	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0	0.030	i .	0	0.762	
α	20	15°	4	20	150	
N	22		5		22	
N <sub>1</sub>	0		6	1	0	
Q <sub>1</sub>	0.055	0.085	1	1.40	2.15	
s <sup>'</sup>	0.015	0.060	ĺ	0.381	1.27	

92CS-30830

### 24-Lead (JEDEC MO-015-AA)

SYMBOL	INCHES		NOTE	MILLIMETERS		
STINIDUL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.120	0.250		3.10	6.30	
A1	0.020	0.070		0.51	1.77	
В	0.016		Ī	0.407	0.508	
B1	0.028	0.070	Ĺ	0.72	1.77	
С	0.008		1	0.204	0.304	
D	1.20	1.29		30.48	32.76	
E		0.625		15.24	15.87	
E1		0.580		13.09	14.73	
<b>e</b> 1	0.10	O TP	2	2.54 TP		
ед .	0.60	0 TP	2,3	15.24 TP		
L	0.100	0.200		2.54	5.00	
L2	0.000	0.030		0.00	0.76	
а	00	150	4	00	150	
N	24		5	24		
N <sub>1</sub>	0		6	0	)	
Q1	0.040			1.02	1.90	
S	0.040	0.100	L	1.02	2.54	
000000000						

### 28-Lead

SYMBOL	INC	HES	NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
Α	.0.120	0.250		3.10	6.30
A <sub>1</sub>	0.020	0.070		0.51	1.77
В	0.016	0.020		0.407	0.508
B <sub>1</sub>	0.028	0.070		0.72	1.77
C	0.008	0.012	1	0.204	0.304
D	1.400	1.490		35.56	37.85
E <sub>1</sub>	0.515	0.580		13.09	14.73
e <sub>1</sub>	0.10	0 TP	2	2.54 TP	
e <sub>A</sub>	0.60	O TP	2,3	15.24 TP	
L	0.100	0.200		2.54	5.00
L <sub>2</sub>	0.000	0.030		0.00	0.76
a	00	150	4	00	15º
N	2	8	5	2	8
N <sub>1</sub>	0		6	(	)
01	0.045	0.080		1.14	2.03
s	0.040	0.100		1.02	2.54

### NOTES:

92CS-31862

Refer to Rules for Dimensioning (JEDEC Publication No. 95) for Axial Lead Product Outlines.

1. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).

### 92CS26938R3 40-Lead

SYMBOL	INC	CHES. NOTE		MILLIMETERS	
STMBOL	MIN.	MAX.	MOIE	MIN.	MAX.
Α	0.120	0.250		3.10	6.30
A <sub>1</sub>	0.020	0.070		0.51	1.77
В	0.016	0.020		0.407	0.508
B <sub>1</sub>	0.028	0.070		0.72	1.77
С	0.008	0.012	1	0.204	0.304
D	2.000	2.090		50.80	53.09
E <sub>1</sub>	0.515	0.580		13.09	14.73
91	0.10	X) TP	2	2.54 TP	
•A	0.60	00 TP	2,3	15.24 TP	
L		0.200		2.54	5.00
L <sub>2</sub>		0.030		0.00	0.76
α	00	150	4	00	150
N	40		5	40	
N <sub>1</sub>	0		6		)
01	0.065	0.095		1.66	2.41
s	0.040	0.100	1	1.02	2.54


92CS-30959

- 2. Leads within 0.005" (0.12 mm) radius of True Position (TP) at gauge plane with maximum material condition and unit installed.
- 3.  $e_A$  applies in zone  $L_2$  when unit installed. 4. a applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
- 6.  $N_1$  is the quantity of allowable missing leads.

### **Dimensional Outlines (Cont'd)**

**Dual-In-Line Side-Brazed Ceramic Packages** 

### D SUFFIX




### 16-Lead

SYMBOL	INC	HES	NOTE	MILLIN	METERS
STMBUL	MIN.	MAX.	NOIE	MIN.	MAX.
Α	-	0.830		1	21.08
С	-	0.200		-	5.08
D	0.015	0.021		0.381	0.533
F	0.045	0.070	1	1.143	1.778
G	0.100	BSC	1	2.54	BSC
н	0.015	0.090		0.381	2.286
J	0.008	0.012	3	0.203	0.304
К	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
М	O°	15°		0°	15°
Ρ	0.020	_		0.508	_
N	10	5		1	6
				920	CS-31130

18-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
Α	0.890	0.915		22.606	23.241
С	_	0.200		-	5.080
D	0.015	0.021		0.381	0.533
F	0.054 REF.		1	1.371 REF.	
G	0.100	BSC	1	2.54 BSC	
Н	0.035	0.065		0.889	1.651
J	0.008	0.012	3	0.203	0.304
K	0.125	0.150		3.175	3.810
L	0.290	0.310	2	7.366	7.874
М	00	150		00	150
Р	0.025	0.045		0.635	1.143
N	18				18

92CS-27231R1



### 20-Lead

	INC	INCHES		MILLIM	ETERS
SYMBOL	MIN.	MAX.	NOTE	MIN.	MAX.
A	0.105	0.175	6	2.667	4.445
A <sub>1</sub>	0.025	0.055	6	0.635	1.397
В	0.015	0.021	_	0.381	0.533
B <sub>1</sub>	0.038	0.060	_	0.965	1.524
С	800.0	0.015	_	0.203	0.381
D	0.970	1.020	_	24.638	25.908
E	0.290	0.325	_	7.366	8.255
E <sub>1</sub>	0.280	0.310	5	7.112	7.874
01	0.090	0.110	1	2.286	2.794
e <sub>A</sub>	0.30	0 TP	1, 2	7.620 TP	
L	0.125	0.175	6	3.175	4.445
L <sub>2</sub>	0.000	0.030	_	0.000	0.762
α	0°	15°	3	0°	15°
N	20		4	2	0
Q <sub>1</sub>	0.005	_	_	0.127	_
S	0.030	0.065	_	0.762	1.651

92CM-35139

### NOTES:

- 1. Leads within 0.005" (0.13 mm) radius of True Position (T.P.) at gauge plane with maximum material condition and unit installed. Lead spacing e1 shall be non-cumulative and shall be measured at the lead tip. This measurement shall be made before insertion into gauges, boards, or sockets.

- g. e.g. applies in zone Lg when unit is installed.

  3. \( \alpha\) applies to spread leads prior to installed.


  4. N is the number of terminal positions.

  5. \( \text{Eq}\) does not include particles of package materials.

  6. This dimension shall be measured with the device seated in the seating plane gauge JEDEC Outline No. GS-3.

# Dimensional Outlines (Cont'd) Dual-In-Line Side-Brazed Ceramic Packages

### D SUFFIX



### 22-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS					
SAMBOL	MIN.	MAX.	NOIE	MIN.	MAX.				
Α	1.065	1.085		27.06	27.55				
С	0.090	0.150		2.29	3.81				
D	0.017	0.023		0.44	0.58				
F	0.040 REF.			1.02 REF.					
G	0.100	BSC	1	2.5	4 BSC				
Н	0.030	0.045		0.77	1.14				
J	0.008	0.012	3	0.21	0.30				
K	0.125	0.145		3.18	3.68				
L	0.390	0.420	2	9.91	10.66				
M	_	70		_	70				
P	0.025	0.050		0.64	1.27				
N	22		1	T	22				

92CS-25186R3

### 24-Lead

SYMBOL	INC	HES	NOTE	MILLIN	METERS
STMBOL	MIN.	MAX.		MIN.	MAX.
Α	1.180	1.220		29.98	30.98
С	0.085	0.145		2.16	3.68
D	0.015	0.023		0.39	0.58
F	0.04	REF.		1.02	REF.
G	0.10	D BSC	1	2.54	BSC
·H	0.030	0.070		0.77	1.77
J	0.008	0.012	3	0.21	0.30
K	0.125	0.175		3.18	4.44
L	0.580	0.620	2	14.74	15.74
M	-	7°		<b>—</b>	7°
P	0.025	0.050		0.64	1.27
N	24				24

92CS-30986R1

28-Lead

	-					
SYMBOL	INC	HES	NOTE	MILLIM	MILLIMETERS	
SAMBOL	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	1.380	1.420		35.06	36.06	
С	0.085	0.145		2.16	3.68	
D	0.017	0.023		0.43	0.56	
F	0.050	REF.	1	1.27 REF.		
G	0.100	BSC	1	2.54	BSC	
. н	0.030	0.070		0.76	1.78	
J	0.008	0.012	3	0.20	0.30	
K	0.125	0.175		3.18	4.45	
L	0.580	0.620	2	14.74	15.74	
M	-	70		-	70	
P	0.025	0.050		0.64	1.27	
N	1 2	28		1	28	

92CM-26419R1

### 40-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.	ļ	MIN.	MAX.
Α	1.980	2.020		50.30	51.30
С	0.095	0.155		2.43	3.93
D	0.017	0.023		0.43	0.56
F	0.050	REF.		1.27	REF.
G	0.100	BSC	1	2.54	BSC
Н	0.030	0.070		0.76	1.78
J	0.008	0.012	3	0.20	0.30
K	0.125	0.175	1	3.18	4.45
L	0.580	0.620	2	14.74	15.74
M	_	70		-	70
Р	0.025	0.050		0.64	1.27
N		10		4	0

NOTES:

1. Leads within 0.005" (0.13 mm) radius of True Position at maximum material condition.


2. Center to center of leads when formed parallel.

3. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" (0.33 mm).

### **Dimensional Outlines (Cont'd)**

**Dual-In-Line Ceramic Package** 

### D SUFFIX



#### NOTES:

Refer to JEDEC Publication No. 95 for Rules for Dimensioning Axial Lead Product Outlines.

- When this device is supplied solder-dipped, the maximum lead thickness (nerrow portion) will not exceed 0.013" (0.33 mm).
- Leeds within 0.006 " (0.127 mm) radius of True Position (TP) at gauge plane with maximum material condition.
- 3. e1 and eA apply in zone L2 when unit is installed.
- 4. Applies to spread leads prior to installation.
- 5. N is the maximum quantity of lead positions.
  6. N<sub>1</sub> is the quantity of allowable missing leads.

### 16-Lead

	INC	HES	NOTE	MILLIN	METERS	
SYMBOL	MIN.	MAX.	NOIE	MIN.	MAX.	
A	0.120	0.160		3.05	4.06	
A <sub>1</sub>	0.020	0.065		0.51	1.65	
В	0.014	0.020		0.356	0.508	
B <sub>1</sub>	0.035	0.065		0.89	1.65	
С	0.008	0.012	1	0.204	0.304	
D	0.745	0.785		18.93	19.93	
E	0.300	0.325		7.62	8.25	
E <sub>1</sub>	0.240	0.260		6.10	6.60	
e <sub>1</sub>	0.1	00 TP	2	2.54	2.54 TP	
e <sub>A</sub>	0.3	00 TP	2, 3	7.62 TP		
L	0.125	0.150		3.18	3.81	
L <sub>2</sub>	0.000	0.030	}	0.000	0.76	
а	00	15 <sup>0</sup>	4	0°	15 <sup>0</sup>	
N		16	5	1	16	
N <sub>1</sub>	0		6		0	
Q <sub>1</sub>	0.050	0.085		1.27	2.15	
S	0.015	0.060		0.39	1.52	
				0000 40		


92SS-4286R5

### 24-Lead (JEDEC MO-015-AG)

SYMBOL		CHES	NOTE	MILLIMETERS		
0111100	MIN.	MAX.	NOTE	MIN.	MAX.	
Α	0.090	0.200		2.29	5.08	
A1	0.020	0.070		0.51	1.78	
В	0.015	0.020		0.381	0.508	
B1	0.045	0.055		1.143	1.397	
С	0.008	0.012	1	0.204	0.304	
D	1.15	1.22	1	29.21	30.98	
E	0.600	0.625		15.24	15.87	
E1	0.480	0.520		12.20	13.20	
e1	0.10	00 TP	2	2.54 TP		
ед	0.60	00 TP	2,3	15.24 TP		
L	0.100	0.180		2.54	4.57	
L2	0.000	0.030	į .	0.00	0.76	
a	00	15 <sup>0</sup>	4	00	15°	
N	2	4	5	2	4	
N <sub>1</sub>	0		6	(	0	
Q1	0.020	0.080	1	0.51	2.03	
S	0.020	0.060		0.51	1.52	

92CS-19948R4

## Ceramic Flat Pack K SUFFIX\*



\*This package is used for CD4036K and CD4039AK types only.

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.	NOTE	MIN.	MAX.
Α	0.075	0.120		1.91	3.04
В	0.018	0.022	1	0.458	0.558
С	0.004	0.007	1	0.102	0.177
е	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
Н	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	24		3	24	
Q	0.035	0.070		0.89	1.77
S	0.060	0.110	1	1.53	2.79
Z	0.700		4	17.78	
Z1	0.750		4	19.05	

#### NOTES:

- Refer to JEDEC Publication No. 95 for Rules for Dimensioning Peripheral Lead Outlines.
- Leads within 0.005" (0.12 mm) radius of True
   Position (TP) at maximum material condition.
- 3. N is the maximum quantity of lead positions.
- Z and Z<sub>1</sub> determine a zone within which all body and lead irregularities lie.

#### **Application Notes - Abstracts** ICAN-6611 Keyboard Scan Routine for Use with the Example of practical circuits for a wide variety of interfacing RCA COSMAC Microterminal CDP18S021 ..... This Note contains the code for such a keyboard reading situations are given in this Note; design constraints are routine which can be added as a subroutine to the user included in each case. program, thereby making the Microterminal useful as a ICAN-6416 general-purpose input as well as output device. An Introduction to Microprocessors and the RCA COSMAC COS/MOS Microprocessor ...... 8 **ICAN-6632** Use of the CDP1854 UART with RCA Microprocessor This Note is an introduction to the fundamentals of micro-Evaluation Kit CDP18S020 or EK/Assembler-Editor processors and to the specific capabilities of the RCA Design Kit CDP18S024\* ..... COSMAC microprocessor. This application note describes several methods of interfacing ICAN-6525 the CDP1854 with the CDP1802 microprocessor and speci-Guide to Better Understanding and Operation of fically explains the use of the CDP1854 in the CDP18S020 and COS/MOS Integrated Circuits ..... CDP18S024 kits. This Note recommends specific handling and operating practices that minimize the probability of damage to CMOS ICAN-6635 integrated circuits in the manufacturing operation and the Use of CMOS ROMs CDP1833 and CDP1834 with the RCA Microprocessor Evaluation Kit CDP18S020 field environment. and the EK/Assembler-Editor Design Kit CDP18S024\* .... ICAN-6536 The CDP18S020 Evaluation Kit and the CDP18S024 EK/As-Use of CMOS ROMs CDP1831 and CDP1832 with the sembler-Editor Design Kit are designed to accept the CDP1833 RCA Microprocessor Evaluation Kit CDP18S020\* ... and CDP1834 as described in this application note. This application note describes the operation and design of ICAN-6657 CDP1831- and CDP1832-based read-only memory systems in Use of the CDP1856 and CDP1857 Buffer/Separator in the CDP18S020 Evaluation Kit. CDP1802 Microprocessor Systems ..... ICAN-6537 This Note describes the uses of the CDP1856 and CDP1857 Use of CMOS RAM CDP1824 with the and, more specifically, how they may be utilized in the RCA RCA Microprocessor Evaluation Kit CDP18S020\* ... Evaluation Kit, CDP18S020, and the EK/Assembler-Editor This Note describes the CDP1824, its application in the Design Kit, CDP18S024. CDP18S020 Evaluation Kit, and presents examples of how the ICAN-6693 CDP1824 can be combined with the CDP1831 ROM to form efficient ROM-RAM systems. CDP1802-Based Designs Using the 8253 Programmable Counter/Timer . . ICAN-6538 The 8253 programmable interval timer, manufactured by Intel Use of the CDP1852 8-Bit I/O Port with the Corp., is an integrated circuit containing three independent RCA Microprocessor Evaluation Kit CDP18S020\* ..... 16-bit counters, each programmable in any of six modes. This This Note describes several applications of the CDP1852 I/O Note describes methods by which it can be incorporated in port and especially explains its use in the CDP18S020 RCA COSMAC-based microprocessor systems. Evaluation Kit. ICAN-6704 ICAN-6539 Optimizing Hardware/Software Trade-offs in Use of CMOS-SOS RAM CDP1822 with the RCA Microprocessor Evaluation Kit CDP18S020\* This Note will develop some examples of processor interfaces This application note describes the CDP1822, its operation, that not only minimize external hardware but, through judicious and its application in the CDP18S020 Evaluation Kit. programming techniques, also minimize speed requirements ICAN-6562 on the CPU. Register-Based Output Function for ICAN-6834 RCA COSMAC Microprocessors ..... This Note describes a circuit for use with RCA COSMAC This Note describes a microprocessor control for a color-TV Microprocessors; the circuit provides the capability to output receiver, a control that supports a large number of features information from any of the 16 general-purpose scratchpad and options. registers contained within the CPU. **ICAN-6842 ICAN-6565** 16-Bit Operations in the CDP1802 Microprocessor ......... 6 Design of Clock Generators for use with the This paper describes various software routines and a few RCA COSMAC Microprocessor CDP1802..... interface circuits that can be used to manipulate full 16-bit This Note describes clock generator designs suitable for values in the CDP1802. various applications. **ICAN-6847** ICAN-6581 Programming 2732 PROMs with the CDP18S480 Power-On Reset/Run Circuits for the PROM Programmer ..... RCA CDP1802 COSMAC Microprocessor . . . . . . . . . . . . . . 2 This Note describes the techniques utilizing the PROM This Note describes several circuits which enable a power-on Programmer to program Intel 2732 PROMs. reset/run capability for COSMAC microprocessor systems. ICAN-6883 Simplified Design of Astable RC Oscillators Using the interfacing Analog and Digital Displays with CD4060B or Two CMOS Inverters ..... CMOS Integrated Circuits ...... Application notes are available that deal with theoretical This Note describes some of the COS/MOS integrated circuits approaches to oscillator design; this Note stresses practical most suitable for interfacing the electronic circuit display. aspects of design and provides easy-to-use algebraic equa-ICAN-6602 tions that permit values of R and C for a given oscillator interfacing COS/MOS with

frequency to be quickly determined.

Evaluation Kit, however, is no longer available.

\*Note: The information in this Application Note is useful here; the

Other Logic Families ...... 12 This Note describes the conditions governing the interface of

COS/MOS logic circuits with other logic families.

#### Application Notes - Abstracts (Cont'd) ICAN-6889 **ICAN-6968** New CMOS CDP1800-Series Processors Reduce Using Slower Memories with the VIS Display System ...... 4 The scheme described in this Note, while requiring a few more Chip Count ... This Note describes the CDP1804 and CDP1805 devices parts, very nearly doubles the memory access-time requirehaving combined CPU, memory, and peripheral functions on ment of the system and permits the use of memories approximately half as fast as those normally required with the a single chip, and provide a compact system design with the additional portability offered by battery-operation. ICAN-6970 ICAN-6901 Understanding and Using the CDP1855 CDP1802 Microprocessor-Based Setback Thermostat ...... 8 Multiply/Divide Unit . . . This Note describes an inexpensive, programmable, setback This Note describes the CDP1855 MDU as an efficient hardware thermostat circuit, based on the RCA CDP1802 microprocessor replacement for the software-only implementation of ariththat can be used to control both heating and air-conditioning metic and signal-processing algorithms. systems. ICAN-6971 ICAN-6918 New CMOS CDP1800-Series Processors Enhance A Methodology for Programming COSMAC 1802 System Performance ..... Applications Using Higher-Level Languages ...... 4 This Note is devoted to a discussion of the attributes of the This Note defines a method of optimizing the time-critical CDP1804 and CDP1805, both of which are hardware and portions of programs written in higher-level languages for software upward-compatible with the CDP1802. COSMAC 1802 applications by recording those portions in assembly language. A Slave CDP1802 Serial Printer Buffer System ...... **ICAN-6925** This Note describes a CDP1802-based stand-alone line printer Understanding and Using the CDP18U42 EPROM ........... 8 buffer that links a master processor system to a serial printer This Note describes the design and programming characterthrough an RS232C interface. istics of the RCA CDP18U42 nonvolatile ultraviolet-erasable ICAN-7009 /programmable read-only memory. New CDP1805 Microprocessor Upgrades ICAN-6928 CDP1800-Based Systems 6 This Note describes specific CDP1805 features and explains Interfacing PLM Code to CDOS System Functions ...... This application note defines a method for interfacing PLM how they are optimally applied in microcomputer systems. programs to CDOS system functions without the need for ICAN-7020 assembly language; the interface is an array of PLM procedures Multimicroprocessor-based Transistor Test Equipment . . . (which can be included in a PLM library) and supportive This Note discusses a modern test system that meets these macro definitions, all of which are described in detail and used demands through its ability to perform multiple-temperature in a sample program. testing of traditional and custom parameters in one insertion. ICAN-7023 CDP1800-Series Peripherals - Building Blocks of a Cassette Tape I/O for COSMAC Microprocessor Systems... 12 This Note describes a circuit and the software needed to add a Complete Processor Family . . . . . . low-cost cassette-tape input and output to the COSMAC This Note discusses the host of peripheral chips available Evaluation Kit (CDP18S020, CDP18S024, and CDP18S025), from RCA that make available to the system designer the the COSMAC Developmental System (CDP18S005 and CDPfunctions, flexibility, and performance levels that once were 18S007), or the Microboard Prototyping Kit (CDP18S691). only achieved with NMOS. ICAN-7026 ICAN-6943 Designing Minimum/Nonvolatile Memory Systems with Microboard Equipment Control ..... This Note discusses the project to build a piece of equipment CMOS Static RAMs ..... to demonstrate the use of RCA Microboards in specialized manufacturing-test equipment. The specific example selected This Note details the system considerations and circuit requirements for CDP1800-series RAM operation and data retention in CDP1802-based systems. was the testing of some active parameters of power transistors. ICAN-6948 Low-Power Techniques for Use with This Note shows the equations for modeling the maximum This Note describes various techniques for reducing the permitted clock input rise time, tack for sequential devices. power requirements of microcomputer systems since battery ICAN-6953 life is so important in most portable applications and in An Introduction to the Video Interface System (VIS) systems having RAM battery-back-up provision. Devices-CDP1869 and CDP1870 ..... ICAN-7032 This Note describes a circuit and the software required to CDP1800-Based Video Terminal Using the mate the RCA-CDP1869 and CDP1870 VIS (Video Interface RCA Video Interface System, VIS ...... System) chip set to the Evaluation Kit, CDP18S020. This Note discusses the RCA Video Interface System, VIS, ICAN-6955 chip set CDP1869, CDP1870, and CDP1876 for use in video Using the COSMAC Microboard Battery-Backup RAM, terminals, industrial displays, and broadcast-TV text overlays. CDP18S622... ICAN-7038 A CDP1800-Based CRT Controller ...... This Note discusses the application of the board as a standard This Note discusses the addition of the Video Interface power backup medium, a nonvolatile transport medium, and as an efficient means of aiding the testing of new or prototype System, VIS, to the peripheral support line for the CDP1800boards. series microprocessors. Understanding the CDP1851 Programmable I/O...... 6 CDP1804 and CDP1805 Processors Improve System This Note discusses the general-purpose programmable I/O port, CDP1851, having 20 I/O pins which may be used in Performance and Lower Chip Count..... This Note describes the CDP1804 and CDP1805 enhancement

several different modes of operation.

variety of CRT display applications.

Chip Set.

VIS - A Commercially Competitive CRT Controller

This Note discusses the VIS as an economical solution to a

to the capability of the CDP1802 microprocessor, both in

higher performance and additional system functions, while

maintaining upward software and hardware capability.

### **Related Technical Publications**

### Microsystem and Microboard Product Descriptions

Microboard Computer, CDP18S601 Microboard Computer, CDP18S602 MB-602 Microboard Computer, CDP18S603 MB-603 MB-604B Microboard Computer, CDP18S604B Microboard 4-Kilobyte RAM, CDP18S620 MB-620 MB-621 Microboard 16-Kilobyte RAM, CDP18S621 MB-622 Microboard 8-Kilobyte Battery-Backup RAM, CDP18S622 **MB-623** Microboard 8-Kilobyte RAM, CDP18S623 MB-623A Microboard 8-Kilobyte RAM CDP18S623A MB-624 Microboard 4-Kilobyte Battery-Backup RAM, CDP18S624 MB-625 Microboard 8/16/32-Kilobyte ROM/PROM, CDP18S625 Microboard 32/64-Kilobyte EPROM/ROM/RAM MB-626 MB-627 Microboard 4-Kilobyte CMOS EPROM CDP18S627 MB-629 Microboard 32-Kilobyte RAM Microboard Control and Display Module, CDP18S640 MB-640 MB-640V1 Microboard Control and Display Module, CDP18S640V1 Microboard UART Interface, CDP18S641 MB-641 MB-642 Microboard D/A Converter, CDP18S642 MB-643 Microboard A/D Converter, CDP18S643 MB-644 Microboard A/D and D/A Converters, CDP18S644 and CDP18S654 Microboard D/A Converters, CDP18S647 and CDP18S657 **MB-647** Microboard A/D Converters, CDP18S648 and CDP18S658 **MB-648** MB-659 Microboard Breadboard, CDP18S659 Microboard Combination Memory and I/O Module, CDP18S660 MB-660 MB-661 Microboard Video-Audio-Keyboard Interface, CDP18S661V1 and CDP18S661V3 MB-661B Microboard Video/Audio/Keyboard Interface CDP18S661B Microboard 22-Card Chassis with Integral Power Supply CDP18S670 MB-670 Microboad 5-Card Chassis, CDP18S675 and CDP18S676 (with case) MB-675 Microboard Prototyping System, CDP18S691 and CDP18S691V3 MR-691 MB-692 Microboard Prototyping System, CDP18S692 MPM-920B CDP1802 Microprocessor Instruction Summary PD6 **Fixed-Point Arithmetic Subroutine** PD7 Floating-Point Arithmetic Subroutine COSMAC Development System IV CDP18S008 PD8 **PD10 COSMAC Dictionary COSMAC Microterminal** PD12 Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S694 PD13 Color Microboard Computer Development System CDP18S695 **PD14** PD16C **COSMAC Development Systems** PD17B COSMAC Floppy Disk System II **COSMAC Micromonitor** PD18C **PD19 COSMAC UART Interface Module** COSMAC Byte I/O Module PD20 PD22B **PROM Programmer PD24** EK/Assembler-Editor ROM Purchase Policy and Programming Instructions PD30 **PD31** Micromonitor Operating System (MOPS) **PD34** BASIC1 Compiler/Interpreter (CDP18S834) PD37A Disk Operating System Upgrade Package (CDP18S837) PLM 1800 High-Level-Language Compiler (CDP18S839) **PD39 PD40** BASIC2 High-Level-Language Interpreter CDP18S840

> Micro Concurrent PASCAL Cross-Compiler CDP18S844 and Interpreter/Kernel CDP18S852 and CDP18S853

#### **Product Guides**

**PD44** 

CMB-250B COSMAC Microboard Computer Systems
MPG-180D COSMAC Microprocessor Product Guide
MPL-200 Microsystems Product Guide and Price List

### **DATABOOKS**

SSD-270 Microsystems

SSD-280 LSI Products - Applications SSD-230A High-Reliability IC Products

# 8

# RCA Sales Offices, Authorized Distributors and Manufacturers' Representatives

### **RCA Sales Offices**

Argentina Ramiro E. Podetti Reps.

P.O. Box 4622 Buenos Aires 1000 Tel: 393-4029

Belgium RCA S.A.

Mercure Centre, Rue de la Fusee 100, 1130 Bruxelles

Tel: 02/720.89.80

RCA Solid State Limitada Brazil Av. Brig Faria Lima 1476 7th Floor, Sao Paulo 01452

Tel: 210-4033

RCA Inc. Canada

6303 30th Street, SE Calgary, Alberta T2C 1R4

Tel: (403) 279-3384

RCA Inc.

21001 No. Service Road. Trans Canada Highway, St. Anne-de-Bellevue, Ouebec H9X 3L3 Tel: (514) 457-2185

RCA Inc.

1 Vulcan Street, Rexdale, Ontario M9W 1L3

Tel: (416) 247-5491

France

RCA S.A.

2-4 Avenue de L'Europe

78140 Velizy

Tel: (3) 946.56.56

Hong Kong RCA International Ltd. P.O. Box 112, Hong Kong

Tel: 852-5-234-181

Italy

RCA SpA Piazza San Marco I 20121 Milano Tel: (02) 65.97.048-051

Mexico

RCA S.A. de C.V./ Solid State Div., Avenida Cuitlahuac 2519, Apartado Postal 17-570, Mexico 16, D.F.

Tel: (905) 399-7228

**RCA** Corporation Singapore

Solid State Division, 2315 International Plaza, 10 Anson Road,

Singapore 0207

Tel: 2224156/2224157 RCA International LTD Sweden

Box 3047, Hagalundsgatan 8

171 03 Solna 3 Tel: 08/83 42 25

Taiwan RCA Corporation

Solid State Division, 7th Floor, 97

Nanking East Road, Section 2

Taipei

Tel: (02) 541-1971 RCA LTD

U.K.

Lincoln Way, Windmill Road Sunbury-on-Thames Middlesex TW16 7HW Tel: 093 27 85511

U.S.

Alabama RCA Suite 133

303 Williams Avenue, Huntsville, AL 35801 Tel: (205) 533-5200

Arizona RCA

6900 E. Camelback Road, Suite 460, Scottsdale, AZ 85251

Tel: (602) 947-7235

California

RCA 4546 El Camino Real, Los Altos, CA 94022

Tel: (415) 948-8996

RCA

4827 No. Sepulveda Blvd., Suite 420, Sherman Oaks, CA 91403

Tel: (213) 468-4200

RCA

17731 Irvine Blvd., Suite 104 Magnolia Plaza Bldg., Tustin, CA

92680 Tel: (714) 832-5302

Colorado RCA Corp.

6767 So. Spruce Street Englewood, CO 80112 Tel: (303) 740-8441

Florida RCA

P.O. Box 12247, Lake Park, FL

33403

Tel: (305) 626-6350

Illinois RCA

2700 River Road, Des Plaines

IL 60018

Tel: (312) 391-4380

Indiana RCA

4410 Executive Blvd., Suite 13A Fort Wayne, IN 46808

Tel: (219) 436-4383

RCA

9240 N. Meridian Street, Suite 102, Indianapolis, IN 46260

Tel: (317) 267-6375

Kansas

RCA 8900 Indian Creek Parkway, Suite 410. Overland Park, KS 66210

Tel: (913) 642-7656

Massachusetts

**RCA** 

20 William Street, Wellesley,

MA 02181

Tel: (617) 237-7970

Michigan RCA

30400 Telegraph Road, Suite 440, Birmingham, MI 48010

Tel: (313) 644-1151

Minnesota **RCA** 

6750 France Avenue, So., Suite 122, Minneapolis, MN 55435

Tel: (612) 929-0676 New Jersey

**RCA** 

1998 Springdale Road, Cherry Hill, NJ 08003 Tel: (609) 338-5042

RCA

67 Walnut Avenue, Clark, NJ 07066

Tel: (201) 574-3550

New York RCA

160 Perinton Hill Office Park

Fairport, NY 14450 Tel: (716) 223-5240

Ohio

6600 Busch Blvd., Suite 110, Columbus, OH 43229

Tel: (614) 436-0036

Tennessee RCA

1111 Northshore Drive,

Suite 405, Northshore Center 2, Knoxville, TN 37919

Tel: (615) 588-2467

Texas

**RCA** Center

4230 LBJ at Midway Road Town No. Plaza, Suite 121 Dallas, TX 75234

Tel: (214) 661-3515

Virginia

RCA

1901 N. Moore Street Arlington, VA 22209

Tel: (703) 558-4161

West Germany RCA GmbH

Pfingstrosenstrasse 29, 8000 Munchen 70 Tel: 089/7143047-49

RCA GmbH

Justus-von-Liebig-Ring 10 2085 Quickborn

Tel: 04106/613-0 RCA GmbH

Zeppelinstrasse 35, 7302 Ostfildern 4 (Kemnat) Tel: 0711/454001-04

Costa Rica

Denmark

Fenador

Finland

France

### **RCA Authorized Distributors**

Argentina

Eneka S.A.I.C.F.I. Tucuman 299, 1049 Buenos Aires Tel: 31-3363 Radiocom S.A. Conesa 1003, 1426 Buenos Aires Tel: 551-2780 Tecnos S.R.L. Independencia 1861 1225 Buenos Aires Tel: 37-0239

Galli Hnos, S.A.C.I. e Inm.

Entre Rios 628 Buenos Aires L.A.D.E., S.R.L. Sequrola 1879 Buenos Aires 1407 AWA Microelectronics

Australia

348 Victoria Road Rydalmere N.S.W. 2116 Amtron Tyree 176 Botany Street, Waterloo,

N.S.W. 2017

Austria Bacher Elektronische Gerate

GmbH Rotenmuhlgasse 26,

A-1120 Vienna Tel: 0222/8356460 Home Furniture

Bahamas

Company Ltda. P.O. Box 331, Nassau Inelco Belgium S.A.

Belgium

Bermuda

Avenue des Croix de Guerre 94
1120 Bruxelles
Tel: 02/216.01.60

DeFontes TV Centre

Steed Building Parliament Street Hamilton Tel: (809) 2-0050

Brazil

Commercial Bezerra Ltda. Rua Costa Azevedo, 139, CEP-69.000 Manaus/AM Tel: (092) 232-5363

Organizacao Distribuidora E Representacoes Ltda.

Chile

Colombia

Rua Vigario Tenorio, 105-Conj. 102/402, CEP-50.000 Recife/PE Tel: (081) 224-2229 Panamericana Comercial Importadora Ltda.

Rua Aurora, 263, 01209, Sao Paulo, SP Tel: (011) 222-3211 Saturno Brasileiro Importacao Exportacao Ltda.

Rua Sacadura Cabral, 120, Sala 509, CEP-20.081 Rio de Janeiro/RJ

Tel: (021) 243-4744-

Canada

Cesco Electronics, Ltd. 4050 Jean Talon Street, West Montreal, Quebec H4P 1W1 Tel: (514) 735-5511 Cesco Electronics, Ltd. 909 Blvd., Charest Quest Quebec City,

Quebec G1K 6W8 Tel: (418) 524-4641 Electro Sonic, Inc.

1100 Gordon Baker Road Willowdale, Ontario M2H 3B3

Tel: (416) 494-1666 Hamilton Avnet (Canada) Ltd.

210 Colonnade Street Nepean, Ontario K2E 7L5 Tel: (613) 226-1700 Hamilton Avnet Elec. 2816 21st St. N.E., Calgary Alberta, T2E 6Z2 Tel: (403) 230-3586

Hamilton Avnet (Canada) Ltd. 6845 Rexwood Drive

Units 3,4,5

Mississauga, Ontario L4V 1M5 Tel: (416) 677-7432

1ei: (410) 677-7432 Hamilton Avnet (Canada) Ltd.

2670 Sabourin Street, St. Laurent, Quebec H4S 1M2 Tel: (514) 331-6443

L. A. Varah, Ltd. 1832 King Edward Street Winnipeg, Manitoba R2R 0N1 Tel: (204) 633-6190

L. A. Varah, Ltd. 2077 Alberta Street, Vancouver, B.C. V5Y 1C4 Tel: (604) 873-3211

L. A. Varah, Ltd. 4742 14th Street, NE Calgary, Alberta T2E 6L7

Tel: (403) 276-8818

L. A. Varah, Ltd. 505 Kenara Avenue, Hamilton,

Ontario L8E 3P2
Tel: (416) 561-9311

R.A.E. Industrial Electronics, Ltd.

3455 Gardner Court, Burnaby, B.C. V5G 4J7

Tel: (604) 291-8866 Raylex Ltda. Av Providencia 1244

Depto.D, 3er, Piso Casilla 13373, Santiago Tel: 749835

Amplitel Ltda.

Pedro Leon Ugalde 1464 Santiago

Tel: (2) 568074

Industria de Radio y
Television S.A. (IRT)
Vic. MacKenna 3333

Casilla 170-D, Santiago
Tel: 561667

Miguel Antonio Pena Pena Y Cia, S. En C.

Carrera 12 #1906 Bogota Electronica Moderna Carrera 9A, NRO 19-52 Apartado Aereo 5361 Bogota, D.E.1

Jose E Marulanda Montoya Carrera 10, NRO 15-39 Of. 701

Apartado Aereo 3697 Bogota, D.E.

Electro-Impex, S.A. Avenida 10, Calles 10 Y 12 San Jose

Tel: 21-59-54
Gallito Tecnico, S.A.
Av. 2 Calles 4 Y 6
Apartado 10069, San Jose
Tel: 21-31-31

J. G. Valldeperas, S.A. Calle 1, Avenidas 1-3, Apartado Postal 3923

Apartado Postal 3923 San Jose Tel: 32-36-14

Tage Olsen A/S P.O. Box 225 DK - 2750 Ballerup Tel: 02/65 81 11

Dominican
Republic

El Conde 366
Apartado de Correos 771

Santo Domingo Tel: 682-3645 Elecom, S.A.

Padre Solano 202-OF. 8, P.O.

Box 9611, Guayaquil
Sakrco Enterprises

Egypt Sakrco Enterprises
P.O. Box 1133,

37 Kasr El Nil Street, Apt. 5 Cairo

Tel: 744440 Radio Electrica, S.A.

El Salvador Radio Electrica, S.A. 4A Avenida Sur Nb. 228 San Salvador

Tel: 21-5609

Radio Parts, S.A.

2A C. O. No. 319 Postal la Dalia, P.O. Box 1262

San Salvador Tel: 21-3019 Telercas OY P.O. Box 33 SF - 04201 Kerava

Tel: 0/248.055
Almex S.A.

48, rue de l'Aubepine, F - 92160 - Antony Tel: (01) 666 21 12

Radio Equipments Antares S.A. 9, rue Ernest Cognacq, F - 92301 - Levallois Perret Tel: (01) 758 11 11

Tekelec Airtronic S.A. Cite des Bruyeres, Rue Carle Vernet, F - 92310 - Sevres Tel: (01) 534.75.35

Greece	Semicon Co. 104 AeoLou Str. TT.131 Athens	Italy	DEDO Elettronica SpA Strada Statale 16 Km 403-550 64019 Tortoreto Lido (Te)	Netherland Antilles	El Louvre, S.A. P.O. Box 138, Curacao Tel: 54004
Guatemala	Tel: 3253626 Electronics Guatemalteca 13 Calle 5-59, Zona 1 P.O. Box 514		Tel: 861/78.134 Eledra 3S SpA Viale Elvezia 18, I - 20154, Milano	New Zealand	AWA NZ Ltd. 36-44 Adelaide Road P.O. Box 830 Wellington 2
	Guatemala City Tel: 25-649 Tele-Equipos, S.A. 10A Calle 5-40, Zona 1		Tel: (02) 349751 IDAC Elettronica SpA Via Verona 8 I - 35010 Busa di Vigonza Tel: (049) 72.56.99	Nicaragua	Comercial F. A. Mendieta, S.A. Apartado Postal No. 1956 C.S.T. 5c Al Sur 2c 1/2 Abajo Managua
** ***	Apartado Postal 1798 Guatemala City Tel: 29-805		LASI Elettronica SpA Viale Lombardia 6, I - 20092 Cinisello	Norway	National Elektro A/S Ulvenveien 75, P.O. Box 53 Okern, Oslo 5
Haiti	Societe Haitienne D'Automobiles, S.A. P.O. Box 428, Port-Au-Prince		Balsamo (MI) Tel: (02) 61.20.441-5 Silverstar Ltd. Via dei Gracchi 20,	Panama	Tel: (472) 64 49 70 Tropelco, S.A. Via Espana 20-18, Panama 7 Rep. de Panama
Holland	Tel: 2-2347 Inelco Nederland BV Turfstekerstraat 63, N - 1431 GD Aalsmeer	Japan	I - 20146 Milano Tel: (02) 49.96 Okura & Company Ltd.	Paraguay	Compania Comercial Del Paraguay, S.A. Casilla de Correo 344 Chile 877, Asuncion
	Tel: (02977) 2 88 55 Vekano BV Postbus 6115,	Korea	3-6 Ginza Nichome, Chuo-Ku Tokyo 104 Panwest Company, Ltd.	Peru	Arven S.A. PSJ Adan Mejia 103, OF. 33 Lima 11
Honduras	N - 5600 HC Eindhoven Tel: (40) 81 09 75 Francisco J. Yones		Room 312, Sam Duk Building 131, Da-Dong, Chung-Ku Seoul, Republic of South Korea C.P.O. Box 3358		Tel: 716229 Deltron S.A. Apartado Postal 1574
	3A Avenida S.O. 5 San Pedro Sula, Honduras, Central America Tel: 52-00-10		Tong Jin Trading Co. Room 1003, Bock-Chang Bldg. Sokong-Dong, Chung-Ku	Philippines	Lima Philippine Electronic Industries, Inc.
Hong Kong	Gibb Livingston & Co., Ltd. 77 Leighton Road Leighton Centre P.O. Box 55	Mexico	Seoul, Republic of South Korea Electronica Remberg, S.A. de C.V. Republica del Salvador No.		3rd Floor, Rose Industrial Bldg., 11 Pioneer St. Pasig, Metro Manila Semitronics
	Chinam Associates Suite 602-3 Ritz Building 625 Nathan Road		30-102, Mexico City I, D.F. Tel: 510-47-49 Mantenimiento E Instala-		216 Ortego Street San Juan, Metro Manila 3134 P.O. Box 445
	Kowloon  Hong Kong Electronic  Components Co.		ciones Internacionales, S.A. Calle 15 No. 79, Col. San Pedro de Los Pinos, Mexico 18, D.F.	Portugal	Telectra Sarl Rua Rodrigo da Fonseca, 103 Lisbon l Tel: 68.60.72-75
	Flat A Yun Kai Bldg. 1/Fl 466-472 Nathan Road Kowloon		Tel: 516-10-74  Mexicana de Bulbos, S.A.  Michoacan No. 30  Mexico 11, D.F.	Puerto Rico	Kelvinator Sales of Puerto Rico, Inc. P.O. Box BG, Rio Piedras,
Hungary	Hungagent P.O. Box 542 H-1374 Budapest Tel: 01/669-385		Tel: 564-92-33  Sprint S.A.  San Juan de Letran #55	Singapore	Puerto Rico 00928  Edware Eu & Co., Ltd.  1 Orchard Road
Iceland	Georg Amundason P.O. Box 698,Reykjavik Tel: 81180		Pasaje Lopez Mexico I, D.F. Tel: 521-4292	South Africa	Singapore Allied Electronic Components (PTY) Ltd. P.O. Box 6387
India	Photophone (Comel) 179-5 Second Cross Road Lower Palace Orchards		Partes Electronicas, S.A. Republica Del Salvador 30-501 Mexico City Tel: (905) 585-3640	Spain	Dunswart 1508 Tel: (011) 528-661 Kontron S.A.
Indonesia	Bangalore 3  NVPD Soedarpo Corp.  Samudera Indonesia Building JL Letten S. Parman KAV.	:	Enrique Devesa Ramos San Juan de Letran #55 Local E, Mexico, D.F.	-	Salvatierra 4, Madrid 34 Tel: 1/729.11.55
Israel	35/Slipi Jakarta Barat <b>Aviv Electronics</b>		Tel: 510-2536  Raytel, S.A. Sullivan 47 Y 49		Novolectric Valencia 109-111, Barcelona 11 Tel: (03) 253.20.07
	Kehilat Venezia Street 12 69010 Tel-Aviv Tel: 03-494450	Nepal	Mexico 4, D.F. Tel: 566-67-86 Continental Commercial Distributors		(40) 200/2010
			Durbar Marg Kathmandu		

Sri Lanka Ceylon SVC & Sup. Co.

c/o P.A. Silva P.O. Box 89

Colombo

Kirpalani's Ltd. Surinam

17-27 Maagdenstreet, P.O. Box 251, Paramaribo

Tel: 71-400

Surinam Electronics

Keizerstreet 206 P.O. Rox 412 Paramaribo Tel: 76-555

Ferner Electronics AB Sweden

Snormakarvagen 35, P.O. Box 125,

S-161 26 Bromma Stockholm Tel: 08/80 25 40

Switzerland Baerlocher AG

Forrlibuckstrasse 110 8005 Zurich Tel: (01) 42.99.00

Haw Sheng Electric Co., Ltd. Taiwan

5th Floor Pong Lai Building 245 Min Chuan East Road

Taipei

Delta Engineering Ltd.

No. 42 Hsu Chang Street

8th Floor, Taipei

Thailand Anglo Thai Engineering Ltd. 2160 Klongton-Bangkapi Hwy.

Hua Mark, Bangkok

Trinidad Kirpalani's Limited

Kirpalani's Komplex

Churchill Roosevelt Highway San Juan, Port-of-Spain

Tel: 638-2224/9

Turkey Teknim Company Ltd.

Riza Sah Pehlevi Caddesi 7 Kavaklidere Ankara

Tel: 27.58.00

ACCESS Electronic Components Ltd. U.K.

Austin House, Bridge Street Hitchin, Hertfordshire SG5 2DE

Tel: Hitchin (0462) 31 221

Crellon Electronics Ltd.

380 Bath Road, Slough,

Berks, SL1 6JE

Tel; Burnham (06286) 4434

I.T.T. Electronic Services

Edinburgh Way, Harlow

Essex, CM20 2DE Tel: Harlow (0279) 26777

Jermyn Distribution

Vestry Industrial Estate

Sevenoaks, Kent Tel: Sevenoaks (0732) 450144

Macro Marketing Ltd.

Burnham Lane.

Slough, Berkshire SL1 6LN

Tel: Burnham (06286) 4422

VSI Electronics (U.K.) Ltd.

Roydonbury Industrial Park

Horsecroft Road, Harlow

Essex CM19 5 BY

Tel: Harlow (0279) 29666

American Products S.A. Uruguay

(APSA)

U.S.

Av. Italia 4230 Montevideo

Tel: 594210

ALABAMA

**Hamilton Avnet Electronics** 

4692 Commercial Drive, NW

Huntsville, AL 35805 Tel: (205) 837-7210

ARIZONA

**Hamilton Avnet Electronics** 

505 South Madison Drive Tempe, AZ 85281

Tel: (602) 231-5100

Kierulff Electronics, Inc.

4134 East Wood Street

Phoenix, AZ 85040

Tel: (602) 243-4101

Kierulff Electronics, Inc.

1806 West Grant Road, Suite 102, Tucson, AZ 85705

Tel: (602) 624-9986

Sterling Electronics, Inc. 2001 East University Drive,

Phoenix, AZ 85034

Tel: (602) 258-4531

Wyle Distribution Group

8155 North 24th Avenue Phoenix, AZ 85021

Tel: (602) 249-2232

**CALIFORNIA** 

Arrow Electronics, Inc.

9511 Ridge Haven Court

San Diego, CA 92123

Tel: (714) 565-6928 Arrow Electronics, Inc.

521 Weddell Drive

Sunnyvale, CA 94086

Tel: (408) 745-6600

Arrow Electronics, Inc. 19748 Dearborn Street

North Ridge Business Center

Chatsworth, CA 91311

Tel: (213) 701-7500

Avnet Electronics

350 McCormick Avenue Costa Mesa, CA 92626

Tel: (714) 754-6051

**Hamilton Avnet Electronics** 

3170 Pullman Street

Costa Mesa, CA 92626

Tel: (714) 641-4107

**Hamilton Avnet Electronics** 

1175 Bordeaux Drive Sunnyvale, CA 94086

Tel: (408) 743-3300

**Hamilton Avnet Electronics** 4545 Viewridge Avenue

San Diego, CA 92123

Tel: (714) 571-7510

**Hamilton Electro Sales** 10912 W. Washington Blvd.

Culver City, CA 90230

Tel: (213) 558-2020

**Hamilton Avnet Electronics** 4103 Northgate Boulevard, Sacramento, CA 95834 Tel: (916) 920-3150

Kierulff Electronics, Inc. 2585 Commerce Way

Los Angeles, CA 90040 Tel: (213) 725-0325

Kierulff Electronics, Inc. 3969 E. Bayshore Road Palo Alto, CA 94303

Tel: (415) 968-6292

Kierulff Electronics, Inc. 8797 Balboa Avenue

San Diego, CA 92123 Tel: (714) 278-2112

Kierulff Electronics, Inc.

14101 Franklin Avenue Tustin, CA 92680

Tel: (714) 731-5711

Schweber Electronics Corp.

17811 Gillette Avenue Irvine, CA 92714

Tel: (714) 556-3880

Schweber Electronics Corp.

3110 Patrick Henry Drive Santa Clara, CA 95050

Tel: (408) 748-4700

Wyle Distribution Group

124 Maryland Avenue

El Segundo, CA 90245 Tel: (213) 322-8100

Wyle Distribution Group

9525 Chesapeake Drive

San Diego, CA 92123

Tel: (714) 565-9171 Wyle Distribution Group

3000 Bowers Avenue

Santa Clara, CA 95052

Tel: (408) 727-2500

Wyle Distribution Group

17872 Cowan Avenue

Irvine, CA 92714

Tel: (714) 641-1600

**COLORADO** 

Arrow Electronics Inc.

2121 S. Hudson Denver, CO 80222

Tel: (303) 758-2100

Kierulff Electronics, Inc.

10890 East 47th Avenue

Denver, CO 80239 Tel: (303) 371-6500

**Hamilton Avnet Electronics** 8765 E. Orchard Road, Suite

708, Englewood, CO 80111

Tel: (303) 740-1000 Wyle Distribution Group

451 East 124th Avenue

Thornton, CO 80241 Tel: (303) 457-9953

CONNECTICUT

Arrow Electronics, Inc.

12 Beaumont Road Wallingford, CT 06492

U.S.

**Hamilton Avnet Electronics** Commerce Drive, Commerce Industrial Park, Danbury, CT 06810 Tel: (203) 797-1100 Kierulff Electronics, Inc. 169 North Plains Industrial Road Wallingford, CT 06492 Tel: (203) 265-1115 Schweber Electronics Corp. Finance Drive, Commerce Industrial Park. Danbury, CT 06810 Tel: (203) 792-3500

Arrow Electronics, Inc. 1001 NW 62nd Street, Suite 108, Ft. Lauderdale, FL 33309 Tel: (305) 776-7790

Arrow Electronics, Inc. 50 Woodlake Dr., West-Bldg. B Palm Bay, FL 32905 Tel: (305) 725-1480

**Hamilton Avnet Electronics** 6801 NW 15th Way

FLORIDA

Ft. Lauderdale, FL 33068 Tel: (305) 971-2900

**Hamilton Avnet Electronics** 3197 Tech Drive, No. St. Petersburg, FL 33702

Tel: (813) 576-3930 Kierulff Electronics, Inc. 3247 Tech Drive

St. Petersburg, FL 33702 Tel: (813) 576-1966 Milgray Electronics, Inc.

1850 Lee World Center Suite 104 Winter Park, FL 32789 Tel: (305) 647-5747

Schweber Electronics Corp. 2830 North 28th Terrace Hollywood, FL 33020 Tel: (305) 927-0511

Arrow Electronics, Inc. 2979 Pacific Drive Norcross, GA 30071 Tel: (404) 449-8252

GEORGIA

**Hamilton Avnet Electronics** 5825D Peach Tree Corners

Norcross, GA 30071 Tel: (404) 447-7503

Schweber Electronics Corp. 303 Research Drive Suite 210

Norcross, GA 30092 Tel: (404) 449-9170

ILLINOIS

Arrow Electronics, Inc. 2000 Algonquin Road Schaumburg, IL 60193 Tel: (312) 893-9420

**Hamilton Avnet Electronics** 1130 Thorndale Avenue Bensenville, IL 60166 Tel: (312) 860-7700

Kierulff Electronics, Inc. 1536 Landmeier Road Elk Grove Village, IL 60007 Tel: (312) 640-0200 Newark Electronics

500 North Pulaski Road Chicago, IL 60624 Tel: (312) 638-4411

Schweber Electronics Corp. 904 Cambridge Drive Elk Grove Village, IL 60007 Tel: (312) 364-3750

INDIANA

Arrow Electronics, Inc. 2718 Rand Road Indianapolis, IN 46241 Tel: (317) 243-9353

Graham Electronics Supply, Inc. 133 S. Pennsylvania Street Indianapolis, IN 46204

Tel: (317) 634-8202 Hamilton Avnet Electronics, Inc. 485 Gradle Drive Carmel, IN 46032 Tel: (317) 844-9333

**KANSAS** 

**Hamilton Avnet Electronics** 9219 Quivira Road Overland Park, KS 66215 Tel: (913) 888-8900 LOUISIANA

Sterling Electronics, Inc. 3005 Harvard St., Suite 101 Metairie, LA 70002 Tel: (504) 887-7610

Arrow Electronics, Inc. 4801 Benson Avenue Baltimore, MD 21227

MARVIAND

Tel: (301) 247-5200 **Hamilton Avnet Electronics** 6822 Oakhall Lane

Columbia, MD 21045 Tel: (301) 995-3500

Pyttronic Industries, Inc. Baltimore/Washington Ind.Pk. 8220 Wellmoor Court Savage, MD 20863 Tel: (301) 792-0780

Schweber Electronics Corp. 9218 Gaithers Road Gaithersburg, MD 20877

Tel: (301) 840-5900 Zebra Electronics, Inc.

2400 York Road Timonium, MD 21093 Tel: (301) 252-6576

MASSACHUSETTS

Arrow Electronics, Inc. Arrow Drive Woburn, MA 01801 Tel: (617) 933-8130

**Hamilton Avnet Electronics** 50 Tower Office Park Woburn, MA 01801

Tel: (617) 935-9700

Kierulff Electronics, Inc. 13 Fortune Drive Billerica, MA 01821 Tel: (617) 667-8331 A. W. Mayer Co. 34 Linnell Circle Billerica, MA 01821 Tel: (617) 229-2255 Schweber Electronics Corp. 25 Wiggins Avenue Bedford, MA 01730 Tel: (617) 275-5100 Sterling Electronics, Inc. 411 Waverly Oaks Road Waltham, MA 02154 Tel: (617) 894-6200 MICHIGAN

Arrow Electronics, Inc. 3810 Varsity Drive Ann Arbor, MI 48104 Tel: (313) 971-8220

**Hamilton Avnet Electronics** 2215 29th Street Grand Rapids, MI 49503 Tel: (616) 243-8805

**Hamilton Avnet Electronics** 32487 Schoolcraft Road Livonia, MI 48150 Tel: (313) 522-4700 Schweber Electronics Corp.

12060 Hubbard Avenue Livonia, MI 48150 Tel: (313) 525-8100 MINNESOTA

Arrow Electronics, Inc. 5230 West 73rd Street Edina, MN 55435 Tel: (612) 830-1800

**Hamilton Avnet Electronics** 10300 Bren Road, East Minnetonka, MN 55343 Tel: (612) 932-0600 Kierulff Electronics, Inc.

7667 Cahill Road Edina, MN 55435 Tel: (612) 941-7500

Schweber Electronics Corp. 7422 Washington Avenue, So. Eden Prairie, MN 55344 Tel: (612) 941-5280 MISSOURI

Arrow Electronics, Inc. 2380 Schuetz Road St. Louis, MO 63141 Tel: (314) 567-6888

**Hamilton Avnet Electronics** 13743 Shoreline Court East Earth City, MO 63045

Tel: (314) 344-1200 Kierulff Electronics, Inc. 2608 Metro Park Boulevard

Maryland Heights, MO 63043

Tel: (314) 739-0855

U.S.

NEW HAMPSHIRE

Arrow Electronics, Inc. One Perimeter Drive Manchester, NH 03103 Tel: (603) 668-6968 NEW JERSEY

Arrow Electronics, Inc. Pleasant Valley Avenue Moorestown, NJ 08057 Tel: (609) 235-1900

Arrow Electronics, Inc. Two Industrial Road Fairfield, NJ 07006

Fairfield, NJ 07006 Tel: (201) 575-5300

Hamilton Avnet Electronics Ten Industrial Road Fairfield, NJ 07006 Tel: (201) 575-3390

Hamilton Avnet Electronics One Keystone Avenue Cherry Hill, NJ 08003

Tel: (609) 424-0110 Kierulff Electronics, Inc. 37 Kulick Road

Fairfield, NJ 07006 Tel: (201) 575-6750

Schweber Electronics Corp. 18 Madison Road Fairfield, NJ 07006 Tel: (201) 227-7880

**NEW MEXICO** 

Arrow Electronics, Inc. 2460 Alamo, SE Albuquerque, NM 87106 Tel: (505) 243-4566

Hamilton Avnet Electronics 2524 Baylor S.E. Albuquerque, NM 87106 Tel: (505) 765-1500

Sterling Electronics, Inc. 3540 Pan American Freeway, N.E. Albuquerque, NM 87107

Tel: (505) 884-1900

**NEW YORK** 

Arrow Electronics, Inc. 900 Broad Hollow Road Route 110, Farmingdale, LI, NY 11735

Tel: (516) 694-6800 Arrow Electronics, Inc.

7705 Maltlage Drive Liverpool, NY 13088 Tel: (315) 652-1000

Arrow Electronics, Inc. 3000 South Winton Road Rochester, NY 14623 Tel: (716) 275-0300

Hamilton Avnet Electronics Five Hub Drive Melville, NY 11746

Tel: (516) 454-6000 Hamilton Avnet Electronics 333 Metro Park Rochester, NY 14623 Tel: (716) 475-9130

Hamilton Avnet Electronics 16 Corporate Circle East Syracuse, NY 13057 Tel: (315) 437-2641 Milgray Electronics, Inc. 191 Hanse Avenue Freeport, LI, NY 11520 Tel: (516) 546-6000

Schweber Electronics Corp. Three Townline Circle Rochester, NY 14623

Tel: (716) 424-2222 Schweber Electronics Corp.

Jericho Turnpike Westbury, LI, NY 11590 Tel: (516) 334-7474

Summit Distributors, Inc. 916 Main Street

Buffalo, NY 14202 Tel: (716) 884-3450

NORTH CAROLINA

Arrow Electronics, Inc. 938 Burke Street, Winston-Salem, NC 27101 Tel: (919) 725-8711

Hamilton Avnet Electronics 2803 Industrial Park Raleigh, NC 27609 Tel: (919) 829-8030

Kierulff Electronics Inc. 1800 #E Fairfax Road Greensboro, NC 27407 Tel: (919) 852-9440

оню

Arrow Electronics, Inc. 7620 McEwen Road Centerville, OH 45459 Tel: (513) 435-5563 Arrow Electronics, Inc. 6238 Cochran Road

Arrow Electronics, Inc 6238 Cochran Road Solon, OH 44139 Tel: (216) 248-3990

Hamilton Avnet Electronics, Inc. 4588 Emery Industrial Parkway Cleveland, OH 44128

Tel: (216) 831-3500 Hamilton Avnet Electronics

954 Senate Drive Dayton, OH 45459 Tel: (513) 433-0610 Hughes-Peters, Inc.

481 East 11th Avenue Columbus, OH 43211 Tel: (614) 294-5351

Kierulff Electronics, Inc. 23060 Miles Road Cleveland, OH 44128 Tel: (216)587-6558

Schweber Electronics Corp. 23880 Commerce Park Road Beachwood, OH 44122 Tel: (216) 464-2970

**OKLAHOMA** 

Kierulff Electronics, Inc. Metro Park 12318 East 60th Tulsa, OK 74145 Tel: (918) 252-7537

OREGON

Hamilton Avnet Electronics 6024 S.W. Jean Road, Bldg. B-Suite J, Lake Oswego, OR 97034 Tel: (503) 635-8157 Wyle Distribution Group 5289 N.E. Ezam Young Parkway Hillsboro, OR 97123

Tel: (503) 640-6000 PENNSYLVANIA

Arrow Electronics, Inc. 650 Seco Road Monroeville, PA 15146 Tel: (412) 856-7000

Herbach & Rademan, Inc. 401 East Erie Avenue Philadelphia, PA 19134 Tel: (215) 426-1700

Schweber Electronics Corp. 231 Gibralter Road Horsham, PA 19044

Tel: (215) 441-0600

TEXAS

Arrow Electronics, Inc. 13715 Gamma Road Dallas, TX 75240 Tel: (214) 386-7500

Arrow Electronics, Inc. 10700 Corporate Drive #100 Stafford, TX 77477

Tel: (713) 491-4100

Hamilton Avnet Electronics 2401 Rutland Drive Austin, TX 78758 Tel: (512) 837-8911

Hamilton Avnet Electronics 2111 West Walnut Hill Lane Irving, TX 75060

Irving, TX 75060
Tel: (214) 659-4111
Hamilton Avnet Electronics

8750 Westpark Houston, TX 77063 Tel: (713) 975-3515 Kierulff Electronics, Inc.

3007 Longhorn Blvd., Suite 105 Austin, TX 78758

Tel: (512) 835-2090 Kierulff Electronics, Inc.

9610 Skillman Avenue Dallas, TX 75243 Tel: (214) 343-2400 Kierulff Electronics, Inc.

10415 Landsbury Drive, Suite 210 Houston, TX 77099

Tel: (713) 530-7030 Schweber Electronics Corp.

4202 Beltway, Dallas, TX 75234 Tel: (214) 661-5010

Schweber Electronics Corp. 10625 Richmond Ste. 100 Houston, TX 77042 Tel: (713) 784-3600

Sterling Electronics, Inc. 2335 A Kramer Lane, Suite A Austin, TX 78758

Tel: (512) 836-1341 Sterling Electronics, Inc. 11090 Stemmons Freeway Stemmons at Southwell Dallas, TX 75229

Tel: (214) 243-1600 Sterling Electronics, Inc. 4201 Southwest Freeway

4201 Southwest Freeway Houston, TX 77027 Tel: (713) 627-9800

U.S. UTAH

**Hamilton Avnet Electronics** 1585 West 2100 South Salt Lake City, UT 84119 Tel: (801) 972-2800 Kierulff Electronics, Inc. 2121 S. 3600 West Street Salt Lake City, UT 84119 Tel: (801) 973-6913 **Wyle Distribution Group** 1959 South 4130 West Unit B Salt Lake City, UT 84104 Tel: (801) 974-9953 WASHINGTON

Arrow Electronics, Inc. 14320 N.E. 21st Street Bellevue, WA 98005 Tel: (206) 643-4800

**Hamilton Avnet Electronics** 14212 N.E. 21st Street Bellevue, WA 98005 Tel: (206) 453-5874 Kierulff Electronics, Inc. 1005 Andover Park E. Tukwila, WA 98188

Tel: (206) 575-4420 Robert E. Priebe Company 2211 5th Avenue Seattle, WA 98121 Tel: (206) 682-8242 **Wyle Distribution Group** 1750 132nd Avenue, N.E. Bellevue, WA 98005

Tel: (206) 453-8300

Arrow Electronics, Inc. 430 West Rawson Avenue

WISCONSIN

Oak Creek, WI 53154 Tel: (414) 764-6600 **Hamilton Avnet Electronics** 

2975 South Moorland Road New Berlin, WI 53151 Tel: (414) 784-4510 Kierulff Electronics, Inc. 2212 East Moreland Blvd. Waukesha, WI 53186

Tel: (414) 784-8160 Taylor Electric Company 1000 W. Donges Bay Road Mequon, WI 53092 Tel: (414) 241-4321 Dinaradio, C.A. Conjunto Industrial El Cedralito No. 6

KM3, Carretera Petare-Guarenas, Caracas MAIL ADDRESS: Apartado Postal 60429

Chacao Tele-Cuba, S.A. Av. Este O, No. 164, Ferrenquin

a la Cruz, La Candelaria, Caracas Tel: 55-62-71

P. Benavides, P., S.R.L. Residencies Camarat, Local 7 La Candelaria, Caracas

MAIL ADDRESS: Apartado Postal 20.249 Yugoslavia San Martin, Caracas

West Indies

Da Costa and Musson Ltda. Carlisle House **Hincks Street** P.O. Box 103 Bridgetown, Barbados

Tel: 608-50

West Germany Alfred Neye Enatechnik GmbH

Schillerstrasse 14, 2085 Quickborn Tel: 04106/6121

2085 Quickborn

**ECS Hilmar Frehsdorf GmbH Electronic Components Service** Carl-Zeiss Strasse 3

Tel: 04106/71058-59 Beck GmbH & Co. Elektronik Bauelemente KG Eltersdorfer Strasse 7 8500 Nurnberg 15 Tel: 0911/34961-66 Elkose GmbH Rahnhofstrasse 44. 7141 Moglingen Tel: 07141/4871

Sasco GmbH Hermann-Oberth-Strasse 16 8011 Putzbrunn bei Munchen

Tel: 089/46111

Spoerle Electronic KG Max-Planck Strasse 1-3. 6072 Dreieich bei Frankfurt

Tel: 06103/3041

Avtotehna P.O. Box 593, Celovska 175

Liubliana 61000 Tel: 552 341

### **RCA Manufacturers' Representatives**

Venezuela

U.S.

Arizona

Thom Luke Sales, Inc. 2940 North 67th Place Suite H

Scottsdale, AZ 85251 Tel: (602) 941-1901

California

C & K Assocs. 8333 Clairemont Mesa Blvd.

Suite 105 San Diego, CA 92111 Tel: (714) 279-0420

Florida

Bohman Assocs., Inc. 130 North Park Avenue Apopka, FL 32703 Tel: (305) 886-1882

Massachusetts

Ohio

New England Technical Sales

135 Cambridge Street Burlington, MA 01803 Tel: (617) 272-0434

New York Astrorep, Inc.

300 Sunrise Highway Suite 2B West Babylon, NY 11704

Tel: (516) 422-2500

Lyons Corp. 4812 Frederick Road Suite 101 Dayton, OH 45414

Tel: (513) 278-0714

South Carolina CSR Electronics

Toves

Washington

111 Greenhouse Court Columbia, SC 29210 Tel: (404) 396-3720

Southern States Marketing, Inc. 16910 Dallas Parkway

Suite 222 Dallas, TX 75248

Tel: (214) 387-2489 Western Technical Sales, Inc.

P.O. Box 3923 Bellevue, WA 98009 Tel: (206) 641-3900



### **DATABOOK Series—SSD-260A**