## . <br> mandio

## Microprocessors • Memories $\bullet$ Peripherals

## 














## RCA CMOS LSI <br> Microprocessors, Memories, Peripherals

This DATABOOK contains full information on CMOS LSI products (microprocessors, memories, and peripherals) currently available from RCA Solid State Division. An Index to Products provides a complete listing of types.

The Index to Products is followed by several pages of general product information that includes photographs showing the package options available for RCA CMOS LSI products, a Product Overview that summarizes the basic features and complement of each category of products, and a Product Classification Chart that groups integrated circuits and systems according to product type and intended function. Next, a Cross-Reference Guide lists popular memory integrated circuits supplied by other manufacturers together with a recommended RCA replacement type. The DATABOOK then includes a general discussion of Operating and Handling Considerations for CMOS Integrated Circuits.

Five separate data sections provide definitive ratings, electrical characteristics, and user information for the (1) 1800 series of microprocessors and microcomputers, (2) 1800 series memories, (3) 1800 series peripherals, (4) general-purpose memories, and (5) 6805 series LSI products.

Within each data section, the data pages for individual integrated circuits are grouped in alphanumerical sequence of type numbers.

The DATABOOK also contains selected application note abstracts on RCA LSI products and dimensional outlines of all packages in which RCA LSI products are supplied.


Information furnished by RCA is believed to be accurate and reliable. However, no responsibility is assumed by RCA for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent rights of RCA.

The device data shown for some types are indicated as preliminary, advance, or objective. Preliminary data are intended for guidance purposes in evaluating devices for equipment design. Such data are shown for types currently being designed for inclusion in our standard line of commercially available products. Advance or Objective data are intended for engineering evaluation of types in the initial stages of design. The type designations and data are subject to change, unless otherwise arranged. No obligations are assumed for notice of change or future manufacture of these devices. For current information on the status of preliminary or objective programs, please contact your local RCA sales office.

Copyright 1982 by RCA Corporation
(All rights reserved under Pan-American
Copyright Convention)

Trademark(s)®Registered
Marca(s) Registrada(s)

Printed in USA/10-82

## General Guide to RCA LSI Products

Index to Products ..... 4
Packages and Ordering Information ..... 6
Product Overview ..... 7
Product Classification Chart ..... 8
Cross-Reference Guide ..... 9
Operating and Handling Considerations ..... 10

## Index to Products

| Part No. | Page No. Description | File No. | Part No. | Page No. Description | File No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CD4036A | $3764 \times 8$ RAM | 613 | CDP1854C | 214 UART | 1193 |
| CD4039A | $3764 \times 8$ RAM | 613 | CDP1855 | 232 8-Bit Programmable MDU | 1053 |
| CD4061A | $383256 \times 1$ RAM | 786 | CDP1855C | 232 8-Bit Programmable MDU | 1053 |
| CD40061 | $391256 \times 1$ RAM | 1188 | CDP1856 | 245 4-Bit Bus Buffer/Separator | 1192 |
| CD40061A | $391256 \times 1$ RAM | 1188 | CDP1856C | 245 4-Bit Bus Buffer/Separator | 1192 |
| CD40114B | $39616 \times 4$ RAM | 1116 | CDP1857 | 245 4-Bit Bus Buffer/Separator | 1192 |
| CDM5332 | $4014096 \times 8$ ROM | 1366 | CDP1857C | 245 4-Bit Bus Buffer/Separator | 1192 |
| CDM5333 | $4014096 \times 8$ ROM | 1366 | CDP1858 | 250 4-Bit Latch/Decoder | 1127 |
| CDM6116-1 | $4072048 \times 8$ RAM | 1372. | CDP1858C | 250 4-Bit Latch/Decoder | 1127 |
| CDM6116-2 | $4072048 \times 8$ RAM | 1372 | CDP1859 | 250 4-Bit Latch/Decoder | 1127 |
| CDP1802A | 14 8-Bit Microprocessor | 1305 | CDP1859C | 250 4-Bit Latch/Decoder | 1127 |
| CDP1802AC | 14 8-Bit Microprocessor | 1305 | CDP1861C | 258 Video Display Controller | 1223 |
| CDP1802BC | 36 8-Bit Microprocessor | 1342 | CDP1862C | 266 Color Generator Controller | 1181 |
| CDP1804AC | 56 8-Bit Microcomp/ROM/RAM/ Ctr/Tmr | 1371 | CDP1863 | 271 8-Bit Progr'ble Frequency Generator | 1179 |
| CDP1805C | 84 8-Bit Microproc/RAM/Ctr/Tmr | 1349 | CDP1863C | 271 8-Bit Progr'ble Frequency |  |
| CDP1805AC | 103 8-Bit Microprocessor | 1370 |  | Generator | 1179 |
| CDP1806C | 84 8-Bit Microproc/Ctr/Tmr | 1349 | CDP1864C | 277 PAL Video Display Controller | 1196 |
| CDP1806AC | 103 8-Bit Microprocessor | 1370 | CDP1866 | 286 4-Bit Latch/Decoder | 1112 |
| CDP1821 | 128 1K $\times 1$ RAM | 1200 | CDP1866C | 286 4-Bit Latch/Decoder | 1112 |
| CDP1821C | 128 1K x 1 RAM | 1200 | CDP1867 | 286 4-Bit Latch/Decoder | 1112 |
| CDP1822 | $134256 \times 4$ RAM | 1074 | CDP1867C | 286 4-Bit Latch/Decoder | 1112 |
| CDP1822C | $134256 \times 4$ RAM | 1074 | CDP1868 | 286 4-Bit Latch/Decoder | 1112 |
| CDP1823 | $141128 \times 8$ RAM | 1198 | CDP1868C | 286 4-Bit Latch/Decoder | 1112 |
| CDP1823C | $141128 \times 8$ RAM | 1198 | CDP1869 | 295 Video Interface System | 1197 |
| CDP1824 | $14732 \times 8$ RAM | 1103 | CDP1869C | 295 Video Interface System | 1197 |
| CDP1824C | $14732 \times 8$ RAM | 1103 | CDP1870 | 295 Video Interface System | 1197 |
| CDP1826C | $15364 \times 8$ RAM | 1311 | CDP1870C | 295 Video Interface System | 1197 |
| CDP1831 | $160512 \times 8$ ROM | 1104 | CDP1871A | 312 Keyboard Encoder | 1374 |
| CDP1831C | $160512 \times 8$ ROM | 1104 | CDP1871AC | 312 Keyboard Encoder | 1374 |
| CDP1832 | $164512 \times 8$ ROM | 1145 | CDP1872C | 320 8-Bit Input Port | 1255 |
| CDP1832C | $164512 \times 8$ ROM | 1145 | CDP1873C | 3251 of 8 Binary Decoder | 1248 |
| CDP1833 | 168 Mask-Progr'ble, $1 \mathrm{~K} \times 8$ ROM | 1135 | CDP1874C | 320 8-Bit Input Port | 1255 |
| CDP1833BC | 168 Mask-Progr'ble, 1K x 8 ROM | 1135 | CDP1875C | 320 8-Bit Output Port | 1255 |
| CDP1833C | 168 Mask-Progr'ble, 1K x 8 ROM | 1135 | CDP1876 | 295 Video Interface System | 1197 |
| CDP1834 | 174 Mask-Progr'ble, 1K x 8 ROM | 1143 | CDP1876C | 295 Video Interface System | 1197 |
| CDP1834C | 174 Mask-Progr'ble, 1K x 8 ROM | 1143 | CDP1877 | 329 Progr'ble Interrupt Controller | 1319 |
| CDP1835C | 177 Mask-Progr'ble, 2K x 8 ROM | 1267 | CDP1877C | 329 Progr'ble Interrupt Controller | 1319 |
| CDP1837C | 183 Mask-Progr'ble, 4K x 8 ROM | 1381 | CDP1878 | 338 Dual Counter-Timer | 1341 |
| CDP1851 | 190 Programmable I/O | 1056 | CDP1878C | 338 Dual Counter-Timer | 1341 |
| CDP1851C | 190 Programmable I/O | 1056 | CDP1879 | 351 Real-Time Clock | 1360 |
| CDP1852 | 203 Byte-Wide I/O Port | 1166 | CDP1879C | 351 Real-Time Clock | 1360 |
| CDP1852C | 203 Byte-Wide I/O Port | 1166 | CDP1881 | 365 6-Bit Latch/Decoder | 1367 |
| CDP1853 | 210 N-Bit 1 of 8 Decoder | 1189 | CDP1881C | 365 6-Bit Latch/Decoder | 1367 |
| CDP1853C | 210 N-Bit 1 of 8 Decoder | 1189 | CDP1882 | 365 6-Bit Latch/Decoder | 1367 |
| CDP1854 | 214 UART | 1193 | CDP1882C | 365 6-Bit Latch/Decoder | 1367 |
|  |  |  | CDP6402 | 367 UART | 1328 |

## Index to Products (Cont'd)



## Package and Ordering Information

## Packages

D Suffix
Dual-In-Line Size-Brazed Ceramic Packages


16-, 18-, 22-, 24-, 28-, and 40-lead versions

E Suffix
Plastic Dual-In-Line Packages


16-, 18-, 22-, 24-, and 40-lead versions
H Suffix Chip


## Ordering Information

RCA CMOS microprocessor and memory integrated circuits are available in one or more of the following package styles and are identified by the Suffix Letters indicated: dual-in-line size-brazed ceramic, dual-in-line welded-seal ceramic, dual-in-line plastic, flat-pack ceramic, leadless chip-carrier ceramic and in chip form. The available package styles for any specific type are given in the technical data for that type.

When ordering CMOS devices, it is important that the appropriate suffix letter be affixed to the type number of the device required. For example a CDP1802A in a dual-inline ceramic package will be identified as the CDP1802AD.

D Suffix
Dual-In-Line Welded-Seal Ceramic Packages


16- and 24-lead versions

## $K$ Suffix <br> 24-Lead Ceramic Flat Pack



CD4036A and CD4039A only

L SUFFIX - LEADLESS-
CHIP-CARRIER CERAMIC PACKAGE


| PACKAGE | SUFFIX |
| :--- | :---: |
| LETTERS |  |
| Dual-In-Line Welded-Seal or |  |
| Side-Brazed Ceramic | D |
| Dual-In-Line Plastic | E |
| Chip | H |
| Ceramic Flat Pack | K |
| (CD4036A and CD4039A only) | L |

## Product Overview

RCA offers an all CMOS line of microprocessor, memory and peripheral integrated circuits for use in a broad range of diverse industrial, consumer, and military applications. These devices offer the user all the advantages unique to CMOS technology, including:

- Low power drain-makes CMOS integrated circuits a natural choice for battery-operated systems, battery backed-up systems, and systems in which heat dissipation is a prime consideration.
- High nolse immunity and wide operating temperature range ( $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ )-allows CMOS integrated circuits to be used in the most demanding industrial environments.
- Wide operating voltage range-reduces the need for expensive regulated power supplies and thereby allows the design engineer greater freedom to concentrate on other aspects of system design.


## CDP1800 Series

The RCA CDP1800 series offers the most complete line of CMOS microprocessor and associated memory and peripheral devices in the industry. The heart of the series is the CDP1802A central processing unit (CPU). This unit, which features CMOS register-based architecture, offers 16 internal registers to facilitate data manipulation and to reduce the need for additional devices. The need for external devices is even further reduced by use of an on-chip clock, DMA, and single-phase operation.
The CDP1804A microcomputer, currently under development, incorporates all the features of the CDP1802 augmented by additional hardware and increased performance capabilities. The additional hardware includes 2 kilobytes of ROM, a 64-byte RAM array, an 8-bit presettable down-counter, and 32 additional software instruction, which add subroutine call and return capability, enhance data transfer manipulation, control counter modes and interrupt arbitration, and provide BCD arithmetic capability.

Also available, are four other 8-bit microprocessors that are functional and performance enhancements of the CDP1802. The CDP1805 and CDP1805A feature an onboard RAM and Counter/Timer. The CDP1806 and CDP1806A have all the features of the CDP1805 and CDP1805A, respectively, but contain no on-board RAM.
The microcomputer and microprocessor devices use the CMOS technology, designed on a single chip to maintain low power drain.
RCA's large and expanding CDP1800-series LSI product line offers the system designer exceptional flexibility in hardware/software tradeoffs. In addition to microprocessors and microcomputers, this product line includes a hardware multiply/divide unit (MDU), a programmable I/O, video and keyboard interface circuits, latches and decoders, a universal asynchronous receiver-transmitter (UART), buffers, separators, and a broad complement of directly interfaceable random-access memories (RAM's) and read-only memories (ROM's).

## CDP6800 Series

RCA also offers the CDP6800 family, a new series of pin-for-pin replacements for the Motorola MC146805 Series of CMOS microprocessors and peripherals primarily intended for single-chip system applications. This family of parts includes the CDP6805E2 8-bit microprocessor; the CDP6805F2 8-bit microcomputer (1K ROM); the CDP6805G2 8-bit microcomputer (2K ROM); the CDP6818 Real-Time

Clock plus RAM; the CDP6823 Parallel Interface I/O; and the CDP655162Kx8 Mask Programmable ROM. Additional types will be added as they become available.

## General-Purpose Memories

In addition to the memories designed to interface directly with CDP1800-series microprocessors, RCA also offers a line of general-purpose memories. These memories include small scratchpad types in the CD4000 series, and types in the MWS5000 and CDM series.

## Leadless Chip Carrier

RCA's broad CMOS LSI product line now includes 12 standard CDP1800 series chips in leadless chip-carrier packages. This basic chip set will consist of 20,28 , and 44-lead packages on 50 -mil lead centers.

## Extra-Value Product

Most RCA CDP1800 series parts are offered with burn-in (EVP - Extra-Value Program) and are designated by an " $X$ ", " $Y$ " or " $Q$ " suffix added to the part number, e.g., CDM5332EX.

## Microprocessor Development Systems and Microboard Computer Modules

For the designers of microprocessor-based equipment and in support of the CDP1800-series microprocessors and associated memory and peripheral circuits, RCA provides a strong and extensive line of systems, system support components, system support software, system modules (including Microboard milliwatt computer systems), and other development aids. The support-system line includes development systems ranging from a minimum tape-based system to a full development system having floppy-disk mass memory storage and operating system software. This line also includes two evaluation systems that serve as convenient learning tools for design, hardware interfacing, and programming of microcomputer systems. These systems can also be used as the basis for breadboarding and prototyping user-designed microcomputer systems.
The RCA Microboard milliwatt computer systems form an extensive line of fully coordinated products based on a standard, simple-to-use 4.5 by 7.5 inch module. These modules feature the inherent CMOS advantages of low power consumption, wide operating voltage range, and excellent noise immunity. The microboard systems are all designed with the microboard universal backplane and are compatible with RCA Development Systems. Userdeveloped systems, therefore, can be readily developed and easily modified.
As a convenient starting point for the user, two microboard prototyping systems are available. These systems include an expandable 5 -card chassis, a microboard computersystem module, a microboard control-and-display module, ROM-based utility software, and ample room for userdesigned expansion. These prototyping systems enable the user to reduce his hardware concerns to a minimum and to maximize his efforts in custom design and software development to meet the specific requirements of his application.
The RCA Microsystems DATABOOK SSD-270 provides detailed information on RCA Microprocessor-based development systems and Microboard computer modules and in the product description booklets and user manuals available on specific types. (A list of these publications are included at the end of this DATABOOK).

## Product Classification Chart

| Part Number | Description | Page No. |
| :--- | :--- | ---: |
| Microprocessors |  |  |
| CDP1802A | 8-Bit | 14 |
| CDP1802B | 8-Bit | 36 |
| CDP1805C | 8-Bit with RAM | 84 |
| CDP1805AC | 8-Bit with RAM | 103 |
| CDP1806C | 8-Bit with Counter-Timer | 84 |
| CDP1806AC | 8-Bit with Counter-Timer | 103 |
| CDP6805E2 | 8-Bit with RAM/l-O/Counter- |  |
|  | Timer | 442 |

## Microcomputers

| CDP1804A | 8-Bit with RAM/ROM/Counter- |  |
| :--- | :--- | ---: |
|  | Timer | 56 |
| CDP6805F2 | 8-Bit with RAM/ROM/I-O/ <br> Counter-Timer | 477 |
| CDP6805G2 | 8-Bit with RAM/ROM/I-O/ <br> Counter-Timer | 503 |

RAMs
CDP1821 $1 \mathrm{~K} \times 1$ 128
CDP1822 $256 \times 4 \quad 134$
CDP1823 $128 \times 8$ 141
CDP1824 $32 \times 8$ 147
CDP1826 $64 \times 8 \quad 153$
CDM6116 $2 \mathrm{~K} \times 8$ 407
MWS5101 $256 \times 4$ 412
MWS5101A $256 \times 4$ 419
MWS5114 1K x4 426
CD4036A $4 \times 8$ 376
CD4039A $4 \times 8$ 376
CD4061A $256 \times 1$
CD40061A $256 \times 1$ 391
CD40114B $16 \times 4$ 396

ROMs
$\begin{array}{lll}\text { CDM5332 } & \text { Mask-programmable ROM } \\ 512 \times 8\end{array}$
CDM5333 Mask-programmable ROM $512 \times 8$
CDP1831 Mask-programmable ROM $512 \times 8$
$\begin{array}{lll}\text { CDP1832 } & \begin{array}{l}\text { Mask-programmable ROM } \\ 512 \times 8\end{array} 164\end{array}$
CDP1833 Mask-programmable ROM $1 \mathrm{~K} \times 8$168
$\begin{array}{lll}\text { CDP1833B } & \begin{array}{l}\text { Mask-programmable ROM } \\ 1 \mathrm{~K} \times 8\end{array} & 168\end{array}$

Part Number Description
ROMs (Cont'd)

| CDP1834 | Mask-programmable ROM <br> $1 \mathrm{~K} \times 8$ |  |
| :--- | :--- | :--- |
| CDP1835 | Mask-programmable ROM <br> $2 \mathrm{~K} \times 8$ | 174 |
| CDP1837 | Mask-programmable ROM <br> $4 \mathrm{~K} \times 8$ | 177 |
| CDP65516 | Mask-programmable ROM <br> $2 \mathrm{~K} \times 8$ | 183 |
|  | ROM | 434 |

## Input/Output Circuits

CDP1851 Programmable I/O (PIO) 190
CDP1852 Byte I/O-8-Bit I/O Port 203
CDP1853 Decoder-1 of 8 210
CDP1855 Multiply/Divide Unit (MDU) 323
CDP1856 Buffer-4-Bit 245
CDP1857 Buffer-4-Bit 250

CDP1858 Latch/Decoder-4-Bit 250
CDP1859 Latch/Decoder-4-Bit 250
$\begin{array}{ll}\text { CDP1861 } & \begin{array}{l}\text { Video Display, Controller } \\ \text { (VDC) }\end{array} \\ & 258\end{array}$
CDP1862 Color Generator Circuit 266
CDP1863 $\begin{aligned} & \text { Programmable Frequency } \\ & \text { Generator }\end{aligned}$

| CDP1864 | PAL Video Display Controller <br>  <br> (VDC) |
| :--- | :--- |
|  |  |

CDP1866 Latch/Decoder-4-Bit 286
CDP1867 Latch/Decoder-4-Bit 286
CDP1868 Latch/Decoder-4-Bit 286
CDP1869 Video Interface System (VIS) 295
CDP1870 Video Interface System (VIS) 295
CDP1871A Keyboard Encoder, ASCII/Hex 312
CDP1872 High-Speed Input Port-8-Bit 320
CDP1873 High-Speed Decoder-1 of $8 \quad 325$
CDP1874 High-Speed Input Port-8-Bit 320
CDP1875 High-Speed Output Port 320
CDP1876 Video Interface System (VIS) 295
CDP1877 $\begin{aligned} & \text { Programmable Interrupt } \\ & \text { Controller }\end{aligned}$
CDP1878 Dual Counter-Timer 338
CDP1879 Real Time Clock 351
CDP1881 Latch/Decoder-4-Bit 365
CDP1882 Latch/Decoder-4-Bit 365
CDP6818 Real Time Clock with RAM 529
CDP6823 Parallel Interface 547

UARTs
CDP1854A UART 214

## Cross-Reference Guide

Note: An RCA equivalent type may not be identical with other manufacturer's type in every detail. Refer to published data for further information.

| Manufacturer/Type | Description | RCA Nearest Equiv. Type | Pin-for-Pin Compatlble |
| :---: | :---: | :---: | :---: |
| AMI |  |  |  |
| S5614 | 1K $\times 4$ RAM | MWS5114 | Yes |
| S5101 | $256 \times 4$ RAM | CDP1822/ <br> MWS5101 | Yes |
| S6508 | $1 \mathrm{~K} \times 1$ RAM | CDP1821 | Yes |
| FUJITSU |  |  |  |
| MB8414E | 1K $\times 4$ RAM | MWS5114 | Yes |
| HARRIS |  |  |  |
| 6402 | UART | CDP6402 | Yes |
| HM6551 | $256 \times$ RAM | CDP1822/ | Yes |
|  |  | MWS5101 |  |
| HM6508 | $1 \mathrm{~K} \times 1$ RAM | CDP1821 | Yes |
| HM6514 | $1 \mathrm{~K} \times 4$ RAM | MWS5114 | Yes |
| HITACHI |  |  |  |
| HM435101 | $256 \times 4$ RAM | CDP1822/ | Yes |
|  |  | MWS5101 |  |
| HM4334 | 1K $\times 4$ RAM | MWS5114 | Yes |
| HUGHES |  |  |  |
| HCMP1802 | CPU | CDP1802 | Yes |
| HCMP1822 | $256 \times 4$ RAM | CDP1822/ | Yes |
|  |  | MWS5101 |  |
| HCMP1824 | $32 \times 8$ RAM | CDP1824 | Yes |
| HCMP1831 | $512 \times 8$ ROM | CDP1831 | Yes |
| HCMP1832 | $512 \times 8$ ROM | CDP1832 | Yes |
| HCMP1833 | $1 \mathrm{~K} \times 8$ ROM | CDP1833 | Yes |
| HCMP1834 | $1 \mathrm{~K} \times 8 \mathrm{ROM}$ | CDP1834 | Yes |
| HCMP1835 | 2K $\times 8 \mathrm{ROM}$ | CDP1835 | Yes |
| HCMP1851 | 1/O Interface | CDP1851 | Yes |
| HCMP1852 | I/O Port | CDP1852 | Yes |
| HCMP1853 | N-Bit Decoder | CDP1853 | Yes |
| HCMP1854 | UART | CDP1854 | Yes |
| HCMP1855 | 8-Bit MDU | CDP1855 | Yes |
| HCMP1856/ | Bus Buffer | CDP1856/ | Yes |
| 1857 |  | CDP1857/ |  |
| HCMP1858/ | Latch/ Decoder | CDP1858/ | Yes |
| 1859 |  | CDP1859 |  |
| HCMP1861 | VDC | CDP1861 | Yes |
| HCMP1871 | Keyboard Encoder | CDP1871 | Yes |



## Operating and Handling Considerations RCA CMOS Integrated Circuits

This Note summarizes important operating recommendations and precautions which should be followed in the interest of maintaining the high standards of performance of solid state devices.
The ratings included in RCA Solid State Devices data bulletins are based on the Absolute Maximum Rating System, which is defined by the following Industry Standard (JEDEC) statement:

Absolute-Maximum Ratings are limiting values of operating and environmental conditions applicable to any electron device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.
The device manufacturer chooses these values to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in device characteristics.
The equipment manufacturer should design so that initially and throughout life no absolute-maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in device characteristics.
It is recommended that equipment manufacturers consult RCA whenever device applications involve unusual electrical, mechanical or environmental operating conditions.

## General Considerations

The design flexibility provided by these devices makes possible their use in a broad range of applications and under many different operating conditions. When incorporating these devices in equipment, therefore, designers should anticipate the rare possiblity of device failure and make certain that no safety hazard would result from such an occurence.

The small size of most solid state products provides obvious advantages to the designers of electronic equipment. However, it should be recognized that these compact devices usually provide only relatively small insulation area between adjacent leads and the metal envelope. When these devices are used in moist or contaminated atmospheres, therefore, supplemental protection must be provided to prevent the development of electrical conductive paths across the relatively small insulating surfaces.

The metal shells of the TO- 5 style package often used for integrated circuits usually has the substrate or most negative supply voltage connected to the case. Therefore, consideration should be given to the possibility of shock hazard if the shells are to operate at voltages appreciably above or below ground potential. In general, in any application in which devices are operated at voltages which may be dangerous to personnel, suitable
precautionary measures should be taken to prevent direct contact with these devices.

Devices should not be connected into or disconnected from circuits with the power on because high transient voltages may cause permanent damage to the devices.

## TESTING PRECAUTIONS

In common with many electronic components, solidstate devices should be operated and tested in circuits which have reasonable values of current limiting resistance, or other forms of effective current overload protection. Failure to observe these precautions can cause excessive internal heating of the device resulting in destruction and/or possible shattering of the enclosure.

## Mounting

Integrated circuits are normally supplied with lead-tin plated leads to facilitate soldering into circuit boards. In those relatively few applications requiring welding of the device leads, rather than soldering, the devices may be obtained with gold or nickel plated Kovar ${ }^{\boldsymbol{\square}}$ leads.* It should be recognized that this type of plating will not provide complete protection against lead corrosion in the presence of high humidity and mechanical stress.
${ }^{-}$Trade Name: Westinghouse Corp.
*Mil-M-38510A, paragraph 3.5.6.1(a), lead material
The aluminum-foil-lined cardboard "sandwich pack" employed for static protection of the flat-pack also provides some additional protection against lead corrosion, and it is recommended that the devices be stored in this package until used.

When integrated circuits are welded onto printed circuit boards or equipment, the presence of moisture between the closely spaced terminals can result in conductive paths that may impair device performance in high-impedance applications. It is therefore recommended that conformal coatings or potting be provided as an added measure of protection against moisture penetration.
In any method of mounting integrated circuits which involves bending or forming of the device leads, it is extremely important that the lead be supported and clamped between the bend and the package seal, and that bending be done with care to avoid damage to lead plating. In no case should the radius of the bend be less than the diameter of the lead, or in the case of rectangular leads, such as those used in RCA 14-lead and 16-lead flat-packages, less than the lead thickness. It is also extremely important that the ends of the bent leads be straight to assure proper insertion through the holes in the printed-circuit board.

## Handling

All CMOS gate inputs have a resistor/diode gate protection network. All transmission gate inputs and all outputs have diode protection provided by inherent p-n junction diodes. These diode networks at input and

## Operating and Handling Considerations (Cont'd)

output interfaces protect CMOS devices from gate-oxide failure in handling environments where static discharge is not excessive. In low-temperature, low-humidity environments, improper handling may result in device damage. See ICAN-6525, "Handling and Operating Considerations for MOS Integrated Circuits", for proper handling procedures.

## Operating

## Unused Inputs

All unused input leads must be connected to either Vss or Vdd, whichever is appropriate for the logic circuit involved. A floating input on a high-current type not only can result in faulty logic operation, but can cause the maximum power dissipation of 200 milliwatts to be exceeded and may result in damage to the device. Inputs to these types, which are mounted on printed-circuit boards that may temporarily become unterminated, should have a pull-up resistor to Vss or Vdd. A useful range of values for such resistors is from 10 kilohms to 1 megohm.

## Input Signals

Signals shall not be applied to the inputs while the device power supply is off unless the input current is limited to a steady state value of less than 10 milliamperes. Input currents of less than 10 milliamperes prevent device damage; however, proper operation may be impaired as a result of current flow through structural diode junctions.

## Output Short Circuits

Shorting of outputs to Vss or VdD can damage many of the higher-output-current CMOS types. In general, these types can all be safely shorted for supplies up to 5 volts, but will be damaged (depending on type) at higher powersupply voltages. For cases in which a short-circuit load, such as the base of a p-n-p or an n-p-n bipolar transistor,
is directly driven, the device output characteristics given in the published data should be consulted to determine the requirements for a safe operation below 200 milliwatts.

For detailed CMOS IC operating and handling considerations, refer to Application Note ICAN-6525
"Handling and Operating Considerations for MOS Integrated circuits".

## IC Chips

Integrated-circuit chips, unlike packaged devices, are non-hermetic devices, normally fragile and small in physical size, and therefore, require special handling considerations as follows:

1. Chips must be stored under proper conditions to insure that they are not subjected to a moist and/or contaminated atmosphere that could alter their electrical, physical, or mechanical characteristics. After the shipping container is opened, the chip must be stored under the following conditions:
A. Storage temperature $40^{\circ} \mathrm{C}$.
B. Relatively humidity, $50 \%$ max.
C. Clean, dust-free environment.
2. The user must exercise proper care when handling chips to prevent even the slightest physical damage to the chip.
3. During mounting and lead bonding of chips the user must use proper assembly techniques to obtain proper electrical, thermal, and mechanical peformance.
4. After the chip has been mounted and bonded, any necessary procedure must be followed by the user to insure that these non-hermetic chips are not subjected to moist or contaminated atmosphere which might cause the development of electrical conductive paths across the realtively small insulating surfaces, In addition, proper consideration must be given to the protection of these devices from other harmful environments which could conceivably adversely affect their proper performance.

# 1800-Series <br> Microprocessors and Microcomputers Technical Data 

## CDP1802A, CDP1802AC



## CMOS 8-Bit Microprocessor

## Features:

- Minimum instruction fetch-execute time of $5 \mu \mathrm{~s}$ or $7.5 \mu \mathrm{~s}$ at $V_{D D}=5 \mathrm{~V}: 2.5 \mu \mathrm{~s}$ or $3.75 \mu \mathrm{~s}$ at $V_{D D}=10 \mathrm{~V}$
- Any combination of standard RAM and ROM up to 65,536 bytes
- Operates with slow memories, up to $1 \mu$ s access time at fCL $=4 \mathrm{MHz}$
- 8-bit parallel organization with bidirectional data bus and multiplexed address bus
- $16 \times 16$ matrix of registers for use as multiple program counters, data pointers, or data registers
- On-chip DMA, interrupt, and flag inputs
- Programmable single-bit output port
- 91 easy-to-use instructions

The RCA-CDP1802A LSI CMOS 8-bit register-oriented central-processing unit (CPU) is designed for use as a general-purpose computing or control element in a wide range of stored-program systems or products.
The CDP1802A includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.
The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that systems having maximum flexibility and minimum cost can be realized. The 1800 series CPU also provides a syn-
chronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polied, interrupt-driven, or direct memory-access modes.
The CDP1802A and CDP1802AC are functionally identical. They differ in that the CDP1802A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1802AC a recommended operating voltage range of 4 to 6.5 volts.
These types are supplied in 40 -lead dual-in-line sidebrazed ceramic packages ( $D$ suffix), and 40 -lead dual-inline plastic packages ( E suffix). The CDP1802AC is also available in chip form (H suffix).


Fig. 1 - Typical CDP1802A small microprocessor system.

```
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD):
    (All voltages referenced to \mp@subsup{V}{SS}{}}\mathrm{ terminal)
    CDP1802A
                            -0.5 to +11 V
```





```
POWER DISSIPATION PER PACKAGE (PD):
```



```
    For TA =+60 to +85'` (PACKAGE TYPE E) .............................................Derate Linearly at 12 mW/0. C to 200 mW
```



```
    For TA =+100 to +125}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ (PACKAGE TYPE D) ...........................................Derate Linearly at 12 mW/0. C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    FOR TA=FULL PACKAGE-TEMPERATURE RANGE ...................................................................... 100 mW
OPERATING-TEMPERATURE RANGE (TA):
```




```
STORAGE TEMPERATURE RANGE (Tstg) ..................................................................... - 65 to +150. . C
LEAD TEMPERATURE (DURING SOLDERING):
```


OPERATING CONDITIONS at $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITIONS |  | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{V}_{\mathrm{CC}}{ }^{1}$ <br> (V) | VDD <br> (V) | CDP1802A |  | CDP1802AC |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage <br> Range | - | - | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | - | - | VSS | VDD | VSS | VDD |  |
| Maximum Clock Input Rise or Fall Time, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | 4 to 10.5 | 4 to 10.5 | - | 1 | - | 1 | $\mu s$ |
| Minimum Instruction Time ${ }^{\mathbf{2}}$ | 5 | 5 | 5 | - | 5 | - |  |
|  | 5 | 10 | 4 | - | - | - |  |
|  | 10 | 10 | 2.5 | - | - | - |  |
| Maximum DMA Transfer Rate | 5 | 5 | - | 400 | - | 400 |  |
|  | 5 | 10 | - | 500 | - | - |  |
|  | 10 | 10 | - | 800 | - | - |  |
| Maximum Clock Input <br> Frequency, fCL, Load <br> Capacitance ( $C_{L}$ )=50 pF | 5 | 5 | DC | 3.2 | DC | 3.2 | MHz |
|  | 5 | 10 | DC | 4 | - | - |  |
|  | 10 | 10 | DC | 6.4 | - | - |  |

${ }^{1} \mathrm{~V}_{\text {CC }}$ must never exceed $\mathrm{V}_{\text {DD }}$.
2Equals 2 machine cycles-one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles-one Fetch and two Execute operations.


Fig. 2 - Typical maximum clock frequency as a function of temperature.


Fig. 3 - Typical transition time vs. load capacitance.

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, except as noted.

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vout <br> (V) | $V_{I N}$ <br> (V) | $V_{c c}$, <br> VDD <br> (V) | CDP1802A |  |  | CDP1802AC |  |  |  |
|  |  |  |  | Min. | Typ. ${ }^{\text {a }}$ | Max. | Min. | Typ. ${ }^{\text {- }}$ | Max. |  |
| Quiescent Device Current IDD | - | - | 5 10 | - | 0.1 1 | 50 <br> 200 | - | 1 - | 200 <br> - | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current (Except XTAL) $\qquad$ | 0.4 | 0,5 | 5 | 1.1 | 2.2 | - | 1.1 | 2.2 | - | mA |
|  | 0.5 | 0,10 | 10 | 2.2 | 4.4 | - | - | - | - |  |
| $\overline{\text { XTAL }}$ IOL | 0.4 | 5 | 5 | 170 | 350 | - | 170 | 350 | - | $\mu \mathrm{A}$ |
| Output High Drive (Source) | 4.6 | 0,5 | 5 | -0.27 | -0.55 | - | -0.27 | -0.55 | - | mA |
| (Except $\overline{\text { XTAL }}$ | 9.5 | 0,10 | 10 | -0.55 | -1.1 | - | - | - | - |  |
| XTAL IOH | 4.6 | 0 | 5 | -125 | -250 | - | -125 | -250 | - | $\mu \mathrm{A}$ |
| Output Voltage | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
| Low-Level $\mathrm{V}_{\mathrm{OL}}$ | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
| High Level $\mathrm{VOH}_{\mathrm{OH}}$ | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage $\mathrm{V}_{\text {IL }}$ | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 0.5, 4.5 | - | 5,10 | - | - | 1 | - | - | - |  |
|  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage $\mathrm{V}_{\mathrm{IH}}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5,4.5 | - | 5,10 | 4 | - | - | 4 | - | - |  |
|  | 1,9 | - | 10 | 7 | - | - | - | - | - |  |
| $\overline{\text { CLEAR }}$ Input Voltage Schmitt Hysteresis | - | - | 5 | 0.4 | 0.5 | - | 0.4 | 0.5 | - |  |
|  | - | - | 5,10 | 0.3 | 0.4 | - | - | - | - |  |
|  | - | - | 10 | 1.5 | 2 | - | - | - | - |  |
| Input Leakage Current IN | Any <br> Input | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | - |  |
| 3-State Output Leakage Current IOUT | 0,5 | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ |  |
|  | 0,10 | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | - |  |
| Operating Current,IDD1 ${ }^{\text {I }}$ <br> $\mathrm{f}=3.2 \mathrm{MHz}$ | - | - | 5 | - | 2 | 4 | - | 2 | 4 | mA |
| Minimum Data Retention | $V_{D D}=V_{\text {DR }}$ |  |  | - | 2 | 2.4 | - | 2 | 2.4 | V |
| Data Retention Current IDR | $\mathrm{V}_{\mathrm{DD}}=2.4 \mathrm{~V}$ |  |  | - | 0.05 | - | - | 0.5 | - | $\mu \mathrm{A}$ |
| Input Capacitance $\quad \mathrm{CIN}^{\text {IN }}$ |  |  |  | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance COUT |  |  |  | - | 10 | 15 | - | 10 | 15 |  |

## ${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.



92cs-31863
Fig. 4 - Minimum output high (source) current characteristics.
$\Delta_{\text {Id le " }} 00$ " at $\mathrm{M}(0000), \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.


Fig. 5 - Minimum output low (sink) current characteristics.


Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.
BRANCH =" $3707^{\prime 2}$ ATM (8107) $\quad 92 C 5-29549$

CDP1802A, CDP1802AC


98cm-38308
Fig. 9 - Basic dc timing waveforms, one instruction cycle.

## SIGNAL DESCRIPTIONS

## BUS 0 to BUS 7 (Data Bus):

8 -bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

## NO to $\mathbf{N 2}$ (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.
The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.
$\overline{M R D}=V_{C C}$ : Data from I/O to CPU and Memory
$\overline{M R D}=V_{S S}$ : Data from Memory to I/O
$\overline{\text { EF1 to }} \overline{\text { EF4 }}$ (4 Flags):
These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

## INTERRUPT, DMA-IN, $\overline{\text { DMA-OUT }}$ ( 3 I/O Requests)

These inputs are sampled by the CDP1802A during the interval between the leading edge of TPB and the leading edge of TPA.
Interrupt Action: X and P are stored in T after executing current instruction; designator $X$ is set to 2 ; designator $P$ is set to 1 ; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment $\mathrm{R}(0)$.

Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

## SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. $H=V_{C C}, L=V_{S S}$.

| State Type | State Code Lines |  |
| :--- | :---: | :---: |
|  | SC1 | SC0 |
| S0 (Fetch) | L | L |
| S1 (Execute) | L | H |
| S2 (DMA) | H | L |
| S3 (Interrupt) | H | H |

## TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

## MA0 to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The loworder byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64 K bytes.

## MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

## $\overline{M R D}$ (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, $\overline{M R D}$ is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.
Q:
Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, $Q$ is set or reset between the trailing edge of TPA and the leading edge of TPB.

## CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 6.4 MHz at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=10$ volts. The clock is counted down internally to 8 clock pulses per machine cycle.

## $\overline{X T A L:}$

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance ( 10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

## $\overline{\text { WAIT, }} \overline{\text { CLEAR }}$ (2 Control Lines):

Provide four control modes as listed in the following truth table:

| $\overline{\text { CLEAR }}$ | $\overline{\text { WAIT }}$ | MODE |
| :--- | :--- | :--- |
| $L$ | $L$ | LOAD |
| $L$ | $H$ | RESET |
| $H$ | $L$ | PAUSE |
| $H$ | $H$ | RUN |

## VDD, V

The internal voltage supply VDD is isolated from the Input/Output voltage supply $V_{C C}$ so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. $\mathrm{V}_{\mathrm{CC}}$ must be less than or equal to $V_{D D}$. All outputs swing from $V_{S S}$ to $V_{C C}$. The recommended input voltage swing is $V_{S S}$ to $V_{C C}$.

# CDP1802A, CDP1802AC 

## ARCHITECTURE

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array ( R ) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and X. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
2. the $D$ register (either of the two bytes can be gated to D);
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.
The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.
With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second-and third if necessary-are execute cycles. During the fetch cycle the four bits in the $P$ designator select one of the 16 registers $R(P)$ as the current program counter. The selected register $R(P)$ contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that $R(P)$ is now "pointing" to the next byte in the memory.
The $X$ designator selects one of the 16 registers $R(X)$ to "point" to the memory for an operand (or data) in certain ALU or I/O operations.
The N designator can perform the following five functions depending on the type of instruction fetched:
4. designate one of the 16 registers in $R$ to be acted upon during register operations;
5. indicate to the I/O devices a command code or deviceselection code for peripherals;
6. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B);
7. indicate the value to be loaded into $P$ to designate a new register to be used as the program counter $R(P)$;
8. indicate the value to be loaded into $X$ to designate a new register to be used as data pointer $\mathrm{R}(\mathrm{X})$.
The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

## Program Counters

Any register can be the main program counter; the address of the selected register is held in the $P$ designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the $P$ register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register $R(1)$ is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, $R(0)$ is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

## Data PoInters

The registers in R may be used as data pointers to indicate a location in memory. The register designated by $X$ (i.e., $R(X)$ ) points to memory for the following instructions (see Table 1):

1. ALU operations F1-F5, F7, 74, 75, 77;
2. output instructions 61 through 67 ;
3. input instructions 69 through 6 F;
4. certain miscellaneous instructions - 70-73, 78, 60, FO. The register designated by $N$ (i.e., $R(N)$ ) points to memory for the "load D from memory" instructions ON and 4 N and the "Store D" instruction 5N. The register designated by $P$ (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".
Another important use of $R$ as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register $R(0)$ is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the $R(0)$ register. At the end of the transfer, $R(0)$ is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800 -series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

## Data Registers

When registers in $R$ are used to store bytes of data, four instructions are provided which allow $D$ to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

## The Q Filp Flop

An internal flip flop, $Q$, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of $Q$ is also available as a microprocessor output.

## Interrupt Servicing

Register $\mathbf{R}(1)$ is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the $X$ and $P$ registers are stored in the temporary register $T$, and $X$ and $P$ are set to new values; hex digit 2 in $X$ and hex digit 1 in $P$. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of $T$ may be saved by means of a single instruction (78) in the memory location pointed to by $R(X)$. At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of $X$ and $P$ with a single instruction ( 70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

## CPU Reglater Summary

| D | 8 Bits | Data Register (Accumulator) |
| :---: | :---: | :--- |
| DF | 1 Bit | Data Flag (ALU Carry) |
| B | 8 Bits | Auxiliary Holding Register |
| R | 16 Bits | 1 of 16 Scratchpad Registers |
| $P$ | 4 Bits | Designates which register is <br> Program Counter |
| $X$ | 4 Bits | Designates which register is <br> Data Pointer |


| $N$ | 4 Bits | Holds Low-Order Instr. Digit |
| :---: | :---: | :--- |
| 1 | 4 Bits | Holds High-Order Instr. Digit |
| T | 8 Bits | Holds old X, P after Interrupt <br> $(X$ is high nibble) |
| IE | 1 Bit | Interrupt Enable |
| Q | 1 Bit | Output Flip Flop |

## CDP1802 Control Modes

The WAIT and CLEAR lines provide four control modes as listed in the following truth table:

| $\overline{C L E A R}$ | $\overline{\text { WAIT }}$ | MODE |
| :--- | :--- | :---: |
| $L$ | $L$ | LOAD |
| $L$ | $H$ | RESET |
| $H$ | $L$ | PAUSE |
| $H$ | $H$ | RUN |

The function of the modes are defined as follows:

## Lond

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

## Resel

Registers I, N, Q are reset, IE is set and O's (VSS) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S 1 , or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the CLEAR pin, since it has a Schmitt-triggered input, see Fig. 10.


The RC time constant should be greater than the oscillator start-up time (typically 20 ms).

Fig. 10 - Reset diagram.
Fig. 11 - State transition diagram.

## INSTRUCTION SET

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4 -bit binary codes.
In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0 .
R(W): Register designated by W, where
$\mathrm{W}=\mathrm{N}$ or X , or P

R(W).0: Lower-order byte of R(W)
R(W).1: Higher-order byte of R(W)
Operation Notation

$$
M(R(N)) \rightarrow D ; R(N)+1-R(N)
$$

This notation means: The memory byte pointed to by $R(N)$ is loaded into $D$, and $R(N)$ is incremented by 1.

TABLE I - INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| MEMORY REFERENCE |  |  |  |
| LOAD VIA N | LDN | ON | M(R(N)) -D ; FOR N NOT 0 |
| LOAD ADVANCE | LDA | 4N | $M(R(N)) \rightarrow D^{\prime}(R N)+1 \rightarrow R(N)$ |
| LOAD VIA X | LDX | FO | $M(R(X)) \rightarrow D$ |
| LOAD VIA X AND ADVANCE | LDXA | 72 | $M(R(X)) \rightarrow D ; R(X)+1 \rightarrow R(X)$ |
| LOAD IMMEDIATE | LDI | F8 | $M(R(P)) \rightarrow D ; R(P)+1 \rightarrow R(P)$ |
| STORE VIA N | STR | 5N | $\mathrm{D} \rightarrow \mathrm{M}(\mathrm{R}(\mathrm{N})$ ) |
| STORE VIA X AND DECREMENT | STXD | 73 | $D \rightarrow M(R(X)) ; R(X)-1 \rightarrow R(X)$ |
| REGISTER OPERATIONS |  |  |  |
| INCREMENT REG N | INC | 1 N | $R(N)+1 \rightarrow R(N)$ |
| DECREMENT REG N | DEC | 2N | $R(N)-1 \rightarrow R(N)$ |
| INCREMENT REG X | IRX | 60 | $R(X)+1 \rightarrow R(X)$ |
| GET LOW REG $N$ | GLO | 8 N | $\mathrm{R}(\mathrm{N}) .0 \rightarrow \mathrm{D}$ |
| PUT LOW REG N | PLO | AN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .0$ |
| GET HIGH REG N | GHI | 9 N | $\mathrm{R}(\mathrm{N}) .1 \rightarrow \mathrm{D}$ |
| PUT HIGH REG N | PHI | BN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .1$ |
| LOGIC OPERATIONS $\dagger$ |  |  |  |
| OR | OR | F1 | $M(R(X))$ OR D $\rightarrow$ D |
| OR IMMEDIATE | ORI | F9 | $M(R(P)) O R D \rightarrow D ;$ |
|  |  |  |  |
| EXCLUSIVE OR | XOR | F3 | $M(R(X))$ XOR D $\rightarrow$ D |
| EXCLUSIVE OR IMMEDIATE | XRI | FB | $M(R(P)) X O R D \rightarrow D ;$ |
|  |  |  |  |
| AND | AND | F2 | $M(R(X))$ AND $\mathrm{D} \rightarrow \mathrm{D}$ |
| AND IMMEDIATE | ANI | FA | $\begin{aligned} & M(R(P)) \text { AND } D \rightarrow D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHIFT RIGHT | SHR | F6 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, $O \rightarrow M S B(D)$ |
| SHIFT RIGHT WITH CARRY | SHRC | 76§ | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, DF $\rightarrow$ MSB(D) |
| RING SHIFT RIGHT | RSHR |  |  |
| SHIFT LEFT | SHL | FE | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, $0 \rightarrow L S B(D)$ |
| SHIFT LEFT WITH CARRY | SHLC | 7E§ | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, DF $\rightarrow$ LSB(D) |
| RING SHIFT LEFT | RSHL |  |  |

## table i - instruction summary (Contd)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| ARITHMETIC OPERATIONS $\oint$ |  |  |  |
| ADD | ADD | F4 | $\mathrm{M}(\mathrm{R}(\mathrm{X})$ ) + D $\rightarrow$ DF, D |
| ADD IMMEDIATE | ADI | FC | $M(R(P))+D \rightarrow D F, D ; R(P)+1 \rightarrow R(P)$ |
| ADD WITH CARRY | ADC | 74 | $M(R(X))+D+D F \rightarrow D F, D$ |
| ADD WITH CARRY, IMMEDIATE | ADCI | 7 C | $M(R(P))+D+D F \rightarrow D F, D$ |
|  |  |  | $R(P)+1 \rightarrow R(P)$ |
| SUBTRACT D | SD | F5 | $M(R(X))-D \rightarrow D F, D$ |
| SUBTRACT D IMMEDIATE | SDI | FD | $\begin{aligned} & M(R(P))-D \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT D WITH BORROW | SDB | 75 | $M(R(X))-D-(N O T$ DF $) \rightarrow D F, D$ |
| SUBTRACT D WITH BORROW, IMMEDIATE | SDBI | 7 D | $\begin{aligned} & M(R(P))-D-(N O T D F) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT MEMORY | SM | F7 | $\mathrm{D}-\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{DF}, \mathrm{D}$ |
| SUBTRACT MEMORY IMMEDIATE | SMI | FF | $D-M(R(P)) \rightarrow D F, D ;$ |
|  |  |  | $R(P)+1 \sim R(P)$ |
| SUBTRACT MEMORY WITH BORROW | SMB | 77 | $D-M(R(X))-(N O T$ DF $) \rightarrow D F, D$ |
| SUBTRACT MEMORY WITH <br> BORROW IMMEDIATE | SMBI | 7F | $D-M(R(P))-(N O T D F) \rightarrow D F, D$ |
| BRANCH INSTRUCTIONS-SHORT BRANCH |  |  |  |
| SHORT BRANCH | BR | 30 | $\mathrm{M}(\mathrm{R}(\mathrm{P}))^{\text {P }} \mathbf{R}(\mathrm{P}) .0$ |
| NO SHORT BRANCH (SEE SKP) | NBR | 38§ | $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF D=0 | $B Z$ | 32 | $\begin{gathered} \text { IF } D=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF D NOT 0 | BNZ | 3A | $\begin{aligned} & \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF DF=1 | BDF | 33§ | IF $\mathrm{DF}=1, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
| SHORT BRANCH IF POS OR ZERO | BPZ $\}$ |  | ELSE $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF EQUAL OR GREATER | BGE |  |  |
| SHORT BRANCH IF DF=0 | BNF | 3B§ | IF $\mathrm{DF}=0, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
| SHORT BRANCH IF MINUS | BM |  | ELSE $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF LESS | BL |  |  |
| SHORT BRANCH IF Q=F | BQ | 31 | IF $\mathrm{Q}=1, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
|  |  |  | ELSE R(P) $+1 \rightarrow R(P)$ |
| SHORT BRANCH IF Q $=0$ | BNQ | 39 | IF $\mathrm{Q}=0, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
|  |  |  | ELSE R(P)+1-R(P) |
| SHORT BRANCH IF EF1=1 $\left(\overline{E F 1}=V_{S S}\right)$ | B1 | 34 | $\begin{gathered} \text { IF EF } 1=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF1=0 $\left(\overline{E F 1}=V_{C C}\right)$ | BN1 | 3 C | $\begin{gathered} \text { IF EF1 }=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF2=1 ( $\overline{E F 2}=V_{S S}$ ) | B2 | 35 | $\begin{gathered} \text { IF } E F 2=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| 'SHORT BRANCH IF EF2=0 $\left(\overline{E F 2}=V_{C C}\right)$ | BN2 | 3D | $\begin{gathered} \text { IF EF2 }=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF3=1 $\left(\overline{E F 3}=V_{S S}\right)$ | B3 | 36 | $\begin{aligned} & \text { IF EF3 }=1, M(R(P)) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF3=0 $\left(\overline{E F 3}=V_{C C}\right)$ | BN3 | 3E | $\begin{aligned} & \text { IF EF3 }=0, M(R(P)) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |

TABLE I - INSTRUCTION SUMMARY (Contd)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| BRANCH INSTRUCTIONS-SHORT BRANCH |  |  |  |
| SHORT BRANCH IF EF4=1 $\left(E F 4=V_{S S}\right)$ <br> SHORT BRANCH IF EF4=0 $\left(E F 4=V_{C C}\right)$ | B4 BN4 | 37 $3 F$ | ```IF EF4=1,M(R(P))->R(P).0 ELSE R(P)+1-R(P) IF EF4=0,M(R(P))->R(P).0 ELSE R(P)+1-R(P)``` |
| BRANCH INSTRUCTIONS-LONG BRANCH |  |  |  |
| LONG BRANCH | LBR | C0 | $\begin{aligned} & M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \end{aligned}$ |
| NO LONG BRANCH (SEE LSKP) | NLBR | C8§ | $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF D=0 | LBZ | C2 | $\begin{gathered} \text { IF }=0, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ E L S E R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LONG BRANCH IF D NOT 0 | LBNZ | CA | $\begin{array}{r} \text { IF D NOT } 0, M(R(P))-R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+2 \rightarrow R(P) \end{array}$ |
| LONG BRANCH IF DF=1 | LBDF | C3 | $\begin{gathered} \text { IF DF }=1, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ E L S E R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LONG BRANCH IF DF=0 | LBNF | CB | $\begin{gathered} \text { IF } \mathrm{DF}=0, \mathrm{M}(\mathrm{R}(\mathrm{P}) \rightarrow \mathrm{R}(\mathrm{P}) .1 \\ \mathrm{M}(\mathrm{R}(\mathrm{P})+1) \rightarrow \mathrm{R}(\mathrm{P}) .0 \\ \mathrm{ELSE} \mathrm{R}(\mathrm{P})+2 \rightarrow R(\mathrm{P}) \end{gathered}$ |
| LONG BRANCH IF $\mathrm{Q}=1$ | LBQ | C1 | $\begin{gathered} \text { IF } Q=1, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(R) .0 \\ E L S E R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LONG BRANCH IF Q =0 | LBNQ | C9 | $\begin{aligned} & \text { IF } Q=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E \\ & R(P)+2 \rightarrow R(P) \end{aligned}$ |
| SKIP INSTRUCTIONS |  |  |  |
| SHORT SKIP (SEE NBR) | SKP | 38 § | $\mathrm{R}(\mathrm{P})+1 \rightarrow \mathrm{R}(\mathrm{P})$ |
| LONG SKIP (SEE NLBR) | LSKP | C8§ | $\mathrm{R}(\mathrm{P})+2 \rightarrow \mathrm{R}(\mathrm{P})$ |
| LONG SKIP IF $\mathrm{D}=0$ | Lsz | CE | $\begin{aligned} & \text { IF } D=0, R(P)+2-R(P) \\ & \text { ELSE CONTINUE } \end{aligned}$ |
| LONG SKIP IF D NOT 0 | LSNZ | C6 | IF D NOT $0, R(P)+2 \rightarrow R(P)$ else continue |
| LONG SKIP IF DF= 1 | LSDF | CF | $\begin{aligned} & \text { IF } D F=1, R(P)+2-R(P) \\ & \text { ELSE CONTINUE } \end{aligned}$ |
| LONG SKIP IF DF=0 | LSNF | C7 | $\begin{aligned} & \text { IF } D F=0, R(P)+2 \rightarrow R(P) \\ & \text { ELSE CONTINUE } \end{aligned}$ |
| LONG SKIP IF $\mathrm{Q}=1$ | LSQ | $C D$ | $\begin{gathered} \text { IF } Q=1, R(P)+2-R(P) \\ E L S E C O N T I N U E \end{gathered}$ |
| LONG SKIP IF $Q=0$ | LSNQ | C5 | $\begin{gathered} \text { IF } Q=0, R(P)+2 \rightarrow R(P) \\ E L S E \text { CONTINUE } \end{gathered}$ |
| LONG SKIP IF IE= | LSIE | cc | $\begin{aligned} & I F I E=1, R(P)+2 \rightarrow R(P) \\ & E L S E ~ C O N T I N U E \end{aligned}$ |

TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| CONTROL INSTRUCTIONS |  |  |  |
| IDLE | IDL | 00" | WAIT FOR DMA OR INTERRUPT; $M(R(0)) \rightarrow B U S$ |
| NO OPERATION | NOP | C4 | continue |
| SET P | SEP | DN | $\mathrm{N} \rightarrow \mathrm{P}$ |
| SET X | SEX | EN | $\mathrm{N} \rightarrow \mathrm{X}$ |
| SET Q | SEQ | 78 | $1 \rightarrow \mathrm{Q}$ |
| RESET Q | REQ | 7A | $0 \rightarrow 0$ |
| SAVE | SAV | 78 | $\mathrm{T} \rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X})$ ) |
| PUSH X,P TO STACK | MARK | 79 | $(\mathrm{X}, \mathrm{P}) \rightarrow \mathrm{T} ;(\mathrm{X}, \mathrm{P}) \rightarrow \mathrm{M}(\mathrm{R}(2)$ ) |
|  |  |  | THEN $P \rightarrow X ; R(2)-1 \rightarrow R(2)$ |
| RETURN | RET | 70 | $\underset{1 \rightarrow I E}{M(R(X)) \rightarrow(X, P) ; R(X)+1 \rightarrow R(X)}$ |
| disable | DIS | 71 | $\begin{aligned} & M(R(X)) \rightarrow(X, P) ; R(X)+1 \rightarrow R(X) \\ & 0 \rightarrow I E \end{aligned}$ |
| INPUT-OUTPUT BYTE TRANSFER |  |  |  |
| OUTPUT 1 | OUT 1 | 61 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=1$ |
| OUTPUT 2 | OUT 2 | 62 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N ~ L I N E S=2 ~$ |
| OUTPUT 3 | OUT 3 | 63 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=3$ |
| OUTPUT:4 | OUT 4 | 64 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=4$ |
| OUTPUT 5 | OUT 5 | 65 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=5$ |
| OUTPUT 6 | OUT 6 | 66 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=6$ |
| OUTPUT 7 | OUT 7 | 67 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=7$ |
| INPUT 1 | INP 1 | 69 | $B U S \rightarrow M(R(X)) ; ~ B U S \rightarrow D ; N$ LINES $=1$ |
| INPUT 2 | INP 2 | 6A | BUS $\rightarrow$ M(R(X)); BUS $\rightarrow$ D; N LINES $=2$ |
| InPUT 3 | INP 3 | 6B | BUS--M(R(X)); BUS $\rightarrow$ D; N LINES $=3$ |
| INPUT 4 | INP 4 | 6C | $B U S \rightarrow M(R(X)) ; ~ B U S \rightarrow D ; N$ LINES $=4$ |
| INPUT 5 | INP 5 | 6D | BUS $\rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X})$ ); $\mathrm{BUS} \rightarrow \mathrm{D} ; \mathrm{N}$ LINES $=5$ |
| INPUT 6 | INP 6 | 6 E | $B U S \rightarrow M(R(X)) ; B U S \rightarrow D ; N$ LINES $=6$ |
| INPUT 7 | INP 7 | 6F | BUS $\rightarrow$ M $(\mathrm{R}(\mathrm{X})$ ); $\mathrm{BUS} \rightarrow \mathrm{D} ; \mathrm{N}$ LINES $=7$ |

## Notes

§THE ARITHMETIC OPERATIONS AND THE SHIFTINSTRUCTIONS ARE THE ONLY INSTRUCTIONS THAT CAN ALTERTHE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED
DF $=0$ DENOTES A CARRY HAS NOT OCCURRED
after a subtract instruction:
DF $=1$ DENOTES NO BORROW. D IS A TRUE POSITIVE NUMBER
DF $=0$ DENOTES A BORROW. DIS TWO'S COMPLEMENT
the syntax "-(not dF)" denotes the subbtraction of the borrow
§THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.
"an idle instruction initiates a repeating si cycle. the processor will continue to idle until an io request (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED and the I/ request is serviced. and then normal operation is resumed.

## Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete (1 fetch +2 execute).
Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.
The long-branch instructions can:
a) Branch unconditionally
b) Test for $D=0$ or $D \sim 0$
c) Test for $D F=0$ or $D F=1$
d) Test for $Q=0$ or $Q=1$
e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.
If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).
2. The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.
The short-branch instruction can:
a) Branch unconditionally
b) Test for $\mathrm{D}=0$ or $\mathrm{D}=0$
c) Test for $D F=0$ or $D F=1$
d) Test for $Q=0$ or $Q=1$
e) Test the status ( 1 or 0 ) of the four EF flags
f) Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program
counter. This effects a branch within the current 256byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).
3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.
The Unconditional Short-Skip instruction takes 2 cycles to complete ( 1 fetch +1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.
The Long-Skip instructions take three cycles to complete ( 1 fetch +2 execute).
They can:
a) Skip unconditionally
b) Test for $D=0$ or $D=0$
c) Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e) Test for $\mathrm{IE}=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.
Execution is continued by fetching the next instruction in sequence.

## CDP1802A, CDP1802AC



Fig. 12 - Timing waveforms.

CDP1802A, CDP1802AC
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{VDD}_{\mathrm{D}} \pm 5 \%$, except as noted.


[^0]DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)

${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
-Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of $T(T=1 / f C L O C K)$ at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$.

${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

CDP1802A, CDP1802AC
TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING

| 8TATE | 1 | $N$ | MNEMONIC | OPERATION | $\begin{aligned} & \text { DATA } \\ & \text { BUS } \end{aligned}$ | $\begin{aligned} & \text { MEMORY } \\ & \text { ADDREES } \end{aligned}$ | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | $\begin{aligned} & \text { N } \\ & \text { LINES } \end{aligned}$ | NOTES ${ }^{\text {a }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | RESET |  |  | $\begin{gathered} 0 \rightarrow 1, N, Q, X, P ; \\ 1 \rightarrow I E \\ \hline \end{gathered}$ | 00 | xxxx | 1 | 1 | 0 | A |
| S1 | initialize NOT PROGRAMMER ACCESSIBLE |  |  | 0000-R | 00 | xxxx | 1 | 1 | 0 | B |
| so | FETCH |  |  | $\begin{aligned} & \text { MRP }-1, N ; \\ & R P+1 \rightarrow R P \end{aligned}$ | MRP | RP | 0 | 1 | 0 | c |
| S1 | 0 | 0 | 10 L | IDLE | MRO | RO | 0 | 1 | 0 | D. 3 |
|  | 0 | 1-F | LDN | MRN $\rightarrow$ D | MRN | RN | 0 | 1 | 0 | 3 |
|  | 1 | O-F | INC | RN +1 $\rightarrow$ R N | FLOAT | RN | 1 | 1 | 0 | 1 |
|  | 2 | O-F | DEC | RN-1 $\rightarrow$ RN | FLOAT | RN | 1 | 1 | 0 | 1 |
|  | 3 | O-F | SHORT BRANCH | $\begin{gathered} \text { TAKEN; } \\ \text { MRP } \rightarrow \text { RP. } 0 \\ \text { NOT TAKEN; } \\ \text { RP+1-RP } \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  | 4 | O-F | LDA | $\begin{gathered} \text { MRN-D; } \\ \text { RN }+1-\mathrm{RN} \\ \hline \end{gathered}$ | MRN | RN | 0 | 1 | 0 | 3 |
|  | 5 | O-F | STR | $D \rightarrow$ MRN | D | RN | 1 | 0 | 0 | 2 |
|  | 6 | 0 | IRX | RX $+1-R X$ | MRX | RX | 0 | 1 | 0 | 2 |
|  |  | $\begin{aligned} & 1 \\ & 2 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | OUT 1 <br> OUT 2 <br> OUT 3 <br> OUT 4 <br> OUT 5 <br> OUT 6 <br> OUT 7 | $\begin{aligned} & M R X-B U S ; \\ & R X+1-R X \end{aligned}$ | MRX | RX | 0 | 1 | $\begin{aligned} & 71 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | 6 |
|  | 6 | $\begin{aligned} & 9 \\ & A \\ & B \\ & C \\ & D \\ & E \\ & F \\ & \hline \end{aligned}$ | INP 1 <br> INP 2 <br> INP 3 <br> INP 4 <br> INP 5 <br> INP 6 <br> INP 7 | BUS - MRX, D | DATA <br> FROM <br> I/O DEvice | RX | 1 | 0 | $1$ | 5 |
|  | 7 | 0 | RET | $\begin{gathered} M R X-(X, P) ; \\ R X+1-R X ; 1 \rightarrow I E \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 1 | DIS | $\begin{gathered} M R X-(X, P) ; \\ R X+1 \rightarrow R X ; 0 \rightarrow 1 E \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 2 | LDXA | $\begin{gathered} M R X-D ; \\ R X+1-R X \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 3 | STXD | $\begin{gathered} D \rightarrow M R X ; \\ R X-1 \rightarrow R X \end{gathered}$ | D | RX | 1 | 0 | 0 | 2 |
|  |  | 4 | ADC | $\begin{aligned} & M R X+D+ \\ & D F \rightarrow D F, D \end{aligned}$ | MRX | RX | 0 | 1 | 0 | 3 |

RCA CMOS LSI Products
CDP1802A, CDP1802AC
TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING

| STATE | 1 | N | MNEMONIC | OPERATION | DATA <br> BUS | $\begin{aligned} & \text { MEMORY } \\ & \text { ADDRESS } \\ & \hline \end{aligned}$ | $\overline{\text { MRD }}$ | $\overline{\text { NWR }}$ | $\begin{gathered} \mathrm{N} \\ \text { LINE8 } \\ \hline \end{gathered}$ | NOTE8 ${ }^{\text {a }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | 7 | 5 | SDB | $\begin{gathered} \text { MRX-D- } \\ \text { DFN } \rightarrow D F, D \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 6 | SHRC | $\begin{aligned} & \mathrm{LSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \\ & \mathrm{DF} \rightarrow \mathrm{MSB}(\mathrm{D}) \end{aligned}$ | FLOAT | RX | 1 | 1 | 0 | 1 |
|  |  | 7 | SMB | $\begin{gathered} \mathrm{D}-\mathrm{MRX}- \\ \mathrm{DFN} \rightarrow \mathrm{DF}, \mathrm{D} \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 8 | SAV | $T \rightarrow M R X$ | T | RX | 1 | 0 | 0 | 2 |
|  |  | 9 | MARK | $\begin{gathered} (X, P) \rightarrow T, M R 2 ; \\ P \rightarrow X ; R 2-1 \rightarrow R 2 \\ \hline \end{gathered}$ | T | R2 | 1 | 0 | 0 | 2 |
|  |  | A | REQ | $0 \rightarrow \mathrm{Q}$ | FLOAT | RP | 1 | 1 | 0 | 1 |
|  |  | B | SEQ | $1 \rightarrow Q$ | FLOAT | RP | 1 | 1 | 0 | 1 |
|  |  | C | ADCI | $\begin{gathered} \mathrm{MRP}+\mathrm{D}+ \\ \mathrm{DF} \rightarrow \mathrm{DF}, \mathrm{D} ; \mathrm{RP}+1 \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  |  | D | SDBI | $\begin{gathered} \text { MRP-D- } \\ \text { DFN } \rightarrow D F, D ; \\ R P+1 \\ \hline \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  |  | E | SHLC | $\begin{gathered} M S B(D) \rightarrow D F \\ D F \rightarrow L S B(D) \end{gathered}$ | FLOAT | RP | 1 | 1 | 0 | 1 |
|  |  | F | SMBI | $\begin{gathered} \mathrm{D}-\mathrm{MRP}- \\ \mathrm{DFN} \rightarrow \mathrm{DF}, \mathrm{D} ; \\ \text { RP+1 } \\ \hline \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  | 8 | O-F | GLO | RN. $0 \rightarrow$ D | RN. 0 | RN | 1 | 1 | 0 | 1 |
|  | 9 | O-F | GHI | RN. $1 \rightarrow$ D | RN. 1 | RN | 1 | 1 | 0 | 1 |
|  | A | O-F | PLO | D $\rightarrow$ RN. 0 | D | RN | 1 | 1 | 0 | 1 |
|  | B | O-F | PHI | D $\rightarrow$ RN. 1 | D | RN | 1 | 1 | 0 | 1 |
| S1\#1 | C | $\begin{aligned} & 0-3 \\ & 8-B \end{aligned}$ | LONG BRANCH | $\begin{gathered} \text { TAKEN: MRP } \rightarrow \text { B; } \\ \text { RP }+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | TAKEN: B $\rightarrow$ RP.1; MRP $\rightarrow$ RP. 0 | $M(R P+1)$ | RP+1 | 0 | 1 | 0 | 4 |
| S1\#1 |  |  |  | NOT TAKEN: $R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | NOT TAKEN: $R P+1 \rightarrow R P$ | $M(R P+1)$ | RP+1 | 0 | 1 | 0 | 4 |
| S1\#1 |  | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & C \\ & D \\ & E \\ & F \end{aligned}$ | LONG SKIP | TAKEN: RP + $\rightarrow$ RP | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | TAKEN: RP $+1 \rightarrow$ RP | $M(R P+1)$ | RP+1 | 0 | 1 | 0 | 4 |
| S1\#1 |  |  |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |
| S1\#1 |  | 4 | NOP | NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING
ALL MACHINE STATES (CONTD)

| STATE | 1 | N | MNEMONIC | OPERATION | DATA <br> BUS | MEMORY ADDRESS | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ | NOTES ${ }^{\circ}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | D | O-F | SEP | $\mathrm{N} \rightarrow \mathrm{P}$ | NN | RN | 1 | 1 | 0 | 1 |
|  | E | O-F | SEX | $N \rightarrow X$ | NN | RN | 1 | 1 | 0 | 1 |
|  | F | 0 | LDX | MRX $\rightarrow$ D | MRX | RX | 0 | 1 | 0 | 3 |
|  |  |  |  | $\text { MRX OR D } \rightarrow D$ |  |  |  |  |  |  |
|  |  | 2 | AND | MRX AND D $\rightarrow$ D |  |  |  |  |  |  |
|  |  | 3 | XOR | MRX XOR D $\rightarrow$ D | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 4 | ADD | $M R X+D \rightarrow D F, D$ |  |  |  |  |  |  |
|  |  | 5 | SD | MRX-D -DF, ${ }^{\text {d }}$ |  |  |  |  |  |  |
|  |  | 7 | SM | D-MRX $\rightarrow$ DF, D |  |  |  |  |  |  |
|  |  | 6 | SHR | $\begin{gathered} L S B(D) \rightarrow D F ; \\ 0 \rightarrow M S B(D) \end{gathered}$ | FLOAT | RX | 1 | 1 | 0 | 1 |
|  |  | 8 | LDI | $\begin{aligned} & \mathrm{MRP} \rightarrow \mathrm{D} \\ & \mathrm{RP}+1 \rightarrow \mathrm{RP} \end{aligned}$ |  |  |  |  |  |  |
|  |  | 9 | ORI | MRP OR $D \rightarrow D$; $R P+1 \rightarrow R P$ |  |  |  |  |  |  |
|  |  | A | ANI | MRP AND D $\rightarrow$ D; $R P+1 \rightarrow R P$ |  |  |  |  |  |  |
|  |  | B | XRI | $\text { MRP XOR D } \rightarrow \mathrm{D} ;$ $R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 | 3 |
|  |  | C | ADI | $\begin{gathered} M R P+D \rightarrow D F, D \\ R P+1 \rightarrow R P \end{gathered}$ |  |  |  |  |  |  |
|  |  | D | SDI | $\begin{gathered} \text { MRP-D } \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ |  |  |  |  |  |  |
|  |  | F | SMI | $\begin{gathered} D-M R P \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ |  |  |  |  |  |  |
|  |  | E | SHL | $\begin{gathered} M S B(D) \rightarrow D F ; \\ 0 \rightarrow L S B(D) \end{gathered}$ | FLOAT | RP | 1 | 1 | 0 | 1 |
| S2 | DMA IN |  |  | $\begin{gathered} \mathrm{BUS}-\mathrm{MRO} \\ \mathrm{RO}+1 \rightarrow \mathrm{RO} \end{gathered}$ | DATA FROM I/O DEVICE | RO | 1 | 0 | 0 | F, 7 |
|  | DMA OUT |  |  | $\begin{gathered} \text { MRO } \rightarrow \text { BUS; } \\ \text { RO }+1 \rightarrow R O \end{gathered}$ | MRO | RO | 0 | 1 | 0 | F, 8 |
| S3 | INTERRUPT |  |  | $\begin{gathered} X, P \rightarrow T ; 0 \rightarrow I E \\ 1 \rightarrow P ; 2 \rightarrow X \\ \hline \end{gathered}$ | FLOAT | RN | 1 | 1 | 0 | 9 |
| S1 | LOAD |  |  | $\frac{\text { IDLE }}{\text { (CLEAR }, \overline{\text { WAIT }}=0)}$ | $\mathrm{M}(\mathrm{RO}-1)$ | RO-1 | 0 | 1 | 0 | E,3 |

## NOTES:

A. IE=1, TPA, TPB suppressed, state=S1.
B. $B U S=0$ for entire cycle.
C. Next state always S1.
D. Wait for DMA or INTERRUPT.
E. Suppress TPA, wait for DMA.
F. IN REQUEST has priority over OUT REQUEST.
G. Number refers to machine cycle. See Fig. 14 timing waveforms for machine cycles 1 through 9.

## CDP1802A, CDP1802AC



General timing waveforms.


No. 1 Non-memory-cycle timing waveforms.


No. 2 Memory write-cycle timing waveforms.


No. 3 Memory read-cycle timing waveforms.


No. 4 Long-branch or long-skip-cycle timing waveforms.
[70
"Don't Care" or internal delays

High imperdance state
92CL-29600

Fig. 13-Machine-cycle timing waveforms (propagation delays not shown).


No. 5 Input-cycle timing waveforms.


No. 6 Output-cycle timing waveforms.

Fig. 13-Machine-cycle timing waveforms (propagation delays not shown). Continued.

CDP1802A, CDP1802AC


No. $7 \overline{D M A-I N-c y c l e}$ timing waveforms.


No. $8 \overline{D M A-O U T}$-cycle timing waveforms.


Fig. 13 - Machine-cycle timing waveforms (propagation delays not shown). Continued.


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

Dimensions and pad layout for CDP1802ACH.

## CDP1802BC



## Preliminary Data CMOS 8-Bit Microprocessor

## Features:

- Minimum instruction fetch-execute time of $3.2 \mu \mathrm{~s}$ (maximum clock frequency $=5 \mathrm{MHz}$ ) at $V_{D D}=5 \mathrm{~V}$
- Any combination of standard RAM and ROM up to 65,536 bytes
- Operates with slow memories, up to 775 ns access time at $\mathrm{f} \mathrm{CL}=5 \mathrm{MHz}$
- 8-bit parallel organization with bidirectional data bus and multiplexed address bus
- $16 \times 16$ matrix of registers for use as multiple program counters, data pointers, or data registers
- On-chip DMA, interrupt, and flag inputs
- Programmable single-bit output port
- 91 easy-to-use instructions

The RCA-CDP1802BC LSI CMOS 8-bit register-oriented central-processing unit (CPU) is designed for use as a general-purpose computing or control element in a wide range of stored-program systems or products.
The CDP1802BC includes all of the circuits required for fetching, interpreting, and executing instructions which have been stored in standard types of memories. Extensive input/output (I/O) control features are also provided to facilitate system design.
The 1800 series architecture is designed with emphasis on the total microcomputer system as an integral entity so that
systems having maximum flexibiiity and minimum cost can be realized. The 1800 series CPU also provides a synchronous interface to memories and external controllers for I/O devices, and minimizes the cost of interface controllers. Further, the I/O interface is capable of supporting devices operating in polled, interrupt-driven, or direct memory-access modes.
The CDP1802BC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40 -lead dual-in-line side-brazed ceramic packages ( $D$ suffix), and 40 -lead dual-in-line plastic packages ( $E$ suffix).


Fig. 1 - Typical CDP1802BC small microprocessor system.

MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, (VDD): <br> (All voltages referenced to $\mathrm{V}_{S S}$ terminal) |  |
| :---: | :---: |
| CDP1802BC. | -0.5 to +7 V |
| INPUT VOLTAGE RANGE, ALL INPUTS | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| DC INPUT CURRENT, ANY ONE INPUT. | $\pm 10 \mathrm{~mA}$ |
| POWER DISSIPATION PER PACKAGE (PD): |  |
| For $\mathrm{T}_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | 500 mW |
| For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |
| For $\mathrm{T}_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) | 500 mW |
| For $\mathrm{T}_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) | Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| FOR $T_{\text {A }}=$ FULL PACKAGE-TEMPERATURE RANGE. | 100 mW |
| OPERATING-TEMPERATURE RANGE ( $\mathrm{T}_{\mathrm{A}}$ ): |  |
| PACKAGE TYPE D | -55 to $+125^{\circ} \mathrm{C}$ |
| PACKAGE TYPEE. | -40 to $+85^{\circ} \mathrm{C}$ |
| StORAGE TEMPERATURE RANGE ( stg $_{\text {stg }}$ ) | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32$ in. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. | $+265{ }^{\circ} \mathrm{C}$ |

## OPERATING CONDITIONS at $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITIONS |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | VCC1 <br> (V) | VDD <br> (V) | CDP1802BC |  |  |
|  |  |  | Min. | Max. |  |
| DC Operating Voltage Range | - | - | 4.0 | 6.5 | V |
| Input Voltage Range | - | - | VSS | VDD |  |
| Maximum Clock Input Rise or Fall Time, $\mathrm{tr}_{\mathrm{r}} \mathrm{t}_{\text {f }}$ | 4 to 6.5 | 4 to 6.5 | - | 1 | $\mu \mathrm{s}$ |
| Minimum Instruction Time ${ }^{2}$ | 5 | 5 | 3.2 | - |  |
| Maximum DMA Transfer Rate | 5 | 5 | - | 667 | KBytes/s |
| Maximum Clock Input Frequency, ${ }^{\mathrm{f}} \mathrm{CL}$ <br> Load Capacitance $\left(\mathrm{C}_{\mathrm{L}}\right)=50 \mathrm{pF}$  | 5 | 5 | DC | 5 | MHz |

${ }^{1} \mathrm{~V}_{\mathrm{CC}}$ must never exceed $\mathrm{V}_{\mathrm{DD}}$.
${ }^{2}$ Equals 2 machine cycles-one Fetch and one Execute operation for all instructions except Long Branch and Long Skip, which require 3 machine cycles-one Fetch and two Execute operations.


Fig. 2 - Typical maximum clock frequency as a function of temperature.


Fig. 3-Typical transition time vs. load capacitance.

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, except as noted.

${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\Delta$ idie " 00 " at $\mathrm{M}(0000), \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.


Fig. 4 - Minimum output high (source) current characteristics.


Fig. 5 - Minimum output low (sink) current characteristics.

IDLE ="OO" ATM (OOOOO)
BRANCH $=" 3707$ AT M (B
BRANCH = 3707 AT M (8107)
CLOCK INPUT FREQUENCY ( f CL )- MHz
Fig. 6 - Typical power dissipation as a function of clock frequency for BRANCH instruction and IDLE instruction.


Fig. 7 - Typical change in propagation delay as a function of a change in load capacitance.


Fig. 9 - Basic dc timing waveforms, one instruction cycle.

## SIGNAL DESCRIPTIONS

## BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

## N0 to N2 (I/O) Lines):

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device selection codes to the I/O devices (independently or combined with the memory byte on the data bus when an I/O instruction is being executed). The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register.

The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal.
$\overline{M R D}=V_{C C}$ : Data from I/O to CPU and Memory
$\overline{M R D}=V_{S S}$ : Data from Memory to I/O
$\overline{E F 1}$ to $\overline{E F 4}$ (4 Flags):
These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. These flags can also be used by I/O devices to "call the attention" of the processor, in which case the program must routinely test the status of these flag(s). The flag(s) are sampled at the beginning of every S1 cycle.

## $\overline{\text { INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests) }}$

These inputs are sampled by the CDP1802BC during the interval between the leading edge of TPB and the leading edge of TPA.
Interrupt Action: $X$ and $P$ are stored in $T$ after executing current instruction; designator $X$ is set to 2 ; designator $P$ is set to 1 ; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).
DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment $R(0)$.
Note: In the event of concurrent DMA and Interrupt requests, DMA-IN has priority followed by DMA-OUT and then Interrupt.

## SC0, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA. $H=V_{C C}, L=V_{S S}$.

| State Type | State Code Lines |  |
| :--- | :---: | :---: |
|  | SC1 | SC0 |
| S0 (Fetch) | L | L |
| S1 (Execute) | L | H |
| S2 (DMA) | H | L |
| S3 (Interrupt) | H | H |

## TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the higher-order byte of the 16-bit memory address. TPA is suppressed in IDLE when the CPU is in the load mode.

## MAO to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit CPU memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The loworder byte of the 16-bit address appears on the address lines after the termination of TPA. Latching of all 8 higher-order address bits would permit a memory system of 64 K bytes.

## $\overline{M W R}$ (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

## $\overline{\text { MRD (Read Level): }}$

A Tow level on $\overline{M R D}$ indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory which may have a common data input and output bus. If a memory does not have a three-state high-impedance output, $\overline{M R D}$ is useful for driving memory/bus separator gates. It is also used to indicate the direction of data transfer during an I/O instruction. For additional information see Table I.
Q:
Single bit output from the CPU which can be set or reset under program control. During SEQ or REQ instruction execution, $Q$ is set or reset between the trailing edge of TPA and the leading edge of TPB.

## CLOCK:

Input for externally generated single-phase clock. A typical clock frequency is 5 MHz at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{DD}}=5$ volts. The clock is counted down internally to 8 clock pulses per machine cycle.

## XTAL:

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized. The crystal is connected between terminals 1 and 39 (CLOCK and $\overline{X T A L}$ ) in parallel with a resistance ( 10 megohms typ.). Frequency trimming capacitors may be required at terminals 1 and 39. For additional information, see ICAN-6565.

## $\overline{\text { WAIT, }} \overline{\text { CLEAR }}$ (2 Control Lines):

Provide four control modes as listed in the following truth table:

| $\overline{\text { CLEAR }}$ | $\overline{\text { WAIT }}$ | MODE |
| :--- | :--- | :--- |
| L | L | LOAD |
| L | $H$ | RESET |
| $H$ | H | PAUSE |

## VDD, VSS, VCC (Power Levels):

The internal voltage supply VDD is isolated from the Input/Output voltage supply $V_{C C}$ so that the processor may operate at maximum speed while interfacing with peripheral devices operating at lower voltage. $\mathrm{V}_{\mathrm{CC}}$ must be less than or equal to VDD. All outputs swing from $V_{S S}$ to $V_{C C}$. The recommended input voltage swing is $V_{S S}$ to $V_{C C}$.

## ARCHITECTURE

The CPU block diagram is shown in Fig. 8. The principal feature of this system is a register array ( $R$ ) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled N, P, and $X$. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first, on to 8 memory address lines);
2. the $D$ register (either of the two bytes can be gated to D);
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.
The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.
With two exceptions, CPU instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second-and third if necessary-are execute cycles. During the fetch cycle the four bits in the $P$ designator select one of the 16 registers $R(P)$ as the current program counter. The selected register $R(P)$ contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higher-order 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that $R(P)$ is now "pointing" to the next byte in the memory.
The $X$ designator selects one of the 16 registers $R(X)$ to "point" to the memory for an operand (or data) in certain ALU or I/O operations.
The N designator can perform the following five functions depending on the type of instruction fetched:
4. designate one of the 16 registers in $R$ to be acted upon during register operations;
5. indicate to the I/O devices a command code or deviceselection code for peripherals;
6. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions (70-73 and 78-7B);
7. indicate the value to be loaded into $P$ to designate a new register to be used as the program counter $R(P)$;
8. indicate the value to be loaded into $X$ to designate a new register to be used as data pointer $R(X)$.
The registers in R can be assigned by a programmer in three different ways: as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

## Program Counters

Any register can be the main program counter; the address of the selected register is held in the $P$ designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the $P$ register can be changed to effect a "call" to a subroutine. When interrupts are being serviced, register $R(1)$ is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, $R(0)$ is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

## Data Polnters

The registers in R may be used as data pointers to indicate a location in memory. The register designated by $X$ (i.e., $R(X)$ ) points to memory for the following instructions (see Table I):

1. ALU operations F1-F5, F7, 74, 75, 77;
2. output instructions 61 through 67;
3. input instructions 69 through 6F;
4. certain miscellaneous instructions - 70-73, 78, 60, FO. The register designated by $N$ (i.e., $R(N)$ ) points to memory for the "load D from memory" instructions ON and $4 N$ and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F. During these instruction executions, the operation is referred to as "data immediate".
Another important use of $R$ as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register $R(0)$ is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the $R(0)$ register. At the end of the transfer, $R(0)$ is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the 1800 -series architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

## Data Reglaters

When registers in $R$ are used to store bytes of data, four instructions are provided which allow $D$ to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by $N$. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in $R$ to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

## The Q Filp Flop

An internal flip flop, $Q$, can be set or reset by instruction and can be sensed by conditional branch instructions. The output of $Q$ is also available as a microprocessor output.

## Interrupt Servicing

Register $R(1)$ is always used as the program counter whenever interrupt servicing is initiated. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the $X$ and $P$ registers are stored in the temporary register $T$, and $X$ and $P$ are set to new values; hex digit 2 in $X$ and hex digit 1 in $P$. Interrupt Enable is automatically de-activated to inhibit further interruptions. The user's interrupt routine is now in control; the contents of $T$ may be saved by means of a single instruction (78) in the memory location pointed to by $R(X)$. At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of $X$ and $P$ with a single instruction ( 70 or 71). The Interrupt-Enable flip flop can be activated to permit further interrupts or can be disabled to prevent them.

## CPU Register Summary

| D | 8 Bits | Data Register (Accumulator) |
| :---: | :---: | :--- |
| DF | 1 Bit | Data Flag (ALU Carry) |
| B | 8 Bits | Auxiliary Holding Register |
| R | 16 Bits | 1 of 16 Scratchpad Registers |
| P | 4 Bits | Designates which register is <br> Program Counter |
| $X$ | 4 Bits | Designates which register is <br> Data Pointer |


| $N$ | 4 Bits | Holds Low-Order Instr. Digit |
| :---: | :---: | :--- |
| I | 4 Bits | Holds High-Order Instr. Digit |
| $T$ | 8 Bits | Holds old X, P after Interrupt <br> (X is high nibble) |
| IE | 1 Bit | Interrupt Enable |
| Q | 1 Bit | Output Flip Flop |

## CDP1802 Control Modes

The $\overline{\text { WAIT }}$ and $\overline{\text { CLEAR }}$ lines provide four control modes as listed in the following truth table:

| CLEAR | $\overline{\text { WAIT }}$ | MODE |
| :--- | :--- | :---: |
| L | L | LOAD |
| L | $H$ | RESET |
| $H$ | H | PAUSE |
| $H$ | $H$ | RUN |

The function of the modes are defined as follows:

## Load

Holds the CPU in the IDLE execution state and allows an I/O device to load the memory without the need for a "bootstrap" loader. It modifies the IDLE condition so that DMA-IN operation does not force execution of the next instruction.

## Reset

Registers I, N, Q are reset, IE is set and O's (VSS) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in $S 1$. The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1 and registers X, P, and R(0) are reset. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0, S1, or an S2 but never an S3. With the use of a 71 instruction followed by 00 at memory locations 0000 and 0001, this feature may be used to reset IE, so as to preclude interrupts until ready for them. Powerup reset can be realized by connecting an RC network directly to the CLEAR pin, since it has a Schmitt-triggered input, see Fig. 10.


The RC time constant should be greater than the oscillator start-up time (typically 20 ms ).

## Pause

Stops the internal CPU timing generator on the first negative high-to-low transition of the input clock. The oscillator continues to operate, but subsequent clock transitions are ignored.

## Run

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation on the first negative high-to-low transition of the input clock. When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (SO) from location 0000 in memory.

## RUN-MODE STATE TRANSITIONS

The CDP1802BC CPU state transitions when in the RUN and RESET modes are shown in Fig. 11. Each machine cycle requires the same period of time, 8 clock pulses, except the initialization cycle, which requires 9 clock pulses. The execution of an instruction requires either two or three machine cycles, S 0 followed by a single S1 cycle or two S1 cycles. S2 is the response to a DMA request and S3 is the interrupt response. Table II shows the conditions on Data Bus and Memory-Address lines during all machine states.


Fig. 10-Reset diagram.

Fig. 11 - State transition diagram.

## INSTRUCTION SET

The CPU instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.
In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0.
R(W): Register designated by W, where
$W=N$ or $X$, or $P$

R(W).0: Lower-order byte of R(W)
R(W).1: Higher-order byte of R(W)
Operation Notation

$$
M(R(N)) \rightarrow D ; R(N)+1 \rightarrow R(N)
$$

This notation means: The memory byte pointed to by $R(N)$ is loaded into $D$, and $R(N)$ is incremented by 1.

TABLE I - INSTRUCTION SUMMARY (See Notes following table, pp. 11 and 12)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| MEMORY REFERENCE |  |  |  |
| LOAD VIA N | LDN | ON | $\mathrm{M}(\mathrm{R}(\mathrm{N})$ ) $\rightarrow$; FOR N NOT 0 |
| LOAD ADVANCE | LDA | 4N | $M(R(N)) \rightarrow D^{\prime}(R N)+1 \rightarrow R(N)$ |
| LOAD VIA X | LDX | FO | $M(R(X)) \rightarrow D$ |
| LOAD VIA X AND ADVANCE | LDXA | 72 | $M(R(X)) \rightarrow D ; R(X)+1 \rightarrow R(X)$ |
| LOAD IMMEDIATE | LDI | F8 | $M(R(P)) \rightarrow D ; R(P)+1 \rightarrow R(P)$ |
| STORE VIA N | STR | 5N | $D \rightarrow M(R(N))$ |
| STORE VIA X AND DECREMENT | STXD | 73 | $D \rightarrow M(R(X)) ; R(X)-1 \rightarrow R(X)$ |
| REGISTER OPERATIONS |  |  |  |
| INCREMENT REG N | INC | 1N | $\mathrm{R}(\mathrm{N})+1 \rightarrow \mathrm{R}(\mathrm{N})$ |
| DECREMENT REG N | DEC | 2N | $R(N)-1 \rightarrow R(N)$ |
| INCREMENT REG X | IRX | 60 | $R(X)+1 \rightarrow R(X)$ |
| GET LOW REG $N$ | GLO | 8 N | $\mathrm{R}(\mathrm{N}) .0 \rightarrow \mathrm{D}$ |
| PUT LOW REG N | PLO | AN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .0$ |
| GET HIGH REG N | GHI | 9N | $\mathrm{R}(\mathrm{N}) .1 \rightarrow \mathrm{D}$ |
| PUT HIGH REG N | PHI | BN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .1$ |
| LOGIC OPERATIONS $\oint$ |  |  |  |
| OR | OR | F1 | $M(R(X))$ OR D $\rightarrow$ D |
| OR IMMEDIATE | ORI | F9 | $\begin{aligned} & M(R(P)) O R D \rightarrow D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| EXCLUSIVE OR | XOR | F3 | $M(R(X))$ XOR D $\rightarrow$ D |
| EXCLUSIVE OR IMMEDIATE | XRI | FB | $\begin{aligned} & M(R(P)) X O R D \rightarrow D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| AND | AND | F2 | $M(R(X))$ AND $D \rightarrow D$ |
| AND IMMEDIATE | ANI | FA | $\begin{aligned} & M(R(P)) \text { AND } D \rightarrow D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHIFT RIGHT | SHR | F6 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, O M MSB(D) |
| SHIFT RIGHT WITH CARRY | SHRC $\}$ | 76§ | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, DF $\rightarrow$ MSB(D) |
| RING SHIFT RIGHT | RSHR |  |  |
| SHIFT LEFT | SHL | FE | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, $0 \rightarrow \text { LSB(D) }$ |
| SHIFT LEFT WITH CARRY | SHLC | 7E§ | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, DF $\rightarrow$ LSB(D) |
| RING SHIFT LEFT | RSHL |  |  |

TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| ARITHMETIC OPERATIONS $\oint$ |  |  |  |
| ADD | ADD | F4 | $\mathrm{M}(\mathrm{R}(\mathrm{X})$ ) + D $\rightarrow$ DF, D |
| ADD IMMEDIATE | ADI | FC | $M(R(P))+D \rightarrow D F, D ; R(P)+1 \rightarrow R(P)$ |
| ADD WITH CARRY | ADC | 74 | $M(R(X))+D+D F \rightarrow D F, D$ |
| ADD WITH CARRY, IMMEDIATE | ADCI | 7 C | $M(R(P))+D+D F \rightarrow D F, D$ |
|  |  |  | $R(P)+1 \rightarrow R(P)$ |
| SUBTRACT D | SD | F5 | $\mathrm{M}(\mathrm{R}(\mathrm{X})$ )-D $\rightarrow$ DF, D |
| SUBTRACT D IMMEDIATE | SDI | FD | $M(R(P))-D \rightarrow D F, D ;$ |
| SUBTRACT D WITH BORROW | SDB | 75 | $M(R(X))-D-(N O T$ DF $) \rightarrow D F, D$ |
| SUBTRACT D WITH BORROW, IMMEDIATE | SDBI | 7D | $\begin{aligned} & M(R(P))-D-(N O T D F) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT MEMORY | SM | F7 | $\mathrm{D}-\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{DF}, \mathrm{D}$ |
| SUBTRACT MEMORY IMMEDIATE | SMI | FF | $\mathrm{D}-\mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{DF}, \mathrm{D} ;$ |
|  |  |  |  |
| SUBTRACT MEMORY WITH BORROW | SMB | 77 | $D-M(R(X))-(N O T D F) \rightarrow D F, D$ |
| SUBTRACT MEMORY WITH BORROW, IMMEDIATE | SMBI | 7F | $\begin{aligned} & D-M(R(P))-(N O T D F) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| BRANCH INSTRUCTIONS-SHORT BRANCH |  |  |  |
| SHORT BRANCH | BR | 30 | $\mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
| NO SHORT BRANCH (SEE SKP) | NBR | $38 §$ | $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF D=0 | BZ | 32 | $\begin{gathered} \text { IF } D=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF D NOT 0 | BNZ | 3A | $\begin{aligned} & \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF DF=1 | BDF | 33§ | IF $\mathrm{DF}=1, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
| SHORT BRANCH IF POS OR ZERO | BPZ $\}$ |  | ELSE R(P) $+1 \rightarrow R(P)$ |
| SHORT BRANCH IF EQUAL OR GREATER | BGE |  |  |
| SHORT BRANCH IF DF=0 | BNF | 3B§ | IF DF $=0, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
| SHORT BRANCH IF MINUS | BM $\}$ |  | ELSE $\mathrm{R}(\mathrm{P})+1 \rightarrow R(P)$ |
| SHORT BRANCH IF LESS | BL |  |  |
| SHORT BRANCH IF Q=F | BQ | 31 | IF Q $=1, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
|  |  |  | ELSE R(P)+1 $\mathrm{R}^{\text {R }} \mathrm{P}$ ) |
| SHORT BRANCH IF Q=0 | BNQ | 39 | IF Q $=0, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
|  |  |  | ELSE R(P)+1 $\rightarrow$ R(P) |
| SHORT BRANCH IF EF1=1 $\left(\overline{E F 1}=V_{S S}\right)$ | B1 | 34 | $\begin{aligned} & \text { IF EF1 }=1, M(R(P)) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF1=0 $\left(\overline{E F 1}=V_{C C}\right)$ | BN1 | 3 C | $\begin{gathered} \text { IF } E F 1=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF2=1 $\left(\overline{E F 2}=V_{S S}\right)$ | B2 | 35 | $\begin{gathered} \text { IF } E F 2=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF2=0 $\left(\overline{E F 2}=V_{C C}\right)$ | BN2 | 3D | $\begin{gathered} \text { IF } E F 2=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF3=1 $\left(\overline{E F 3}=V_{S S}\right)$ | B3 | 36 | $\begin{gathered} \text { IF } E F 3=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF3=0 $\left(\overline{E F 3}=V_{C C}\right)$ | BN3 | 3E | $\begin{gathered} \text { IF } E F 3=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |

TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| BRANCH INSTRUCTIONS-SHORT BRANCH |  |  |  |
| SHORT BRANCH IF EF4=1 <br> (EF4=VSS) <br> SHORT BRANCH IF EF4=0 <br> ( $E F 4=V_{C C}$ ) | B4 <br> BN4 | 37 <br> 3F | $\begin{gathered} \text { IF } E F 4=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \\ \text { IF } E F 4=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| BRANCH INSTRUCTIONS-LONG BRANCH |  |  |  |
| LONG BRANCH | LBR | C0 | $\begin{aligned} & M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \end{aligned}$ |
| NO LONG BRANCH (SEE LSKP) | NLBR | C8§ | $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF D=0 | LBZ | C2 | $\begin{aligned} & \text { IF } D=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \end{aligned}$ |
| LONG BRANCH IF D NOT 0 | LBNZ | CA | $\begin{gathered} \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LONG BRANCH IF DF=1 | LBDF | C3 | $\begin{gathered} \text { IF } D F=1, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LONG BRANCH IF DF=0 | LBNF | CB | $\begin{gathered} \text { IF } D F=0, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LONG BRANCH IF Q=1 | LBQ | C1 | $\begin{aligned} & \text { IF } Q=1, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(R) .0 \\ & \text { ELSE } R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF Q=0 | LBNQ | C9 | $\begin{aligned} & \text { IF } Q=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+2 \rightarrow R(P) \end{aligned}$ |
| SKIP INSTRUCTIONS |  |  |  |
| SHORT SKIP (SEE NBR) | SKP | 385 | $R(P)+1 \rightarrow R(P)$ |
| LONG SKIP (SEE NLBR) | LSKP | C8§ | $R(P)+2 \rightarrow R(P)$ |
| LONG SKIP IF $\mathrm{D}=0$ | LSZ | CE | IF $D=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF D NOT 0 | LSNZ | C6 | IF D NOT $0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF DF=1 | LSDF | CF | $\text { IF } D F=1, R(P)+2 \rightarrow R(P)$ <br> ELSE CONTINUE |
| LONG SKIP IF DF=0 | LSNF | C7 | $\text { IF } D F=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF Q=1 | LSQ | $C D$ | IF $Q=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF Q $=0$ | LSNQ | C5 | IF $Q=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF IE=1 | LSIE | CC | IF $I E=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |

TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: |
| CONTROL INSTRUCTIONS |  |  |  |
| IDLE | IDL | 00" | WAIT FOR DMA OR INTERRUPT; $M(R(0)) \rightarrow B U S$ |
| NO OPERATION | NOP | C4 | CONTINUE |
| SET P | SEP | DN | $\mathrm{N} \rightarrow \mathrm{P}$ |
| SET X | SEX | EN | $\mathrm{N} \rightarrow \mathrm{X}$ |
| SET Q | SEQ | 7B | $1 \rightarrow Q$ |
| RESET Q | REQ | 7A | $0 \rightarrow Q$ |
| SAVE | SAV | 78 | $T \rightarrow M(R(X))$ |
| PUSH X,P TO STACK | MARK | 79 | $(X, P) \rightarrow T ;(X, P) \rightarrow M(R(2))$ |
|  |  |  | THEN P $\rightarrow$ X; R(2) $-1 \rightarrow R(2)$ |
| RETURN | RET | 70 | $\underset{1 \rightarrow I E}{M(R(X)) \rightarrow(X, P) ; R(X)+1 \rightarrow R(X)}$ |
| DISABLE | DIS | -71 | $\begin{aligned} & M(R(X)) \rightarrow(X, P) ; R(X)+1 \rightarrow R(X) \\ & 0 \rightarrow I E \end{aligned}$ |
| INPUT-OUTPUT BYTE TRANSFER |  |  |  |
| OUTPUT 1 | OUT 1 | 61 | $M(R(X)) \longrightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N$ LINES $=1$ |
| OUTPUT 2 | OUT 2 | 62 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N$ LINES $=2$ |
| OUTPUT 3 | OUT 3 | 63 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N$ LINES $=3$ |
| OUTPUT:4 | OUT 4 | 64 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N$ LINES $=4$ |
| OUTPUT 5 | OUT 5 | 65 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N$ LINES $=5$ |
| OUTPUT 6 | OUT 6 | 66 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ;$ N LINES $=6$ |
| OUTPUT 7 | OUT 7 | 67 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; ~ N$ LINES $=7$ |
| INPUT 1 | INP 1 | 69 | $B \cup S \rightarrow M(R(X)) ; B U S \rightarrow D ; N$ LINES $=1$ |
| INPUT 2 | INP 2 | 6A | BUS $\rightarrow$ M(R(X)); BUS $\rightarrow$ D; N LINES $=2$ |
| INPUT 3 | INP 3 | 6B | BUS $-\mathrm{M}(\mathrm{R}(\mathrm{X})$ ); BUS $\rightarrow$ D; N LINES $=3$ |
| INPUT 4 | INP 4 | 6C | BUS $\rightarrow$ M(R(X)); BUS $\rightarrow$ D; N LINES $=4$ |
| INPUT 5 | INP 5 | 6D | BUS $\rightarrow$ M(R(X)); BUS $\rightarrow$ D; N LINES $=5$ |
| INPUT 6 | INP 6 | 6E | BUS $\rightarrow$ M(R(X)); BUS $\rightarrow$ D; N LINES $=6$ |
| INPUT 7 | INP 7 | 6F | BUS $\rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X})$ ); BUS $\rightarrow \mathrm{D} ;$ N LINES $=7$ |

§THE ARITHMETIC OPERATIONS AND THE SHIFT INSTRUCTIONS ARE THE ONLY INSTRUCTIONS.THAT CAN ALTERTHE DF. AFTER AN ADD INSTRUCTION:

DF=1 DENOTES A CARRY HAS OCCURRED
DF $=0$ DENOTES A CARRY HAS NOT OCCURRED
AFTER A SUBTRACT INSTRUCTION:
DF= $=1$ DENOTES NO BORROW. $D$ IS A TRUE POSITIVE NUMBER
$D F=0$ DENOTES A BORROW. D IS TWO'S COMPLEMENT
THE SYNTAX "-(NOT DF)" DENOTES THE SUBTRACTION OF THE BORROW
§THIS INSTRUCTION IS ASSOCIATED WITH MORE THAN ONE MNEMONIC. EACH MNEMONIC IS INDIVIDUALLY LISTED.
*AN IDLE INSTRUCTION INITIATES A REPEATING S1 CYCLE. THE PROCESSOR WILL CONTINUE TO IDLE UNTIL AN I/O REQUEST (INTERRUPT, DMA-IN, OR DMA-OUT) IS ACTIVATED. WHEN THE REQUEST IS ACKNOWLEDGED, THE IDLE CYCLE IS TERMINATED AND THE I/O REQUEST IS SERVICED, AND THEN NORMAL OPERATION IS RESUMED.

## Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions are the only instructions that require three cycles to complete ( 1 fetch +2 execute).
Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.
The long-branch instructions can:
a) Branch unconditionally
b) Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c) Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e) effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high- and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.
If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, except as noted.

| CHARACTERISTIC |  | $V_{C C}$ <br> (V) | VDD <br> (V) | LIMITS |  | UNITE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ. ${ }^{\text {® }}$ |  | Max. |  |
| Propagation Delay Times: |  |  |  |  |  |  |
| Clock to TPA, TPB | tPLH, tPHL |  | 5 | 5 | 200 | 300 |  |
| Clock-to-Memory High-Address Byte | tPLH, tPHL | 5 | 5 | 475 | 525 |  |
| Clock-to-Memory Low-Address Byte Valid | tPLH, tPHL | 5 | 5 | 175 | 250 |  |
| Clock to MRD | tPLH, ${ }^{\text {PPHL}}$ | 5 | 5 | 175 | 275 |  |
| Clock to MWR | tPLH, tPHL | 5 | 5 | 175 | 225 |  |
| Clock to (CPU DATA to BUS) Valid | ${ }^{\text {tPLH, }}$, ${ }^{\text {P PHL }}$ | 5 | 5 | 250 | 375 |  |
| Clock to State Code |  | 5 | 5 | 250 | 400 |  |
| Clock to Q | ${ }^{\text {tPLH, }}$, PHL | 5 | 5 | 200 | 300 |  |
| Clock to N(0-2) | tPLH, tPHL | 5 | 5 | 275 | 350 |  |
| Minimum Setup and Hold Times: |  |  |  |  |  | ns |
| Data Bus Input Setup | tsu | 5 | 5 | -20 | 0 |  |
| Data Bus Input Hold | t ${ }^{\text {■ }}$ | 5 | 5 | 125 | 150 |  |
| DMA Setup | tSU | 5 | 5 | 0 | 30 |  |
| $\overline{\text { DMA }}$ Hold | $\mathrm{tH}^{\text {+ }}$ | 5 | 5 | 100 | 150 |  |
| Interrupt Setup | tsu | 5 | 5 | -75 | 0 |  |
| Interrupt Hold | $\mathrm{t}^{\text {¢ }}$ | 5 | 5 | 75 | 125 |  |
| WAlT Setup | tsu | 5 | 5 | 20 | 40 |  |
| $\overline{\text { EF1-4 Setup }}$ | tsu | 5 | 5 | -30 | 0 |  |
| EF1-4 Hold | $\mathrm{tH}^{\text {■ }}$ | 5 | 5 | 100 | 150 |  |
| Minimum Pulse Width Times: |  |  |  |  |  |  |
| CLOCK Pulse Width | tWL | 5 | 5 | 90 | 100 |  |

${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.


Notes for TABLE I (Continued)
2. The short-branch instructions are two bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address.
The short-branch instruction can:
a) Branch unconditionally
b) Test for $D=0$ or $D \neq 0$
c) Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e) Test the status ( 1 or 0 ) of the four EF flags
f) Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).
3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.

The Unconditional Short-Skip instruction takes 2 cycles to complete ( 1 fetch +1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.
The Long-Skip instructions take three cycles to complete ( 1 fetch +2 execute).
They can:
a) Skip unconditionally
b) Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c) Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e) Test for $I E=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken.
Execution is continued by fetching the next instruction in sequence.


Fig. 12 - Timing wavetorms.


Fig. 13 - Clock frequency dependent relative timing waveforms.

TIMING SPECIFICATIONS as a function of $T(T=1 / f C L O C K)$ at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$.

| CHARACTERISTIC |  | VCC <br> (V) | VDD <br> (V) | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. |  | Typ. ${ }^{\circ}$ |  |
| $\begin{array}{\|cc\|} \hline \text { High-Order Memory-Address Byte } \\ \text { Set Up to TPA Time } \\ \hline \end{array}$ | tSAA |  | 5 | 5 | 2T-325 | 2T-275 |  |
| High-Order Memory-Address Byte Hold after TPA Time | thAA | 5 | 5 | T/2-25 | T/2-15 |  |
| Low-Order Memory-Address Byte Hold after WR Time | tHAW | 5 | 5 | T-30 | T+0 | ns |
| CPU Data to Bus Hold after WR Time | thDW | 5 | 5 | T-175 | T-125 |  |
| Low-Order Memory-Address Byte Hold after TPB Time | thab | 5 | 5 | T/2+0 | T/2+100 |  |
| $\overline{\text { MRD Hold after TPB Time }}$ | thRB | 5 | 5 | T/2-25 | T/2+0 |  |
| Required Memory Access Time Address to Data | tAAD | 5 | 5 | 5T-225 | 5T-175 |  |

[^1]TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING

| STATE | 1 | $N$ | MNEMONIC | OPERATION | $\begin{aligned} & \text { DATA } \\ & \text { BUS } \end{aligned}$ | MEMORY ADDRESS | $\overline{\text { MRD }}$ | MWR | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ | NOTES ${ }^{\text {G }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | RESET |  |  | $\underset{\substack{0 \rightarrow \mathrm{I}, \mathrm{~N}, \mathrm{Q}, \mathrm{X}, \mathrm{P} ; \\ 1 \rightarrow \mathrm{E} \\ \hline}}{ }$ | 00 | xxxx | 1 | 1 | 0 | A |
| S1 | INITIALIZE <br> NOT PROGRAMMER ACCESSIBLE |  |  | 0000-R | 00 | xxxx | 1 | 1 | 0 | B |
| so | FETCH |  |  | $\begin{aligned} & \mathrm{MRP} \rightarrow \mathrm{I}, \mathrm{~N} ; \\ & \mathrm{RP}+1 \rightarrow \mathrm{RP} \end{aligned}$ | MRP | RP | 0 | 1 | 0 | C |
| S1 | 0 | 0 | IDL | IDLE | MRO | RO | 0 | 1 | 0 | D, 3 |
|  | 0 | 1-F | LDN | MRN $\rightarrow$ D | MRN | RN | 0 | 1 | 0 | 3 |
|  | 1 | O-F | INC | RN+1-RN | FLOAT | RN | 1 | 1 | 0 | 1 |
|  | 2 | O-F | DEC | RN-1 $\rightarrow$ RN | FLOAT | RN | 1 | 1 | 0 | 1 |
|  | 3 | O-F | SHORT BRANCH | TAKEN; <br> MRP $\rightarrow$ RP .0 <br> NOT TAKEN; $R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 | 3 |
|  | 4 | 0-F | LDA | $\begin{gathered} \mathrm{MRN} \rightarrow \mathrm{D} ; \\ \mathrm{RN}+1 \rightarrow \mathrm{RN} \end{gathered}$ | MRN | RN | 0 | 1 | 0 | 3 |
|  | 5 | O-F | STR | $\mathrm{D} \rightarrow$ MRN | D | RN | 1 | 0 | 0 | 2 |
|  | 6 | 0 | IRX | $\mathrm{RX}+1 \rightarrow \mathrm{RX}$ | MRX | RX | 0 | 1 | 0 | 2 |
|  |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & \hline \end{aligned}$ | OUT 1 <br> OUT 2 <br> OUT 3 <br> OUT 4 <br> OUT 5 <br> OUT 6 <br> OUT 7 | $\begin{gathered} M R X \rightarrow B U S ; \\ R X+1 \rightarrow R X \end{gathered}$ | MRX | RX | 0 | 1 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | 6 |
|  | 6 | $\begin{aligned} & \hline 9 \\ & A \\ & B \\ & C \\ & D \\ & \text { E } \\ & \text { F } \\ & \hline \end{aligned}$ | INP 1 <br> INP 2 <br> INP 3 <br> INP 4 <br> INP 5 <br> INP 6 <br> INP 7 | BUS $\rightarrow$ MRX, D | $\begin{aligned} & \text { DATA } \\ & \text { FROM } \\ & \text { I/O } \\ & \text { DEVICE } \end{aligned}$ | RX | 1 | 0 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | 5 |
|  | 7 | 0 | RET | $\begin{gathered} \mathrm{MRX} \rightarrow(\mathrm{X}, \mathrm{P}) ; \\ \mathrm{RX}+1 \rightarrow \mathrm{RX} ; \mathbf{1 \rightarrow \mathrm { IE }} \\ \hline \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 1 | DIS | $\begin{gathered} M R X \rightarrow(X, P) ; \\ R X+1 \rightarrow R X ; 0 \rightarrow I E \\ \hline \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 2 | LDXA | $\begin{gathered} \mathrm{MRX} \rightarrow \mathrm{D} ; \\ \mathrm{RX}+1 \rightarrow \mathrm{RX} \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 3 | STXD | $\begin{gathered} \mathrm{D} \rightarrow \mathrm{MRX} ; \\ \mathrm{RX}-1 \rightarrow \mathrm{RX} \\ \hline \end{gathered}$ | D | RX | 1 | 0 | 0 | 2 |
|  |  | 4 | ADC | $\begin{aligned} & M R X+D+ \\ & D F \rightarrow D F, D \end{aligned}$ | MRX | RX | 0 | 1 | 0 | 3 |

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING
ALL MACHINE STATES (CONTD)

| STATE | 1 | N | MNEMONIC | OPERATION | DATA BUS | MEMORY <br> ADDRESS | MRD | $\overline{\text { MWR }}$ | $N$ LINE8 | NOTE8 ${ }^{\text {a }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | 7 | 5 | SDB | $\begin{gathered} \mathrm{MRX}-\mathrm{D}- \\ \mathrm{DFN} \rightarrow \mathrm{DF}, \mathrm{D} \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 6 | SHRC | $\begin{aligned} & L S B(D) \rightarrow D F ; \\ & D F \rightarrow M S B(D) \end{aligned}$ | FLOAT | RX | 1 | 1 | 0 | 1 |
|  |  | 7 | SMB | $\begin{gathered} \text { D-MRX- } \\ \text { DFN } \rightarrow \text { DF,D } \end{gathered}$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 8 | SAV | $T \rightarrow$ MRX | T | RX | 1 | 0 | 0 | 2 |
|  |  | 9 | MARK | $\begin{gathered} (X, P) \rightarrow T, M R 2 ; \\ P-X ; R 2-1 \rightarrow R 2 \end{gathered}$ | T | R2 | 1 | 0 | 0 | 2 |
|  |  | A | REQ | $0 \rightarrow \mathrm{Q}$ | FLOAT | RP | 1 | 1 | 0 | 1 |
|  |  | B | SEQ | $1 \rightarrow Q$ | FLOAT | RP | 1 | 1 | 0 | 1 |
|  |  | C | ADCI | $\begin{gathered} \mathrm{MRP}+\mathrm{D}+ \\ \mathrm{DF} \rightarrow \mathrm{DF}, \mathrm{D} ; \mathrm{RP}+1 \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  |  | D | SDBI | $\begin{gathered} \text { MRP-D- } \\ \text { DFN } \rightarrow \text { DF, } ; \\ \text { RP+1 } \\ \hline \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  |  | $E$ | SHLC | $\begin{gathered} \mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \\ \mathrm{DF} \rightarrow \mathrm{LSB}(\mathrm{D}) \end{gathered}$ | FLOAT | RP | 1 | 1 | 0 | 1 |
|  |  | F | SMBI | $\begin{gathered} \mathrm{D}-\mathrm{MRP}- \\ \mathrm{DFN} \rightarrow \mathrm{DF}, \mathrm{D} ; \\ \mathrm{RP}+1 \\ \hline \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  | 8 | 0-F | GLO | RN. $0 \rightarrow$ D | RN. 0 | RN | 1 | 1 | 0 | 1 |
|  | 9 | O-F | GHI | RN.1 $\rightarrow$ D | RN. 1 | RN | 1 | 1 | 0 | 1 |
|  | A | O-F | PLO | $D \rightarrow$ RN. 0 | D | RN | 1 | 1 | 0 | 1 |
|  | B | O-F | PHI | $\mathrm{D} \rightarrow$ RN. 1 | D | RN | 1 | 1 | 0 | 1 |
| S1\#1 | C | $\begin{aligned} & 0-3 \\ & 8-B \end{aligned}$ | LONG BRANCH | $\begin{gathered} \text { TAKEN: MRP } \rightarrow B ; \\ R P+1 \rightarrow R P \\ \hline \end{gathered}$ | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | $\begin{gathered} \text { TAKEN: B } \rightarrow \text { RP.1; } \\ \text { MRP } \rightarrow \text { RP. } 0 \end{gathered}$ | M (RP+1) | RP+1 | 0 | 1 | 0 | 4 |
| S1\#1 |  |  |  | NOT TAKEN: $R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | NOT TAKEN: RP+1 $\rightarrow$ RP | $M(R P+1)$ | RP+1 | 0 | 1 | 0 | 4 |
| S1\#1 |  | $\begin{aligned} & 5 \\ & 6 \\ & 7 \\ & C \\ & D \\ & E \\ & F \end{aligned}$ | LONG SKIP | TAKEN: RP + $1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | TAKEN: $\mathrm{RP}+1 \rightarrow \mathrm{RP}$ | $M(R P+1)$ | RP+1 | 0 | 1 | 0 | 4 |
| S1\#1 |  |  |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |
| S1\#1 |  | 4 | NOP | NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |
| \#2 |  |  |  | NO OPERATION | MRP | RP | 0 | 1 | 0 | 4 |

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING
ALL MACHINE STATES (CONT'D)

| STATE | 1 | $N$ | MNEMONIC | OPERATION | $\begin{gathered} \hline \text { DATA } \\ \text { BUS } \end{gathered}$ | MEMORY ADDRESS | $\overline{\text { MRD }}$ | MWR | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ | NOTES ${ }^{\text {e }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | D | O-F | SEP | $\mathrm{N} \rightarrow \mathrm{P}$ | NN | RN | 1 | 1 | 0 | 1 |
|  | E | O-F | SEX | $\mathrm{N} \rightarrow \mathrm{X}$ | NN | RN | 1 | 1 | 0 | 1 |
|  | F | 0 | LDX | MRX $\rightarrow$ D | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 7 \end{aligned}$ | OR AND XOR ADD SD SM | MRX OR D $\rightarrow$ D <br> MRX AND D $\rightarrow$ D <br> MRX XOR D $\rightarrow$ D <br> MRX $+D \rightarrow D F, D$ <br> MRX-D $\rightarrow$ DF,D <br> $D-M R X \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 | 3 |
|  |  | 6 | SHR | $\begin{aligned} & \mathrm{LSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \\ & 0 \rightarrow \mathrm{MSB}(\mathrm{D}) \end{aligned}$ | FLOAT | RX | 1 | 1 | 0 | 1 |
|  |  |  | LDI | $\begin{gathered} \mathrm{MRP} \rightarrow \mathrm{D} ; \\ \mathrm{RP}+1 \rightarrow \mathrm{RP} \end{gathered}$ |  |  |  |  |  |  |
|  |  | $\begin{aligned} & 9 \\ & \text { A } \end{aligned}$ | ORI ANI | $\begin{gathered} \text { MRP OR D } \rightarrow \text { D; } \\ \text { RP+1 } \rightarrow \text { RP } \\ \text { MRP AND } D \rightarrow D ; \\ \text { RP+1 } \rightarrow \text { RP } \end{gathered}$ |  |  |  |  |  |  |
|  |  | B | XRI | $\begin{aligned} & \text { MRP XOR } D \rightarrow D ; \\ & R P+1 \rightarrow R P \end{aligned}$ | MRP | RP | 0 | 1 | 0 | 3 |
|  |  | c | ADI | $\begin{gathered} M R P+D \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ |  |  |  |  |  |  |
|  |  | D | SDI <br> SMI | $\begin{gathered} M R P-D \rightarrow D F, D ; \\ R P+1 \rightarrow R P \\ D-M R P \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ |  |  |  |  |  |  |
|  |  | E | SHL | $\begin{gathered} \mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \\ 0 \rightarrow \mathrm{LSB}(\mathrm{D}) \end{gathered}$ | FLOAT | RP | 1 | 1 | 0 | 1 |
| S2 | DMA IN |  |  | $\begin{gathered} \text { BUS } \rightarrow \text { MRO; } \\ \text { RO }+1 \rightarrow R O \end{gathered}$ | DATA FROM I/O DEVICE | Ro | 1 | 0 | 0 | F, 7 |
|  | DMA OUT |  |  | $\begin{gathered} \mathrm{MRO} \rightarrow \mathrm{BUS} ; \\ \mathrm{RO}+1 \rightarrow \mathrm{RO} \\ \hline \end{gathered}$ | MRO | Ro | 0 | 1 | 0 | F, 8 |
| S3 | INTERRUPT |  |  | $\begin{gathered} \mathrm{X}, \mathrm{P} \rightarrow \mathrm{~T} ; 0 \rightarrow \mathrm{IE} \\ \mathrm{I} \rightarrow \mathrm{P} ; 2 \rightarrow \mathrm{X} \\ \hline \end{gathered}$ | FLOAT | RN | 1 | 1 | 0 | 9 |
| S1 | LOAD |  |  | $\frac{\text { IDLE }}{(\text { CLEAR }, \overline{\text { WAIT }}=0)}$ | M(R0-1) | RO-1 | 0 | 1 | 0 | E,3 |

## NOTES:

A. IE=1, TPA, TPB suppressed, state=S1.
B. $B U S=0$ for entire cycle.
C. Next state always S1.
D. Wait for DMA or INTERRUPT.
E. Suppress TPA, wait for DMA.
F. IN REQUEST has priority over OUT REQUEST.
G. Number refers to machine cycle. See Fig. 14 timing waveforms for machine cycles 1 through 9.


General timing waveforms.


No. 1 Non-memory-cycle timing waveforms.


No. 2 Memory write-cycle timing waveforms.


No. 3 Memory read-cycle timing waveforms.


No. 4 Long-branch or long-skip-cycle timing waveforms.
QD7J "Don't Care" or internal delays. $\quad$ High - Impedance state

Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown).


No. 5 Input-cycle timing waveforms.


No. 6 Output-cycle timing waveforms.

Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.


*User-generated signal
92CS-29603
No. $7 \overline{\text { DMA-IN-cycle timing waveforms. }}$


No. $8 \overline{\text { DMA-OUT-cycle timing waveforms. }}$


Fig. 14 - Machine-cycle timing waveforms (propagation delays not shown). Continued.


TERMINAL ASSIONMENT

Objective Data
CMOS 8-Bit Microcomputer With On-Chip RAM, ROM, and Timer/Counter

## Performance Features:

- Instruction time of $3.2 \mu \mathrm{~s},-40$ to $+85^{\circ} \mathrm{C}$
- 123 instructions-upwards software compatible with CDP1802, CDP1805, and CDP1806
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802, CDP1805, and CDP1806, except for $V_{\text {cc }}$ terminal
- 64K-byte memory address capability

The RCA-CDP1804AC is a functional and performance enhancement of the CDP1802, CDP1805C, and CDP1806C LSI CMOS 8-bit register-oriented microprocessor series and is designed for use in a wide variety of general-purpose applications.
The CDP1804AC hardware enhancements include a 2 K byte ROM array, a 64 -byte RAM array, and a 8 -bit presettable down counter. The timer/counter, which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The timer/counter underflow output can also be directed to the Q output terminal.
The CDP1805AC and CDP1806AC which are identical to the CDP1804AC, except for the on-chip memory, should be used for CDP1804AC development purposes.
The CDP1804AC software enhancements include 22 more instructions than the CDP1802 and 10 more instructions than the CDP1805AC and CDP1806AC. The 32 new software

- $2 K$ bytes of on-chip ROM
- 64 bytes of on-chip RAM
- $16 \times 16$ matrix of on-board registers
- On-chip crystal or RC controlled oscillator
- 8-bit timer/counter
instructions add subroutine call and return capability, enhanced data transfer manipulation, timer/counter control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.
Upwards software and hardware compatibility are maintained when substituting a CDP1804AC for other CDP1800series microprocessors. Pinout is identical except for the replacement of $V_{c c}$ with $\overline{E M S} / \overline{M E}$.
The CDP1804AC has an operating voltage range of 4 V tc 6.5 V and is supplied in a 40 -lead hermetic dual-in-line ceramic package (D suffix), and in a 40-lead dual-in-line plastic package ( E suffix).


Fig. 1 - Typical CDP1804AC microprocessor system.

## MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY-VOLTAGE RANGE, (VDD):
    (Voltage referenced to Vss Terminal) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ........................... - 0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT
                                    \pm10 mA
POWER DISSIPATION PER PACKAGE (Po):
    For TA = -40 to +60
```




```
    For TA = +100 to +125`
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . }100\textrm{mW
OPERATING-TEMPERATURE RANGE (TA):
```




```
STORAGE TEMPERATURE RANGE (Tstg) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - - . . . to +150}\mp@subsup{}{}{\circ}\textrm{C
LEAD TEMPERATURE (DURING SOLDERING):
```


RECOMMENDED OPERATING CONDITIONS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$
For maximum reliability, nominal operating conditions should be selected so that operation is always within
the following ranges:

| CHARACTERISTIC | CONDITION <br> $V_{D D}$ <br> (V) | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1804ACD CDP1804ACE |  |  |
|  |  | MIN. | MAX. |  |
| DC Operating Voltage Range | - | 4 | 6.5 | V |
| Input Voltage Range | - | $V_{\text {ss }}$ | $V_{D D}$ |  |
| Minimum Instruction Time* ( $\mathrm{fcL}=5 \mathrm{MHz}$ ) | 5 | 3.2 | - | $\mu \mathrm{s}$ |
| Maximum DMA Transfer Rate | 5 | - | 0.625 | Mbytes/s |
| Maximum Clock Input Frequency, <br> Load Capacitance (CL) $=50 \mathrm{pF}$ | 5 | DC | 5 | MHz |
| Maximum External Counter/Timer Clock Input Frequency to $\overline{\mathrm{EF} 1}, \overline{\mathrm{EF} 2}$ | 5 | DC | 2 |  |

[^2]
## RCA CMOS LSI Products

## CDP1804AC

STATIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}$, Vod $\pm 5 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathbf{V o}_{0} \\ & \text { (V) } \end{aligned}$ | VIN <br> (V) | VDD <br> (V) | CDP1804ACD, CDP1804ACE |  |  |  |
|  |  | Min. |  |  | Typ.* | Max. |  |
| Quiescent Device Current | lod |  | - | 0, 5 | 5 | - | 50 | 200 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current (Except XTAL) | loL | 0.4 | 0,5 | 5 | 1.6 | 4 | - | mA |
| $\overline{\text { XTAL Output }}$ | loL | 0.4 | 5 | 5 | 0.2 | 0.4 | - |  |
| Output High Drive (Source) Current (Except XTAL) | Ior | 4.6 | 0,5 | 5 | -1.6 | -4 | - |  |
| $\overline{\text { XTAL }}$ | loh | 4.6 | 0 | 5 | -0.1 | -0.2 | - |  |
| Output Voltage Low-Level | $\mathrm{V}_{\mathrm{OL}}$ | - | 0,5 | 5 | - | 0 | 0.1 | V |
| Output Voltage High Level | $\mathrm{V}_{\text {OH }}$ | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage (BUS 0 - BUS 7, $\overline{\text { EMS }} / \overline{\mathrm{ME}}$ ) | $V_{1 L}$ | 0.5, 4.5 | - | 5 | - | - | 1.5 |  |
| Input High Voltage (BUS $0-\mathrm{BUS} 7, \overline{\mathrm{EMS}} / \overline{\mathrm{ME}}$ ) | $\mathrm{V}_{\text {IH }}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Schmitt Trigger Input Voltage <br> (Except BUS 0 - BUS 7, $\overline{E M S} / \overline{M E}$ ) <br> Positive Trigger Threshold <br> Negative Trigger Threshold Hysteresis | $V_{p}$ | 0.5, 4.5 | - | 5 | 2.2 | 2.9 | 3.6 |  |
|  | $V_{N}$ |  |  |  | 0.9 | 1.9 | 2.8 |  |
|  | $\mathrm{V}_{\mathrm{H}}$ |  |  |  | 0.3 | 0.9 | 1.6 |  |
| Input Leakage Current | lin | - | 0.5 | 5 | - | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | lout | 0,5 | 0,5 | 5 | - | $\pm 0.2$ | $\pm 5$ |  |
| Input Capacitance | $\mathrm{Cin}^{\text {IN }}$ | - | - | - | - | 5 | 7.5 | pF |
| Output Capacitance | Cout | - | - | - | - | 10 | 15 |  |
| Total Power Dissipation ( $\mathrm{f}=5 \mathrm{MHz}$ ) Idle "00" at M(0000), CL $=50 \mathrm{pF}$ |  | - | - | 5 | - | 1.5 | 3 | mW |
| Minimum Data Retention Voltage | $V_{\text {DR }}$ | $V_{D D}=V_{D R}$ |  |  | - | 2 | 2.4 | V |
| Data Retention Current | Ior | $V_{D D}=2.4$ |  |  | - | 25 | 100 | $\mu \mathrm{A}$ |

${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handiling

All inputs and outputs of RCA CMOS devices have a network for eledtrostatic protection during handling.
Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling
and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VoD - Vss to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

> Output Short Circults

Shorting of outputs to Vod, Vcc, or Vss may damage CMOS devices by exceeding the maximum device dissipation.


Fig. 2 - Bldck diagram for CDP1804AC.

## Enhanced 1804AC Operation

## ROM/RAM

The 2K-byte ROM is mask-programmable and mask-selectable in any 2 K block of the available 64 K address space in the RUN (ROM/RAM) mode. (The procedure is detailed in the Mask-Programming section at the end of the data sheet.)
The 64-byte RAM is mask-selectable in any 64-byte block of memory in the RUN (ROM/RAM) mode. It may also be externally selected via the ME input in the RUN (RAM only) mode.
The $\overline{E M S} / \overline{M E}$ pin serves a dual function. In the RUN (ROM/RAM) mode, EMS acts as an active low output to indicate when the internal ROM or RAM is not selected. This provides a convenient chip-select signal for any optional expansion memory devices and a stable-address latch signal. In the RUN (RAM only) mode, ME acts as an active low input and is used to select the internal RAM, which is not mask-selected in this mode. Decoding is performed externally and the RAM may reside in any 64-byte block.

## Timing

Timing for the CDP1804AC is the same as the CDP1802 microprocessor series, with the following exceptions:

- 4.5 clock cycles are provided for memory access instead of 5 .
- Q changes $1 / 2$ clock cycle earlier during the SEQ and REQ instructions.
- Flag lines (EF1-EF4) are sampled at the end of the SO cycle instead of at the beginning of the S1 cycle.
- Pause can only occur on the low-to-high transition of either TPA or TPB, instead of any negative clock transition.


## Speclal Features

Schmitt triggers are provided on all control inputs, except EMS/ $/ \overrightarrow{M E}$, for maximum immunity from noise and slow signal transitions. A Schmitt trigger in the oscillator section allows operation with an RC or crystal.
The CDP1802 series LOAD mode is not retained. This mode (WAIT, CLEAR $=0$ ) is the RUN (ROM/RAM) mode on the CDP1804AC.
A low power mode is provided, which is initiated via the IDLE instruction. In this mode all external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD is set to a logic " 1 ", and the data bus floats. The IDLE mode is exited by a DMA or INT condition. The INT includes both external interrupts and interrupts generated by the timer /counter. The only restrictions are that the Timer mode, which uses the TPA $\div 32$ clock source, and the underfiow condition at the Pulse Width Measurement modes are not available to exit the IDLE mode.

## CDP1804AC

TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES


NOTE FOR RUN (RAM ONLY) MODE:
WE HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE
BEGINNING OF CLOCK 70 FOR A MEMORY READ OPERATION. RAM DATA
WILL APPEAR ON THE DATA BUS DURING THE TIME WE IS ACTIVE. THE TIME
SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS
PERFORMED ON INTERNAL RAM DATA. TO ALLOW DATA ENOUGH TIME TO
GELATCHED INTO AN EXTERNAL DEVICE, THE INTERNAL RAM IS
OF ME.
NOTE FOR RUN (ROM/RAM) MODE:
INTERNAL MEMORY DATA WILL APPEAR ON THE DATA BUS AFTER CLOCK PULSE 31 .

Fig. 3 - Internal memory operation timing waveforms for CDP1804AC.

*FOR RUN (ROM/RAM) MODE ONLY.
NOTE: FOR THE RUN (RAM ONLY) MODE ME MUST BE HIGH DURING EXTERNAL MEMORY ACCESSES.

92Cs-34984
Fig. 4 - External memory operation timing waveforms for CDP1804AC.

## SIGNAL DESCRIPTIONS

## BUS 0 to BUS 7 (Data Bus):

8 -bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

## N0 to N2 (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device
selection codes to the I/O devices. The $\mathbf{N}$ bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal:

$$
\begin{array}{ll}
\overline{M R D}=V_{D D}: & \text { Data from I/O to CPU and Memory } \\
\overline{M R D}=V_{\text {ss }}: & \text { Data from Memory to I/O }
\end{array}
$$

## SIGNAL DESCRIPTIONS (Cont'd)

## EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every SO cycle. One additional use for EF1 and EF2 is event counting and pulse-width measurement in conjunction with the Timer/Counter.

## INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests) <br> These inputs are sampled by the CDP1804AC during TPB.

Interrupt Action: X and P are stored in T after executing current instruction; designator $X$ is set to 2 ; designator $P$ is set to 1 ; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).
DMA Action: Finish executing current instruction; $R(0)$ points to memory area for data transfer; data is loaded into or read out of memory; and increment $R(0)$.
Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT.

## SCO, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

| State Type | State Code Lines |  |
| :--- | :---: | :---: |
|  | SC1 | SC0 |
| S0 (Fetch) | L | L |
| S1 (Execute) | L | H |
| S2 (DMA) | H | L |
| S3 (Interrupt) | H | H |

$\mathrm{H}=\mathrm{V}_{\mathrm{DD}}, \mathrm{L}=\mathrm{V}_{\mathrm{ss}}$.

## TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the 16 -bit memory address.

## MAO to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16 -bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16 -bit address appears on the address lines $1 / 2$ clock after the termination of TPA.

## MWR (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

## MRD (Read Level):

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an $1 / \mathrm{O}$ instruction.

## Q:

Single bit output from the CPU which can be set or reset, between the trailing edge of TPA and the leading edge of TPB, under program control. The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the $Q$ line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

## CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at $\mathrm{V}_{D D}=5 \mathrm{~V}$. The clock is counted down internally to 8 clock pulses per machine cycle:

## $\overline{X T A L}:$

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

## $\overline{\text { WAIT, }}$ CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

| $\overline{\text { CLEAR }}$ | $\overline{\text { WAIT }}$ | MODE |
| :---: | :---: | :---: |
| L | L | RUN (ROM/RAM) |
| L | $H$ | RESET |
| $H$ | L | PAUSE |
| $H$ | $H$ | RUN (RAM ONLY) |

## $\overline{M E}$ (Memory Enable) RUN (RAM ONLY) Mode

This active low signal line is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that $\overline{M E}$ is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA OUT cycle), ME should be wide enough to provide enough time for valid data to be latched.
In the RUN (RAM ONLY) mode the internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

## EMS (External Memory Select) RUN (ROM/RAM) Miode

This signal line is used for external memory expansion. It is low when external memory is being addressed and high at all other times. It is initiated 1.5 clock periods after TPA (at which time all addresses are stable) and terminates at the end of the cycle. Use of EMS for memory selection allows 3.5 clock cycles for data access.

Vod, Vss, (Power Levels):
$V_{s s}$ is the most negative supply voltage terminal and is normally connected to ground. Vod is the positive supply voltage terminal. All outputs swing from $V_{s s}$ to $V_{\text {Do }}$. The recommended input voltage swing is from $V_{s s}$ to $V_{D D}$.

## ARCHITECTURE

Fig. 2 shows a block diagram of the CDP1804AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array ( R ) are designated (selected) by a 4 -bit binary code from one of the 4-bit registers labeled N, P, and $X$. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
2. the $D$ register (either of the two bytes can be gated to $D$ )
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.
The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.

Most instructions consist of two 8 -clock-pulse machine cycles. The first cycle is the fetch cycle, and the second -and more if necessary - are execute cycles. During the fetch cycle the four bits in the $P$ designator select one of the 16 registers $R(P)$ as the current program counter. The selected register $R(P)$ contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higherorder 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the $\mathbf{N}$ register. The content of the program counter is automatically incremented by one so that $R(P)$ is now "pointing" to the next byte in the memory.
The $X$ designator selects one of the 16 registers $R(X)$ to "point" to the memory for an operand (or data) in certain ALU or I/O operations.
The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in $R$ to be acted upon during register operations
2. indicate to the I/O devices a command code or device-selection code for peripherals
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation réquired in a class of miscellaneous instructions
4. indicate the value to be loaded into $P$ to designate a new register to be used as the program counter $R(P)$
5. indicate the value to be loaded into $X$ to designate a new register to be used as data pointer $R(X)$.
The registers in $R$ can be assigned by a programmer in three different ways as prognam counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

## Program Counters

Any register can be the main program counter; the address of the selected register is held in the $P$ designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the $P$ register can be changed to effect a "call" to subroutine. When interrupts are being serviced, register $R(1)$ is used as the program
counter for the user's interrupt servicing routine. After reset, and during a DMA operation, $\mathrm{R}(0)$ is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

## Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e., $\mathrm{R}(\mathrm{X})$ ) points to memory for the following instructions (see Table I):

1. ALU operations
2. output instructions
3. input instructions
4. register $\longrightarrow \rightarrow$ memory transfer
5. interrupt and subroutine handling.

The register designated by N (i.e., $\mathrm{R}(\mathrm{N})$ ) points to memory for the "load D from memory" instructions 0 N and 4 N and the "Store D" instruction 5N. The register designated by P (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".
Another important use of R as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register $R(0)$ is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the $R(0)$ register. At the end of the transfer, $R(0)$ is incremented by one so that the processor is ready to act upon the next DMAA byte transfer request. This feature in the CDP1804AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

## Data Registers

When registers in $R$ are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSXD, and RNX instructions also allow loading, storing, and exchanging the full 16 -bit contents of the R registers. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16bit $R$ register without affecting the $D$ register.

## The Q Flip-Flop

An internal flip-flop, $Q$, can be set or reset by instruction and can be sensed by conditional branch instructions. It can also be driven by the output of the timer/counter. The output of $Q$ is also available as a microprocessor output.

## ARCHITECTURE (Cont'd)

Register Summary

| D | 8 Bits | Data Register (Accumulator) |
| :---: | :---: | :--- |
| DF | 1 Bit | Data Flag (ALU Carry) |
| B | 8 Bits | Auxiliary Holding Register |
| R | 16 Bits | 1 of 16 Scratchpad Registers |
| P | 4 Bits | Designates which Register is <br> Program Counter |
| X | 4 Bits | Designates which Register is <br> Data Pointer |
| N | 4 Bits | Holds Low-Order Instr. Digit |
| I | 4 Bits | Holds High-Order Instr. Digit |
| T | 8 Bits | Holds old X, P after Interrupt <br> (X is high nibble) |
| Q | 1 Bit | Output Flip-Flop |
| CH | 8 Bits | Holds Counter Jam Value |
| MIE | 1 Bit | Master Interrupt Enable |
| CIE | 1 Bit | Counter Interrupt Enable |
| XIE | 1 Bit | External Interrupt Enable |
| CIL | 1 Bit | Counter Interrupt Latch |

## Interrupt Servicing

Register $R(1)$ is always used as the program counter whenever interrupt servicing is initialized. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the $X$ and $P$ registers are stored in the temporary register $T$, and $X$ and $P$ are set to new values; hex digit 2 in $X$ and hex digit 1 in $P$. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by $R(X)$ or the contents of $T, D$, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of X and P with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

## Interrupt Generation and Arbitration (See Fig. 5)

Interrupt requests can be generated from the following sources:

1. Externally through the interrupt input (Request not latched)
2. Internally due to timer/counter response (Request is latched)
a. On the transition from count ( 01$)_{16}$ to its next value (counter underfiow)
b. On the transition of EF1 in pulse measurement mode 1
c. On the transition of EF2 in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt request, and the Counter Interrupt Enable flip-flop must be set to service an internal timer/counter interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.
Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.
Interrupt requests can also be polled if automatic interrupt service is not desired (MIE=0). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a L.DC instruction with the Counter stopped:


Fig. 5 - Interrupt logic-control diagram for CDP1804AC.

## ARCHITECTURE (Cont'd)

## Timer/Counter and Controls (see Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo $\mathbf{N}$ type), and a conditional divide-by- 32 prescaler. After counting down to (01) 10 the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to ( 00$)_{18}$ a full 256 counts will occur.
During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register $(\mathrm{CH})$ are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. After counting down to (01) 10 the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.
The timer/counter has the following five programmable modes:

1. Event Counter 1: Input to counter is connected to the EF1 terminal. The high-to-low transition decrements the counter.
2. Event Counter 2: Input to counter is connected to the EF2 terminal. The high-to-low transition decrements the counter.
3. Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by-32 prescaler is reset when the counter is in a mode other than the Timer mode or stopped by a STPC.
4. Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of TPA
decrements the counter if the input signal at EFT terminal (gate input) is low. On the transition of EFT to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.
5. Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except EF2 is used as the gate input.

The modes can be changed without affecting the stored count.
Those modes which use $\overline{E F 1}$ and $\overline{E F 2}$ terminals as inputs do not exclude testing these flags for branch instructions.
The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2.
In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in the other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.
The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle $Q$ condition is cleared by an LDC with the timer/counter stopped; system Reset, or a BCl with $\mathrm{Cl}=1$.


Fig. 6 - Timer/Counter diagram for CDP1804AC.

## ARCHITECTURE (Cont'd)

## On-Board Clock (see Fig. 7 and 8)

Clock circuits may use either an external crystal or an RC network.
The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (1 megohm typ.).
Frequency trimming capacitors may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565. Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 7. The frequency is approximately $1 / \mathrm{RC}$ (see Fig. 8).


Fig. 7-RC network for oscillator.


Fig. 8 - Nominal component values as a function of frequency for the RC oscillator.

CONTROL MODES

| CLEAR | $\overline{\text { WAIT }}$ | MODE |
| :---: | :---: | :---: |
| L | L | RUN (ROM/RAM) |
| L | H | RESET |
| $H$ | L | PAUSE |
| $H$ | $H$ | RUN (RAM ONLY) |

The function of the modes are defined as follows:

## RESET

Registers I, N, Q, counter prescaler, and Counter Interrupt Latch are reset. XIE and CIE are set and O's (Vss) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The state of the timer/counter is unaffected by the RESET operation.
The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in $S 1, X, P \rightarrow T$, and then registers $X, P, R(0)$ are reset, and MIE is set. Interrupt and DMA servicing suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction followed by 00 at memory locations 0000 and 0001, may be used to reset MIE, so as to preclude interrupts until ready for them. Power-up reset/run (ROM /RAM) can be realized by connecting an RC network to WAIT (See Fig. 9).


Fig. 9 - Reset/Run (ROM/RAM) diagram.

PAUSE
Stops the internal CPU timing generator, freezing the state of the processor. Pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB.
The oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 10).
If Pause is entered while in the event counter mode, the appropriate Flag transitions will continue to decrement the counter.

TPA PAUSE TIMING


## CDP1804AC

## ARCHITECTURE (Cont'd)

## CONTROL MODES (Cont'd)



PaUSE (IN CLOCK Waveform) While represented here as one clock CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 10 - Pause mode timing waveforms.

## RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (see Fig. 9). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (SO) from location 0000 in memory.

## SCHMITT TRIGGER INPUTS

All inputs except BUS O-BUS 7 and $\overline{M E}$ contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (see Fig. 9) and the CLOCK input (see Fig. 7).

## STATE TRANSITIONS

The CDP1804AC state transitions are shown in Fig. 11. Each machine cyole requires the same period of time, 8
clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses.


Fig. 11 - State transition diagram.

## instruction set

The CDP1804AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.
In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0 .
$R(W)$ : Register designated by $W$, where
$W=N$ or $X$, or $P$
$R(W) .0$ : Lower-order byte of $R(W)$
R(W).1: Higher-order byte of R(W)
Operation Notation

$$
M(R(N)) \rightarrow D ; R(N)+1 \rightarrow R(N)
$$

This notation means: The memory byte pointed to by $R(N)$ is loaded into $D$, and $R(N)$ is incremented by 1 .

TABLE I - INSTRUCTION SUMMARY (For Notes, see also page 17)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| MEMORY REFERENCE |  |  |  |  |
| LOAD IMMEDIATE | 2 | LDI | F8 | $M(R(P)) \rightarrow D ; R(P)+1 \rightarrow R(P)$ |
| REGISTER LOAD IMMEDIATE | 5 | RLDI | 68CN* | $\begin{gathered} M(R(P)) \rightarrow R(N) .1 ; M(R(P))+1 \rightarrow \\ R(N) .0 ; R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LOAD VIA N | 2 | LDN | ON | $M(R(N)) \rightarrow D ;$ FOR N NOT 0 |
| LOAD ADVANCE | 2 | LDA | 4 N | $M(R(N)) \rightarrow D ; R(N)+1 \rightarrow R(N)$ |
| LOAD VIA X | 2 | LDX | FO | $M(R(X)) \rightarrow D$ |
| LOAD VIA X AND ADVANCE | 2 | LDXA | 72 | $M(R(X)) \rightarrow D ; R(X)+1 \rightarrow R(X)$ |
| REGISTER LOAD VIA X AND ADVANCE | 5 | RLXA | 686N* | $\begin{gathered} M(R(X)) \rightarrow R(N) .1 ; M(R(X)+1) \rightarrow \\ R(N) .0 ; R(X))+2 \rightarrow R(X) \end{gathered}$ |
| STORE VIA N | 2 | STR | 5N | $D \rightarrow M(R N)$ ) |
| STORE VIA X AND DECREMENT | 2 | STXD | 73 | $D \rightarrow M(R(X)) ; R(X)-1 \rightarrow R(X)$ |
| REGISTER STORE VIA X AND DECREMENT | 5 | RSXD | 68AN ${ }^{\text {- }}$ | $\begin{aligned} & R(N) .0 \rightarrow M(R(X)) ; R(N) .1 \rightarrow \\ & M(R(X)-1) ; R(X)-2 \rightarrow R(X) \end{aligned}$ |
| REGISTER OPERATIONS |  |  |  |  |
| INCREMENT REG N | 2 | INC | 1 N | $R(N)+1 \rightarrow R(N)$ |
| DECREMENT REG N | 2 | DEC | 2N | $R(N)-1 \rightarrow R(N)$ |
| DECREMENT REG N AND LONG | 5 | DBNZ | 682N | $R(N)-1 \rightarrow R(N) ; ~ I F ~ R(N) ~ N O T ~ 0, ~$ |
| BRANCH IF NOT EQUAL 0 |  |  |  | $\begin{gathered} M(R(P)) \rightarrow R(P) .1, M(R(P)+1) \rightarrow \\ R(P) .0, \operatorname{ELSE} R(P)+2 \rightarrow R(P) \end{gathered}$ |
| INCREMENT REG $X$ | 2 | IRX | 60 | $R(X)+1 \rightarrow R(X)$ |
| GET LOW REG N | 2 | GLO | 8 N | $\mathrm{R}(\mathrm{N}) .0 \rightarrow \mathrm{D}$ |
| PUT LOW REG N | 2 | PLO | AN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .0$ |
| GET HIGH REG $N$ | 2 | GHI | 9 N | $\mathrm{R}(\mathrm{N}) .1 \rightarrow \mathrm{D}$ |
| PUT HIGH REG $N$ | 2 | PHI | BN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .1$ |
| REGISTER N TO REGISTER $\times$ COPY | 4 | RNX | 68BN* | $R(N) \rightarrow R(X)$ |
| LOGIC OPERATIONS (Note 5) |  |  |  |  |
| OR | 2 | OR | F1 | M (R(X)) OR D $\rightarrow$ D |
| OR IMMEDIATE | 2 | ORI | F9 | $\begin{gathered} M(R(P)) O R D \rightarrow D ; \\ R(P)+1 \rightarrow R(P) \end{gathered}$ |
| EXCLUSIVE OR | 2 | XOR | F3 | $M(R(X))$ XOR $D \rightarrow D$ |
| EXCLUSIVE OR IMMEDIATE | 2 | XRI | FB | $\begin{gathered} M(R(P)) \text { XOR } D \rightarrow D ; \\ R(P)+1 \rightarrow R(P) \end{gathered}$ |
| AND | 2 | AND | F2 | $M(R(X))$ AND $D \rightarrow D$ |
| AND IMMEDIATE | 2 | ANI | FA | $\begin{gathered} M(R(P)) \text { AND D } \rightarrow D ; \\ R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHIFT RIGHT | 2 | SHR | F6 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, $0 \rightarrow M S B(D)$ |
| SHIFT RIGHT WITH CARRY | 2 | SHRC | 764 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, |
| RING SHIFT RIGHT | 2 | RSHR |  | DF $\rightarrow$ MSB(D) |
| SHIFT LEFT | 2 | SHL | FE | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, $0 \rightarrow$ LSB(D) |

-Previous contents of T register are destroyed during instruction execution.
-This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

## CDP1804AC

Table I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| LOGIC OPERATIONS (Note 5) (Cont'd) |  |  |  |  |
| SHIFT LEFT WITH CARRY RING SHIFT LEFT | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\left.\begin{array}{l}\text { SHLC } \\ \text { RSHL }\end{array}\right\}$ | 7E® | $\begin{gathered} \hline \text { SHIFT D LEFT, MSB(D) } \rightarrow \text { DF, } \\ \text { DF } \rightarrow \text { LSB(D) } \end{gathered}$ |
| ARITHMETIC OPERATIONS (Note 5) |  |  |  |  |
| ADD | 2 | ADD | F4 | $M(R(X))+D \rightarrow D F, D$ |
| DECIMAL ADD | 4 | DADD | ¢8F4 | $\begin{aligned} & M(R(X))+D \rightarrow D F, D \\ & D E C I M A L \text { ADJUST } \rightarrow D F, D \end{aligned}$ |
| ADD IMMEDIATE | 2 | ADI | FC | $M(R(P))+D \rightarrow D F, D ; R(P)+1 \rightarrow R(P)$ |
| DECIMAL ADD IMMEDIATE | 4 | DADI | 68FC | $\begin{aligned} & M(R(P))+D \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L \text { ADJUST } \rightarrow D F, D \end{aligned}$ |
| ADD WITH CARRY | 2 | ADC | 74 | $M(R(X))+D+D F \div D F, D$ |
| DECIMAL ADD WITH CARRY | 4 | DADC | 6874 | $M(R(X))+D+D F \rightarrow D F, D$ DECIMAL ADJUST $\rightarrow$ DF, D |
| ADD WITH CARRY, IMMEDIATE | 2 | ADCI | 7 C | $\begin{aligned} & M(R(P))+D+D F-D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| DECIMAL ADD WITH CARRY, IMMEDIATE | 4 | DACI | 687C | $\begin{aligned} & M(R(P))+D+D F \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L A D J U S T \rightarrow D F, D \end{aligned}$ |
| SUBTRACT D | 2 | SD | F5 | $\mathrm{M}(\mathrm{R}(\mathrm{X})$ )-D $-\mathrm{DF}, \mathrm{D}$ |
| SUBTRACT D IMMEDIATE | 2 | SDI | FD | $\begin{aligned} & M(R(P))-D \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT D WITH BORROW | 2 | SDB | 75 | $M(R(X))-D-(N O T D F) \rightarrow D F, D$ |
| SUBTRACT D WITH BORROW, IMMEDIATE | 2 | SDBI | 7 D | $\begin{aligned} & M(R(P))-D-(N O T D F) \rightarrow D F, D ; \\ & R(P)+1-R(P) \end{aligned}$ |
| SUBTRACT MEMORY | 2 | SM | F7 | $D-M(R(X)) \rightarrow D F, D$ |
| DECIMAL SUBTRACT MEMORY | 4 | DSM | $68 \mathrm{F7}$ | $\begin{aligned} & D-M(R(X)) \rightarrow D F, D \\ & \text { DECIMAL ADJUST-DF, D } \end{aligned}$ |
| SUBTRACT MEMORY IMMEDIATE | 2 | SMI | FF | $\begin{aligned} & D-M(R(P)) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| DECIMAL SUBTRACT MEMORY, IMMEDIATE | 4 | DSMI | 68FF | $\begin{aligned} & D-M(R(P)) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L \text { ADJUST }-D F, D \end{aligned}$ |
| SUBTRACT MEMORY WITH BORROW | 2 | SMB | 77 | D-M $(R(X))-(N O T$ DF)-DF, D |
| DECIMAL SUBTRACT MEMORY WITH BORROW | 4 | DSMB | 6877 | $D-M(R(X))-(N O T D F) \rightarrow D F, D$ DECIMAL ADJUST $\rightarrow$ DF, D |
| SUBTRACT MEMORY WITH BORROW, IMMEDIATE | 2 | SMBI | 7F | $\begin{aligned} & D-M(R(P))-(N O T D F) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| DECIMAL SUBTRACT MEMORY WITH BORROW, IMMEDIATE | 4 | DSBI | 687 F | $\begin{aligned} & D-M(R(P))-(N O T D F) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L A D J U S T \rightarrow D F, D \end{aligned}$ |
| BRANCH INSTRUCTIONS - SHORT BRANCH |  |  |  |  |
| SHORT BRANCH | 2 | BR | 30 | $M(R(P)) \rightarrow R(P) .0$ |
| NO SHORT BRANCH (SEE SKP) | 2 | NBR | 384 | $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF D $=0$ | 2 | BZ | 32 | $\begin{gathered} \text { IF } D=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF D NOT 0 | 2 | BNZ | 3A | $\begin{aligned} & \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |

[^3]Table I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| BRANCH INSTRUCTIONS - SHORT BRANCH (Cont'd) |  |  |  |  |
| SHORT BRANCH IF DF $=1$ | 2 | BDF 7 | 334 | IF DF $=1, M(R(P)) \rightarrow R(P) .0$ |
| SHORT BRANCH IF POS OR ZERO | 2 | BPZ $\}$ |  | ELSE $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF EQUAL OR GREATER |  | BGE |  |  |
| SHORT BRANCH IF DF $=0$ | 2 | BNF 7 | 3B4 | IF $\mathrm{D}=0, \mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{R}(\mathrm{P}) .0$ |
| SHORT BRANCH IF MINUS | 2 | BM $\}$ |  | ELSE R(P) $+1 \rightarrow R(P)$ |
| SHORT BRANCH IF LESS | 2 | BL |  |  |
| SHORT BRANCH IF Q $=1$ | 2 | BQ | 31 | $\begin{gathered} \text { IF } Q=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF Q $=0$ | 2 | BNQ | 39 | $\begin{gathered} \text { IF Q }=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF1 $=1$ $\left(E F 1=V_{s s}\right)$ | 2 | B1 | 34 | $\begin{gathered} \text { IF EF1 }=1, M(R(P))-R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF1 $=0$ <br> (EF1 = Voo) | 2 | BN1 | 3 C | $\begin{aligned} & \text { IF EF1 }=0, M(R(P))-R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF2 $=1$ $\left(E F 2=V_{s s}\right)$ | 2 | B2 | 35 | $\begin{gathered} \text { IF EF2 }=1, M(R(P))-R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF2 $=0$ $\left(E F 2=V_{D D}\right)$ | 2 | BN 2 | 3D | $\begin{gathered} \text { IF EF2 }=0, M(R(P))-R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF3 $=1$ $\left.E F 3=V_{s s}\right)$ | 2 | B3 | 36 | $\begin{gathered} \text { IF EF3 }=1, M(R(P)) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF3 $=0$ $E F 3=V_{D D}$ ) | 2 | BN3 | 3E | $\begin{gathered} \text { IF EF3 }=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF4 $=1$ $\left.\mathrm{EF} 4=\mathrm{V}_{\mathrm{ss}}\right)$ | 2 | B4 | 37 | $\begin{gathered} \text { IF EF4 }=1, M(R(P)) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF4 $=0$ $\left(E F 4=V_{D D}\right)$ | 2 | BN4 | 3F | $\begin{aligned} & \text { IF EF4 }=0, M(R(P)) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH ON COUNTER INTERRUPT | 3 | BCI | 683E* | $\begin{aligned} & \text { IF } C I=1, M(R(P)) \rightarrow R(P) .0 ; 0 \rightarrow C I \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH ON EXTERNAL INTERRUPT | 3 | BXI | 683F | $\begin{gathered} \text { IF } X I=1, M(R(P))-R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| BRANCH INSTRUCTIONS - LONG BRANCH |  |  |  |  |
| LONG BRANCH | 3 | LBR | C0 | $M(R(P)) \rightarrow R(P) .1, M(R(P)+1) \rightarrow R(P) .0$ |
| NO LONG BRANCH (SEE LSKP) | 3 | NLBR | C84 | $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF D $=0$ | 3 | LBZ | C2 | $\begin{aligned} & \text { IF } D=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF D NOT 0 | 3 | LBNZ | CA | $\begin{aligned} & \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF DF $=1$ | 3 | LBDF | C3 | $\begin{aligned} & \text { IF } D F=1, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF DF $=0$ | 3 | LBNF | CB | $\begin{aligned} & \text { IF } D F=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF Q $=1$ | 3 | LBQ | C1 | $\begin{aligned} & \text { IF } Q=1, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF Q $=0$ | 3 | LBNQ | C9 | $\begin{aligned} & \text { IF } Q=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & \quad E L S E R(P)+2 \rightarrow R(P) \\ & \hline \end{aligned}$ |

This instruction is associated with more than one mnemonic Each mnemon

- ETQ cleared by LDC, reset of CPU, or $\mathrm{BCI} \cdot(\mathrm{CI}=1) . \quad \mathrm{CI}=$ Counter Interrypt, XI = External Interrupt.


## CDP1804AC

Table I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | No. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| SKIP INSTRUCTIONS |  |  |  |  |
| SHORT SKIP (SEE NBR) | 2 | SKP | $38^{\text {¹}}$ | R(P) $+1 \rightarrow R(P)$ |
| LONG SKIP (SEE NLBR) | 3 | LSKP | C8 ${ }^{\text {a }}$ | $R(P)+\rightarrow R(P)$ |
| LONG SKIP IF D $=0$ | 3 | LSZ | CE | IF D $=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF D NOT 0 | 3 | LSNZ | C6 | $\begin{aligned} & \text { IF D NOT O, } R(P)+2 \rightarrow R(P) \\ & \text { ELSE CONTINUE } \end{aligned}$ |
| LONG SKIP IF DF $=1$ | 3 | LSDF | CF | IF $D F=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF DF $=0$ | 3 | LSNF | C7 | IF $D F=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF Q $=1$ | 3 | LSQ | CD | $\begin{gathered} I F Q=1, R(P)+2 \rightarrow R(P) \\ E L S E \text { CONTINUE } \end{gathered}$ |
| LONG SKIP IF Q $=0$ | 3 | LSNQ | C5 | $\begin{aligned} & I F Q=0, R(P)+2-R(P) \\ & E L S E C O N T I N U E \end{aligned}$ |
| LONG SKIP IF IE = 1 | 3 | LSIE | cc | $\mathrm{IF} I \mathrm{E}=1, \mathrm{R}(\mathrm{P})+2 \rightarrow \mathrm{R}(\mathrm{P})$ ELSE CONTINUE |
| CONTROL INSTRUCTIONS |  |  |  |  |
| IDLE | 2 | IDL | 00* | STOP ON TPB; WAIT FOR DMA OR INTERRUPT; BUS FLOATS |
| No operation | 3 | NOP | C4 | continue |
| SET P | 2 | SEP | DN | $\mathrm{N} \rightarrow \mathrm{P}$ |
| SET $X$ | 2 | SEX | EN | $\mathrm{N}-\mathrm{X}$ |
| SET Q | 2 | SEQ | 78 | $1 \rightarrow 0$ |
| RESET Q | 2 | REQ | 7A | $0 \rightarrow 0$ |
| PUSH X, P TO STACK | 2 | MARK | 79 | $\begin{aligned} & (X, P) \rightarrow T ;(X, P) \rightarrow M(R(2)) \\ & \text { THEN } P \rightarrow X ; R(2) \rightarrow 1 \rightarrow R(2) \end{aligned}$ |
| TIMER/COUNTER INSTRUCTIONS |  |  |  |  |
| LoAd Counter | 3 | LDC | $6806{ }^{\circ}$ | D $\rightarrow$ COUNTER; $0 \rightarrow$ CI; (IF COUNTER IS STOPPED) |
| GET COUNTER | 3 | GEC | 6808 | COUNTER-D |
| STOP COUNTER | 3 | STPC | 6800 | STOP COUNTER CLOCK; $0 \rightarrow \div 32$ PRESCALER |
| DECREMENT TIMER/COUNTER | 3 | DTC | 6801 | COUNTER-1-COUNTER |
| SET TIMER MODE AND START | 3 | STM | 6807 | TPA $\div 32 \rightarrow$ COUNTER CLOCK |
| SET COUNTER MODE 1 AND START | 3 | SCM1 | 6805 | EF1-COUNTER CLOCK |
| SET COUNTER MODE 2 AND START | 3 | SCM2 | 6803 | EF2-COUNTER CLOCK |
| SET PULSE WIDTH MODE 1 AND START | 3 | SPM1 | 6804 | TPA.EF1-COUNTER CLOCK; EF1 $\&$ STOPS COUNT |
| SET PULSE WIDTH MODE 2 AND START | 3 | SPM2 | 6802 | TPA.EF2 $\rightarrow$ COUNTER CLOCK; EF2 $\&$ STOPS COUNT |
| enable toggle Q | 3 | ETQ | $680{ }^{\circ}$ | IF COUNTER $=01 \cdot$ NEXT COUNTER CLOCK $\begin{aligned} \text { or } & \overline{\mathrm{Q}} \rightarrow \mathrm{Q}\end{aligned}$ |

- This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.
\#An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, $\overline{M R D}$ is set to a logic ' 1 ' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and then normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE must be enabled.)
- ETQ cleared by LDC, reset of CPU or $\mathrm{BCI} \cdot(\mathrm{CI}=1)$.
$\mathrm{Cl}=$ Counter Interrupt, $\mathrm{XI}=$ External Interrupt.

Table I - INSTRUCTION SUMMARY (Cont'd)

\begin{tabular}{|c|c|c|c|c|}
\hline INSTRUCTION \& NO. OF MACHINE CYCLES \& MNEMONIC \& \[
\begin{aligned}
\& \text { OP } \\
\& \text { CODE }
\end{aligned}
\] \& OPERATION \\
\hline \multicolumn{5}{|l|}{INTERRUPT CONTROL} \\
\hline \begin{tabular}{l}
EXTERNAL INTERRUPT ENABLE EXTERNAL INTERRUPT DISABLE COUNTER INTERRUPT ENABLE COUNTER INTERRUPT DISABLE RETURN \\
DISABLE
```
SAVE
SAVE T, D, DF
```
\end{tabular} \& \[
\begin{aligned}
\& 3 \\
\& 3 \\
\& 3 \\
\& 3 \\
\& 2 \\
\& 2 \\
\& 2 \\
\& 2 \\
\& 6
\end{aligned}
\] \& \begin{tabular}{l}
XIE \\
XID \\
CIE \\
CID \\
RET \\
DIS \\
SAV \\
DSAV
\end{tabular} \& \[
\begin{gathered}
\text { 680A } \\
680 \mathrm{~B} \\
680 \mathrm{C} \\
680 \mathrm{D} \\
70 \\
71 \\
78 \\
6876
\end{gathered}
\] \& \[
\begin{aligned}
\& 1 \rightarrow X I E \\
\& 0 \rightarrow X I E \\
\& 1 \rightarrow C I E \\
\& 0 \rightarrow C I E \\
\& M(R(X)) \rightarrow X, P ; \\
\& R(X)+1 \rightarrow R(X) ; 1 \rightarrow M I E \\
\& M(R(X) \rightarrow X, P ; \\
\& R(X)+1 \rightarrow R(X) ; 0 \rightarrow M I E \\
\& T \rightarrow M(R(X)) \\
\& R(X)-1 \rightarrow R(X), T \rightarrow M(R(X)), \\
\& R(X)-1 \rightarrow R(X), D \rightarrow M(R(X)), \\
\& R(X)-1 \rightarrow R(X), S H I F T D \\
\& R I G H T W \text { WITH CARRY, } D \rightarrow M(R(X))
\end{aligned}
\] \\
\hline \multicolumn{5}{|l|}{INPUT-OUTPUT BYTE TRANSFER} \\
\hline OUTPUT 1 OUTPUT 2 OUTPUT 3 OUTPUT 4 OUTPUT 5 OUTPUT 6 OUTPUT 7 INPUT 1 INPUT 2 INPUT 3 INPUT 4 INPUT 5 INPUT 6 INPUT 7 \& \begin{tabular}{l}
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2
\end{tabular} \& \begin{tabular}{l}
OUT 1 \\
OUT 2 \\
OUT 3 \\
OUT 4 \\
OUT 5 \\
OUT 6 \\
OUT 7 \\
INP 1 \\
INP 2 \\
INP 3 \\
INP 4 \\
INP 5 \\
INP 6 \\
INP 7
\end{tabular} \& 61
62
63
64
64
65
66
67
69
\(6 A\)
\(6 B\)
68
\(6 C\)
\(6 D\) \& ```
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 1
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 2
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 3
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES \(=4\)
\(M(R(X)) \rightarrow B \cup S ; R(X)+1 \rightarrow R(X)\);
N LINES = 5
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
\(N\) LINES \(=6\)
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 7
BUS \(\rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X}))\); BUS \(\rightarrow \mathrm{D}\);
N LINES = 1
BUS \(\rightarrow M(R(X)) ; B U S \rightarrow D ;\)
N LINES = 2
BUS \(\rightarrow M(R(X))\); BUS \(\rightarrow D\);
N LINES = 3
BUS \(\rightarrow\) M(R(X)); BUS \(\rightarrow\);
N LINES = 4
BUS \(\rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X}))\); BUS \(\rightarrow \mathrm{D}\);
N LINES = 5
BUS \(\rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X}))\); BUS \(\rightarrow \mathrm{D}\);
N LINES = 6
BUS \(\rightarrow M(R(X)) ; B U S \rightarrow D ;\)
N LINES = 7
``` \\
\hline \multicolumn{5}{|l|}{CALL AND RETURN} \\
\hline \begin{tabular}{l}
STANDARD CALL \\
STANDARD RETURN
\end{tabular} \& 10 \& \begin{tabular}{l}
SCAL \\
SRET
\end{tabular} \& 688 Na

689 N \& $$
\begin{aligned}
& R(N) .0 \rightarrow M(R(X)) ; \\
& R(N) .1 \rightarrow M(R(X)-1) ; \\
& R(X)-2 \rightarrow R(X) ; R(P) \rightarrow R(N) ; \\
& T H E N M(R(N)) \rightarrow R(P) .1 ; \\
& M(R(N)+1) \rightarrow R(P) .0 ; \\
& R(N)+2 \rightarrow R(N) \\
& R(N) \rightarrow R(P) ; M(R(X)+1) \rightarrow R(N) .1 ; \\
& M(R(X)+2) \rightarrow R(N) .0 ; \\
& R(X)+2 \rightarrow R(X)
\end{aligned}
$$ <br>

\hline
\end{tabular}

- Previous contents of $T$ register are destroyed during instruction execution.


## CDP1804AC

## NOTES FOR TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete ( 1 fetch +2 execute).
Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.
The long-branch instructions can:
a. Branch unconditionally
b. Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c. Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
d. Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching addresis bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.
If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).
2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.
The short branch instruction can:
a. Branch unconditionally
b. Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c. Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
d. Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e. Test the status ( 1 or 0 ) of the four EF flags
f. Effect an unconditional no branch
g. Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).
3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.
The Unconditional Short-Skip instruction takes 2 cycles to complete ( 1 fetch +1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.
The Long-Skip instructions take three cycles to complete ( 1 fetch +2 execute).

They can:
a. Skip unconditionally
b. Test for $D=0$ or $D \neq 0$
c. Test for $D F=0$ or $D F=1$
d. Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e. Test for MIE=1

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.
4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.
5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content of DF. The syntax '(NOT DF)' denotes the subtraction of the borrow.
Binary Operations:
After an ADD instruction -
$\mathrm{DF}=1$ denotes a carry has occurred. Result is greater than $\mathrm{FF}_{16}$.
$D F=0$ denotes a carry has not occurred.
After a SUBTRACT instruction -
$D F=1$ denotes no borrow. $D$ is a true positive number.
$\mathrm{DF}=0$ denotes a borrow. D is in two's complement form.
Binary Coded Decimal Operations:
After a BCD ADD instruction -
$D F=1$ denotes a carry has occurred. Result is greater than $9_{10}$.
$D F=0$ denotes a carry has not occurred.
After a BCD SUBTRACT instruction -
$D F=1$ denotes no borrow. $D$ is a true positive decimal number.

| (Example) | 99 | $D$ |
| :--- | ---: | :--- |
|  | $-\frac{88}{11}$ | ${ }^{M}(R(X))$ |
|  | $D$ |  |

$D F=0$ denotes a borrow. $D$ is in ten's complement form.
$\begin{array}{lrl}\text { (Example) } & 88 & D \\ & -99 & \mathrm{M}(\mathrm{R}(\mathrm{X})) \\ & 89 & \mathrm{D}=0\end{array}$
89 is the ten's complement of 11 , which is the correct answer (with a minus value denoted by $D F=0$ ).


Fig. 12 - Objective dynamic timing waveforms for CDP1804AC.

## CDP1804AC

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{CL}^{2}=50 \mathrm{pF}, \mathrm{VDD}=5 \mathrm{~V}, \pm 5 \%$.

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1804AC |  |  |
|  |  | Typ. ${ }^{\text {¢ }}$ | Max. |  |
| Propagation Delay Times: Clock to TPA, TPB |  |  |  | ns |
|  | $\mathrm{tPLH}^{\text {P }}$ t ${ }_{\text {PHL }}$ | 150 | 275 |  |
| Clock-to-Memory High-Address Byte | $\mathrm{t}_{\text {PLL }}, \mathrm{t}_{\text {PHL }}$ | 325 | 550 |  |
| Clock-to-Memory Low-Address Byte | $\mathrm{tPLL} \mathrm{t}_{\text {PHL }}$ | 275 | 450 |  |
| Clock to MRD | $\mathrm{tPLH} \mathrm{t}_{\text {PHL }}$ | 200 | 325 |  |
| Clock to MWR | $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | 150 | 275 |  |
| Clock to (CPU DATA to BUS) | $\mathrm{tPLH} \mathrm{t}_{\text {PHL }}$ | 375 | 625 |  |
| Clock to State Code | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | 225 | 400 |  |
| Clock to Q | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | 250 | 425 |  |
| Clock to N | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | 250 | 425 |  |
| Clock to Internal RAM Data to BUS | $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | 420 | 650 |  |
| Clock to EMS | $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | 275 | 450 |  |
| Minimum Set Up and Hold Times:- |  |  |  | ns |
| Data Bus Input Set-Up | tsu | -100 | 0 |  |
| Data Bus Input Hold | $\mathrm{t}_{\mathrm{H}}$ | 125 | S25 |  |
| $\overline{\text { DMA }}$ Set-Up | tsu | -75 | 0 |  |
| DMA Hold | $t_{H}$ | 100 | 175 |  |
| ME Set-Up | tsu | -25 | 0 |  |
| ME Hold | $t_{H}$ | 90 | 150 |  |
| Interrupt Set-Up | tsu | -100 | 0 |  |
| Interrupt Hold | $t_{H}$ | 100 | 175 |  |
| WAIT Set-Up | tsu | 20 | 50 |  |
| EF1-4 Set-Up | tsu | -125 | 0 |  |
| EF1-4 Hold | $t_{H}$ | 175 | 300 |  |
| Minimum Pulse Width Times: ${ }^{-\quad}$ CLEAR Pulse Width |  |  |  | ns |
|  | $t_{\text {wL }}$ | 100 | 175 |  |
| CLOCK Pulse Width | twL | 75 | 125 |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
- Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of $T(T=1 / f c l o c k)$ at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}, \pm 5 \%$.

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1804AC |  |  |
|  |  | Min. | Typ.* |  |
| High-Order Memory-Address Byte Set-Up to TPA Time | Tsu | 2T-275 | 2T-175 | ns |
| High-Order Memory-Address Byte Hold after TPA Time | $t_{H}$ | T/2-50 | T/2-15 |  |
| Low-Order Memory-Address Byte Hold after WR Time | $\mathrm{tH}_{H}$ | T+0 | T+100 |  |
| CPU Data to Bus Hold after WR Time | $\mathrm{t}_{\mathrm{H}}$ | T-200 | T-100 |  |
| Required Memory Access Time Address to Data | $t_{\text {Acc }}$ | 4.5T-400 | 4.5T-175 |  |

${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
table il. Conditions on data bus and memory address lines during all machine states

| STATE | 1 | $N$ | MNEMONIC | OPERATION | $\begin{aligned} & \text { DATA } \\ & \text { BUS } \end{aligned}$ | MEMORY ADDRESS | $\overline{\text { MRD }}$ | MWR | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | RESET |  |  | $0 \rightarrow Q, I, N, C O U N T E R$ PRESCALER, CIL; $1 \rightarrow$ CIE, XIE | 00 | UNDEFINED | 1 | 1 | 0 |
|  | INITIALIZE NOT PROGRAMMER ACCESSIBLE |  |  | $\begin{gathered} X, P \rightarrow T \text { THEN } \\ 0 \rightarrow X, P ; 1 \rightarrow M I E, 0000 \rightarrow R 0 \end{gathered}$ | 004 | UNDEFINED | 1 | 1 | 0 |
| So |  | FETCH |  | MRP $\rightarrow 1, \mathrm{~N} ; \mathrm{RP}+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| S1 | 0 | 0 | IDL | STOP AT TPB <br> WAIT FOR DMA OR INT | FLỌAT | RO | 1 | 1 | 0 |
|  | 0 | 1-F | LDN | MRN $\rightarrow$ D | MRN | RN | 0 | 1 | 0 |
|  | 1 | O-F | INC | $\mathrm{RN}+1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
|  | 2 | O-F | DEC | $\mathrm{RN}-1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
|  | 3 | O-F | SHORT BRANCH | TAKEN: MRP $\rightarrow$ RP. 0 NOT TAKEN: RP $+1-$ RP | MRP | RP | 0 | 1 | 0 |
|  | 4 | O-F | LDA | $\mathrm{MRN} \rightarrow \mathrm{D} ; \mathrm{RN}+1 \rightarrow \mathrm{RN}$ | MRN | RN | 0 | 1 | 0 |
|  | 5 | O-F | STR | $D \rightarrow$ MRN | D | RN | 1 | 0 | 0 |
|  | 6 | 0 | IRX | $R X+1 \rightarrow R X$ | MRX | RX | 1 | 1 | 0 |
|  | 6 | 1 2 3 4 5 6 7 | OUT 1 <br> OUT 2 <br> OUT 3 <br> OUT 4 <br> OUT 5 <br> OUT 6 <br> OUT 7 | MRX $\rightarrow$ BUS; RX+1 $\rightarrow$ RX | MRX | RX | 0 | 1 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |
|  |  | $\begin{aligned} & \hline 9 \\ & A \\ & B \\ & C \\ & D \\ & E \\ & F \end{aligned}$ | INP 1 <br> INP 2 <br> INP 3 <br> INP 4 <br> INP 5 <br> INP 6 <br> INP 7 | BUS $\rightarrow$ MRX, D | DATA <br> FROM <br> I/O <br> DEVICE | RX | 1 | 0 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |
|  | 7 | 0 | RET | $\begin{gathered} M R X \rightarrow X, P ; R X+1 \rightarrow R X \\ 1 \rightarrow M I E \\ \hline \end{gathered}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 1 | DIS | $\begin{gathered} M R X \rightarrow X, P ; R X+1 \rightarrow R X \\ 0 \rightarrow M I E \end{gathered}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 2 | LDXA | MRX $\rightarrow$ D; $\mathrm{RX}+1 \rightarrow \mathrm{RX}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 3 | STXD | $D \rightarrow M R X ; R X-1 \rightarrow R X$ | D | RX | 1 | 0 | 0 |
|  |  | 4 | ADC | $\mathrm{MRX}+\mathrm{D}+\mathrm{DF} \rightarrow \mathrm{DF}, \mathrm{D}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 5 | SDB | $\mathrm{MRX} \rightarrow \mathrm{D} \rightarrow$ DFN $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
|  |  | 6 | SHRC | $L S B(D) \rightarrow D F ; D F \rightarrow M S B(D)$ | FLOAT | RX | 1 | 1 | 0 |
|  |  | 7 | SMB | $D \rightarrow M R X \rightarrow$ FFN $\rightarrow$ FF, D | MRX | RX | 0 | 1 | 0 |
|  |  | 8 | SAV | $T \rightarrow M R X$ | T | RX | 1 | 0 | 0 |
|  |  | 9 | MARK | $\begin{gathered} \mathrm{X}, \mathrm{P} \rightarrow \mathrm{~T}, \mathrm{MR2} ; \mathrm{P} \rightarrow \mathrm{X} \\ \mathrm{R} 2-1 \rightarrow \mathrm{R} 2 \end{gathered}$ | T | R2 | 1 | 0 | 0 |
|  |  | A | REQ | $0 \rightarrow \mathrm{Q}$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | B | SEQ | $1 \rightarrow Q$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | C | ADCl | MRP+D+DF $\rightarrow$ DF, D; RP +1 | MRP | RP | 0 | 1 | 0 |
|  |  | D | SDBI | MRP-D-DFN $\rightarrow$ DF, D; RP+1 | MRP | RP | 0 | 1 | 0 |
|  |  | E | SHLC | $\mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \mathrm{DF} \rightarrow \mathrm{LSB}(\mathrm{D})$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | F | SMBI | D-MRP-DFN $\rightarrow$ DF, D; RP +1 | MRP | RP | 0 | 1 | 0 |
|  | 8 | O-F | GLO | RN. $0 \rightarrow$ D | RN. 0 | RN | 1 | 1 | 0 |
|  | 9 | O-F | GHI | RN. $1 \rightarrow$ D | RN. 1 | RN | 1 | 1 | 0 |
|  | A | O-F | PLO | D $\rightarrow$ RN. 0 | D | RN | 1 | 1 | 0 |
|  | B | O-F | PHI | D $\rightarrow$ RN. 1 | D | RN | 1 | 1 | 0 |

$\Delta=$ Data bus floats for first $2-1 / 2$ clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

## CDP1804AC

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

| STATE | 1 | $\mathbf{N}$ | MNEMONIC | OPERATION | DATA BUS | $\begin{aligned} & \text { MEMORY } \\ & \text { ADDRESS } \end{aligned}$ | MRD | MWR | $\begin{array}{\|c\|} \hline \text { N } \\ \text { LINES } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1\#1 | C | $\begin{aligned} & 0-3, \\ & 8-B \end{aligned}$ | LONG BRANCH | TAKEN: MRP $\rightarrow$ B; RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | TAKEN:B $\rightarrow$ RP.1;MRP $\rightarrow$ RP. 0 | $M(R P+1)$ | $R \mathrm{P}+1$ | 0 | 1 | 0 |
| S1\#1 |  |  |  | NOT TAKEN RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | NOT TAKEN: RP $+1 \rightarrow$ RP | $\mathrm{M}(\mathrm{RP}+1)$ | $R P+1$ | 0 | 1 | 0 |
| S1\#1 |  | 5 | LONG SKIP | TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  | 6 |  | TAKEN: RP+1 $\rightarrow$ RP | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1\#1 |  | $\begin{aligned} & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 |
| \#2 |  | E F |  | NOT TAKEN: NO OPERATION | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1\#1 |  | 4 | NOP | NO OPERATION | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | NO OPERATION | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1 | D | O-F | SEP | $\mathrm{N} \rightarrow \mathrm{P}$ | NN | RN | 1 | 1 | 0 |
|  | E | O-F | SEX | $\mathrm{N} \rightarrow \mathrm{X}$ | NN | RN | 1 | 1 | 0 |
|  | F | 0 | LDX | $M R X \rightarrow D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 1 2 3 4 5 7 | OR <br> AND <br> XOR <br> ADD <br> SD <br> SM | $\begin{aligned} & \text { MRX OR D } \rightarrow \mathrm{D} \\ & \text { MRX AND } \mathrm{D} \rightarrow \mathrm{D} \\ & \text { MRX XOR D } \rightarrow \mathrm{D} \\ & \text { MRX } \mathrm{D} \rightarrow \mathrm{DF}, \mathrm{D} \\ & \text { MRX-D } \rightarrow D F, D \\ & \mathrm{D}-\mathrm{MRX} \rightarrow \mathrm{DF;D} \end{aligned}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 6 | SHR | $L S B(D) \rightarrow D F ; 0 \rightarrow M S B(D)$ | FLOAT | RX | 1 | 1 | 0 |
|  |  | 8 9 A B C D F | LDI <br> ORI <br> ANI <br> XRI <br> ADI <br> SDI <br> SMI | $M R P \rightarrow D ; R P+1 \rightarrow R P$ <br> MRP OR $D \rightarrow D ; R P+1 \rightarrow R P$ <br> MRP AND D $\rightarrow$ D; RP $+1 \rightarrow R P$ <br> MRP XOR D $\rightarrow \mathrm{D} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ <br> $M R P+D \rightarrow D F, D ; R P+1 \rightarrow R P$ <br> $M R P-D \rightarrow D F, D ; R P+1 \rightarrow R P$ <br> $D-M R P \rightarrow D F, D ; R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 |
|  |  | E | SHL | MSB(D) $\rightarrow$ DF; 0 $\rightarrow$ LSB(D) | FLOAT | RP | 1 | 1 | 0 |
| S2 | DMA IN |  |  | BUS $\rightarrow$ MRO; RO+1 $\rightarrow$ RO | DATA FROM I/O DEVICE | R0 | 1 | 0 | 0 |
|  | DMA OUT |  |  | MRO $\rightarrow$ BUS; RO $+1 \rightarrow$ RO | MRO | R0 | 0 | 1 | 0 |
| S3 | INTERRUPT |  |  | $\begin{gathered} \mathrm{X}, \mathrm{P} \rightarrow \mathrm{~T} ; 0 \rightarrow \mathrm{MIE} \\ 1 \rightarrow \mathrm{P} ; 2 \rightarrow \mathrm{X} \end{gathered}$ | FLOAT | RN | 1 | 1 | 0 |

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

| STATE | 1 | N | MNEMONIC | OPERATION | $\begin{aligned} & \text { DATA } \\ & \text { BUS } \end{aligned}$ | $\begin{aligned} & \text { MEMORY } \\ & \text { ADDRESS } \end{aligned}$ | $\overline{\text { MRD }}$ | MWR | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THE FOLLOWING ARE ALL LINKED INSTRUCTIONS "68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH |  |  |  |  |  |  |  |  |  |
| S1 | 0 | 0 | STPC | STOP COUNTER CLOCK; $0 \rightarrow \div 32$ PRESCALER | float | RO | 1 | 1 | 0 |
|  |  | 1 | DTC | CNTR $\rightarrow 1 \rightarrow$ CNTR | FLOAT | R1 | 1 | 1 | 0 |
|  |  | 2 | SPM2 | CNTR-1 ON EF2 AND TPA | FLOAT | R2 | 1 | 1 | 0 |
|  |  | 3 | SCM2 | CNTR-1 ON EF2 0 TO 1 | FLOAT | R3 | 1 | 1 | 0 |
|  |  | 4 | SPM1 | CNTR-1 ON EF1 AND TPA | FLOAT | R4 | 1 | 1 | 0 |
|  |  | 5 | SCM1 | CNTR-1 ONEF10 TO 1 | FLOAT | R5 | 1 | 1 | 0 |
|  |  | 6 | LDC | $\begin{gathered} \mathrm{D} \rightarrow \text { CNTR; } 0 \rightarrow \mathrm{CIL} \\ \text { (IF CNTR IS STOPPED) } \end{gathered}$ | D | R6 | 1 | 1 | 0 |
|  |  | 7 | STM | CNTR-1 ON TPA $\div 32$ | FLOAT | R7 | 1 | 1 | 0 |
|  |  | 8 | GEC | CNTR $\rightarrow$ D | CNTR | R8 | 1 | 1 | 0 |
|  |  | 9 | ETQ | IF CNTR THRU $0: \overline{\mathrm{Q}} \rightarrow \mathrm{Q}$ | FLOAT | R9 | 1 | 1 | 0 |
|  |  | A | XIE | $1 \rightarrow$ XIE | FLOAT | RA | 1 | 1 | 0 |
|  |  | B | XID | $0 \rightarrow$ XIE | FLOAT | RB | 1 | 1 | 0 |
|  |  | C | CIE | $1 \rightarrow$ CIE | FLOAT | RC | 1 | 1 | 0 |
|  |  | D | CID | $0 \rightarrow$ CIE | FLOAT | RD | 1 | 1 | 0 |
| S1\#1 | 2 | O-F | DBNZ | $\mathrm{RN}-1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | MRP $\rightarrow$ B; RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#3 |  |  |  | TAKEN: B $\rightarrow$ RP.1; MRP $\rightarrow$ RP. 0 NOT TAKEN: $\mathrm{BP}+1 \rightarrow \mathrm{RP}$ | M(RP+1) | RP+1 | 0 | 1 | 0 |
| S1 | 3 | E | BCl | TAKEN: MRP $\rightarrow$ RP. 0 ; $0 \rightarrow \mathrm{Cl}$ <br> NOT TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
|  |  | F | BXI | TAKEN: MRP $\rightarrow$ RP. 0 NOT TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| S1\#1 | 6 | 0-F | RLXA | MRX $\rightarrow B, R X+1 \rightarrow R X$ | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRX} \rightarrow \mathrm{B} ; \mathrm{RX}+1 \rightarrow \mathrm{RX}$ | $\mathrm{M}(\mathrm{RX}+1)$ | RX+1 | 0 | 1 | 0 |
| \#3 |  |  |  | B, $T \rightarrow$ RN. $0, \mathrm{RN} .1$ | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | 7 | 4 | DADC | $M R X+D+D F \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 1 |
| S1\#1 | 7 | 6 | DSAV | $R X-1 \rightarrow R X$ | FLOAT | RX | 1 | 1 | 0 |
| \#2 |  |  |  | $T \rightarrow M R X ; R X-1 \rightarrow R X$ | T | RX-1 | 1 | 0 | 0 |
| \#3 |  |  |  | $D \rightarrow M R X ; R X-1 \rightarrow R X$ SHIFT D RIGHT WITH CARRY | D | RX-2 | 1 | 0 | 0 |
| \#4 |  |  |  | D $\rightarrow$ MRX | D | RX-3 | 1 | 0 | 0 |
| S1\#1 | 7 | 7 | DSMB | D-MRX-(NOT DF) $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | 7 | C | DACI | $\begin{gathered} M R P+D+D F \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP+1 | 1 | 1 | 0 |
| S1\#1 | 7 | F | DSBI | $\begin{gathered} \mathrm{D}-\mathrm{MRP}-(\mathrm{NOT} \mathrm{DF}) \rightarrow \mathrm{DF}, \mathrm{D} ; \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST-DF, D | FLOAT | RP + 1 | 1 | 1 | 0 |

table il. Conditions on data bus and memory address lines during all machine states (Contd)

| STATE | 1 | $N$ | MNEMONIC | OPERATION | DATA BUS | MEMORY <br> ADDRESS | MRD | $\overline{M W R}$ | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THE FOLLOWING ARE ALL LINKED INSTRUCTIONS "68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH |  |  |  |  |  |  |  |  |  |
| S1\#1 | 8 | 0-F | SCAL | RN.O, RN.1 $\rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $T \rightarrow M R X ; R X-1 \rightarrow R X$ | RN. 0 | RX | 1 | 0 | 0 |
| \#3 |  |  |  | $B \rightarrow M R X, R X-1 \rightarrow R X$ | RN. 1 | RX-1 | 1 | 0 | 0 |
| \#4 |  |  |  | RP. 0, RP. $1 \rightarrow T, B$ | FLOAT | RP | 1 | 1 | 0 |
| \#5 |  |  |  | B, T $\rightarrow$ RN.1, RN. 0 | FLOAT | RN | 1 | 1 | 0 |
| \#6 |  |  |  | MRN $\rightarrow$; $\mathrm{RN}^{+1 \rightarrow R N}$ | MRP | RP | 0 | 1 | 0 |
| \#7 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRN} \rightarrow \mathrm{B} ; \mathrm{RN}+1 \rightarrow \mathrm{RN}$ | M (RP+1) | RP+1 | 0 | 1 | 0 |
| \#8 |  |  |  | B, T $\rightarrow$ RP.0, RP. 1 | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | 9 | O-F | SRET | RN.O, RN. $1 \rightarrow T, B$ | FLOAT | RN. | 1 | 1 | 0 |
| \#2 |  |  |  | $R X+1 \rightarrow R X$ | FLOAT | RX | 1 | 1 | 0 |
| \#3 |  |  |  | B, T $\rightarrow$ RP.1, RP. 0 | FLOAT | RP | 1 | 1 | 0 |
| \#4 |  |  |  | $\mathrm{MRX} \rightarrow \mathrm{B} ; \mathrm{RX}+1 \rightarrow \mathrm{RX}$ | $\mathrm{M}(\mathrm{RX}+1)$ | RX+1 | 0 | 1 | 0 |
| \#5 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRX} \rightarrow \mathrm{B}$ | $\mathrm{M}(\mathrm{RX}+1)$ | RX+2 | 0 | 1 | 0 |
| \#6 |  |  |  | B, T $\rightarrow$ RN. $0, \mathrm{RN} .1$ | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | A | 0-F | RSXB | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $T \rightarrow M R X ; R X-1 \rightarrow R X$ | RN. 0 | RX | 1 | 0 | 0 |
| \#3 |  |  |  | $B \rightarrow M R X ; R X-1 \rightarrow R X$ | RN. 1 | RX-1 | 1 | 0 | 0 |
| S1\#1 | B | O-F | RNX | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | B, T $\rightarrow$ RX. $1, \mathrm{RX} .0$ | FLOAT | RX | 1 | 1 | 0 |
| S1\#1 | C | 0-F | RLDI | $\mathrm{MRP} \rightarrow \mathrm{B} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRP} \rightarrow \mathrm{B} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| \#3 |  |  |  | B, $T \rightarrow$ RN.0, RN. $1 ; \mathrm{RP}+1 \rightarrow$ RP | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | F | 4 | DADD | MRX + D $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | F | 7 | DSM | D-MRX $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | F | C | DADI | $\begin{gathered} M R P+D \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP+1 | 1 | 1 | 0 |
| S1\#1 | F | F | DSMI | $\begin{gathered} D-M R P \rightarrow D F, D \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP +1 | 1 | 1 | 0 |

## Instruction Summary

N

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | IDL | LDN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | INC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | DEC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | BR | BQ | BZ | BDF | B1 | B2 | B3 | B4 | SKP | BNQ | BNZ | BNF | BN1 | BN2 | BN3 | BN4 |
| 4 | LDA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 | STR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | IRX | OUT |  |  |  |  |  |  | * | INP |  |  |  |  |  |  |
| 7 | RET | DIS | LDXA | STXD | ADC | SDB | SHRC | SMB | SAV | MARK | REQ | SEQ | ADCI | SDBI | SHLC | SMBI |
| 8 | GLO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | GHI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | PLO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | PHI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | LBR | LBQ | LBZ | LBDF] | NOP | LSNQ | \|LSNZ| | LSNF | LSKP | LBNQ | LBNZ | LBNF | LSIE | LSQ | LSZ | LSDF |
| D | SEP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | SEX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | LDX | OR | AND | XOR | ADD | SD | SHR | SM | LDI | ORI | ANI | XRI | ADI | SDI | SHL | SMI |
|  | '68' LINKED OPCODES (DOUBLE FETCH) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | STPC | DTC | SPM2 | SCM2 | SPM1 | SCM1 | LDC | STM | GEC | ETQ | XIE | XID | CIE | CID | - | - |
| 2 | DBNZ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | BCI | BXI |
| 6 | RLXA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | - | - | - | - | DADC | - | DSAV | DSMB | - | - | - | - | DACI | 二 | - | DSBI |
| 8 | SCAL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | SRET |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | RSXD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | RNX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | RLDI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | - | - | - | - | DADD | - | - | DSM | - | - | - | - | DADI | - | - | DSMI |

* '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.


## IMPORTANT NOTICE

Early versions of the CDP1804AC (with NLBJ5, NLBT5, or NR appearing in the bottom brand) fully execute all CDP1802 family, CDP1805C, and CDP1806C instructions, plus the additional eight BCD arithmetic instructions and the new DBNZ instruction described in the CDP1804AC data sheet. They do not, however, execute the new DSAV instruction.

## CDP1804AC

## CDP1804AC Mask-Programming

The ROM pattern for the CDP1804AC may be submitted on a suitable media, such as a punched card deck, floppy diskette, or EPROM as outlined below in the Programming Options.
In addition to specifying the 2K-byte ROM pattern, the address space for the ROM and RAM must also be defined. The locations of ROM and RAM in the CDP1804AC are determined by AND-gate decoders which decode the upper memory addresses and are programmable at the time of ROM pattern masking during device fabrication. The logical
values of the decoder inputs are selectable as 1 or $P$ (positive), 0 or $N$ (negative), or X (don't care). A 5 -bit decoder is used for the ROM selection, so the ROM can be placed at one or more of the 32 available 2 K -byte blocks within the 65,536 locations of memory. Similarly, the RAM has a 10-bit decoder and can be selected at one or more of the available 64-byte blocks. If the RAM is located within the ROM space, the RAM will be enabled at the locations where both are mapped. The RAM may also be selectively disabled.

## Programming Options

## Address Options

The logic levels of high-order address bits are mask programmable in the CDP1804AC. The high (1), low (0), or "don't care" ( X ) logic status of the high-order address bits is dependent upon the desired starting address of the 2K-byte ROM block and the 64-byte RAM block. The desired logic levels for the high-order address bits (A15 through A6) can be selected by use of the ROM information sheet, as follows:

1. Translate the upper five hexadecimal starting address of the ROM block into binary.
2. Translate the upper ten hexadecimal starting addresses of the RAM block into binary.
3. Circle the corresponding 1 or 0 in columns 28 through 43 on the ROM Information Sheet, Part B.
Multiple mapping can be achieved by choosing X (don't care) for one or more of the high-order address lines; this choice will cause the ROM or RAM block to appear in more than one location in the 64 K memory space. The RAM may also be disabled completely by programming the RAM enable bit (Col. 43) to a 0.

## SPECIAL NOTE

Indicate your RAM starting address on the ROM information sheet, circling the address blocks under the RAM heading.

## Data Programming Instructions

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instruction. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer card deck - use standard 80 -column computer punch cards.
2. Floppy diskette - diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. Master device - a ROM, PROM, or EPROM that contains the required programming information.
The requirements for each method are explained in detail in the following paragraphs:

## Computer Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a dataformat card, and data cards. Punch the cards as specified in the following charts:

Title Card

| Column No. | Data |
| :---: | :---: |
| 2-5 | Punch T leave blank |
| 6-30 | -Customer Name (start at 6) |
| 31-34 | -leave blank |
| 35-54 | - Customer Address or Division (start at 35) |
| 55-58 | ${ }^{\bullet}$ leave blank |
| 59-63 | ${ }^{\bullet}$ RCA custom selection number (5 digits) (Obtained from RCA Sales Office) |
| 64 | -leave blank |
| 65-71 | -RCA device type, without CDP prefix (e.g., 1804ACE) |
| 72 | Punch an opening parenthesis ( |
| 73 | Punch 8 ( |
| 74 | Punch a closing parenthesis) |
| 75-78 | leave blank |
| 79-80 | Punch a 2-digit decimal number to indicate the deck number; the first deck should be numbered 01 <br> - See ROM Information Sheet (Part A) |

## Data Programming Instructions (Cont'd)

Option Card

| Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type. |  |
| :--- | :--- |
| Column No. | Data |
| $1-6$ | Punch the word OPTION |
| 7 | leave blank |
| $8-17$ | Punch CDP1804A |
| $18-27$ | leave blank |
| $28-43$ | Punch 1, 0, X, or leave blank per ROM Information Sheet (Part B) |
| $44-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in columns 79-80 of the title card) |

Data-Format Card
The data-format card specifies the form in which the data is to be entered into ROM.

| Column No. | Data |
| :--- | :--- |
| $1-11$ | Punch the words DATA FORMAT |
| 12 | leave blank |
| $13-15$ | Punch the letters HEX |
| 16 | leave blank |
| $17-19$ | Punch POS |
| $20-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in columns 79-80 of the title card) |

Data Cards
The data cards contain the hexadecimal data to be programmed into the ROM device.
Each card must contain the starting address plus sixteen words of data in clusters of four hex digits.

| Column No. | Data | Column No. | Data |
| :---: | :---: | :---: | :---: |
| 1-4 | Punch the starting address | 26-27 | 2 hex digits of 9th WORD |
|  | in hexadecimal for the | 28-29 | 2 hex digits of 10th-WORD |
|  | following data.* | 30 $31-32$ | Blank |
| 5 | Blank | $31-32$ 33 | 2 hex digits of 11th WORD |
| 6-7 | 2 hex digits of 1st WORD | 33-34 | 2 hex digits of 12th WORD |
| 8-9 | 2 hex digits of 2nd WORD | 35 | Blank |
| 10 | Blank | 36-37 | 2 hex digits of 13th WORD |
| 11-12 | 2 hex digits of 3rd WORD | 38-39 | 2 hex digits of 14th WORD |
| 13-14 | 2 hex digits of 4th WORD | 40 | Blank |
| 15 | Blank | 41-42 | 2 hex digits of 15th WORD |
| 16-17 | 2 hex digits or 5th WORD | 43-44 | 2 hex digits of 16th WORD |
| 18-19 | 2 hex digits of 6th WORD | 45 | Semicolon, blank if last card |
| 20 | Blank |  |  |
| 21-22 | 2 hex digits of 7th WORD | 46-78 | Blank |
| 23-24 | 2 hex digits of 8th WORD Blank | 79-80 | Punch 2 decimal digits as in title card |

*The address block must be contiguous starting at an even-numbered address. (See Sample Card-Deck Printout on page 28.) Column 4 must be zero.

To minimize power consumption, all unused ROM locations should contain zeros.

## Data Programming Instructions (Cont'd)



## Sample Card-Deck Printout

## Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, or CDP18S008) and supply a track number or file name, If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that shown on the Sample Card-Deck Printout with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

## Master-Device Method

Data may be submitted on a master ROM, PROM, or EPROM device. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specifiy the master device type; RCA will select Intel types 1702, 2332A, 2704, 2708, 2716, 2732, 2758, Supertex CM3200, TI 4732, Motorola MCM68732, and Motorola MCM68A332, or their equivalents as well as RCA type CDP18U42. If more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets. If the master-device is smaller than $2 K$ bytes, the starting address of each master-device must be clearly identified.

## ROM Information Sheet

How is ROM pattern being submitted to RCA?
check one
Computer Cards
Floppy Diskette
Master Device (PROM)
$\square$ (Complete parts B and C)
$\square$ (Complete parts A, B, C, and E)
(Complete parts A, B, C, and D)


| $\begin{aligned} & \infty \\ & \stackrel{r}{r} \\ & \frac{1}{\alpha} \end{aligned}$ | INTERNAL MEMORY <br> INTERNAL ADDRESS | ROM |  |  |  |  | RAM |  |  |  |  |  |  |  |  |  | RAM |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | A15 | A14 | A13 | A12 | A11 | A15 | A14 | A13 | A12 | A11. | A10 | A9 | A8 | A7 | A6 | ENABLE |
|  | COL\# | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 |
|  | OPTIONS <br> (circle one) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  | $0=$ active low | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  | X | x | $\mathbf{x}$ | x | x | X | x | X | X | $\mathbf{x}$ | x | x | x | X | X | - |



|  | If a master device is submitted, <br> state type of ROM/PROM: |
| :--- | :--- |
| Starting and last address |  |
| of data block in the |  |
| Master Device (in Hex). |  |


|  | If a diskette is submitted, check type of RCA Development System used. |  |
| :---: | :---: | :---: |
|  | - CDP18S005 | $\square \mathrm{CDP18S007}$ |
|  | Specify: Track\# | $\square \mathrm{CDP185008}$ |
|  |  | Specify: File Name: |
|  | Software program used: (check one) ROM SAVE SAVE PROM | Software program used: (check one) MEM SAVE SAVE PROM |

## CDP1805C, CDP1806C



## Preliminary Data

## CMOS 8-Bit Microprocessor With On-Chip RAM ${ }^{\wedge}$ and Timer/Counter

## Performance Features:

- Instruction time of $4 \mu s-40^{\circ}$ to $+85^{\circ} \mathrm{C}$
- 113 instructions -upwards software compatible with CDP1802
- Pin compatible with CDP1802 except for Vcc terminal
- $16 \times 16$ matrix of registers for use as memory pointers (program counters, data pointers, stack pointers) or as data storage registers
- On-chip crystal or RC controlled oscillator
- 64K memory address capability

4 CDP1805C only

* $\overline{M E}$ FOR CDPI805C

VDD FOR CDPI806C
The RCA-CDP1805C and CDP1806C are functional and performance enhancements of the CDP1802 LSI CMOS 8 -bit register-oriented microprocessor series and are designed for use in a wide variety of general-purpose applications.

The CDP1805C enhancements include a 64-byte RAM array, an 8 -bit presettable down-counter, and 22 additional software instructions, that add subroutine call and return capability, enhanced data transfer manipulation, and control over the counter modes and interriupt arbitration.

The timer/counter generates an internal interrupt request on underflow that can be directed to the $Q$ output line can be used in time-base, event-counting, and pulse duration measurement applications.
The CDP1806C enhancements are identical to those of the CDP1805C, but the CDP1806C contains no on-chip RAM.

Upwards software and hardware compatibility are maintained when substituting a CDP1805C, CDP1806C for other CDP1800-series microprocessors. Pinout is identifical except for the replacement of Vcc with ME on the CDP1805C and the replacement of Vcc with VDD on the CDP1806C.
Timing for the CDP1805C and CDP1806C is the same, except that 4.5 clock pulses are provided for memory access, $Q$ changes $1 / 2$ cycle earlier during SEQ and REQ instructions, and the FLAG LINES are sampled at the end of the SO machine cycle. Schmitt Triggers are provided on all control inputs, except $\overline{M E}$. The only CDP1802 feature not retained is the LOAD MODE (WAIT = CLEAR = 0 ), which is not allowed on the CDP1805C and CDP1806C.

The CDP1805C and CDP1806C have an operating voltage range of 4 V to 6.5 V , and is supplied in a 40 -lead hermetic dual-in-line ceramic package ( D suffix) and in a 40-lead dual-in-line plastic package ( $E$ suffix).


Fig. 1 - Typical CDP1805C, CDP1806C small microprocessor system.

## MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, (VDD): <br> (Voltage referenced to $\mathrm{V}_{\text {SS }}$ Terminal) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +7 V |  |
| :---: | :---: |
| INPUT VOLTAGE RANGE, ALL INPUTS | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| DC INPUT CURRENT, ANY ONE INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm$. 10 mA |  |
| POWER DISSIPATION PER PACKAGE (PD): |  |
|  |  |
| For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) .............................................. Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |  |
|  |  |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| For $T_{\text {A }}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) | 100 mW |
| OPERATING-TEMPERATURE RANGE ( $T_{A}$ ): |  |
|  |  |
|  |  |
| STORAGE TEMPERATURE RANGE ( $T_{\text {stg }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$ LEAD TEMPERATURE (DURING SOLDERING): |  |
|  |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. | . $+265^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS at $\mathrm{T}_{\mathbf{A}}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITION | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | VDD <br> (V) | CDP1805CD, CDP1805CE CDP1806CD, CDP1806CE |  |  |
|  |  | MIN. | MAX. |  |
| DC Operating Voltage Range | - | 4 | 6.5 | v |
| Input Voltage Range | - | vss | $V_{D D}$ |  |
| Minimum Instruction Time * (fCL $=4 \mathrm{MHz}$ ) | 5 | 4 | - | $\mu \mathrm{s}$ |
| Maximum DMA Transfer Rate | 5 | - | 0.5 | MBytes/s |
| Maximum Clock Input Frequency, Load Capacitance (CL) $=50 \mathrm{pF}$ | 5 | DC | 4 | MHz |
| Maximum External Counter/Timer Clock Input Frequency to $\overline{E F 1}, \overline{E F 2}$ | 5 | DC | 2 |  |

* Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and " 68 " family instructions, which are more than two cycles.


## CDP1805C, CDP1806C

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, VDD $=5 \mathrm{~V} \pm 5 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & v_{0} \\ & \left(V_{1}\right) \end{aligned}$ | $\begin{aligned} & \mathbf{V}_{\mathbf{I N}} \\ & (\mathbf{V}) \end{aligned}$ | $\begin{gathered} \text { VDD } \\ (\mathbf{V}) \\ \hline \end{gathered}$ | CDP1805CD, CDP1805CECDP1806CD, CDP1806CE |  |  |  |
|  |  |  |  |  | MIN. | TYP.* | MAX. |  |
| Quiescent Device Current | IDD | - | 0,5 | 5 | - | 50 | 200 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current (Except $\overline{\text { XTAL }})$ | IOL | 0.4 | 0, 5 | 5 | 1.6 | 4 | - | mA |
| $\overline{\text { XTAL Output }}$ | IOL | 0.4 | 5 | 5 | 0.2 | 0.4 | - |  |
| Output High Drive (Source) Current (Except $\overline{\mathrm{XTAL}}$ ) | ${ }^{1} \mathrm{OH}$ | 4.6 | 0, 5 | 5 | -1.6 | -4 | - |  |
| $\overline{\text { XTAL }}$ | ${ }^{\mathrm{IOH}}$ | 4.6 | 0 | 5 | -0.1 | -0.2 | - |  |
| Output Voltage Low-Level | $\mathrm{V}_{\mathrm{OL}}$ | - | 0,5 | 5 | - | 0 | 0.1 | V |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage (BUS $0-$ BUS 7, ME) | $V_{\text {IL }}$ | 0.5, 4.5 | - | 5 | - | - | 1.5 |  |
| input High Voltage (BUS 0 - BUS $7, \overline{\mathrm{ME}}$ ) | $\mathrm{V}_{\text {IH }}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Schmitt Trigger Input Voltage (Except BUS 0 - BUS 7, $\overline{M E}$ ) Positive Trigger Threshold Negative Trigger Threshold Hysteresis | $V_{P}$ | 0.5, 4.5 | - | 5 | 2.2 | 2.9 | 3.6 |  |
|  | $V_{N}$ |  |  |  | 0.9 | 1.9 | 2.8 |  |
|  | $\mathrm{V}_{\mathrm{H}}$ |  |  |  | 0.3 | 0.9 | 1.6 |  |
| Input Leakage Current | IN | - | 0,5 | 5 | - | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | IOUT | 0,5 | 0,5 | 5 | - | $\pm 0.2$ | $\pm 5$ |  |
| Input Capacitance | CIN | - | - | - | - | 5 | 7.5 | pF |
| Output Capacitance | COUT | - | - | - | - | 10 | 15 |  |
| Total Power Dissipation ( $\mathrm{f}=4 \mathrm{MHz}$ ) <br> Idle " 00 " at $\mathrm{M}(0000), \mathrm{CL}=50 \mathrm{pF}$ |  | - | - | 5 | - | 15 | 30 | mW |
| Minimum Data Retention Voltage | VDR | $V_{D D}=V_{\text {DR }}$ |  |  | - | 2 | 2.4 | V |
| Data Retention Current | IDR | $V_{D D}=2.4$ |  |  | - | 25 | 100 | $\mu \mathrm{A}$ |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal VDD.


Fig. 2 - Block diagram for CDP1805C and CDP1806C.

TIMING WAVEFORMS FOR POSSIBLE OPERATING MODES


92CS-33884RI
NOTE:
$\overline{M E}$ HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70. FOR A MEMORY READ OPERATION, RAM DATA WILL APPEAR ON the data bus during the time me is active. the time shown Can be longer, if for instance, a dma out operation is performed on INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THELIMITATION ON ME PULSE WIDTHIS POSSIBLE BUS CONTENTION, WHICH CAN OCCUR NO EARLIER THAN CLOCK PULSE 31 OF THE NEXT MACHINE CYCLE.

* FOR CDPI805C ONLY

Fig. 3 - Internal memory operation timing waveforms for CDP1805C and CDP1806C.


* FOR CDPI8O5C ONLY

92CS-34771

Fig. 4 - External memory operation timing waveforms for CDP1805C and CDP1806C.

## SIGNAL DESCRIPTIONS

## BUS 0 to BUS 7 (Data Bus):

8-bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

## N0 to N2 (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface.

These lines can be used to issue command codes or device selection codes to the I/O devices. The $\mathbf{N}$ bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the $N$ register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the $\overline{M R D}$ signal:
$\overline{M R D}=V_{D D}$ : Data from I/O to CPU and Memory
$\overline{M R D}=$ Vss: $\quad$ Data from Memory to I/O

# SIGNAL DESCRIPTIONS (Cont'd) 

## EF1 to EF4 (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every SO cycle. One additional use for EF1 and EF2 is event counting and pulse width measurement in conjunction with the Timer/Counter.

## INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1805C and CDP1806C during TPB.

Interrupt Action: $X$ and $P$ are stored in $T$ after executing current instruction; designator $X$ is set to 2 ; designator $P$ is set to 1 ; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).

DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment $R(0)$.
Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT.

## SCO, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

| State Type | State Code Lines |  |
| :--- | :---: | :---: |
|  | SC1 | SC0 |
| S0 (Fetch) | L | L |
| S1 (Execute) | L | H |
| S2 (DMA) | H | L |
| S3 (Interrupt) | H | H |

$H=V_{D d}, L=V s s$.

## TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the 16-bit memory address.

## MAO to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16 -bit memory address appears on the memory address lines MA0-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines after the termination of TPA.

## $\overline{\text { MWR (Write Pulse): }}$

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

## $\overline{\text { MRD (Read Level): }}$

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

Q:
Single bit output from the CPU which can be set or reset, between the trailing edge of TPA and the leading edge of TPB, under program control. The Enable Toggle $Q$ command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the $Q$ line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

## CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 4 MHz at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$. The clock is counted down internally to 8 clock pulses per machine cycle.

## $\overline{\text { XTAL: }}$

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

## WAIT, CLEAR (2 Control Lines):

Provide four control modes as listed in the following truth table:

| CLEAR | $\overline{\text { WAIT }}$ | MODE |
| :---: | :---: | :---: |
| $L$ | $L$ | NOT ALLOWED |
| $L$ | $H$ | RESET |
| $H$ | $L$ | PAUSE |
| $H$ | $H$ | RUN |

## $\overline{M E}$ (Memory Enable CDP1805C Only):

This active low signal line is used to select or deselect the internal RAM. It must be active at the beginning of clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that $\overline{M E}$ is active (after clock 31). Thus, if this data is to be latched into an external device (i.e.; during an OUTPUT instruction or DMA OUT cycle). $\bar{M} E$ should be wide enough to provide enough time for valid data to be latched.

The internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64 byte block of memory.

## VDD (CDP1806C Only):

This input replaces the $\overline{M E}$ signal of the CDP1805C and must be connected to the positive power supply.

## VDD, VSS, (Power Levels):

$V_{S S}$ is the most negative supply voltage terminal and is normally connected to ground. VDD is the positive supply voltage terminal. All outputs swing from VSS to VDD. The recommended input voltage swing is from $V_{S S}$ to $V_{D D}$.

## ARCHITECTURE

Fig. 1 shows a block diagram of the CDP1805C and CDP1806C. The principal feature of this system is a register array (R) consisting of sixteen 16 -bit scratchpad registers. Individual registers in the array ( R ) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled $\mathrm{N}, \mathrm{P}$, and X . The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
2. the $D$ register (either of the two bytes can be gated to D)
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.

The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.
Most instructions consist of two 8 -clock-pulse machine cycles. The first cycle is the fetch cycle, and the second -and more if necessary - are execute cycles. During the fetch cycle the four bits in the $P$ designator select one of the 16 registers $R(P)$ as the current program counter. The selected register $R(P)$ contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higherorder 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that $R(P)$ is now "pointing" to the next byte in the memory.
The $X$ designator selects one of the 16 registers $R(X)$ to "point" to the memory for an operand (or data) in certain ALU of I/O operations.
The N designator can perform the following five functions depending on the type of instruction fetched:

1. designate one of the 16 registers in $R$ to be acted upon during register operations
2. indicate to the I/O devices a command code or device-selection code for peripherals
3. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
4. indicate the value to be loaded into $P$ to designate a new register to be used as the program counter $R(P)$
5. indicate the value to be loaded into $X$ to designate a new register to be used as data pointer $R(X)$.

The registers in R can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

## Program Counters

Any register can be the main program counter; the address of the selected register is held in the $P$ designator. Other registers in R can be used as subroutine program counters. By a single instruction the contents of the $P$ register can be changed to effect a "call" to subroutine. When interrupts are being serviced, register $\mathrm{R}(1)$ is used as the program counter for the user's interrupt servicing routine. After reset, and during a DMA operation, $R(0)$ is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

## Data Pointers

The registers in R may be used as data pointers to indicate a location in memory. The register designated by X (i.e. $\mathrm{R}(\mathrm{X})$ ) points to memory for the following instructions (see Table 1):

1. ALU operations
2. output instructions
3. input instructions
4. register $\longrightarrow$ memory transfer
5. interrupt and subroutine handling.

The register designated by N (i.e. $\mathrm{R}(\mathrm{N})$ ) points to memory for the "load D from memory" instructions 0 N and 4 N and the "Store D" instruction 5N. The register designated by $P$ (i.e.; the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".

Another important use of $R$ as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register $R(0)$ is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the $R(0)$ register. At the end of the transfer, $R(0)$ is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1805C and CDP1806C architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

## Data Registers

When registers in $\mathbf{R}$ are used to store bytes of data, instructions are provided which allow D to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in R to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters.

## Register Summary

| D | 8 Bits | Data Register (Accumulator) |
| :---: | :---: | :--- |
| DF | 1 Bit | Data Flag (ALU Carry) |
| B | 8 Bits | Auxiliary Holding Register |
| R | 16 Bits | 1 of 16 Scratchpad Registers |
| P | 4 Bits | Designates which register is <br> Program Counter |
| $X$ | 4 Bits | Designates which register is <br> Data Pointer |
| $N$ | 4 Bits | Holds Low-Order Instr. Digit |
| I | 4 Bits | Holds High-Order Instr. Digit |
| $T$ | 8 Bits | Holds old X, P after Interrupt <br> (X is high nibble) |
| MIE | 1 Bit | Master Interrupt Enable |
| Q | 1 Bit | Output Flip Flop |
| CH | 8 Bits | Holds Counter Jam Value |

## ARCHITECTURE (Cont'd)

## On-Chip Clock (See Fig. 7 and 8)

Clock circuits may use either an external crystal or an RC network.
The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance ( 1 megohm typ.).

- Frequency trimming capacitors may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565. Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 7. The frequency is approximately $1 / \mathrm{RC}$ (See Fig. 8).


Fig. 7-RC network for oscillator.


Fig. 8 - Nominal component values as a function of frequency for the RC oscillator.

CONTROL MODES

| $\overline{\text { CLEAR }}$ | $\overline{\text { WAIT }}$ | MODE |
| :---: | :---: | :---: |
| $L$ | $L$ | NOT ALLOWED |
| $L$ | $H$ | RESET |
| $H$ | $L$ | PAUSE |
| $H$ | $H$ | RUN |

The function of the modes are defined as follows:

## RESET

Registers I, N, Q, counter prescaler, and counter interrupt latch are reset. MIE, XIE, and CIE are set and O's (VSS) are placed on the data bus. TPA and TPB are suppressed while reset is held and the CPU is placed in S1. The state of the counter/timer is unaffected by the RESET operation.
The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in S1, X, P,T, and then registers
$X, P$, and $R(0)$ are reset. Interrupt and DMA servicing suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction followed by 00 at memory locations 0000 and 0001, may be used to reset MIE, so as to preclude interrupts until ready for them. Power-up reset run can be realized by connecting an RC network to CLEAR (See Fig. 9)


The RC time constant
should be greater
than the oscillator
start-up time
(typically 20 ms ).

92CS-34772R1
Fig. 9 -Reset diagram.
PAUSE
Stops the internal CPU timing generator, freezing the state of the processor. Pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB.
The oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (See Fig. 10).
If Pause is entered while in the event counter mode, the appropriate Flag transitions will continue to decrement the counter.


NOTE.
PAUSE (IN CLOCK WAVEFORM) WHILE REPRESENTED HERE AS ONE CLOCK CYCLE IN DURATION, COULD BE INFINITELY LONG.

$$
\text { Fig. } 10 \text { - Pause mode timing waveforms. }
$$

## RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (See Fig. 9). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The initialization cycle is then followed by a DMA (S2) cycle or fetch (S0) from location 0000 in memory.

## SCHMITT TRIGGER INPUTS

All inputs except BUS $0-B U S 7$ and $\overline{M E}$ contain a Schmitt Trigger circuit, which is especially usefull on the CLEAR input as a power-up RESET (See Fig. 10) and the CLOCK input (See Fig. 7).

## STATE TRANSITIONS

The CDP1805C and CDP1806C state transitions are shown in Fig. 11. Each machine cycle requires the same period of
time, 8 clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses.


Fig. 11 - State transition diagram.

## Additional Timing Waveform Notes (See Fig. 12)

The CDP1805C and CDP1806C timing specification for latching external data into the CPU requires some additional clarification.

As specified data is latched at the beginning of clock pulse 70 , with a data setup time required before that edge. While this is generally true, there may be some extremely slow applications where data will be required at an earlier time.
As shown in Fig. 12, valid data must be present during the time that clock 61 • INTERNAL STROBE is valid.

INTERNAL STROBE provides a worst-case fixed width of $50 \mu$ s at 5 volts over the full temperature range, rather than a
width dependent on crystal-clock frequency. This width overlaps Clock 61 for frequencies above $10 \mathrm{kHz}(50 \mu \mathrm{~s}$ is $1 / 2$ clock pulse at 10 kHz ), and data is latched on the high-tolow transition cf clock 61. If the clock frequency used is less than 10 kHz , the high-to-low transition of INTERNAL STROBE becomes the Latch control and data must be present during the time that INTERNAL STROBE is valid.
If the CDP1805C and CDP1806C are used in the pause mode, clock timing will stop at the leading edge of TPB (or TPA). Any data which changes after this time must be valid within $50 \mu$ s of the beginning of clock 61 for proper latching into the CPU.


Fig. 12 - Control-timing waveforms for CDP1805C and CDP1806C.

## INSTRUCTION SET

The CDP1805C and CDP1806C instruction summary is given in Table !. Hexadecimal notation is used to refer to the 4-bit binary codes.
In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0 .
$R(W)$ : Register designated by W, where
$W=N$ or $X$, or $P$
$R(W) 0$ : Lower-order byte of $R(W)$
R(W) 1: Higher-order byte of R(W)
Operation Notation

$$
M(R(N)) \rightarrow D ; R(N)+1 \rightarrow R(N)
$$

This notation means: The memory byte pointed to by $R(N)$ is loaded into $D$, and $R(N)$ is incremented by 1 .

TABLEI - INSTRUCTION SUMMARY (For Notes, see also page 15)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| MEMORY REFERENCE |  |  |  |  |
| LOAD IMMEDIATE | 2 | LDI | F8 | $\mathrm{M}(\mathrm{R}(\mathrm{P})) \rightarrow \mathrm{D} ; \mathrm{R}(\mathrm{P})+1 \rightarrow \mathrm{R}(\mathrm{P})$ |
| REGISTER LOAD IMMEDIATE | 5 | RLDI | 68CN ${ }^{\text {- }}$ | $\begin{aligned} & M(R(P) \rightarrow R(N) .1 ; M(R(P)+1- \\ & R(N) .0 ; R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LOAD VIA N | 2 | LDN | ON | $\mathrm{M}(\mathrm{R}(\mathrm{N})-\mathrm{D}$; FOR N NOT 0 |
| LOAD ADVANCE | 2 | LDA | 4N | $\mathrm{M}(\mathrm{R}(\mathrm{N}) \rightarrow \mathrm{D} ; \mathrm{R}(\mathrm{N})+1 \rightarrow \mathrm{R}(\mathrm{N})$ |
| LOAD VIA $X$ | 2 | LDX | F0 | $M(R(X) \rightarrow D$ |
| LOAD VIA $X$ AND ADVANCE | 2 | LDXA | 72 | $M(R(X)) \rightarrow D ; R(X)+1 \rightarrow R(X)$ |
| REGISTER LOAD VIA X AND ADVANCE | 5 | RLXA | 686N ${ }^{\text {a }}$ | $\begin{aligned} & M(R(X)) \rightarrow R(N) .1 ; M(R(X)+1) \rightarrow \\ & R(N) .0 ; R(X))+2 \rightarrow R(X) \end{aligned}$ |
| Store Via $N$ | 2 | STR | 5N | $\mathrm{D} \rightarrow \mathrm{M}(\mathrm{RN})$ |
| Store VIa X AND DECREMENT | 2 | STXD | 73 | $\mathrm{D} \rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X})$ ); $\mathrm{R}(\mathrm{X})-1 \rightarrow \mathrm{R}(\mathrm{X})$ |
| REGISTER STORE VIA X AND DECREMENT | 5 | RSXD | 68AN. | $\begin{aligned} & R(N) .0 \rightarrow M(R(X)) ; R(N) \cdot 1 \\ & M(R(X)-1) ; R(X)-2 \rightarrow R(X) \end{aligned}$ |
| REGISTER OPERATIONS |  |  |  |  |
| INCREMENT REG N | 2 | INC | 1 N | $\mathrm{R}(\mathrm{N})+1 \rightarrow \mathrm{R}(\mathrm{N})$ |
| D DCREMENT REG $N$ | 2 | DEC | 2 N | $R(N)-1 \rightarrow R(N)$ |
| INCREMENT REG X | 2 | IRX | 60 | $R(X)+1 \rightarrow R(X)$ |
| GET LOW REG N | 2 | GLO | 8 N | $\mathrm{R}(\mathrm{N}) .0 \rightarrow \mathrm{D}$ |
| PUT LOW REG $N$ | 2 | PLO | AN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .0$ |
| GET HIGH REG $N$ | 2 | GHI | 9 N | $\mathrm{R}(\mathrm{N}) .1 \rightarrow \mathrm{D}$ |
| PUT HIGH REG $N$ | 2 | PHI | BN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .1$ |
| REGISTER $N$ TO REGISTER $\times$ COPY | 4 | RNX | $68 \mathrm{BN}{ }^{\text {- }}$ | $\mathrm{R}(\mathrm{N}) \rightarrow \mathrm{R}(\mathrm{X})$ |
| LOGIC OPERATIONS $\dagger$ |  |  |  |  |
| OR | 2 | Ofi | F1 | $\mathrm{M}(\mathrm{R}(\mathrm{X})$ ) OR D $\rightarrow$ D |
| OR IMMEDIATE | 2 | ORI | F9 | $\begin{aligned} & M(R(P)) O R \quad D \rightarrow D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| EXClusive or | 2 | XOR | F3 | $M(R(X))$ XOR $D \rightarrow D$ |
| EXCLUSIVE OR IMMEDIATE | 2 | XRI | FB | $\begin{aligned} & M(R(P)) X O R D-D: \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| AND | 2 | AND | F2 | $M(R(X))$ AND $D \rightarrow D$ |
| AND IMMEDIATE | 2 | ANI | FA | $\begin{aligned} & M(R(P)) \text { AND } D-D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHIFT RIGHT | 2 | SHR | F6 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, $0 \rightarrow$ MSB(D) |
| SHIFT RIGHT WITH CARRY | 2 | SHRC $\}$ | $76 \pm$ | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, $D F \rightarrow M S B(D)$ |
| RING SHIFT RIGHT | 2 | RSHR |  |  |
| SHIFT LEFT | 2 | SHL | FE | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, $0 \rightarrow L S B(D)$ |
| SHIFT LEFT WITH CARRY | 2 | $\text { SHLC }\}$ | 7EA | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, $D F \rightarrow L S B(D)$ |
| RING SHIFT LEFT | 2 | RSHL |  |  |

[^4]TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC OPERATIONS $\dagger$ |  |  |  |  |
| ADD | 2 | ADD | F4 | $\mathrm{M}(\mathrm{R}(\mathrm{X}))^{\text {+ }} \rightarrow \mathrm{DF}, \mathrm{D}$ |
| ADD IMMEDIATE | 2 | ADI | FC | $M(R(P))+D \rightarrow D F ; D ; R(P)+1 \rightarrow R(P)$ |
| ADD WITH CARRY | 2 | ADC | 74 | $M(R(X))+D+D F \rightarrow D F, D$ |
| ADD WITH CARRY, IMMEDIATE | 2 | ADCI | 7 C | $\begin{aligned} & M(R(P))+D+D F \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT D | 2 | SD | F5 | $\mathrm{M}(\mathrm{R}(\mathrm{X})$ )-D $\rightarrow$ DF, D |
| SUBTRACT D IMMEDIATE | 2 | SDI | FD | $\begin{aligned} & M(R(P))-D \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT D WITH BORROW | 2 | SDB | 75 | $M(R(X)-D-(N O T$ DF $) \rightarrow D F, D$ |
| SUBTRACT D WITH BORROW, IMMEDIATE | 2 | SDBI | 7 D | $\begin{aligned} & M(R(P)-D-(N O T D F) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT MEMORY | 2 | SM | F7 | C-M(R(X)) $\rightarrow$ DF, D |
| SUBTRACT MEMORY IMMEDIATE. | 2 | SMI | FF | $\begin{aligned} & D-M(R(P)) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT MEMORY WITH BORROW | 2 | SMB | 77 | D-M (R(X))-(NOT DF) $\rightarrow$ DF, D |
| SUBTRACT MEMORY WITH BORROW, IMMEDIATE | 2 | SMBI | 7F | $\begin{aligned} & D-M(R(P))-(N O T D F) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| BRANCH INSTRUCTIONS - SHORT BRANCH |  |  |  |  |
| SHORT BRANCH | 2 | BR | 30 | $M(R(P)) \rightarrow R(P) .0$ |
| NO SHORT BRANCH (SEE SKP) | 2 | NBR | 384 | $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF D $=0$ | 2 | BZ | 32 | $\begin{aligned} & \text { IF } D=0, M(R(P) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF D NOT 0 | 2 | BNZ | 3A | $\begin{aligned} & \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF DF $=1$ | 2 | BDF ${ }^{\text {a }}$ | 334 | IF DF $=1, M(R(P)) \rightarrow R(P) .0$ |
| SHORT BRANCH IF POS OR ZERO | 2 | BPZ $\}$ |  | ELSE $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF EQUAL OR GREATER | 2 | BGE |  |  |
| SHORT BRANCH IF DF $=0$ | 2 | BNF | 3BA | IF $D=0, M(R(P))-R(P) .0$ |
| SHORT BRANCH IF MINUS | 2 | BM $\}$ |  | ELSE $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF LESS | 2 | BL |  |  |
| SHORT BRANCH IF Q = 1 | 2 | BQ | 31 | $\begin{gathered} \text { IF } Q=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF $Q=0$ | 2 | BNQ | 39 | $\begin{gathered} I F Q=0, M(R(P) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| $\begin{aligned} & \text { SHORT BRANCH IF EF1 }=1 \\ & \left(\text { EF1 }=V_{S S}\right) \end{aligned}$ | 2 | B1 | 34 | ```IF EF1 = 1,M(R(P))->R(P).0 ELSE R(P)+1->R(P)``` |
| SHORT BRANCH IF EF1 $=0$ $\left(\overline{E F 1}=V_{D D}\right)$ | 2 | BN1 | $3 C$ 35 | $\begin{aligned} & \text { IF EF1 }=0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| $\begin{aligned} & \text { SHORT BRANCH IF EF2 }=1 \\ & \left(\text { EF2 }=V_{S S}\right) \end{aligned}$ | 2 | B2 | 35 | $\begin{aligned} & \text { IF EF2 }=1, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| $\dagger$ The Arithmetic operations and the shift instructions are the only instructions that can alter the DF after an |  | $D F=0$ denotes a borrow, $D$ is two's complement the syntax" -(NOT DF)" denotes the subtraction of the borrow |  |  |
| ADD instruction: <br> DF = 1 denotes a carry has occurred <br> DF $=0$ denotes a carry has not occurred <br> After a SUBTRACT instruction: |  | 4This instruction is associated with more than one mnemonic. Each mnemonic is individually listed. |  |  |

## CDP1805C, CDP1806C

TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| BRANCH INSTRUCTIONS - SHORT BRANCH (Cont'd) |  |  |  |  |
| SHORT BRANCH IF EF2 $=0$ $\left(\overline{E F 2}=V_{D D}\right)$ | 2 | BN2 | 3D | $\begin{aligned} & \text { IF EF2 }=0, M(R(P)) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| ```SHORT BRANCH IF EF3 = 1 EF3 = VSS)``` | 2 | B3 | 36 | $\begin{aligned} & \text { IF EF3 }=1, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| $\begin{aligned} & \text { SHORT BRANCH IF EF3 }=0 \\ & \overline{E F 3}=V_{D D} \end{aligned}$ | 2 | BN3 | $3 E$ | $\begin{aligned} & \text { IF EF3 }=0, M(R(P) \rightarrow R(P) .0 \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| $\begin{aligned} & \text { SHORT BRANCH IF EF4 }=1 \\ & \left.\underline{E F 4}=V_{S S}\right) \end{aligned}$ | 2 | B4 | 37 | $\begin{aligned} & \text { IF EF4 }=1, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF4 $=0$ $\left(\overline{E F 4}=V_{D D}\right)$ | 2 | BN4 | $3 F$ | $\begin{gathered} \text { IF EF4 }=0, M(R(P)) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH ON COUNTER INTERRUPT | 3 | BCl | 683E• | $\begin{aligned} & \text { IF } C I=1, M(R(P)) \rightarrow R(P) .0 ; 0 \rightarrow C I \\ & E L S E R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH ON EXTERNAL INTERRUPT | 3 | BXI | 683F | $\begin{gathered} \text { IF } X I=1, M(R(P)) \rightarrow R(P) .0 \\ \text { ELSE } R(P)+1 \rightarrow R(P) \end{gathered}$ |
| BRANCH INSTRUCTIONS - LONG BRANCH |  |  |  |  |
| LONG BRANCH | 3 | LBR | CO | $M(R(P)) \rightarrow R(P) .1 \quad M(R(P)+1) \rightarrow R(P) .0$ |
| NO LONG BRANCH (SEE LSKP) | 3 | NLBR | C84 | $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF D $=0$ | 3 | LBZ | C2 | $\begin{aligned} & \text { IF } D=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF D NOT 0 | 3 | LBNZ | CA | $\begin{aligned} & \text { IF D NOT O, } M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF DF $=1$ | 3 | LBDF | C3 | $\begin{aligned} & \text { IF } D F=1, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF DF $=0$ | 3 | LBNF | CB | $\begin{aligned} & \text { IF } D F=0, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF Q = 1 | 3 | LBQ | C1 | $\begin{aligned} & \text { IF } Q=1, M(R(P)) \rightarrow R(P) .1 \\ & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF $\mathrm{Q}=0$ | 3 | LBNE | C9 | $\begin{gathered} \text { IF } Q=0, M(R(P)) \rightarrow R(P) .1 \\ M(R(P)+1) \rightarrow R(P) .0 \\ E L S E R(P)+2 \rightarrow R(P) \end{gathered}$ |
| SKIP INSTRUCTIONS |  |  |  |  |
| SHORT SKIP (SEE NBR) | 2 | SKP |  | $R(P)+1 \rightarrow R(P)$ |
| LONG SKIP (SEE NLBR) | 3 | LSKP | C84 | $R(P)+2 \rightarrow R(P)$ |
| LONG SKIP IF D $=0$ | 3 | LSZ | CE | $\text { IF } D=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF D NOT 0 | 3 | LSNZ | C6 | IF D NOT $0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF DF $=1$ | 3 | LSDF | CF | $\text { IF DF }=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF DF $=0$ | 3 | LSNF | C7 | $\begin{aligned} & \text { IF DF }=0, R(P)+2 \rightarrow R(P) \\ & \text { ELSE CONTINUE } \end{aligned}$ |
| LONG SKIP IF Q = 1 | 3 | LSQ | $C D$ | $\text { IF } Q=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF Q = 0 | 3 | LSNQ | C5 | $I F Q=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF IE = 1 | 3 | LSIE | CC | $\begin{aligned} & \text { IF } I E=1, R(P)+2 \rightarrow R(P) \\ & E L S E \text { CONTINUE } \end{aligned}$ |

[^5]TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\left\|\begin{array}{c} O P \\ \text { CODE } \end{array}\right\|$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| CONTROL INSTRUCTIONS |  |  |  |  |
| IDLE | 2 | IDL | 00\# | WAIT FOR DMA OR INTERRUPT; $M(R(0)) \rightarrow B U S$ |
| NO OPERATION | 3 | NOP | C4 | CONTINUE |
| SET P | 2 | SEP | DN | $\mathrm{N} \rightarrow \mathrm{P}$ |
| SET X | 2 | SEX | EN | $\mathrm{N} \rightarrow \mathrm{X}$ |
| SET Q | 2 | SEQ | 7B | $1-\mathrm{Q}$ |
| RESET Q | 2 | REQ | 7A | $0 \rightarrow 0$ |
| PUSH X, P TO STACK | 2 | MARK | 79 | $(X, P) \rightarrow T ;(X, P) \rightarrow M(R(2))$ $\text { THEN } P \rightarrow X ; R(2) \rightarrow 1 \rightarrow R(2)$ |
| COUNTER INSTRUCTIONS |  |  |  |  |
| LOAD COUNTER | 3 | LDC | $6806 \cdot$ | D $\rightarrow$ COUNTER; 0 $\rightarrow$ CI;STOP COUNTER |
| GET COUNTER | 3 | GEC | 6808 | COUNTER - D |
| STOP COUNTER | 3 | STPC | 6800 | Stop counter clock; $0 \rightarrow \div 32$ PRESCALER |
| DECREMENT COUNTER | 3 | DTC | 6801 | COUNTER-1 $\rightarrow$ COUNTER |
| SET TIMER MODE AND START | 3 | STM | 6807 | TPA $\div 32 \rightarrow$ COUNTER CLOCK |
| SET COUNTER MODE 1 AND START | 3 | SCM1 | 6805 | EF1-COUNTER CLOCK |
| SET COUNTER MODE 2 AND START | 3 | SCM2 | 6803 | EF2-COUNTER CLOCK |
| SET PULSE WIDTH MODE 1 AND START | 3 | SPM1 | 6804 | TPA. $\overline{E F 1} \rightarrow$ COUNTER CLOCK; EF1 STOPS COUNT |
| SET PULSE WIDTH MODE 2 AND START | 3 | SPM2 | 6802 | TPA.EF2 $\rightarrow$ COUNTER CLOCK; EF2 \& STOPS COUNT |
| ENABLE TOGGLE Q | 3 | ETQ | 6809• | IF COUNTER $=01 \cdot$ NEXT COUNTER CLOCK $\sim \bar{\alpha} \rightarrow \mathrm{Q}$ |
| INTERRUPT CONTROL |  |  |  |  |
| EXTERNAL INTERRUPT ENABLE | 3 | XIE | 680A | $1 \rightarrow$ XIE |
| EXTERNAL INTERRUPT DISABLE | 3 | XID | 680B | $0 \rightarrow$ XIE |
| COUNTER INTERRUPT ENABLE | 3 | CIE | 680C | $1 \rightarrow \mathrm{CIE}$ |
| COUNTER INTERRUPT DISABLE | 3 | CID | 680D | $0 \rightarrow \mathrm{CIE}$ |
| RETURN | 2 | RET | 70 | $M(R(X)) \rightarrow X, P ; R(X)+1 \rightarrow R(X) ; 1 \rightarrow M I E$ |
| DISABLE | 2 | DIS | 71 | $M(R(X) \rightarrow X, P ; R(X)+1 \rightarrow R(X) ; 0 \rightarrow M I E$ |
| SAVE | 2 | SAV | 78 | $T \rightarrow M(R(X))$ |
| INPUT-OUTPUT BYTE TRANSFER |  |  |  |  |
| OUTPUT 1 | 2 | OUT 1 | 61 | $\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})$; N LINES $=1$ |
| OUTPUT 2 | 2 | OUT 2 | 62 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; N$ LINES $=2$ |
| OUTPUT 3 | 2 | OUT 3 | 63 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; N$ LINES $=3$ |
| OUTPUT 4 | 2 | OUT 4 | 64 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; N$ LINES $=4$ |
| OUTPUT 5 | 2 | OUT 5 | 65 | $M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ; N$ LINES $=5$ |
| OUTPUT 6 | 2 | OUT 6 | 66 | $M(R(X)) \rightarrow B \cup S ; R(X)+1 \rightarrow R(X) ; N$ LINES $=6$ |
| OUTPUT 7 | 2 | OUT 7 | 67 | $M(R(X)) \rightarrow B \cup S ; R(X)+1 \rightarrow R(X) ; N$ LINES $=7$ |
| INPUT 1 | 2 | INP 1 | 69 | $B \cup S \rightarrow M(R(X)) ; B \cup S \rightarrow$; LINES $=1$ |
| INPUT 2 | 2 | INP 2 | 6A | $B \cup S \rightarrow M(R(X)) ; B U S \rightarrow D ; N$ LINES $=2$ |
| INPUT 3 | 2 | INP 3 | 6B | BUS $\rightarrow \mathrm{M}(\mathrm{R}(\mathrm{X})$ );BUS $\rightarrow$ D; N LINES $=3$ |
| INPUT 4 | 2 | INP 4 | 6 C | $B \cup S \rightarrow M(R(X)) ; B \cup S \rightarrow D ; N$ LINES $=4$ |
| INPUT 5 | 2 | INP 5 | 6D | $B \cup S \rightarrow M(R(X)) ; B \cup S \rightarrow D ; N$ LINES $=5$ |
| INPUT 6 | 2 | INP 6 | 6 E | $B \cup S \rightarrow M(R(X)) ; B \cup S \rightarrow D ; N$ LINES $=6$ |
| INPUT 7 | 2 | INP 7 | 6 F | $B \cup S \rightarrow M(R(X)) ; B \cup S \rightarrow D ; N$ LINES $=7$ |

[^6]
## TABLE I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| CALL AND RETURN |  |  |  |  |
| STANDARD CALL | 10 | SCAL | 688N | $\begin{aligned} & R(N) .0 \rightarrow M(R(X) ; \\ & R(N) .1 \rightarrow M(R(X)-1) ; \\ & R(X)-2 \rightarrow R(X) ; R(P) \rightarrow \\ & R(N) ; \operatorname{THEN} M(R(N)) \rightarrow \\ & R(P) .1 ; M(R(N)+1) \rightarrow R(P) .0 ; \\ & R(N)+2 \rightarrow R(N) \end{aligned}$ |
| STANDARD RETURN | 8 | SRET | 689N ${ }^{\text {- }}$ | $\begin{aligned} & R(N) \rightarrow R(P) ; M(R(X)+1) \\ & \rightarrow R(N) .1 ; M(R(X)+2) \rightarrow \\ & R(N) .0 ; R(X)+2 \rightarrow R(X) \end{aligned}$ |

-Previous contents of $T$ register are destroyed during Instruction Execution.

## Notes for TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete ( 1 fetch +2 execute).

Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the seond and third byte, the branching address.
The long-branch instructions can:
a) Branch unconditionally
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
b) Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
e) Effect an unconditional no branch
c) Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location. If the tested condition is not met, the branching address bytes are skipped over, and the-next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).
2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.
The short branch instruction can:
a) Branch unconditionally
e) Test the status (1 or 0) of the four EF flags
b) Test for $D=0$ or $D \neq 0$
f) Effect an unconditional no branch
c) Test for $\mathrm{DF}=0$ or $\mathrm{DF}=1$
g) Test for interrupts
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256-byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).
3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.
The Unconditional Short-Skip instruction takes 2 cycles to complete ( 1 fetch +1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.
The Long-Skip instructions take three cycles to complete ( 1 fetch + 2 execute).
They can:
a) Skip unconditionally
d) Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
b) Test for $D=0$ or $D \neq 0$
e) Test for IE=1
c) Test for $D F=0$ or $D F=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by tetching the next instruction in sequence.
4. Instructions 6800 through 680D, 683E, and 683F take 3 machine cycles; 68BN takes 4 machine cycles; 686N, 68AN, and 68CN take 5 machine cycles; 688 N takes 10 machine cycles; and 689 N takes 8 machine cycles. In al! cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle: For the instructions noted in TABLEI with $\llbracket$, previous contents of $T$ register are destroyed during INSTRUCTION EXECUTION.


NOTES:

1. THIS TIMING DIAGRAM IS USED TO SHOW SIGNAL RELATIONSHIPS ONLY AND DOES NOT REPRESENT ANY SPECIFIC MACHINE CYCLE.
2. ALL MEASUREMENTS ARE REFERENCED TO 50\% POINT OF THE WAVEFORMS
3. SHADED AREAS INDICATED "DON'T CARE" OR UNDEFINED STATE; MULTIPLE TRANSISTONS MAY OCCUR DURING THIS PERIOD.

* FOR THE CDP1805C ONLY.

Fig. 13 - Objective dynamic timing waveforms for CDP1805C and CDP1806C.

## CDP1805C, CDP1806C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{CL}=50 \mathrm{pF}, \mathrm{VDD}=5 \mathrm{~V} \pm \mathbf{5} \%$.

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1805C and CDP1806C |  |  |
|  |  | Typ. ${ }^{\bullet}$ | Max. |  |
| Propagation Delay Times: |  |  |  | ns |
| Clock to TPA, TPB | tPLH, tPHL | 150 | 275 |  |
| Clock-to-Memory High-Address Byte | tPLH, tPHL | 200 | 325 |  |
| Clock-to-Memory Low-Address Byte | tPLH, TPHL | 150 | 250 |  |
| Clock to $\overline{\mathrm{MRD}}$ | tPLH, tPHL | 200 | 325 |  |
| Clock to $\overline{\mathrm{MWR}}$ | tPLH. ${ }_{\text {tPHL }}$ | 150 | 275 |  |
| Clock to (CPU DATA to BUS) | tPLH, tPHL | 275 | 475 |  |
| Clock to State Code | tPLH, tPHL | 225 | 400 |  |
| Clock to Q | tPLH, tPHL | 200 | 350 |  |
| Clock to N | tPLH, tPHL | 250 | 425 |  |
| Clock to Internal RAM Data to BUS | ${ }^{\text {tPLH, }}$, PHL | 420 | 650 |  |
| Minimum Set Up and Hold Times:- |  |  |  | ns |
| Data Bus Input Set Up | tsu | -100 | 0 |  |
| Data Bus Input Hold | tH | 125 | 225 |  |
| $\overline{\overline{D M A}}$ Set Up | tsu | -75 | 0 |  |
| $\overline{\overline{D M A}}$ Hold | ${ }_{\text {t }}$ | 125 | 200 |  |
| $\overline{\mathrm{ME}}$ Set Up | tsu | -25 | 0 |  |
| $\overline{\mathrm{ME}}$ Hold | th | 90 | 150 |  |
| Interrupt Set Up | tsu | -100 | 0 |  |
| Interrupt Hold | th | 125 | 200 |  |
| $\overline{\text { WAIT Set Up }}$ | tsu | 20 | 50 |  |
| $\overline{\text { EF1-4 }}$ Set Up | tsu | -125 | 0 |  |
| $\overline{\text { EF1-4 }}$ Hold | $\mathrm{t}_{\mathrm{H}}$ | 125 | 225 |  |
|  |  |  |  | ns |
|  |  |  |  |  |
| CLOCK Pulse Width | ${ }^{\text {t W L }}$ | 75 | 125 |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of $T(T=1 / f c l o c k)$ at $T A=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{Vdo}=5 \mathrm{~V} \pm 5 \%$.

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1805C and CDP1806C |  |  |
|  |  | Min. | Typ. ${ }^{\circ}$ |  |
| High-Order Memory-Address Byte Set Up to TPA , Time | Tsu | 2T-150 | 2T-75 | ns |
| High-Order Memory-Address Byte Hold after TPA Time | $\mathrm{th}^{\text {H}}$ | T/2-50 | T/2-15 |  |
| Low-Order Memory-Address Byte Hold after WR Time | th | T+0 | T+100 |  |
| CPU Data to Bus Hold <br> after WR Time | ${ }_{\text {H }}$ | T-200 | T-100 |  |
| Required Memory Access Time Address to Data | ${ }_{\text {t }}$ ACC | 4.5T-250 | 4.5T-100 |  |

[^7]TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

| STATE | 1 | N | MNEMONIC | OPERATION | DATA BUS | MEMORY ADDRESS | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | $\begin{aligned} & \text { N } \\ & \text { LINES } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESET |  |  | $0 \rightarrow$ Q, I, N; $1 \rightarrow$ CIE, XIE | 00 | XXXX | 1 | 1 | 0 |
| S1 | INITIALIZE NOT PROGRAMMER ACCESSIBLE |  |  | $\begin{gathered} X, P \rightarrow \text { T THEN } \\ 0 \rightarrow X, P ; 1 \rightarrow M I E, 0000 \rightarrow R 0 \end{gathered}$ | 00^ | XXXX | 1 | 1 | 0 |
| S0 |  | FETCH |  | MRP $\rightarrow 1, \mathrm{~N} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ | MRP | RP | 0 | 1 | 0 |
| S1 | 0 | 0 | IDL | $\begin{gathered} \text { MRO } \rightarrow \text { BUS } \\ \text { WAIT FOR DMA OR INT } \end{gathered}$ | MRO | RO | 0 | 1 | 0 |
|  | 0 | 1-F | LDN | MRN $\rightarrow$ D | MRN | RN | 0 | 1 | 0 |
|  | 1 | O-F | INC | $\mathrm{RN}+1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
|  | 2 | O-F | DEC | RN-1-RN | FLOAT | RN | 1 | 1 | 0 |
|  | 3 | O-F | $\begin{aligned} & \text { SHORT } \\ & \text { BRANCH } \end{aligned}$ | TAKEN: MRP $\rightarrow$ RP. 0 NOT TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
|  | 4 | O-F | LDA | MRN $\rightarrow$; $\mathrm{RN}+1 \rightarrow \mathrm{RN}$ | MRN | RN | 0 | 1 | 0 |
|  | 5 | O-F | STR | $D \rightarrow$ MRN | D | RN | 1 | 0 | 0 |
|  | 6 | 0 | IRX | $R \mathrm{X}+1 \rightarrow \mathrm{RX}$ | MRX | RX | 0 | 1 | 0 |
|  | 6 | 1 2 3 4 5 6 7 | OUT 1 OUT 2 OUT 3 OUT 4 OUT 5 OUT 6 OUT 7 | MRX $\rightarrow$ BUS; RX+1 $\mathrm{RXX}^{\text {P }}$ | MRX | RX | 0 | 1 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |
|  |  | $\begin{aligned} & \hline 9 \\ & A \\ & B \\ & C \\ & D \\ & E \\ & \hline \end{aligned}$ | INP 1 INP 2 INP 3 INP 4 INP 5 INP 6 INP 7 | BUS $\rightarrow$ MRX, D | DATA <br> FROM <br> 1/O <br> DEVICE | RX | 1 | 0 | $\begin{aligned} & 1 \\ & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |
|  | 7 | 0 | RET | $\begin{gathered} M R X \rightarrow(X, P) ; R X+1 \rightarrow R X \\ 1 \rightarrow M I E \\ \hline \end{gathered}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 1 | DIS | $\begin{gathered} \text { MRX } \rightarrow(X, P) ; R X+1 \rightarrow R X \\ 1 \rightarrow \text { MIE } \\ \hline \end{gathered}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 2 | LDXA | $\mathrm{MRX} \rightarrow \mathrm{D} ; \mathrm{RX}+1 \rightarrow \mathrm{RX}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 3 | STXD | $\mathrm{D} \rightarrow \mathrm{MRX} ; \mathrm{RX}-1 \rightarrow \mathrm{RX}$ | D | RX | 1 | 0 | 0 |
|  |  | 4 | ADC | MRX + D + DF $\rightarrow$ DF, $D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 5 | SDB | MRX-D-DFN $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
|  |  | 6 | SHRC | $L S B(D) \rightarrow D F ; D F \rightarrow M S B(D)$ | FLOAT | RX | 1 | 1 | 0 |
|  |  | 7 | SMB | $0 \rightarrow M R X \rightarrow D F N \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 8 | SAV | $T \rightarrow$ MRX | T | RX | 1 | 0 | 0 |
|  |  | 9 | MARK | $\begin{gathered} (X, P) \rightarrow T, M R 2 ; P \rightarrow X \\ R 2-1 \rightarrow R 2 \\ \hline \end{gathered}$ | T | R2 | 1 | 0 | 0 |
|  |  | A | REQ | $0 \rightarrow \mathrm{Q}$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | B | SEQ | $1 \rightarrow \mathrm{Q}$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | C | ADC1 | $M R P+D+D F \rightarrow D F, D ; R P+1$ | MRP | RP | 0 | 1 | 0 |
|  |  | D | SDB1 | MRP-D-DFN $\rightarrow$ DF, $\mathrm{D} ; \mathrm{RP}+1$ | MRP | RP | 0 | 1 | 0 |
|  |  | E | SHLC | $\mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \mathrm{DF} \rightarrow \mathrm{LSB}(\mathrm{D})$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | F | SMB1 | D-MRP-DFN $\rightarrow$ DF, $\mathrm{D} ; \mathrm{RP}+1$ | MRP | RP | 0 | 1 | 0 |
|  | 8 | O-F | GLO | RN. $0 \rightarrow$ D | RN. 0 | RN | 1 | 1 | 0 |
|  | 9 | O-F | GHI | RN. $1 \rightarrow$ D | RN. 1 | RN | 1 | 1 | 0 |
|  | A | O-F | PLO | L $\rightarrow$ RN. 0 | D | RN | 1 | 1 | 0 |
|  | B | O-F | PHI | $\mathrm{D} \rightarrow$ RN. 1 | D | RN | 1 | 1 | 0 |

$\mathbf{\Delta}=$ Data Bus Floats for first 2-1/2 clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

RCA CMOS LSI Products
CDP1805C, CDP1806C
TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

| STATE | 1 | N | MNEMONIC | OPERATION | DATA BUS | MEMORY <br> ADDRESS | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | N LINES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1\#1 | C | $\begin{aligned} & 0-3 \\ & 8-B \end{aligned}$ | LONG BRANCH | TAKEN: MRP $\rightarrow$ B; RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | TAKEN:B $\rightarrow$ RP.1;MRP $\rightarrow$ RP. 0 | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1\#1 |  |  |  | NOT TAKEN RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | NOT TAKEN: RP+1 $\rightarrow$ RP | $M(R P+1)$ | RP+1 | 0 | 1 | 0 |
| S1\#1 |  | 5 | LONG SKIP | TAKEN: RP+1 $\rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  | 7 |  | TAKEN: RP $+1 \rightarrow$ RP | $M(R P+1)$ | RP +1 | 0 | 1 | 0 |
| S1\#1 |  | $\begin{aligned} & D \\ & E \\ & F \end{aligned}$ |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 |
| \#2 |  | 4 | NOP | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 |
| S1\#1 |  |  |  | NO OPERATION | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | NO OPERATION | MRP | RP | 0 | 1 | 0 |
| S1 | D | O-F | SEP | $\mathrm{N} \rightarrow \mathrm{P}$ | NM | RN | 1 | 1 | 0 |
|  | E | O-F | SEX | $\mathrm{N} \rightarrow \mathrm{X}$ | NN | RN | 1 | 1 | 0 |
|  | F | 0 | LDX | $M R X \rightarrow D$ | MRX | RX | 0 | 1 | 0 |
|  |  | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 7 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { OR } \\ \text { AND } \\ \text { XOR } \\ \text { ADD } \\ \text { SD } \\ \text { SM } \\ \hline \end{gathered}$ | $\begin{aligned} & M R X O R D \rightarrow D \\ & M R X A N D D \rightarrow D \\ & M R X X O R D \rightarrow D \\ & M R X+D \rightarrow D F, D \\ & M R X-D \rightarrow D F, D \\ & D-M R X \rightarrow D F ; D \\ & \hline \end{aligned}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 6 | SHR | $L S B(D) \rightarrow D F ; 0 \rightarrow M S B(D)$ | FLOAT | RX | 1 | 1 | 0 |
|  |  | 6 8 9 A B C D F | LDI <br> ORI <br> ANI <br> XRI <br> ADI <br> SDI <br> SMI | $M R P \rightarrow D ; R P+1 \rightarrow R P$ <br> MRP OR $D \rightarrow D ; R P+1 \rightarrow R P$ <br> MRP AND D $\rightarrow \mathrm{D} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ <br> MRP XOR D $\rightarrow \mathrm{D} ; \mathrm{RP}+1 \rightarrow R P$ <br> $M R P+D \rightarrow D F, D ; R P+1 \rightarrow R P$ <br> $M R P-D \rightarrow D F, D ; R P+1 \rightarrow R P$ <br> D-MRP-DF, D; RP+1-KiP | MRP | RP | 0 | 1 | 0 |
|  |  | E | SHL | $\mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; 0 \rightarrow \mathrm{LSB}(\mathrm{D})$ | FLOAT | RP | 1 | 1 | 0 |
| S2 | DMA IN |  |  | $B \cup S \rightarrow M R 0 ; R O+1 \rightarrow R 0$ | DATA FROM 1/O DEVICE | RO | 1 | 0 | 0 |
|  | DMA OUT |  |  | $\mathrm{MRO} \rightarrow \mathrm{BUS} ; \mathrm{RO} 0+1 \rightarrow \mathrm{RO}$ | MR0 | RO | 0 | 1 | 0 |
| S3 | INTERRUPT |  |  | $\begin{gathered} X, P \rightarrow T ; O \rightarrow M I E \\ 1 \rightarrow P ; 2 \rightarrow X \end{gathered}$ | FLOAT | RN | 1 | 1 | 0 |

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

| STATE | 1 | N | MNEMONIC | OPERATION | DATA BUS | MEMORY <br> ADDRESS | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | N LINES |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THE FOLLOWING ARE ALL LINKED INSTRUCTIONS "68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH |  |  |  |  |  |  |  |  |  |
| S1 | 0 | 0 | STPC | STOP COUNTER CLOCK; $0 \rightarrow \div 32$ PRESCALER | FLOAT | RO | 1 | 1 | 0 |
|  |  | 1 | DTC | CNTR $\rightarrow$ - CNJR | FLOAT | R1 | 1 | 1 | 0 |
|  |  | 2 | SPM2 | CNTR-1 ON EF2 AND TPA | FLOAT | R2 | 1 | 1 | 0 |
|  |  | 3 | SCM2 | CNTR-1 ON EF2 0 TO 1 | FLOAT | R3 | 1 | 1 | 0 |
|  |  | 4 | SPM1 | CNTR-1 ON EF1 AND TPA | FLOAT | R4 | 1 | 1 | 0 |
|  |  | 5 | SCM1 | CNTR-1 ON EF1 0 TO 1 | FLOAT | R5 | 1 | 1 | 0 |
|  |  | 6 | LDC | D $\rightarrow$ CNTR;0 $\rightarrow$ Cl;STOP CNTR | D | R6 | 1 | 1 | 0 |
|  |  | 7 | STM | CNTR-1 ON TPA $\div 32$ | FLOAT | R7 | 1 | 1 | 0 |
|  |  | 8 | GEC | CNTR $\rightarrow$ D | CNTR | R8 | 1 | 1 | 0 |
|  |  | 9 | ETQ | IF CNTR THRU $0: \overline{\mathrm{Q}} \rightarrow \mathrm{Q}$ | FLOAT | R9 | 1 | 1 | 0 |
|  |  | A | XIE | $1 \rightarrow$ XIE | FLOAT | RA | 1 | 1 | 0 |
|  |  | B | XID | $0 \rightarrow$ XIE | FLOAT | RB | 1 | 1 | 0 |
|  |  | C | CIE | $1 \rightarrow$ CIE | FLOAT | RC | 1 | 1 | 0 |
|  |  | D | CID | $0 \rightarrow$ CIE | FLOAT | RD | 1 | 1 | 0 |
|  |  | E | BCI | TAKEN: MRP $\rightarrow$ RP. $0 ; 0 \rightarrow \mathrm{Cl}$ NOT TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
|  | 3 | F | BXI | TAKEN: MRP $\rightarrow$ RP. 0 NOT TAKEN: RP $+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 |
| S1\#1 | 6 | 0-F | RLXA | MRX $\rightarrow B, R X+1 \rightarrow R X$ | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRX} \rightarrow \mathrm{B} ; \mathrm{RX}+1 \rightarrow \mathrm{RX}$ | M $(R X+1)$ | $\mathrm{RX}+1$ | 0 | 1 | 0 |
| \#3 |  |  |  | B, T $\rightarrow$ RN. $0, \mathrm{RN} .1$ | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | 8 | O-F | SCAL | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $T \rightarrow M R X ; R X-1 \rightarrow R X$ | RN. 0 | RX | 1 | 0 | 0 |
| \#3 |  |  |  | $B \rightarrow M R X, R X-1 \rightarrow R X$ | RN. 1 | $R X-1$ | 1 | 0 | 0 |
| \# 4 |  |  |  | RP. 0 RP. $1 \rightarrow T, B$ | FLOAT | RP | 1 | 1 | 0 |
| \#5 |  |  |  | B, T $\rightarrow$ RN. $1, \mathrm{RN} .0$ | FLOAT | RN | 1 | 1 | 0 |
| \#6 |  |  |  | MRN $\rightarrow$; $\mathrm{RN}+1 \rightarrow \mathrm{RN}$ | MRP | RP | 0 | 1 | 0 |
| \#7 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRN} \rightarrow \mathrm{B} ; \mathrm{RN}+1 \rightarrow \mathrm{RN}$ | M (RP+1) | $R \mathrm{P}+1$ | 0 | 1 | 0 |
| \#8 |  |  |  | B, T $\rightarrow$ RP.0, RP. 1 | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | 9 | 0-F | SRET | RN. O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $R X+1 \rightarrow R X$ | FLOAT | RX | 1 | 1 | 0 |
| \#3 |  |  |  | B, T $\rightarrow$ RP.1, RP. 0 | FLOAT | RP | 1 | 1 | 0 |
| \#4 |  |  |  | MRX $\rightarrow B ; R X+1 \rightarrow R X$ | $\mathrm{M}(\mathrm{RX}+1)$ | RX+1 | 0 | 1 | 0 |
| \#5 |  |  |  | $B \rightarrow T ; M R X \rightarrow B$ | $\mathrm{M}(\mathrm{RX}+1)$ | RX+2 | 0 | 1 | 0 |
| \#6 |  |  |  | B, T $\rightarrow$ RN. 0, RN. 1 | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | A | 0-F | RSXD | RN. O, RN. $1 \rightarrow T, B$ | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{T} \rightarrow \mathrm{MRX} ; \mathrm{RX}-1 \rightarrow \mathrm{RX}$ | RN. 0 | RX | 1 | 0 | 0 |
| \#3 |  |  |  | B $\rightarrow$ MRX; RX-1 $\rightarrow$ RX | RN. 1 | RX-1 | 1 | 0 | 0 |
| S1\#1 | B | 0-F | RNX | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | B. $T \rightarrow$ RX.1. RX. 0 | FLOAT | RX | 1 | 1 | 0 |
| S1\#1 | C | 0-F | RLDI | $\mathrm{MRP} \rightarrow \mathrm{B} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRP} \rightarrow \mathrm{B} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| \#3 |  |  |  | B, T $\rightarrow$ RN. 0, RN.1; RP $+1 \rightarrow$ RP | FLOAT | RN | 1 | 1 | 0 |

## Instruction Summary

N

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | IDL | LDN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | INC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | DEC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | BR | BQ | BZ | BDF | B1 | B2 | B3 | B4 | SKP | BNQ | BNZ | BNF | BN1 | BN2 | BN3 | BN4 |
| 4 | LDA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 | STR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | IRX | OUT |  |  |  |  |  |  | * | INP |  |  |  |  |  |  |
| 7 | RET | DIS | LDXA | STXD | ADC | SDB | SHRC | SMB | SAV | MARK | REQ | SEQ | ADCI | SDBI | SHLC | SMBI |
| 8 | GLO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | GHI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | PLO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | PHI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | LBR | LBQ | LBZ | LBDF | NOP | LSNQ | LSNZ | LSNF | LSKP | LBNQ | LBNZ | LBNF | LSIE | LSQ | LSZ | LSDF |
| D | SEP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | SEX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | LDX | OR | AND | XOR | ADD | SD | SHR | SM | LDI | ORI | ANI | XRI | ADI | SDI | SHL | SMI |
|  | '68' LINKED OPCODES (DOUBLE FETCH) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | STPC | DTC | SPM2 | SCM2 | SPM1 | SCM1 | LDC | STM | GEC | ETQ | XIE | XID | CIE | CID | - | - |
| 3 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | BCl | BXI |
| 6 | RLXA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 | SCAL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | SRET |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | RSXD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | RNX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | RLDI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

* '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.


# CMOS 8-Bit Microprocessor With ON-CHIP RAM $\triangle$ and Timer/Counter 

Performance Features:

- Instruction time of $3.2 \mu \mathrm{~s}$, -40 to $+85^{\circ} \mathrm{C}$
- 123 instructions - upwards software compatible with CDP1802, CDP1805, CDP1806
- BCD arithmetic instructions
- Low-power IDLE mode
- Pin compatible with CDP1802, CDP1805, CDP1806, except for $V_{\text {cc }}$ terminal

The RCA-CDP1805AC and CDP1806AC are functional and performance enhancements of the CDP1802, CDP1805C, and CDP1806C LSI CMOS 8-bit register-oriented microprocessor series and are designed for use in generalpurpose applications.
The CDP1805AC hardware enhancements include a 64byte RAM array and a 8-bit presettable down counter. The timer/counter which generates an internal interrupt request, can be programmed for use in time-base, event-counting, and pulse-duration measurement applications. The timer /counter underflow output can also be directed to the Q output terminal. The CDP1806AC hardware enhancements are identical to the CDP1805AC, except the CDP1806AC contains no on-chip RAM.
The CDP1805AC and CDP1806AC are identical to the CDP1804AC, except for the on-chip memory, and may be used for CDP1804AC development purposes.

The CDP1805AC and CDP1806AC software enhancements include 22 more instructions than the CDP1802 and 10 more instructions than the CDP1805C and CDP1806C. The 32 new software instructions add subroutine call and return capability, enhanced data transfer manipulation, timer /counter control, improved interrupt handling, single-instruction loop counting, and BCD arithmetic.
Upwards software and hardware compatibility is maintained when substituting a CDP1805AC or CDP1806AC for other CDP1800-series microprocessors. Pinout is identical except for the replacement of $V_{c c}$ with ME on the CDP1805AC and the replacement of $V_{c c}$ with $V_{D D}$ on the CDP1806AC.
The CDP1805AC and CDP1806AC have an operating voltage range of 4 V to 6.5 V and are supplied in a 40 -lead hermetic dual-in-line ceramic package ( $D$ suffix) and in a 40-lead dual-in-line plastic package ( E suffix).


Fig. 1 - Typical CDP1805AC, CDP1806AC small microprocessor system.
92CM-34987

MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY-VOLTAGE RANGE, (VDD):
    (Voltage referenced to Vss Terminal)
    -0.5 to +7 V
```




```
    POWER DISSIPATION PER PACKAGE (Po):
        For TA = -40 to +60
```




```
        For TA
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
```



```
OPERATING-TEMPERATURE RANGE (TA):
```





```
    LEAD TEMPERATURE (DURING SOLDERING):
```



RECOMMENDED OPERATING CONDITIONS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITION <br> $V_{D D}$ <br> (V) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1805ACD, CDP1805ACE CDP1806ACD, CDP1806ACE |  |  |
|  |  | MIN. | MAX. |  |
| DC Operating Voltage Range | - | 4 | 6.5 | V |
| Input Voltage Range | - | $V_{\text {ss }}$ | $V_{\text {D }}$ |  |
| Minimum Instruction Time* ( $\mathrm{ccL}=5 \mathrm{MHz}$ ) | 5 | 3.2 | - | $\mu \mathrm{s}$ |
| Maximum DMA Transfer Rate | 5 | - | 0.625 | Mbytes/s |
| Maximum Clock Input Frequency, Load Capacitance (CL) $=50 \mathrm{pF}$ | 5 | DC | 5 | MHz |
| Maximum External Counter/Timer <br> Clock Input Frequency to $\overline{E F 1}, \overline{E F 2}$ <br> tctx | 5 | DC | 2 |  |

*Equals 2 machine cycles - one Fetch and one Execute operation for all instructions except Long Branch, Long Skip, NOP, and "68" family instructions, which are more than two cycles.

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}} \pm \mathbf{5 \%}$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | VIN <br> (V) | VDD <br> (V) | CDP1805ACD, CDP1805ACE CDP1806ACD, CDP1806ACE |  |  |  |
|  |  |  |  |  | Min. | Typ.* | Max. |  |
| Quiescent Device Current | lod | - | 0,5 | 5 | - | 50 | 200 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current (Except $\overline{\text { XTAL }}$ | 10. | 0.4 | 0,5 | 5 | 1.6 | 4 | - | mA |
| XTAL Output | loL | 0.4 | 5 | 5 | 0.2 | 0.4 | - |  |
| Output High Drive (Source) Current <br> (Except XTAL) | loh | 4.6 | 0,5 | 5 | -1.6 | -4 | - |  |
| $\overline{\text { XTAL }}$ | IOH | 4.6 | 0 | 5 | -0.1 | -0.2 | - |  |
| Output Voltage Low-Level | VoL | - | 0,5 | 5 | - | 0 | 0.1 | V |
| Output Voltage High Level | Voh | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage (BUS 0-BUS 7, ME) | $V_{\text {IL }}$ | 0.5, 4.5 | - | 5 | - | - | 1.5 |  |
| Input High Voltage (BUS 0-BUS 7, ME) | $\mathrm{V}_{1}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Schmitt Trigger Input Voltage (Except BUS 0 - BUS 7, $\overline{\mathrm{ME}}$ ) <br> Positive Trigger Threshold <br> Negative Trigger Threshold Hysteresis | $V_{P}$ | 0.5, 4.5 | - | 5 | 2.2 | 2.9 | 3.6 |  |
|  | $V_{N}$ |  |  |  | 0.9 | 1.9 | 2.8 |  |
|  | $\mathrm{V}_{\mathrm{H}}$ |  |  |  | 0.3 | 0.9 | 1.6 |  |
| Input Leakage Current | IIN | - | 0.5 | 5 | - | $\pm 0.1$ | $\pm 5$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | lout | 0,5 | 0,5 | 5 | - | $\pm 0.2$ | $\pm 5$ |  |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | pF |
| Output Capacitance | Cout | - | - | - | - | 10 | 15 |  |
| Total Power Dissipation ( $f=5 \mathrm{MHz}$ ) Idle " 00 " at $\mathrm{M}(0000), \mathrm{CL}=50 \mathrm{pF}$ |  | - | - | 5 | - | 1.5 | 3 | mW |
| Minimum Data Retention Voltage | $\mathrm{V}_{\text {DR }}$ | $V_{D D}=V_{D R}$ |  |  | - | 2 | 2.4 | V |
| Data Retention Current | lor | $V_{D D}=2.4$ |  |  | - | 25 | 100 | $\mu \mathrm{A}$ |

${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause Vod - Vss to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to VoD, Vcc, or Vss may damage CMOS devices by exceeding the maximum device dissipation.


Fig. 2 - Block diagram for CDP1805AC and CDP1806AC.
timing waveforms for possible operating modes

*NOTE
ME HAS A MINIMUM SETUP AND HOLD TIME WITH RESPECT TO THE BEGINNING OF CLOCK 70 FOR A MEMORY READ OPERATION. RAM DATA WILL APPEAR ON THE DATA BUS DURING THE TIME ME IS ACTIVE. THE TIME SHOWN CAN BE LONGER, IF FOR INSTANCE, A DMA OUT OPERATION IS PERFORMED ON INTERNAL RAM DATA, TO ALLOW DATA ENOUGH TIME TO BE LATCHED INTO AN EXTERNAL DEVICE. THE INTERNAL RAM IS AUTOMATICALLY DESELECTED AT THE END OF CLOCK 71, INDEPENDENT OF ME.

* FOR CDPI805AC ONLY

Fig. 3 - Internal memory operation timing waveforms for CDP1805AC and CDP1806AC.


Fig. 4 - External memory operation timing waveforms for CDP1805AC and CDP1806AC.

## ENHANCED CDP1805AC and CDP1806AC OPERATION

## TIMING

Timing for the CDP1805AC and CDP1806AC is the same as the CDP1802 microprocessor series, with the following exceptions:

- 4.5 clock cycles are provided for memory access instead of 5 .
- $Q$ changes $1 / 2$ clock cycle earlier during the SEQ and REQ instructions.
- Flag lines (EF1-EF4) are sampled at the end of the S0 cycle instead of at the beginning of the S1 cycle.
- Pause can only occur on the low-to-hgh transition of either TPA or TPB, instead of any negative clock transition.


## SPECIAL FEATURES

Schmitt triggers are provided on all control inputs, except
$\overline{M E}$, for maximum immunity from noise and slow signal transitions. A Schmitt trigger in the oscillator section allows operation with an RC or crystal.
The CDP1802-series LOAD mode is not retained. This mode (WAIT, CLEAR $=0$ ) is not allowed on the CDP1805AC and CDP1806AC.
A low power mode is provided, which is initiated via the IDLE instruction. In this mode all external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, MRD is set to a logic " 1 ", and the data bus floats. The IDLE mode is exited by a DMA or INT condition. The INT includes both external interrupts and interrupts generated by the timer /counter. The only restrictions are that the Timer mode, which uses the TPA $\div 32$ clock source, and the underflow condition at the Pulse Width Measurement modes are not available to exit the IDLE mode.

SIGNAL DESCRIPTIONS

## BUS 0 to BUS 7 (Data Bus):

8 -bit bidirectional DATA BUS lines. These lines are used for transferring data between the memory, the microprocessor, and I/O devices.

## N0 to $\mathbf{N} 2$ (I/O) Lines:

Activated by an I/O instruction to signal the I/O control logic of a data transfer between memory and I/O interface. These lines can be used to issue command codes or device
selection codes to the I/O devices. The N bits are low at all times except when an I/O instruction is being executed. During this time their state is the same as the corresponding bits in the N register. The direction of data flow is defined in the I/O instruction by bit N3 (internally) and is indicated by the level of the MRD signal:

$$
\begin{array}{ll}
\overline{\mathrm{MRD}}=\mathrm{V}_{\mathrm{DD}}: & \text { Data from } \mathrm{I} / \mathrm{O} \text { to } \mathrm{CPU} \text { and Memory } \\
\overline{\mathrm{MRD}}=\mathrm{V}_{\mathrm{Ss}}: & \text { Data from Memory to } \mathrm{I} / \mathrm{O}
\end{array}
$$

# SIGNAL DESCRIPTIONS (Cont'd) 

## $\overline{E F 1}$ to $\overline{E F 4}$ (4 Flags):

These inputs enable the I/O controllers to transfer status information to the processor. The levels can be tested by the conditional branch instructions. They can be used in conjunction with the INTERRUPT request line to establish interrupt priorities. The flag(s) are sampled at the end of every SO cycle. One additional use for EF1 and EF2 is event counting and pulse-width measurement in conjunction with the Timer/Counter.

## INTERRUPT, DMA-IN, DMA-OUT (3 I/O Requests)

These inputs are sampled by the CDP1805AC and CDP1806AC during TPB.
Interrupt Action: $X$ and $P$ are stored in $T$ after executing current instruction; designator $X$ is set to 2 ; designator $P$ is set to 1 ; interrupt enable is reset to 0 (inhibit); and instruction execution is resumed. The interrupt action requires one machine cycle (S3).
DMA Action: Finish executing current instruction; R(0) points to memory area for data transfer; data is loaded into or read out of memory; and increment $R(0)$.
Note: In the event of concurrent DMA and INTERRUPT requests, DMA-IN has priority followed by DMA-OUT and then INTERRUPT.

## SCO, SC1, (2 State Code Lines):

These outputs indicate that the CPU is: 1) fetching an instruction, or 2) executing an instruction, or 3) processing a DMA request, or 4) acknowledging an interrupt request. The levels of state code are tabulated below. All states are valid at TPA.

| State Type | State Code Lines |  |
| :--- | :---: | :---: |
|  | SC1 | SC0 |
| S0 (Fetch) | L | L |
| S1 (Execute) | L | H |
| S2 (DMA) | H | L |
| S3 (Interrupt) | H | H |

$\mathrm{H}=\mathrm{V}_{\mathrm{DD}}, \mathrm{L}=\mathrm{V}_{\text {ss }}$.

## TPA, TPB (2 Timing Pulses):

Positive pulses that occur once in each machine cycle (TPB follows TPA). They are used by I/O controllers to interpret codes and to time interaction with the data bus. The trailing edge of TPA is used by the memory system to latch the high-order byte of the 16-bit memory address.

## MAO to MA7 (8 Memory Address Lines):

In each cycle, the higher-order byte of a 16-bit memory address appears on the memory address lines MAO-7 first. Those bits required by the memory system can be strobed into external address latches by timing pulse TPA. The low-order byte of the 16-bit address appears on the address lines $1 / 2$ clock after the termination of TPA.

## $\overline{M W R}$ (Write Pulse):

A negative pulse appearing in a memory-write cycle, after the address lines have stabilized.

## $\overline{\text { MRD (Read Level): }}$

A low level on MRD indicates a memory read cycle. It can be used to control three-state outputs from the addressed memory and to indicate the direction of data transfer during an I/O instruction.

## Q:

Single bit output from the CPU which can be set or reset, between the trailing edge of TPA and the leading edge of TPB, under program control. The Enable Toggle Q command connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q line changes state. This command is cleared by a LOAD COUNTER (LDC) instruction, a CPU reset, or a BRANCH COUNTER INTERRUPT (BCI) instruction with the counter interrupt flip-flop set.

## CLOCK:

Input for externally generated single-phase clock. The maximum clock frequency is 5 MHz at $\mathrm{V}_{D D}=5 \mathrm{~V}$. The clock is counted down internally to 8 clock pulses per machine cycle.

## $\overline{\text { XTAL: }}$

Connection to be used with clock input terminal, for an external crystal, if the on-chip oscillator is utilized.

## $\overline{\text { WAIT, }} \overline{\text { CLEAR }}$ (2 Control Lines):

Provide four control modes as listed in the following truth table:

| CLEAR | $\overline{\text { WAIT }}$ | MODE |
| :---: | :---: | :---: |
| L | L | NOT ALLOWED |
| $L$ | $H$ | RESET |
| $H$ | $L$ | PAUSE |
| $H$ | $H$ | RUN |

## $\overline{M E}$ (Memory Enable CDP1805AC Only):

This active low signal line is used to select or deselect the internal RAM. It must be active prior to clock 70 for an internal RAM access to take place. Internal RAM data will appear on the data bus during the time that $\overline{M E}$ is active (after clock 31). Thus, if this data is to be latched into an external device (i.e., during an OUTPUT instruction or DMA OUT cycle), ME should be wide enough to provide enough time for valid data to be latched.

The internal RAM is not internally mask-decoded. Decoding of the starting address is performed externally, and may reside in any 64-byte block of memory.

## Vod (CDP1806AC Only):

This input replaces the $\overline{M E}$ signal of the CDP1805AC and must be connected to the positive power supply.

## Vod, Vss, (Power Levels):

$V_{s s}$ is the most negative supply voltage terminal and is normally connected to ground. $V_{D D}$ is the positive supply voltage terminal. All outputs swing from $V_{s s}$ to $V_{\text {Do }}$. The recommended input voltage swing is from $V_{\text {ss }}$ to $V_{\text {Do }}$.

## ARCHITECTURE

Fig. 2 shows a block diagram of the CDP1805AC and CDP1806AC. The principal feature of this system is a register array (R) consisting of sixteen 16-bit scratchpad registers. Individual registers in the array (R) are designated (selected) by a 4-bit binary code from one of the 4-bit registers labeled $N, P$, and $X$. The contents of any register can be directed to any one of the following three paths:

1. the external memory (multiplexed, higher-order byte first on to 8 memory address lines)
2. the $D$ register (either of the two bytes can be gated to $D$ )
3. the increment/decrement circuit where it is increased or decreased by one and stored back in the selected 16-bit register.
The three paths, depending on the nature of the instruction, may operate independently or in various combinations in the same machine cycle.
Most instructions consist of two 8-clock-pulse machine cycles. The first cycle is the fetch cycle, and the second —and more if necessary - are execute cycles. During the fetch cycle the four bits in the $P$ designator select one of the 16 registers $R(P)$ as the current program counter. The selected register $R(P)$ contains the address of the memory location from which the instruction is to be fetched. When the instruction is read out from the memory, the higherorder 4 bits of the instruction byte are loaded into the I register and the lower-order 4 bits into the N register. The content of the program counter is automatically incremented by one so that $R(P)$ is now "pointing" to the next byte in the memory.
The $X$ designator selects one of the 16 registers $R(X)$ to "point" to the memory for an operand (or data) in certain ALU or I/O operations.
The N designator can perform the following five functions depending on the type of instruction fetched:
4. designate one of the 16 registers in $R$ to be acted upon during register operations
5. indicate to the $1 / O$ devices a command code or device-selection code for peripherals
6. indicate the specific operation to be executed during the ALU instructions, types of tests to be performed during the Branch instructions, or the specific operation required in a class of miscellaneous instructions
7. indicate the value to be loaded into $P$ to designate a new register to be used as the program counter $R(P)$
8. indicate the value to be loaded into $X$ to designate a new register to be used as data pointer $R(X)$.
The registers in $R$ can be assigned by a programmer in three different ways as program counters, as data pointers, or as scratchpad locations (data registers) to hold two bytes of data.

## Program Counters

Any register can be the main program counter; the address of the selected register is held in the $P$ designator. Other registers in $R$ can be used as subroutine program counters. By a single instruction the contents of the $P$ register can be changed to effect a "call" to subroutine. When interrupts are being serviced, register $R(1)$ is used as the program
counter for the user's interrupt servicing routine. After reset, and during a DMA operation, $R(0)$ is used as the program counter. At all other times the register designated as program counter is at the discretion of the user.

## Data Pointers

The registers in $R$ may be used as data pointers to indicate a location in memory. The register designated by $X$ (i.e., $R(X)$ ) points to memory for the following instructions (see Table I):

1. ALU operations
2. output instructions
3. input instructions
4. register $\longrightarrow$ memory transfer
5. interrupt and subroutine handling.

The register designated by $N$ (i.e., $R(N)$ ) points to memory for the "load D from memory" instructions ON and 4 N and the "Store $D$ " instruction $5 N$. The register designated by $P$ (i.e., the program counter) is used as the data pointer for ALU instructions F8-FD, FF, 7C, 7D, 7F, and the RLDI instruction 68CN. During these instruction executions, the operation is referred to as "data immediate".
Another important use of $R$ as a data pointer supports the built-in Direct-Memory-Access (DMA) function. When a DMA-In or DMA-Out request is received, one machine cycle is "stolen". This operation occurs at the end of the execute machine cycle in the current instruction. Register $R(0)$ is always used as the data pointer during the DMA operation. The data is read from (DMA-Out) or written into (DMA-In) the memory location pointed to by the $R(0)$ register. At the end of the transfer, $R(0)$ is incremented by one so that the processor is ready to act upon the next DMA byte transfer request. This feature in the CDP1805AC and CDP1806AC architecture saves a substantial amount of logic when fast exchanges of blocks of data are required, such as with magnetic discs or during CRT-display-refresh cycles.

## Data Registers

When registers in $R$ are used to store bytes of data, instructions are provided which allow $D$ to receive from or write into either the higher-order- or lower-order-byte portions of the register designated by N. By this mechanism (together with loading by data immediate) program pointer and data pointer designations are initialized. Also, this technique allows scratchpad registers in $R$ to be used to hold general data. By employing increment or decrement instructions, such registers may be used as loop counters. The new RLDI, RLXA, RSXD, and RNX instructions also allow loading, storing, and exchanging the full 16-bit contents of the $R$ registers. The new DBNZ instruction allows decrementing and branching-on-not-zero of any 16bit $R$ register without affecting the $D$ register.

## The Q Flip-Flop

An internal flip-flop, $Q$, can be set or reset by instruction and can be sensed by conditional branch instructions. It can also be driven by the output of the timer/counter. The output of $Q$ is also available as a microprocessor output.

# ARCHITECTURE (Cont'd) 

Register Summary

| D | 8 Bits | Data Register (Accumulator) |
| :---: | :---: | :--- |
| DF | 1 Bit | Data Flag (ALU Carry) |
| B | 8 Bits | Auxiliary Holding Register |
| R | 16 Bits | 1 of 16 Scratchpad Registers |
| P | 4 Bits | Designates which Register is <br> Program Counter |
| X | 4 Bits | Designates which Register is <br> Data Pointer |
| N | 4 Bits | Holds Low-Order Instr. Digit |
| I | 4 Bits | Holds High-Order Instr. Digit |
| T | 8 Bits | Holds old X, P after Interrupt <br> (X is high nibble) |
| Q | 1 Bit | Output Flip-Flop |
| CH | 8 Bits | Holds Counter Jam Value |
| MIE | 1 Bit | Master Interrupt Enable |
| CIE | 1 Bit | Counter Interrupt Enable |
| XIE | 1 Bit | External Interrupt Enable |
| CIL | 1 Bit | Counter Interrupt Latch |

## Interrupt Servicing

Register $R(1)$ is always used as the program counter whenever interrupt servicing is initialized. When an interrupt request occurs and the interrupt is allowed by the program (again, nothing takes place until the completion of the current instruction), the contents of the $X$ and $P$ registers are stored in the temporary register $T$, and $X$ and $P$ are set to new values; hex digit 2 in $X$ and hex digit 1 in $P$. Master Interrupt Enable is automatically deactivated to inhibit further interrupts. The user's interrupt routine is now in control; the contents of T may be saved by means of a single SAV instruction (78) in the memory location pointed to by $R(X)$ or the contents of T, D, and DF may be saved using a single DSAV instruction (6876). At the conclusion of the interrupt, the user's routine may restore the pre-interrupted value of $X$ and $P$ with either a RET instruction (70) which permits further interrupts, or a DIS instruction (71), which disables further interrupts.

## Interrupt Generation and Arbitration (See Fig. 5)

Interrupt requests can be generated from the following sources:

1. Externally through the interrupt input (Request not latched)
2. Internally due to timer/counter response (Request is latched)
a. On the transition from count (01) is to its next value (counter underflow)
b. On the transition of EF1 in pulse measurement mode 1
c. On the transition of EF2 in pulse measurement mode 2

For an interrupt to be serviced by the CPU, the appropriate Interrupt Enable flip-flops must be set. Thus, the External Interrupt Enable flip-flop must be set to service an external interrupt request, and the Counter Interrupt Enable flip-flop must be set to service an internal timer/counter interrupt request. In addition, the Master Interrupt Enable flip-flop (as used in the CDP1802) must be set to service either type of request. All 3 flip-flops are initially enabled with the application of a hardware reset, and, can be selectively enabled or disabled with software: CIE, CID instructions for the CIE flip-flop; XIE, XID instructions for the XIE flip-flop; RET, DIS instructions for the MIE flip-flop.
Short branch instructions on Counter Interrupt (BCI) and External Interrupt (BXI) can be placed in the user's interrupt service routine to provide a means of identifying and prioritizing the interrupt source. Note, however, that since the External Interrupt request is not latched, it must remain active until the short branch is executed if this priority arbitration scheme is used.
Interrupt requests can also be polled if automatic interrupt service is not desired (MIE=0). With the Counter Interrupt and External Interrupt short branch instructions, the branch will be taken if an interrupt request is pending, regardless of the state of any of the 3 Interrupt Enable flip-flops. The latched counter interrupt request signal will be reset when the branch is taken, when the CPU is reset, or with a LDC instruction with the Counter stopped.


Fig. 5 - Interrupt logic-control diagram for CDP1805AC and CDP1806AC.

## ARCHITECTURE (Cont'd)

## Timer/Counter and Controls (see Fig. 6)

This logic consists of a presettable 8-bit down-counter (Modulo N type), and a conditional divide-by-32 prescaler. After counting down to (01) 18 the counter returns to its initial value at the next count and sets the Counter Interrupt Latch. It will continue decrementing on subsequent counts. If the counter is preset to (00) ${ }_{10}$ a full 256 counts will occur.
During a Load Counter instruction (LDC) if the counter was stopped with a STPC instruction, the counter and its holding register (CH) are loaded with the value in the D register and any previous counter interrupt is cleared. If the LDC is executed when the counter is running, the contents of the D register are loaded into the holding register (CH) only and any previous counter interrupt is not cleared. After counting down to (01) 18 the next count will load the new initial value into the counter, set the Counter Interrupt Latch, and operation will continue.
The timer/counter has the following five programmable modes:

1. Event Counter 1: Input to counter is connected to the EF1 terminal. The high-to-low transition decrements the counter.
2. Event Counter 2: Input to counter is connected to the EF2 terminal. The high-to-low transition decrements the counter.
3. Timer: Input to counter is from the divide-by-32 prescaler clocked by TPA. The prescaler is decremented on the low-to-high transition of TPA. The divide-by- 32 prescaler is reset when the counter is in a mode other than the Timer mode or stopped by a STPC.
4. Pulse Duration Measurement 1: Input to counter connected to TPA. Each low-to-high transition of TPA
decrements the counter if the input signal at EF1 terminal (gate input) is low. On the transition of EF1 to the positive state, the count is stopped, the mode is cleared, and the interrupt request latched. If the counter underflows while the input is low, interrupt will also be set, but counting will continue.
5. Pulse Duration Measurement 2: Operation is identical to Pulse Duration Measurement 1, except EF2 is used as the gate input.

The modes can be changed without affecting the stored count.
Those modes which use $\overline{\mathrm{EF1}}$ and $\overline{\mathrm{EF} 2}$ terminals as inputs do not exclude testing these flags for branch instructions.
The Stop Counter (STPC) instruction clears the counter mode and stops counting. The STPC instruction should be executed prior to a GEC instruction, if the counter is in the Event Counter Mode 1 or 2.
In addition to the five programmable modes, the Decrement Counter instruction (DTC) enables the user to count in software. In order to avoid conflict with counting done in the other modes, the instruction should be used only after the mode has been cleared by a Stop Counter instruction.
The Enable Toggle Q instruction (ETQ) connects the Q-line flip-flop to the output of the counter, such that each time the counter decrements from 01 to its next value, the Q output changes state. This action is independent of the counter mode and the Interrupt Enable flip-flops. The Enable Toggle Q condition is cleared by an LDC with the timer/counter stopped, system Reset, or a BCI with $\mathrm{Cl}=1$.


Fig. 6 - Timer/Counter diagram for CDP1805AC and CDP1806AC.

## ARCHITECTURE (Cont'd)

## On-Board Clock (see Fig. 7 and 8)

Clock circuits may use either an external crystal or an RC network.
The crystal is connected between terminals 1 and 39 (CLOCK and XTAL) in parallel with a resistance (1 megohm typ.).
Frequency trimming capacitors may be required at terminals 1 and 39. For additional information on crystal oscillators, see ICAN-6565. Because of the Schmitt Trigger input, an RC oscillator can be used as shown in Fig. 7. The frequency is approximately 1/RC (see Fig. 8).


Fig. 7 - RC network for oscillator.


Fig. 8 - Nominal component values as a function of frequency for the RC oscillator.

## CONTROL MODES

| CLEAR | $\overline{\text { WAIT }}$ | MODE |
| :---: | :---: | :---: |
| L | L | NOT ALLOWED |
| L | $H$ | RESET |
| $H$ | $L$ | PAUSE |
| $H$ | $H$ | RUN |

The function of the modes are defined as follows:

## RESET

Registers I, N, Q, counter prescaler, and Counter Interrupt Latch are reset. XIE and CIE are set and O's ( $V_{s s}$ ) are placed on the data bus. TPA and TPB are suppressed while reset is
held and the CPU is placed in S1. The state of the timer/counter is unaffected by the RESET operation.
The first machine cycle after termination of reset is an initialization cycle which requires 9 clock pulses. During this cycle the CPU remains in $\mathrm{S} 1, \mathrm{X}, \mathrm{P} \rightarrow \mathrm{T}$, and then registers $X, P$, and $R(0)$ are reset and MIE is set. Interrupt and DMA servicing are suppressed during the initialization cycle. The next cycle is an S0 or an S2 but never an S1 or S3. The use of a 71 instruction, followed by 00 at memory locations 0000 and 0001, may be used to reset MIE, so as to preclude interrupts until ready for them. Power-up reset/run can be realized by connecting an RC network to CLEAR (see Fig. 9 ).
(20)

Fig. 9 - Reset/run diagram.

## PAUSE

Stops the internal CPU timing generator, freezing the state of the processor. Pause can occur at two points in a machine cycle, on the low-to-high transition of either TPA or TPB.
The oscillator continues to run but subsequent clock transitions are ignored. TPA and TPB remain at their previous state (see Fig. 10).
If Pause is entered while in the event counter mode, the appropriate Flag transitions will continue to decrement the counter.


TPB PAUSE TIMING
NOTE:

$$
\xi 2 C M-31944
$$

pause (in clock waveform) while represented here as one clock CYCLE IN DURATION, COULD BE INFINITELY LONG.

Fig. 10 - Paúse mode timing waveforms.

## CDP1805AC, CDP1806AC

## ARCHITECTURE (Cont'd)

## CONTROL MODES (Cont'd)

## RUN

May be initiated from the Pause or Reset mode functions. If initiated from Pause, the CPU resumes operation at the point it left off. If paused at TPA, it will resume on the next high-to-low clock transition, while if paused at TPB, it will resume on the next low-to-high clock transition (see Fig. 9). When initiated from the Reset operation, the first machine cycle following Reset is always the initialization cycle. The
initialization cycle is then followed by a DMA (S2) cycle or fetch (SO) from location 0000 in memory.

## SCHMITT TRIGGER INPUTS

All inputs except BUS 0-BUS 7 and $\overline{M E}$ contain a Schmitt Trigger circuit, which is especially useful on the CLEAR input as a power-up RESET (see Fig. 9) and the CLOCK input (see Fig. 7).

## STATE TRANSITIONS

The CDP1805AC and CDP1806AC state transitions are shown in Fig. 11. Each machine cycle requires the same
period of time, 8 clock pulses, except the initialization cycle (INIT) which requires 9 clock pulses.


PRIORITY: FORCE SO, S1 INTODMA DMA IN
DMA OUT

92C5-34778

Fig. 11 - State transition diagram.

## INSTRUCTION SET

The CDP1805AC and CDP1806AC instruction summary is given in Table I. Hexadecimal notation is used to refer to the 4-bit binary codes.
In all registers bits are numbered from the least significant bit (LSB) to the most significant bit (MSB) starting with 0 .

R(W): Register designated by W, where
$W=N$ or $X$, or $P$
$R(W) .0$ : Lower-order byte of $R(W)$ $R(W) .1:$ Higher-order byte of $R(W)$
Operation Notation

$$
M(R(N)) \rightarrow D ; R(N)+1 \rightarrow R(N)
$$

This notation means: The memory byte pointed to by $R(N)$ is loaded into $D$, and $R(N)$ is incremented by 1 .

TABLE I - INSTRUCTION SUMMARY (For Notes, see also page 17)

| INSTRUCTION | $\begin{aligned} & \text { NO. OF } \\ & \text { MACHINE } \\ & \text { CYCLES } \end{aligned}$ | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| MEMORY REFERENCE |  |  |  |  |
| LOAD IMMEDIATE | 2 | LDI | F8 | $M(R(P)) \rightarrow D ; R(P)+1 \rightarrow R(P)$ |
| REGISTER LOAD IMMEDIATE | 5 | RLDI | 68CN- | $\begin{gathered} M(R(P)) \rightarrow R(N) .1 ; M(R(P))+1 \rightarrow \\ R(N) .0 ; R(P)+2 \rightarrow R(P) \end{gathered}$ |
| LOAD VIA N | 2 | LDN | ON |  |
| LOAD ADVANCE | 2 | LDA | 4N | $M(R(N)) \rightarrow D ; R(N)+1 \rightarrow R(N)$ |
| LOAD VIA X | 2 | LDX | FO | $M(R(X)) \rightarrow D$ |
| LOAD VIA X AND ADVANCE | 2 | LDXA | 72 | $M(R(X)) \rightarrow D ; R(X)+1 \rightarrow R(X)$ |
| REGISTER LOAD VIA X AND ADVANCE | 5 | RLXA | 686N ${ }^{\text {a }}$ | $\begin{gathered} M(R(X)) \rightarrow R(N) .1 ; M(R(X)+1) \rightarrow \\ R(N) .0 ; R(X))+2 \rightarrow R(X) \end{gathered}$ |
| STORE VIA N | 2 | STR | 5N | $D \rightarrow M(R N)$ ) |
| STORE VIA X AND DECREMENT | 2 | STXD | 73 | $D \rightarrow M(R(X)) ; R(X)-1 \rightarrow R(X)$ |
| REGISTER STORE VIA X AND DECREMENT | 5 | RSXD | 68AN ${ }^{\text {- }}$ | $R(N) .0 \rightarrow M(R(X)) ; R(N) .1 \rightarrow$ $M(R(X)-1) ; R(X)-2 \rightarrow R(X)$ |
| REGIST'ER OPERATIONS |  |  |  |  |
| INCREMENT REG N | 2 | INC | 1N | $\mathbf{R}(\mathrm{N})+1 \rightarrow \mathbf{R}(\mathrm{~N})$ |
| DECREMENT REG $N$ | 2 | DEC | 2N | $R(N)-1 \rightarrow R(N)$ |
| DECREMENT REG N AND LONG | 5 | DBNZ | 682N | $R(N)-1 \rightarrow R(N) ; ~ I F R(N) N O T ~ 0, ~$ |
| BRANCH IF NOT EQUAL 0 |  |  |  | $\begin{gathered} M(R(P)) \rightarrow R(P) .1, M(R(P)+1) \rightarrow \\ R(P) .0, E L S E R(P)+2 \rightarrow R(P) \end{gathered}$ |
| INCREMENT REG X | 2 | IRX | 60 | $R(X)+1 \rightarrow R(X)$ |
| GET LOW REG $N$ | 2 | GLO | 8 N | $\mathrm{R}(\mathrm{N}) .0 \rightarrow \mathrm{D}$ |
| PUT LOW REG N | 2 | PLO | AN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .0$ |
| GET HIGH REG $N$ | 2 | GHI | 9N | $R(N) .1 \rightarrow D$ |
| PUT HIGH REG $N$ | 2 | PHI | BN | $\mathrm{D} \rightarrow \mathrm{R}(\mathrm{N}) .1$ |
| REGISTER N TO REGISTER X COPY | 4 | RNX | 68BN ${ }^{\text {² }}$ | $R(N) \rightarrow R(X)$ |
| LOGIC OPERATIONS (Note 5) |  |  |  |  |
| OR | 2 | OR | F1 | $M(R(X))$ OR D $\rightarrow$ D |
| OR IMMEDIATE | 2 | ORI | F9 | $\begin{gathered} M(R(P)) O R D \rightarrow D ; \\ R(P)+1 \rightarrow R(P) \end{gathered}$ |
| EXCLUSIVE OR | 2 | XOR | F3 | $M(R(X))$ XOR $D \rightarrow D$ |
| EXCLUSIVE OR IMMEDIATE | 2 | XRI | FB | $\begin{gathered} M(R(P)) \text { XOR } D \rightarrow D ; \\ R(P)+1 \rightarrow R(P) \end{gathered}$ |
| AND | 2 | AND | F2 | $M(R(X))$ AND $D \rightarrow D$ |
| AND IMMEDIATE | 2 | ANI | FA | $\begin{gathered} M(R(P)) \text { AND } D \rightarrow D ; \\ R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHIFT RIGHT | 2 | SHR | F6 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, $0 \rightarrow$ MSB(D) |
| SHIFT RIGHT WITH CARRY | 2 | SHRC $\}$ | 764 | SHIFT D RIGHT, LSB(D) $\rightarrow$ DF, |
| RING SHIFT RIGHT | 2 | RSHR $\}$ |  | DF-MSB(D) |
| SHIFT LEFT | 2 | SHL | FE | SHIFT D LEFT, MSB(D) $\rightarrow$ DF, $0 \rightarrow$ LSB(D) |

[^8]Table I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| LOGIC OPERATIONS (Note 5) (Cont'd) |  |  |  |  |
| SHIFT LEFT WITH CARRY RING SHIFT LEFT | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\left.\begin{array}{l}\text { SHLC } \\ \text { RSHL }\end{array}\right\}$ | 7E® | $\begin{gathered} \hline \text { SHIFT D LEFT, MSB(D) } \rightarrow \text { DF, } \\ \text { DF } \rightarrow \mathrm{LSB}(\mathrm{D}) \end{gathered}$ |
| ARITHMETIC OPERATIONS (Note 5) |  |  |  |  |
| ADD | 2 | ADD | F4 | $\mathrm{M}(\mathrm{R}(\mathrm{X}) \mathrm{)}+\mathrm{D} \rightarrow \mathrm{DF}, \mathrm{D}$ |
| DECIMAL ADD | 4 | DADD | ¢8F4 | $\begin{aligned} & M(R(X))+D \rightarrow D F, D \\ & D E C I M A L \text { ADJUST } \rightarrow D F, D \end{aligned}$ |
| ADD IMMEDIATE | 2 | ADI | FC | $M(R(P))+D \rightarrow D F, D ; R(P)+1 \rightarrow R(P)$ |
| DECIMAL ADD IMMEDIATE | 4 | DADI | 68FC | $\begin{aligned} & M(R(P))+D \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L \text { ADJUST } \rightarrow D F, D \end{aligned}$ |
| ADD WITH CARRY | 2 | ADC | 74 | $M(R(X))+D+D F \rightarrow D F, D$ |
| DECIMAL ADD WITH CARRY | 4 | DADC | 6874 | $M(R(X))+D+D F \rightarrow D F, D$ DECIMAL ADJUST $\rightarrow$ DF, D |
| ADD WITH CARRY, IMMEDIATE | 2 | ADCI | 7 C | $\begin{aligned} & M(R(P))+D+D F \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| DECIMAL ADD WITH CARRY, IMMEDIATE | 4 | DACI | 687C | $\begin{aligned} & M(R(P))+D+D F \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L \text { ADJUST } \rightarrow D F, D \end{aligned}$ |
| SUBTRACT D | 2 | SD | F5 | M $(R(X))$-D $\rightarrow$ DF, D |
| SUBTRACT D IMMEDIATE | 2 | SDI | FD | $\begin{aligned} & M(R(P))-D \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT D WITH BORROW | 2 | SDB | 75 | $M(R(X))-D-(N O T$ DF $) \rightarrow D F, D$ |
| SUBTRACT D WITH BORROW, IMMEDIATE | 2 | SDBI | 7D | $\begin{aligned} & M(R(P))-D-(N O T D F) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SUBTRACT MEMORY | 2 | SM | F7 | $\mathrm{D}-\mathrm{M}\left(\mathrm{R}(\mathrm{X})\right.$ ) $\mathrm{DF}^{\text {, } \mathrm{D}}$ |
| DECIMAL SUBTRACT MEMORY | 4 | DSM | $68 \mathrm{F7}$ | $\begin{aligned} & D-M(R(X)) \rightarrow D F, D \\ & \text { DECIMAL ADJUST-DF, D } \end{aligned}$ |
| SUBTRACT MEMORY IMMEDIATE | 2 | SMI | FF | $\begin{aligned} & D-M(R(P)) \rightarrow D F, D ; \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| DECIMAL SUBTRACT MEMORY, IMMEDIATE | 4 | DSMI | 68FF | $\begin{aligned} & D-M(R(P)) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \\ & D E C I M A L A D J U S T \rightarrow D F, D \end{aligned}$ |
| SUBTRACT MEMORY WITH BORROW | 2 | SMB | 77 | $D-M(R(X))-(N O T$ DF $) \rightarrow D F, D$ |
| DECIMAL SUBTRACT MEMORY WITH BORROW | 4 | DSMB | 6877 | $D-M(R(X))-(N O T D F) \rightarrow D F, D$ DECIMAL ADJUST $\rightarrow$ DF, D |
| SUBTRACT MEMORY WITH BORROW, IMMEDIATE | 2 | SMBI | 7F | $\begin{aligned} & D-M(R(P))-(N O T D F) \rightarrow D F, D \\ & R(P)+1 \rightarrow R(P) \end{aligned}$ |
| DECIMAL SUBTRACT MEMORY WITH BORROW, IMMEDIATE | 4 | DSBI | 687F | $D-M(R(P))-(N O T D F) \rightarrow D F, D$ $R(P)+1 \rightarrow R(P)$ <br> DECIMAL ADJUST $\rightarrow$ DF, D |
| BRANCH INSTRUCTIONS - SHORT BRANCH |  |  |  |  |
| SHORT BRANCH | 2 | BR | 30 | $\mathrm{M}(\mathrm{R}(\mathrm{P}))^{\text {P }} \mathrm{R}(\mathrm{P}) .0$ |
| NO SHORT BRANCH (SEE SKP) | 2 | NBR | 384 | $R(P)+1 \rightarrow R(P)$ |
| SHORT BRANCH IF D $=0$ | 2 | BZ | 32 | $\begin{gathered} \text { IF D }=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF D NOT 0 | 2 | BNZ | 3A | $\begin{aligned} & \text { IF D NOT } 0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |

-This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

## CDP1805AC, CDP1806AC

Table I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| BRANCH INSTRUCTIONS - SHORT BRANCH (Cont'd) |  |  |  |  |
| SHORT BRANCH IF DF $=1$ | 2 | BDF 7 | 334 | IF DF $=1, M(R(P)) \rightarrow R(P) .0$ |
| SHORT BRANCH IF POS OR ZERO | 2 | BPZ $\}$ |  | ELSE R(P)+1-R(P) |
| SHORT BRANCH IF EQUAL OR GREATER | 2 | BGE |  |  |
| SHORT BRANCH IF DF $=0$ | 2 | BNF 7 | 3B4 | IF $D=0, M(R(P)) \rightarrow R(P) .0$ |
| SHORT BRANCH IF MINUS | 2 | BM \} |  | ELSE R(P) $+1 \rightarrow R(P)$ |
| SHORT BRANCH IF LESS | 2 | BL |  |  |
| SHORT BRANCH IF Q = 1 | 2 | BQ | 31 | $\begin{gathered} \text { IF } Q=1, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF Q $=0$ | 2 | BNQ | 39 | $\begin{gathered} \text { IF } Q=0, M(R(P)) \rightarrow R(P) .0 \\ E L S E R(P)+1 \rightarrow R(P) \end{gathered}$ |
| SHORT BRANCH IF EF1 $=1$ $\left(E F 1=V_{s s}\right)$ | 2 | B1 | 34 | $\begin{aligned} & \text { IF EF1 }=1, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF1 $=0$ (EF1 = Vod) | 2 | BN1 | $3 C$ | $\begin{aligned} & \text { IF EF1 }=0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF2 $=1$ $\left(E F 2=V_{s s}\right)$ | 2 | B2 | 35 | $\begin{aligned} & \text { IF EF2 }=1, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF2 $=0$ (EF2 = VoD | 2 | BN2 | 3D | $\begin{aligned} & \text { IF EF2 }=0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH IF EF3 = 1 | 2 | B3 | 36 | IF EF3 $=1, M(R(P)) \rightarrow R(P) .0$ |
| EF3 $=\mathrm{V}_{\text {ss }}$ ) |  |  |  | ELSE R(P) $+1 \rightarrow R(P)$ |
| SHORT BRANCH IF EF3 $=0$ | 2 | BN3 | 3E | IF EF3 $=0, M(R(P)) \rightarrow R(P) .0$ |
| EF3 $=V_{\text {DD }}$ ) |  |  |  | ELSE R(P) $+1 \rightarrow R(P)$ |
| SHORT BRANCH IF EF4 $=1$ | 2 | B4 | 37 | IF EF4 $=1, M(R(P)) \rightarrow R(P) .0$ |
| EF4 $=\mathrm{V}_{\text {ss }}$ ) |  |  |  | ELSE R(P)+1-R(P) |
| SHORT BRANCH IF EF4 $=0$ (EF4 = VDO | 2 | BN4 | 3F | $\begin{aligned} & \text { IF EF4 }=0, M(R(P)) \rightarrow R(P) .0 \\ & \text { ELSE } R(P)+1 \rightarrow R(P) \end{aligned}$ |
| SHORT BRANCH ON | 3 | BCl | 683E* | IF $\mathrm{Cl}=1, \mathrm{M}(\mathrm{R}(P)) \rightarrow R(P) .0 ; 0 \rightarrow C I$ |
| COUNTER INTERRUPT |  |  |  | ELSE R(P)+1 $\rightarrow R(P)$ |
| SHORT BRANCH ON | 3 | BXI | 683F | IF $X 1=1, M(R(P)) \rightarrow R(P) .0$ |
| EXTERNAL INTERRUPT |  |  |  | ELSE $R(P)+1 \rightarrow R(P)$ |
| BRANCH INSTRUCTIONS - LONG BRANCH |  |  |  |  |
| LONG BRANCH | 3 | LBR | CO | $M(R(P)) \rightarrow R(P) .1, M(R(P)+1) \rightarrow R(P) .0$ |
| NO LONG BRANCH (SEE LSKP) | 3 | NLBR | C84 | $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF D $=0$ | 3 | LBZ | C2 | IF $D=0, M(R(P)) \rightarrow R(P) .1$ |
|  |  |  |  | M $M(P)+1) \rightarrow R(P) .0$ |
|  |  |  |  | ELSER(P)+2-R(P) |
| LONG BRANCH IF D NOT 0 | 3 | LBNZ | CA | IF D NOT 0, M(R(P)) $\rightarrow R(P) .1$ |
|  |  |  |  | $\begin{aligned} & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |
| LONG BRANCH IF DF $=1$ | 3 | LBDF | C3 | IF DF $=1, M(R(P)) \rightarrow R(P) .1$ |
|  |  |  |  | $M(R(P)+1) \rightarrow R(P) .0$ |
|  |  |  |  | ELSE $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF DF $=0$ | 3 | LBNF | CB | IF DF $=0, M(R(P)) \rightarrow R(P) .1$ |
|  |  |  |  | $M(R(P)+1) \rightarrow R(P) .0$ |
|  |  |  |  | ELSE R(P)+2-R(P) |
| LONG BRANCH IF Q = 1 | 3 | LBQ | C1 | IF $Q=1, M(R(P)) \rightarrow R(P) .1$ |
|  |  |  |  | $M(R(P)+1) \rightarrow R(P) .0$ |
|  |  |  |  | ELSE $R(P)+2 \rightarrow R(P)$ |
| LONG BRANCH IF Q = 0 | 3 | LBNQ | C9 | IF $Q=0, M(R(P)) \rightarrow R(P) .1$ |
|  |  |  |  | $\begin{aligned} & M(R(P)+1) \rightarrow R(P) .0 \\ & E L S E R(P)+2 \rightarrow R(P) \end{aligned}$ |

-This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

- ETQ cleared by LDC, reset of CPU, or $\mathrm{BCI} \cdot(\mathrm{CI}=1)$.
$\mathbf{C I}=$ Counter Interrupt, XI = External Interrupt.

Table I - INSTRUCTION SUMMARY (Cont'd)

| INSTRUCTION | NO. OF MACHINE CYCLES | MNEMONIC | $\begin{gathered} \text { OP } \\ \text { CODE } \end{gathered}$ | OPERATION |
| :---: | :---: | :---: | :---: | :---: |
| SKIP INSTRUCTIONS |  |  |  |  |
| SHORT SKIP (SEE NBR) | 2 | SKP | 384 | $\mathrm{R}(\mathrm{P})+1 \rightarrow \mathrm{R}(\mathrm{P})$ |
| LONG SKIP (SEE NLBR) | 3 | LSKP | C84 | $R(P)+\cdots R(P)$ |
| LONG SKIP IF D $=0$ | 3 | LSZ | CE | IF D $=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF D NOT 0 | 3 | LSNZ | C6 | IF D NOT $0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF DF $=1$ | 3 | LSDF | CF | $I F D F=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF DF $=0$ | 3 | LSNF | C7 | $I F D F=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF Q $=1$ | 3 | LSQ | $C D$ | $I F Q=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF Q $=0$ | 3 | LSNQ | C5 | $I F Q=0, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| LONG SKIP IF IE = 1 | 3 | LSIE | CC | $I F I E=1, R(P)+2 \rightarrow R(P)$ ELSE CONTINUE |
| CONTROL INSTRUCTIONS |  |  |  |  |
| IDLE | 2 | IDL | 00\# | STOP ON TPB; WAIT FOR DMA OR INTERRUPT; BUS FLOATS |
| NO OPERATION | 3 | NOP | C4 | CONTINUE |
| SET P | 2 | SEP | DN | $\mathrm{N} \rightarrow \mathrm{P}$ |
| SET X | 2 | SEX | EN | $\mathrm{N} \rightarrow \mathrm{X}$ |
| SET Q | 2 | SEQ | 7B | $1 \rightarrow Q$ |
| RESET Q | 2 | REQ | 7A | $0 \rightarrow Q$ |
| PUSH X, P TO STACK | 2 | MARK | 79 | $(X, P) \rightarrow T ;(X, P) \rightarrow M(R(2))$ |
|  |  |  |  | THEN P $\rightarrow X ; R(2) \rightarrow 1 \rightarrow R(2)$ |
| TIMER/COUNTER INSTRUCTIONS |  |  |  |  |
| LUAD COUNTER | 3 | LDC | 6806* | $\mathrm{D} \rightarrow$ COUNTER; $0 \rightarrow \mathrm{CI}$; (IF COUNTER IS STOPPED) |
| GET COUNTER | 3 | GEC | 6808 | COUNTER $\rightarrow$ D |
| STOP COUNTER | 3 | STPC | 6800 | STOP COUNTER CLOCK; $0 \rightarrow \div 32$ PRESCALER |
| DECREMENT TIMER/COUNTER | 3 | DTC | 6801 | COUNTER-1-COUNTER |
| SET TIMER MODE AND START | 3 | STM | 6807 | TPA $\div 32 \rightarrow$ COUNTER CLOCK |
| SET COUNTER MODE 1 AND START | 3 | SCM1 | 6805 | EF1-COUNTER CLOCK |
| SET COUNTER MODE 2 AND START | 3 | SCM2 | 6803 | EF2 $\rightarrow$ COUNTER CLOCK |
| SET PULSE WIDTH MODE 1 AND START | 3 | SPM1 | 6804 | TPA. $\overline{E F 1} \rightarrow$ COUNTER CLOCK; EF1 $\neq$ STOPS COUNT |
| SET PULSE WIDTH MODE 2 AND START | 3 | SPM2 | 6802 | TPA.EF2 $\rightarrow$ COUNTER CLOCK; EF2 $\approx$ STOPS COUNT |
| ENABLE TOGGLE Q | 3 | ETQ | 6809* | IF COUNTER $=01 \cdot$ NEXT <br> COUNTER CLOCK $\sim: \bar{Q} \rightarrow Q$ |

[^9]
## CDP1805AC, CDP1806AC

Table I - INSTRUCTION SUMMARY (Cont'd)

\begin{tabular}{|c|c|c|c|c|}
\hline INSTRUCTION \& NO. OF MACHINE CYCLES \& MNEMONIC \& \[
\begin{aligned}
\& \text { OP } \\
\& \text { CODE }
\end{aligned}
\] \& OPERATION \\
\hline \multicolumn{5}{|l|}{INTERRUPT CONTROL} \\
\hline \begin{tabular}{l}
EXTERNAL INTERRUPT ENABLE EXTERNAL INTERRUPT DISABLE COUNTER INTERRUPT ENABLE COUNTER INTERRUPT DISABLE RETURN \\
DISABLE \\
SAVE \\
SAVE T, D, DF
\end{tabular} \& \[
\begin{aligned}
\& 3 \\
\& 3 \\
\& 3 \\
\& 3 \\
\& 2 \\
\& 2 \\
\& 2 \\
\& 2 \\
\& 6
\end{aligned}
\] \& \begin{tabular}{l}
XIE \\
XID \\
CIE \\
CID \\
RET \\
DIS \\
SAV \\
DSAV
\end{tabular} \& \[
\begin{gathered}
680 \mathrm{~A} \\
680 \mathrm{~B} \\
680 \mathrm{C} \\
680 \mathrm{D} \\
70 \\
71 \\
78 \\
7876^{■}
\end{gathered}
\] \& \[
\begin{aligned}
\& 1 \rightarrow X I E \\
\& 0 \rightarrow X I E \\
\& 1 \rightarrow C I E \\
\& 0 \rightarrow C I E \\
\& M(R(X)) \rightarrow X, P ; \\
\& R(X)+1 \rightarrow R(X) ; 1 \rightarrow M I E \\
\& M(R(X) \rightarrow X, P ; \\
\& R(X)+1 \rightarrow R(X) ; 0 \rightarrow M I E \\
\& T \rightarrow M(R(X)) \\
\& R(X)-1 \rightarrow R(X), T \rightarrow M(R(X)), \\
\& R(X)-1 \rightarrow R(X), D \rightarrow M(R(X)), \\
\& R(X)-1 \rightarrow R(X), S H I F T D \\
\& R I G H T \text { WITH CARRY, } D \rightarrow M(R(X))
\end{aligned}
\] \\
\hline \multicolumn{5}{|l|}{INPUT-OUTPUT BYTE TRANSFER} \\
\hline \begin{tabular}{l}
OUTPUT 1 \\
OUTPUT 2 \\
OUTPUT 3 \\
OUTPUT 4 \\
OUTPUT 5 \\
OUTPUT 6 \\
OUTPUT 7 \\
INPUT 1 \\
INPUT 2 \\
INPUT 3 \\
INPUT 4 \\
INPUT 5 \\
INPUT 6 \\
INPUT 7
\end{tabular} \& \begin{tabular}{l}
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2 \\
2
\end{tabular} \& \begin{tabular}{l}
OUT 1 \\
OUT 2 \\
OUT 3 \\
OUT 4 \\
OUT 5 \\
OUT 6 \\
OUT 7 \\
INP 1 \\
INP 2 \\
INP 3 \\
INP 4 \\
INP 5 \\
INP 6 \\
INP 7
\end{tabular} \& 61
62
63
63
64
65
66
67
69
\(6 A\)
\(6 B\)
68
68
\(6 D\) \& ```
\(\mathrm{M}(\mathrm{R}(\mathrm{X})) \rightarrow \mathrm{BUS} ; \mathrm{R}(\mathrm{X})+1 \rightarrow \mathrm{R}(\mathrm{X})\);
N LINES = 1
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 2
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 3
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X) ;\)
N LINES = 4
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 5
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 6
\(M(R(X)) \rightarrow B U S ; R(X)+1 \rightarrow R(X)\);
N LINES = 7
BUS \(\rightarrow M(R(X))\); BUS \(\rightarrow D\);
N LINES = 1
BUS \(\rightarrow M(R(X))\); BUS \(\rightarrow D ;\)
N LINES = 2
BUS \(\rightarrow M(R(X))\); BUS \(\rightarrow D\);
N LINES = 3
BUS \(\rightarrow M(R(X)) ; B U S \rightarrow D ;\)
N LINES = 4
BUS \(\rightarrow M(R(X)) ; B U S \rightarrow D ;\)
N LINES = 5
\(B U S \rightarrow M(R(X)) ; B U S \rightarrow D ;\)
N LINES = 6
BUS \(\rightarrow M(R(X)) ; B \cup S \rightarrow D ;\)
N LINES = 7
``` \\
\hline \multicolumn{5}{|l|}{CALL AND RETURN} \\
\hline \begin{tabular}{l}
STANDARD CALL \\
STANDARD RETURN
\end{tabular} \& 10 \& SCAL
SRET \& \(688 \mathrm{~N}^{\square}\)

$689 \mathrm{~N}^{\square}$ \& $$
\begin{aligned}
& R(N) .0 \rightarrow M(R(X)) ; \\
& R(N) .1 \rightarrow M(R(X)-1) ; \\
& R(X)-2 \rightarrow R(X) ; R(P) \rightarrow R(N) ; \\
& T H E N M(R(N)) \rightarrow R(P) .1 ; \\
& M(R(N)+1) \rightarrow R(P) .0 ; \\
& R(N)+2 \rightarrow R(N) \\
& R(N) \rightarrow R R(P) ; M(R(X)+1) \rightarrow R(N) .1 ; \\
& M(R(X)+2) \rightarrow R(N) .0 ; \\
& R(X)+2 \rightarrow R(X)
\end{aligned}
$$ <br>

\hline
\end{tabular}

- Previous contents of $T$ register are destroyed during instruction execution.


## NOTES FOR TABLE I

1. Long-Branch, Long-Skip and No Op instructions require three cycles to complete ( 1 fetch +2 execute).
Long-Branch instructions are three bytes long. The first byte specifies the condition to be tested; and the second and third byte, the branching address.
The long-branch instructions can:
a. Branch unconditionally
b. Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c. Test for $D F=0$ or $D F=1$
d. Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e. Effect an unconditional no branch

If the tested condition is met, then branching takes place; the branching address bytes are loaded in the high-and-low-order bytes of the current program counter, respectively. This operation effects a branch to any memory location.
If the tested condition is not met, the branching address bytes are skipped over, and the next instruction in sequence is fetched and executed. This operation is taken for the case of unconditional no branch (NLBR).
2. The short-branch instructions are two or three bytes long. The first byte specifies the condition to be tested, and the second specifies the branching address, except for the branches on interrupt. For those, the first two bytes specify the condition to be tested and the third byte specifies the branching address.
The short branch instruction can:
a. Branch unconditionally
b. Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c. Test for $D F=0$ or $D F=1$
d. Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e. Test the status ( 1 or 0 ) of the four EF flags
f. Effect an unconditional no branch
g. Test for counter or external interrupts (BCI, BXI)

If the tested condition is met, then branching takes place; the branching address byte is loaded into the low-order byte position of the current program counter. This effects a branch within the current 256 -byte page of the memory, i.e., the page which holds the branching address. If the tested condition is not met, the branching address byte is skipped over, and the next instruction in sequence is fetched and executed. This same action is taken in the case of unconditional no branch (NBR).
3. The skip instructions are one byte long. There is one Unconditional Short-Skip (SKP) and eight Long-Skip instructions.
The Unconditional Short-Skip instruction takes 2 cycles to complete ( 1 fetch +1 execute). Its action is to skip over the byte following it. Then the next instruction in sequence is fetched and executed. This SKP instruction is identical to the unconditional no-branch instruction (NBR) except that the skipped-over byte is not considered part of the program.
The Long-Skip instructions take three cycles to complete ( 1 fetch +2 execute).

They can:
a. Skip unconditionally
b. Test for $\mathrm{D}=0$ or $\mathrm{D} \neq 0$
c. Test for $D F=0$ or $D F=1$
d. Test for $\mathrm{Q}=0$ or $\mathrm{Q}=1$
e. Test for $\mathrm{MIE}=1$

If the tested condition is met, then Long Skip takes place; the current program counter is incremented twice. Thus two bytes are skipped over and the next instruction in sequence is fetched and executed. If the tested condition is not met, then no action is taken. Execution is continued by fetching the next instruction in sequence.
4. Instruction 6800 through 68FF take a minimum of 3 machine cycles and up to a maximum of 10 machine cycles. In all cases, the first two cycles are fetches and subsequent cycles are executes. The first byte (68) of these two-byte op codes is used to generate the second fetch, the second byte is then interpreted differently than the same code without the 68 prefix. DMA and INT requests are not serviced until the end of the last execute cycle.
5. Arithmetic Operations:

The arithmetic and shift operations are the only instructions that can alter the content cf DF. The syntax '(NOT DF)' denotes the subtraction of the borrow. Binary Operations:

After an ADD instruction -
$D F=1$ denotes a carry has occurred. Result is greater than $\mathrm{FF}_{16}$.
$\mathrm{DF}=0$ denotes a carry has not occurred.
After a SUBTRACT instruction -
$D F=1$ denotes no borrow. $D$ is a true positive number.
$D F=0$ denotes a borrow. $D$ is in two's complement form.
Binary Coded Decimal Operations:
After a BCD ADD instruction -
$D F=1$ denotes a carry has occurred. Result is greater than $99_{10}$.
$\mathrm{DF}=0$ denotes a carry has not occurred.
After a BCD SUBTRACT instruction -
$D F=1$ denotes no borrow. $D$ is a true positive decimal number.

| (Example) | 99 | $D$ |
| :--- | ---: | :--- |
|  | $-\frac{88}{11}$ | $\mathrm{M}(\mathrm{R}(\mathrm{X}))$ |
|  |  | $\mathrm{DF}=1$ |

$D F=0$ denotes a borrow. $D$ is in ten's complement form.
(Example)

| 88 | $D$ |
| ---: | :--- |
| -99 | $M(R(X))$ |
| -89 | $D$ |

89 is the ten's complement of 11 , which is the correct answer (with a minus value denoted by $D F=0$ ).

## CDP1805AC, CDP1806AC



Fig. 12 - Objective dynamic timing waveforms for CDP1805AC and CDP1806AC.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{Vdo}=5 \mathrm{~V}, \pm 5 \%$.

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1805AC, CDP1806AC |  |  |
|  |  | Typ. ${ }^{\text {® }}$ | Max. |  |
| Propagation Delay Times: |  |  |  | ns |
| Clock to TPA, TPB | tplin $^{\text {t }}$ PHL | 150 | 275 |  |
| Clock-to-Memory High-Address Byte | tpli, $^{\text {t }}$ PHL | 325 | 550 |  |
| Clock-to-Memory Low-Address Byte | $t_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | 275 | 450 |  |
| Clock to MRD | $\mathrm{tPLH} \mathrm{t}_{\text {PHL }}$ | 200 | 325 |  |
| Clock to MWR | $\mathrm{tPLH}^{\text {che }}$, tPHL | 150 | 275 |  |
| Clock to (CPU DATA to BUS) | $\mathrm{tPLH} \mathrm{t}_{\text {P }}$ | 375 | 625 |  |
| Clock to State Code |  | 225 | 400 |  |
| Clock to Q | $\mathrm{tPLH}^{\text {, }}$ tPHL | 250 | 425 |  |
| Clock to N | $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | 250 | 425 |  |
| Clock to Internal RAM Data to BUS | $\mathrm{tPLH} \mathrm{t}_{\text {PHL }}$ | 420 | 650 |  |
| Minimum Set Up and Hold Times:* |  |  |  | ns |
| Data Bus Input Set-Up | tsu | -100 | 0 |  |
| Data Bus Input Hold | $\mathrm{t}_{\mathrm{H}}$ | 125 | 225 |  |
| DMA Set-Up | $\mathrm{tsu}^{\text {u }}$ | -75 | 0 |  |
| DMA Hold | $t_{H}$ | 100 | 175 |  |
| ME Set-Up | $\mathrm{tsu}^{\text {d }}$ | -25 | 0 |  |
| ME Hold | $\mathrm{t}_{\mathrm{H}}$ | 90 | 150 |  |
| Interrupt Set-Up | tsu | -100 | 0 |  |
| Interrupt Hold | $t_{H}$ | 100 | 175 |  |
| WAIT Set-Up | tsu | 20 | 50 |  |
| EF1-4 Set-Up | tsu | -125 | 0 |  |
| EF1-4 Hold | $t_{H}$ | 175 | 300 |  |
| Minimum Pulse Width Times:* |  |  |  | ns |
| CLEAR Pulse Width | $t_{\text {wL }}$ | 100 | 175 |  |
| CLOCK Pulse Width | $t_{\text {wL }}$ | 75 | 125 |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
- Maximum limits of minimum characteristics are the values above which all devices function.

TIMING SPECIFICATIONS as a function of $T(T=1 / f c l o c k)$ at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V}, \pm 5 \%$.

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1805AC, CDP1806AC |  |  |
|  |  | Min. | Typ.* |  |
| High-Order Memory-Address Byte Set-Up to TPA Time | Tsu | 2T-275 | 2T-175 | ns |
| High-Order Memory-Address Byte Hold after TPA Time | $t_{H}$ | T/2-50 | T/2-15 |  |
| Low-Order Memory-Address Byte Hold after WR Time | $t_{H}$ | T+0 | T+100 |  |
| CPU Data to Bus Hold after WR Time | $t_{H}$ | T-200 | T-100 |  |
| Required Memory Access Time Address to Data | $t_{\text {Acc }}$ | 4.5T-400 | 4.5T-175 |  |

[^10]TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES

| STATE | 1 | N | MNEMONIC | OPERATION | DATA BUS | MEMORY ADDRESS | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S1 | RESET |  |  | $\begin{gathered} 0 \rightarrow \text { Q,I,N, COUNTER } \\ \text { PRESCALER, CIL; } \\ 1 \rightarrow \text { CIE, XIE } \\ \hline \end{gathered}$ | 00 | UNDEFINED | 1 | 1 | 0 |
|  | INITIALIZE NOT PROGRAMMER ACCESSIBLE |  |  | $\begin{gathered} \mathrm{X}, \mathrm{P} \rightarrow \text { T THEN } \\ 0 \rightarrow X, \mathrm{P} ; 1 \rightarrow \mathrm{MIE}, 0000 \rightarrow R 0 \end{gathered}$ | 004 | UNDEFINED | 1 | 1 | 0 |
| SO |  | FETCH |  | $\mathrm{MRP} \rightarrow 1, \mathrm{~N} ; \mathrm{RP}^{+1} \rightarrow \mathrm{RP}$ | MRP | RP | 0 | 1 | 0 |
| S1 | 0 | 0 | IDL | STOP AT TPB <br> WAIT FOR DMA OR INT | FLOAT | RO | 1 | 1 | 0 |
|  | 0 | 1-F | LDN | MRN $\rightarrow$ D | MRN | RN | 0 | 1 | 0 |
|  | 1 | O-F | INC | $\mathrm{RN}+1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
|  | 2 | O-F | DEC | $\mathrm{RN}-1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
|  | 3 | 0-F | SHORT BRANCH | TAKEN: MRP $\rightarrow$ RP. 0 NOT TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
|  | 4 | O-F | LDA | $\mathrm{MRN} \rightarrow \mathrm{D} ; \mathrm{RN}+1 \rightarrow \mathrm{RN}$ | MRN | RN | 0 | 1 | 0 |
|  | 5 | O-F | STR | $D \rightarrow$ MRN | D | RN | 1 | 0 | 0 |
|  | 6 | 0 | IRX | $R X+1 \rightarrow R \mathrm{X}$ | MRX | RX | 1 | 1 | 0 |
|  | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | OUT 1 <br> OUT 2 <br> OUT 3 <br> OUT 4 <br> OUT 5 <br> OUT 6 <br> OUT 7 | $M R X \rightarrow B \cup S ; R X+1 \rightarrow R X$ | MRX | RX | 0 | 1 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |
|  |  | $\begin{aligned} & 9 \\ & \mathrm{~A} \\ & \mathrm{~B} \\ & \mathrm{C} \\ & \mathrm{D} \\ & \mathrm{E} \\ & \mathrm{~F} \\ & \hline \end{aligned}$ | INP 1 <br> INP 2 <br> INP 3 <br> INP 4 <br> INP 5 <br> INP 6 <br> INP 7 | $B \cup S \rightarrow M R X, D$ | DATA <br> FROM <br> I/O <br> DEVICE | RX | 1 | 0 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ |
|  | 7 | 0 | RET | $\begin{gathered} M R X \rightarrow X, P ; R X+1 \rightarrow R X \\ 1 \rightarrow M I E \\ \hline \end{gathered}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 1 | DIS | $\begin{gathered} M R X \rightarrow X, P ; R X+1 \rightarrow R X \\ 0 \rightarrow M I E \end{gathered}$ | MRX | RX | 0 | 1 | 0 |
|  |  | 2 | LDXA | $M R X \rightarrow D ; R X+1 \rightarrow R X$ | MRX | RX | 0 | 1 | 0 |
|  |  | 3 | STXD | $D \rightarrow M R X ; R X-1 \rightarrow R X$ | D | RX | 1 | 0 | 0 |
|  |  | 4 | ADC | $M R X+D+D F \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 5 | SDB | $M R X \rightarrow D \rightarrow D F N \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 6 | SHRC | $\mathrm{LSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \mathrm{DF} \rightarrow \mathrm{MSB}(\mathrm{D})$ | FLOAT | RX | 1 | 1 | 0 |
|  |  | 7 | SMB | $D \rightarrow M R X \rightarrow D F N \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 8 | SAV | $\mathrm{T} \rightarrow \mathrm{MRX}$ | T | RX | 1 | 0 | 0 |
|  |  | 9 | MARK | $\begin{gathered} X, P \rightarrow T, M R 2 ; P \rightarrow X \\ R 2-1 \rightarrow R 2 \end{gathered}$ | T | R2 | 1 | 0 | 0 |
|  |  | A | REQ | $0 \rightarrow Q$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | B | SEQ | $1 \rightarrow Q$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | C | ADC1 | $M R P+D+D F \rightarrow D F, D ; R P+1$ | MRP | RP | 0 | 1 | 0 |
|  |  | D | SDB1 | MRP-D-DFN $\rightarrow$ DF, D; RP+1 | MRP | RP | 0 | 1 | 0 |
|  |  | E | SHLC | $\mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; \mathrm{DF} \rightarrow \mathrm{LSB}(\mathrm{D})$ | FLOAT | RP | 1 | 1 | 0 |
|  |  | F | SMB1 | D-MRP-DFN $\rightarrow$ DF, D; RP+1 | MRP | RP | 0 | 1 | 0 |
|  | 8 | O-F | GLO | RN. $0 \rightarrow$ D | RN. 0 | RN | 1 | 1 | 0 |
|  | 9 | O-F | GHI | RN. $1 \rightarrow$ D | RN. 1 | RN | 1 | 1 | 0 |
|  | A | O-F | PLO | $\mathrm{D} \rightarrow$ RN. 0 | D | RN | 1 | 1 | 0 |
|  | B | O-F | PHI | D $\rightarrow$ RN. 1 | D | RN | 1 | 1 | 0 |

$\mathbf{=}$ Data bus floats for first $\mathbf{2 - 1 / 2}$ clocks of the 9 clock initialization cycle; all zeros for remainder of cycle.

TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

| STATE | 1 | $N$ | MNEMONIC | OPERATION | $\begin{aligned} & \text { DATA } \\ & \text { BUS } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { MEMORY } \\ \text { ADDRESS } \end{array}$ | MRD | MWR | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ST\#1 | C | $\begin{aligned} & 0-3, \\ & 8-B \end{aligned}$ | LONG BRANCH | TAKEN: MRP $\rightarrow$ B; RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | TAKEN:B $\rightarrow$ RP. $1 ; \mathrm{MRP} \rightarrow$ RP. 0 | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1\#1 |  |  |  | NOT TAKEN RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | NOT TAKEN: $\mathrm{RP}+1 \rightarrow \mathrm{RP}$ | M (RP+1) | RP+1 | 0 | 1 | 0 |
| S1\#1 |  | 5 | LONG SKIP | TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
| \#2 |  | 6 |  | TAKEN: RP+1-RP | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1\#1 |  | $\begin{aligned} & \mathrm{C} \\ & \mathrm{D} \end{aligned}$ |  | NOT TAKEN: NO OPERATION | MRP | RP | 0 | 1 | 0 |
| \#2 |  | E |  | NOT TAKEN: NO OPERATION | - M (RP+1) | RP+1 | 0 | 1 | 0 |
| S1\#1 |  | 4 | NOP | NO OPERATION | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | NO OPERATION | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1 | D | O-F | SEP | $\mathrm{N} \rightarrow \mathrm{P}$ | NN | RN | 1 | 1 | 0 |
|  | E | O-F | SEX | $\mathrm{N} \rightarrow \mathrm{X}$ | NN | RN | 1 | 1 | 0 |
|  | F | 0 | LDX | MRX $\rightarrow$ D | MRX | RX | 0 | 1 | 0 |
|  |  | 1 <br> 2 <br> 3 <br> 4 <br> 5 <br> 7 | OR AND XOR ADD SD SM | MRX OR D $\rightarrow$ D <br> MRX AND D $\rightarrow$ D <br> MRX XOR D $\rightarrow$ D <br> $M R X+D \rightarrow D F, D$ <br> MRX-D $\rightarrow$ DF, D <br> $D-M R X \rightarrow D F ; D$ | MRX | RX | 0 | 1 | 0 |
|  |  | 6 | SHR | LSB(D) $\rightarrow$ DF; $0 \rightarrow \mathrm{MSB}(\mathrm{D})$ | FLOAT | RX | 1 | 1 | 0 |
|  |  | 8 9 A B C D F | LDI <br> ORI <br> ANI <br> XRI <br> ADI <br> SDI <br> SMI | MRP $\rightarrow D ; R P+1 \rightarrow R P$ MRP OR D $\rightarrow D ; R P+1 \rightarrow R P$ MRP AND D $\rightarrow D ; R P+1 \rightarrow R P$ MRP XOR D $\rightarrow D ; R P+1 \rightarrow R P$ MRP $+D \rightarrow D F, D ; R P+1 \rightarrow R P$ MRP-D $\rightarrow D F, D ; R P+1 \rightarrow R P$ $D-M R P \rightarrow D F, D ; R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 |
|  |  | E | SHL | $\mathrm{MSB}(\mathrm{D}) \rightarrow \mathrm{DF} ; 0 \rightarrow \mathrm{LSB}$ (D) | FLOAT | RP | 1 | 1 | 0 |
| S2 | DMA IN |  |  | BUS $\rightarrow$ MRO; RO+1 $\rightarrow$ R | DATA FROM I/O DEVICE | RO | 1 | 0 | 0 |
|  | DMA OUT |  |  | MRO $\rightarrow$ BUS; R $0+1 \rightarrow$ R0 | MR0 | RO | 0 | 1 | 0 |
| S3 | INTERRUPT |  |  | $\begin{gathered} X, P \rightarrow T ; 0 \rightarrow M I E \\ 1 \rightarrow P ; 2 \rightarrow X \end{gathered}$ | FLOAT | RN | 1 | 1 | 0 |

RCA CMOS LSI Products
CDP1805AC, CDP1806AC
TABLE II. CONDITIONS ON DATA BUS AND MEMORY ADDRESS LINES DURING ALL MACHINE STATES (Cont'd)

| STATE | 1 | N | MNEMONIC | OPERATION | $\begin{aligned} & \text { DATA } \\ & \text { BUS } \end{aligned}$ | MEMORY ADDRESS | $\overline{\text { MRD }}$ | MWR | $\begin{gathered} \text { N } \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THE FOLLOWING ARE ALL LINKED INSTRUCTIONS "68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH |  |  |  |  |  |  |  |  |  |
| S1 | 0 | 0 | STPC | STOP COUNTER CLOCK; $0 \rightarrow \div 32$ PRESCALER | float | R0 | 1 | 1 | 0 |
|  |  | 1 | DTC | CNTR $\rightarrow 1 \rightarrow$ CNTR | FLOAT | R1 | 1 | 1 | 0 |
|  |  | 2 | SPM2 | CNTR-1 ON EF2 AND TPA | FLOAT | R2 | 1 | 1 | 0 |
|  |  | 3 | SCM2 | CNTR-1 ON EF2 0 TO 1 | FLOAT | R3 | 1 | 1 | 0 |
|  |  | 4 | SPM1 | CNTR-1 ON EF1 AND TPA | FLOAT | R4 | 1 | 1 | 0 |
|  |  | 5 | SCM1 | CNTR-1 ON EF10 TO 1 | FLOAT | R5 | 1 | 1 | 0 |
|  |  | 6 | LDC | $\mathrm{D} \rightarrow \mathrm{CNTR} ; 0 \rightarrow \mathrm{CIL}$ (IF CNTR IS STOPPED) | D | R6 | 1 | 1 | 0 |
|  |  | 7 | STM | CNTR-1 ON TPA $\div 32$ | FLOAT | R7 | 1 | 1 | 0 |
|  |  | 8 | GEC | CNTR $\rightarrow$ D | CNTR | R8 | 1 | 1 | 0 |
|  |  | 9 | ETQ | IF CNTR THRU 0: $\overline{\mathrm{Q}} \rightarrow \mathrm{Q}$ | FLOAT | R9 | 1 | 1 | 0 |
|  |  | A | XIE | $1 \rightarrow$ XIE | FLOAT | RA | 1 | 1 | 0 |
|  |  | B | XID | $0 \rightarrow$ XIE | FLOAT | RB | 1 | 1 | 0 |
|  |  | C | CIE | $1 \rightarrow$ CIE | FLOAT | RC | 1 | 1 | 0 |
|  |  | D | CID | $0 \rightarrow$ CIE | FLOAT | RD | 1 | 1 | 0 |
| S1\#1 | 2 | 0-F | DBNZ | $\mathrm{RN}-1 \rightarrow \mathrm{RN}$ | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | MRP $\rightarrow$; $\mathrm{RP}^{\text {+1 }} \rightarrow \mathrm{RP}$ | MRP | RP | 0 | 1 | 0 |
| \#3 |  |  |  | TAKEN: B $\rightarrow$ RP. 1; MRP $\rightarrow$ RP. 0 NOT TAKEN: $\mathrm{RP}+1 \rightarrow \mathrm{RP}$ | $\mathrm{M}(\mathrm{RP}+1)$ | RP+1 | 0 | 1 | 0 |
| S1 | 3 | E | BCl | TAKEN: MRP $\rightarrow$ RP. 0 ; $0 \rightarrow \mathrm{Cl}$ <br> NOT TAKEN: RP $+1 \rightarrow$ RP | MRP | RP | 0 | 1 | 0 |
|  |  | F | BXI | TAKEN: MRP $\rightarrow$ RP. 0 NOT TAKEN: RP $+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 |
| S1\#1 | 6 | O-F | RLXA | $M R X \rightarrow B, R X+1 \rightarrow R X$ | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRX} \rightarrow \mathrm{B} ; \mathrm{RX}+1 \rightarrow \mathrm{RX}$ | $\mathrm{M}(\mathrm{RX}+1)$ | RX+1 | 0 | 1 | 0 |
| \#3 |  |  |  | B, T $\rightarrow$ RN. 0, RN. 1 | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | 7 | 4 | DADC | $M R X+D+D F \rightarrow D F, D$ | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 1 |
| S1\#1 | 7 | 6 | DSAV | $\mathrm{RX}-1 \rightarrow \mathrm{RX}$ | FLOAT | RX | 1 | 1 | 0 |
| \#2 |  |  |  | T $\rightarrow$ MRX; RX-1 $\rightarrow$ RX | T | RX-1 | 1 | 0 | 0 |
| \#3 |  |  |  | $D \rightarrow M R X ; R X-1 \rightarrow R X$ SHIFT D RIGHT WITH CARRY | D | RX-2 | 1 | 0 | 0 |
| \#4 |  |  |  | $D \rightarrow$ MRX | D | RX-3 | 1 | 0 | 0 |
| S1\#1 | 7 | 7 | DSMB | D-MRX-(NOT DF) $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | 7 | C | DACI | $\begin{gathered} M R P+D+D F \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP+1 | 1 | 1 | 0 |
| S1\#1 | 7 | F | DSBI | $\begin{gathered} \hline \mathrm{D}-\mathrm{MRP}-(\mathrm{NOT} \mathrm{DF}) \rightarrow \mathrm{DF}, \mathrm{D} ; \\ \mathrm{RP}+1 \rightarrow \mathrm{RP} \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP+1 | 1 | 1 | 0 |
| S1\#1 | 8 | 0-F | SCAL | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | T $\rightarrow$ MRX; RX-1 $\rightarrow$ RX | RN. 0 | RX | 1 | 0 | 0 |
| \#3 |  |  |  | $B \rightarrow M R X, R X-1 \rightarrow R X$ | RN. 1 | RX-1 | 1 | 0 | 0 |
| \#4 |  |  |  | RP.0, RP. $1 \rightarrow T, B$ | FLOAT | RP | 1 | 1 | 0 |
| \#5 |  |  |  | B, T $\rightarrow$ RN.1, RN. 0 | FLOAT | RN | 1 | 1 | 0 |
| \#6 |  |  |  | $\mathrm{MRN} \rightarrow \mathrm{B} ; \mathrm{RN}+1 \rightarrow \mathrm{RN}$ | MRP | RP | 0 | 1 | 0 |
| \#7 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRN} \rightarrow \mathrm{B} ; \mathrm{RN}+1 \rightarrow \mathrm{RN}$ | M(RP+1) | RP+1 | 0 | 1 | 0 |
| \#8 |  |  |  | B, T $\rightarrow$ RP.0, RP. 1 | FLOAT | RP | 1 | 1 | 0 |

table in. Conditions on data bus and memory address lines during all machine states (Cont'd)

| STATE | 1 | N | MNEMONIC | OPERATION | DATA BUS | MEMORY <br> ADDRESS | MRD | $\overline{M W R}$ | $\begin{gathered} \mathrm{N} \\ \text { LINES } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THE FOLLOWING ARE ALL LINKED INSTRUCTIONS "68" PRECEDES ALL THE OP CODES, SO THERE IS A DOUBLE FETCH |  |  |  |  |  |  |  |  |  |
| S1\#1 | 9 | 0-F | SRET | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $R X+1 \rightarrow R X$ | FLOAT | RX | 1 | 1 | 0 |
| \#3 |  |  |  | B, T R R.1, RP. 0 | FLOAT | RP | 1 | 1 | 0 |
| \#4 |  |  |  | MRX $\rightarrow$ B; $R X+1 \rightarrow R X$ | $M(R X+1)$ | $\mathrm{RX}+1$ | 0 | 1 | 0 |
| \#5 |  |  |  | $B \rightarrow T ; M R X \rightarrow B$ | $\mathrm{M}(\mathrm{RX}+1)$ | $\mathrm{RX}+2$ | 0 | 1 | 0 |
| \#6 |  |  |  | B, T $\rightarrow$ RN. 0, RN. 1 | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | A | 0-F | RSXD | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $T \rightarrow M R X ; R X-1 \rightarrow R X$ | RN. 0 | RX | 1 | 0 | 0 |
| \#3 |  |  |  | $B \rightarrow M R X ; R X-1 \rightarrow R X$ | RN. 1 | RX-1 | 1 | 0 | 0 |
| S1\#1 | B | 0-F | RNX | RN.O, RN. $1 \rightarrow$ T, B | FLOAT | RN | 1 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B}, \mathrm{T} \rightarrow \mathrm{RX} .1, \mathrm{RX} .0$ | FLOAT | RX | 1 | 1 | 0 |
| S1\#1 | C | 0-F | RLDI | MRP $\rightarrow B ; R P+1 \rightarrow R P$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | $\mathrm{B} \rightarrow \mathrm{T} ; \mathrm{MRP} \rightarrow \mathrm{B} ; \mathrm{RP}+1 \rightarrow \mathrm{RP}$ | $\mathrm{M}(\mathrm{RP}+1)$ | RP +1 | 0 | 1 | 0 |
| \#3 |  |  |  | B, T $\rightarrow$ RN. $0, \mathrm{RN} .1$; RP $+1 \rightarrow$ RP | FLOAT | RN | 1 | 1 | 0 |
| S1\#1 | F | 4 | DADD | MRX + D $\rightarrow$ DF, D | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | F | 7 | DSM | D-MRX - DF, D | MRX | RX | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP | 1 | 1 | 0 |
| S1\#1 | F | C | DADI | $\begin{gathered} M R P+D \rightarrow D F, D ; \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP+1 | 1 | 1 | 0 |
| S1\#1 | F | F | DSMI | $\begin{gathered} D-M R P \rightarrow D F, D \\ R P+1 \rightarrow R P \end{gathered}$ | MRP | RP | 0 | 1 | 0 |
| \#2 |  |  |  | DECIMAL ADJUST $\rightarrow$ DF, D | FLOAT | RP+1 | 1 | 1 | 0 | CDP1805AC, CDP1806AC

## Instruction Summary

N

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | IDL | LDN |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | INC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 2 | DEC |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | BR | BQ | BZ | BDF | B1 | B2 | B3 | B4 | SKP | BNQ | BNZ | BNF | BN1 | BN2 | BN3 | BN4 |
| 4 | LDA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 | STR |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | IRX | OUT |  |  |  |  |  |  | * | INP |  |  |  |  |  |  |
| 7 | RET | DIS | LDXA | STXD | ADC | SDB | SHRC | SMB | SAV | MARK | REQ | SEQ | ADCI | SDBI | SHLC | SMBI |
| 8 | GLO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | GHI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | PLO |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | PHI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | LBR | LBQ | LBZ | LBDF | NOP | LSNQ | LSNZ | LSNF] | LSKP | LBNQ | LBNZ | LBNF | LSIE | LSQ | LSZ | LSDF |
| D | SEP |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | SEX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | LDX | OR | AND | [XOR | ADD | SD | SHR | SM | LDI | ORI | ANI | XRI | ADI | SDI | SHL | SMI |
|  | '68' LINKED OPCODES (DOUBLE FETCH) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | STPC | DTC | SPM2 | SCM2 | SPM1 | SCM1 | LDC | STM | GEC | ETQ | XIE | XID | CIE | CID | - | - |
| 2 | DBNZ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | - | - | - | - | - | - | - | - | - | - | - | - | - | - | BCI | BXI |
| 6 | RLXA |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | - | - | - | - | DADC | - | DSAV | DSMB | - | - | - | - | DACI | - | - | DSBI |
| 8 | SCAL |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 9 | SRET |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| A | RSXD |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | RNX |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | RLDI |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | - | - | - | - | DADD | - | - | DSM | - | - | - | - | DADI | - | - | DSMI |

* '68' IS USED AS A LINKING OPCODE FOR THE DOUBLE FETCH INSTRUCTIONS.


## IMPORTANT NOTICE

Early versions of the CDP1805AC and CDP1806AC (with NLBJ5, NLBT5, or NR appearing in the bottom brand) fully execute all CDP1802 family, CDP1805C, and CDP1806C instructions, plus the additional eight BCD arithmetic instructions and the new DBNZ instruction described in the CDP1805AC, CDP1806AC data sheet. They do not, however, execute the new DSAV instruction.

# 1800-Series Memories Technical Data 



## 1024-Word x 1-Bit Static Random-Access Memory <br> Features:

- No precharge or external clocks required
- Separate data inputs and outputs
- Fast access time:

250 ns at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$
125 ns at $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$

The RCA-CDP1821 and CDP1821C are 1024-word x 1 -bit CMOS silicon-on-sapphire (SOS), fully static, random-access memories for use in general-purpose microprocessor systems.
The output state of the CDP1821 and CDP1821C is a function of the input address and chip-select states only. Valid data will appear at the output in one access time following the latest address change to a selected chip. After valid data appears, the address may then be changed immediately. It is not necessary to clock the chip-select input or any other input terminal for fully static operation; therefore, the chip-select input may be used as an additional address input. When the device is in an unselected
state ( $\overline{C S}=1$ ), the internal write circuitry and output sense amplifier are disabled. This feature allows the three-state data outputs from many arrays to be OR-tied to a common bus for ease of memory expansion.
The CDP1821 and CDP1821C are functionally identical. They differ in that the CDP 1821 has a recommended operating voltage range of $4-10.5$ volts, and the CDP1821C, a recommended operating voltage range of 4-6.5 volts.
The CDP1821 and CDP1821C types are supplied in a 16 -lead hermetic dual-in-line sidebrazed ceramic package (D Suffix) and in a 16-lead dual-in-line plastic package (E Suffix).

OPERATIONAL MODES

| MODE | INPUTS |  | OUTPUT |
| :--- | :---: | :---: | :---: |
|  | READ/ <br> WRITE <br> R/W | CHIP- <br> SELECT <br> $\mathbf{C S}$ | DATA <br> OUTPUT <br> DO |
|  | X | 1 | High Impedance |
| Write | 0 | 0 | High Impedance |
| Read | 1 | 0 | Contents of <br> Addressed Cell |
| $X=$ DON'T CARE |  |  |  |

## OPERATING CONDITIONS at $\mathbf{T}_{\mathbf{A}}=$ Full Package Temperature Range

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CDP1821 |  |  | CDP1821C |  |
|  | Min. | Max. | Min. | Max. |  |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ |  |

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDo):
(All voltage values referenced to $\mathrm{V}_{\mathrm{ss}}$ terminal)
CDP1821
-0.5 to +11 V
CDP1821C............................................................................ - 0.5 to +7 V

DC INPUT CURRENT, ANY ONE INPUT ........................................................... 10 mA
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) .500 mW

For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$
For $\mathrm{T}_{\mathrm{A}}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) ......... Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR

OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E .................................................................... -40 to $+85^{\circ} \mathrm{C}$

LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 s max.
.$+265^{\circ} \mathrm{C}$
STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTICS | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathbf{V}_{\mathrm{o}} \\ & \text { (V) } \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline v_{\text {IN }} \\ (v) \\ \hline \end{array}$ | $V_{D D}$ <br> (V) | CDP1821 |  |  | CDP1821C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device | - | 0,5 | 5 | - | 50 | 500 | - | 50 | 500 | $\mu \mathrm{A}$ |
| Current, $\quad I_{\text {D }}$ | - | 0,10 | 10 | - | - | 1000 | - | - | - |  |
| Output Voltage: | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
| Low-Level, $\quad$ VoL | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| High-Level, $\quad \mathrm{VOH}^{\text {O }}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}^{\text {IH }}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Output Low (Sink) Current, | 0.4 | 0,5 | 5 | 2 | 4 | - | 2 | 4 | - | mA |
|  | 0.5 | 0,10 | 10 | 4 | 8 | - | - | - | - |  |
| Output High (Source) | 4.6 | 0,5 | 5 | -1 | -2 | - | -1 | -2 | - |  |
| Current, $\mathrm{IOH}^{\text {O }}$ | 9.5 | 0,10 | 10 | -2 | -4 | - | - | - | - |  |
| Input Current, | - | 0,5 | 5 | - | - | $\pm 5$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | - | $\pm 10$ | - | - | - |  |
| 3-State Output Leakage Current, lout | 0,5 | 0,5 | 5 | - | - | $\pm 5$ | - | - | $\pm 5$ |  |
|  | 0,10 | 0,10 | 10 | - | - | $\pm 10$ | - | - | - |  |
| Operating Current, lodit $\dagger$ | - | 0,5 | 5 | - | 2 | 4 | - | 2 | 4 | mA |
|  | - | 0,10 | 10 | - | 4 | 8 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\mathbf{1}}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, <br> Cout $^{\text {a }}$ |  |  |  |  |  |  |  |  |  |  |
|  | - | - | - | - | 10 | 15 | - | 10 | 15 |  |

†Outputs open circuited; cycle time $=1 \mu \mathrm{~s} . \quad$ *Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$
$\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathrm{ns}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pF}$

| CHARACTERISTIC | $\mathrm{V}_{\mathrm{DD}}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1821 |  |  | CDP1821C |  |  |  |
|  |  | Min. ${ }^{\dagger}$ | Typ.* | Max. | Min. ${ }^{\dagger}$ | Typ.* | Max. |  |

Read Cycle

| Data Access | 5 | - | 125 | 250 | - | 125 | 250 | n |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | - | 75 | 125 | - | - | - |  |
| Read Cycle ${ }^{\text {t }}$ RC | 5 | 250. | - | - | 250 | - | - |  |
|  | 10 | 125 | - | - | - | - | - |  |
| Output Enable t DOA | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  | 10 | - | 25 | 40 | - | - | - |  |
| Output Disable t DOH | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  | 10 | - | 25 | 40 | - | - | - |  |
| Read/ $\overline{\text { Write }} \quad{ }^{\text {t }}$ RWSSetup Time | 5 | 75 | - | - | 75 | - | - |  |
|  | 10 | 50 | - | - | - | - | - |  |
| Read $/ \overline{\text { Write }}$Hold Time $t_{\text {RWH }}$ | 5 | 75 | - | - | 75 | - | - |  |
|  | 10 | 50 | - | - | - | - | - |  |

*Typical values are for ${ }^{T} A=25^{\circ} \mathrm{C}$ and nominal voltages.
$\dagger$ Time required by a limit device to allow for the indicated function.


Note 1 Chip-Select ( $\overline{\mathrm{CS}}$ ) permitted to change from high to low level or remain low on a selected device.
Note 2 Chip-Select ( $\overline{\mathrm{CS}}$ ) permitted to change from low to high level or remain low.
 at a high level during all address transitions.
Note 4 Don't care.
Note 5 Data-Out (DO) is a high impedance within tDIS ns after the falling edge of RNW or the rising edge of $\overline{\mathrm{CS}}$.

Fig. 1 - Read-cycle timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$
$t_{r}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, C_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC | VDD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1821 |  |  | CDP1821C |  |  |  |
|  |  | Min. ${ }^{\text {t }}$ | Typ.* | Max. | Min. $\dagger$ | Typ.* | Max. |  |

Write Cycle

| Write Cycle ${ }^{\text {t W }}$ W | 5 | 275 | - | - | 275 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 10 | 175 | - | - | - | - | - |  |
| Address Setup$\text { Time } \quad{ }^{t} \text { AS }$ | 5 | 75 | - | - | 75 | - | - |  |
|  | 10 | 50 | - | - | - | - | - |  |
| Write | 5 | 75 | - | - | 75 | - | - |  |
| Recovery t WR | 10 | 50 | - | - | - | - | - |  |
| Input Data Setup | 5 | 100 | - | - | 100 | - | - |  |
| Time $\quad{ }^{\text {D }}$ S | 10 | 75 | - | - | - | - | - |  |
| Input Data Hold | 5 | 75 | - | - | 75 | - | - |  |
| Time ${ }^{\text {t }}$ DH | 10 | 50 | - | - | - | - | - |  |
| Read/Write Pulse Width Low t WRW | 5 | 125 | - | - | 125 | - | - |  |
|  | 10 | 75 | - | - | - | - | - |  |

*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
tTime required by a limit device to allow for the indicated function.


Note 1 Chip-Select ( $\overline{C S}$ ) permitted to change from high to low level or remain low on a selected device.

Note 2 Chip-Select ( $\overline{C S}$ ) permitted to change from low to high level or remain low.
Note 3 Don't care.

Fig. 2 - Write cycle timing diagram

DATA RETENTION CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$; see Fig. 3

| CHARACTERISTIC | $\begin{aligned} & \text { TEST } \\ & \text { CONDI- } \\ & \text { TIONS } \\ & \hline \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1822 |  |  | CDP1822C |  |  |  |
|  | $V_{\text {DR }}$ <br> (V) | $\mathrm{V}_{\mathrm{DD}}$ <br> (V) | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Min. Data Retention Voltage, $V_{D R}$ | - | - | - | 1.5 | 2 | - | 1.5 | 2 | V |
| Data Retention Quiescent Current, IDD | 2 | - | - | 30 | 100 | - | 30 | 100 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time, $\quad t_{\text {CDR }}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | - | - |  | - |  | ns |
| Recovery to Normal Operation Time, <br> $\mathrm{t}_{\mathrm{RC}}$ | - | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \\ & \hline \end{aligned}$ | - | - | 600 <br> - | - | - |  |
| $V_{D D}$ to $V_{D R}$ Rise and Fall Time | 2 | 5 | 1 | - | - | 1 | - | - | $\mu \mathrm{s}$ |

${ }^{*}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 3 - Low $V_{\text {DD }}$ data retention waveforms and timing diagram.


Fig. 4-4K byte RAM system using the CDP1859, CDP1856, and CDP1821.


Fig. 5 - Functional block diagram.

## OPERATING AND HANDLING

 CONSIDERATIONS
## 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of
these conditions must not cause $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{s s}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $\mathrm{V}_{\mathrm{ss}}$, whichever is appropriate.

Output Short Circuits
Shorting of outputs to $V_{D D}$ or $V_{\text {SS }}$ may damage CMOS devices by exceeding the maximum device dissipation.


CDP1822, CDP1822C TERMINAL ASSIGNMENTS

## 256-Word by 4-Bit LSI Static Random-Access Memory

Features:

- Low operating current - 8 mA at $V_{D D}=5 \mathrm{~V}$ and cycle time $=1 \mu \mathrm{~s}$
- Industry standard pinout
- Two Chip-Select inputs - simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-State data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-CDP1822 and CDP1822C are 256-word by 4-bit static random-access memories designed for use in memory systems where high speed, low operating current, and simplicity in use are desirable. The CDP1822 features high speed and a wide operating voltage range. Both types have separate data inputs and outputs and utilize single power supplies of 4 to 6.5 volts for the CDP1822C and 4 to 10.5 volts for the CDP1822.
Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAMs to be used in common data Input/Output systems by forcing the output into a high-impedance state during a write
operation independent of the Chip-Select input condition. The output assumes a high-impedance state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2.
The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at $5-\mathrm{V}$ operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.

The CDP1822 and CDP1822C types are supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages (D suffix), in 22-lead dual-in-line plastic packages ( $E$ suffix). The CDP1822C is also available in chip form (suffix H).

OPERATIONAL MODES

| MODE | INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\frac{\overline{\text { Chip }}}{\frac{\text { Sect }}{\overline{c s}} 1}$ $\overline{\mathrm{CS}}$ | Chip <br> Select 2 <br> $\mathrm{CS}_{2}$ | Output <br> Disable <br> OD | $\begin{aligned} & \text { Read/ } \\ & \overline{\text { Write }} \\ & \text { R/W } \end{aligned}$ |  |
| Read | 0 | 1 | 0 | 1 | Read |
| Write | 0 | 1 | 0 | 0 | Data In |
| Write | 0 | 1 | 1 | 0 | High Impedance |
| Standby | 1 | X | X | X | High Impedance |
| Standby | X | 0 | X | X | High Impedance |
| Output Disable | X | X | 1 | X | High Impedance |

Logic $1=$ High $\quad$ Logic $0=$ Low $\quad X=$ Don't Care

RECOMMENDED OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1822 |  | CDP1822C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | $\mathrm{V}_{\text {ss }}$ | VDD | $\mathrm{V}_{\text {ss }}$ | $V_{\text {DO }}$ | $\checkmark$ |

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to $V_{\text {ss }}$ Terminal)
CDP1822
-0.5 to +11 V
CDP1822C -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT .$\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE ( $\mathrm{P}_{\mathrm{D}}$ ):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E .500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ............. . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\qquad$
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\ldots .$. . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE (All Package Types) ................. 100 mW OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D
-55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $\mathrm{T}_{\text {stg }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max
$+265^{\circ} \mathrm{C}$
STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTICS | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & (V) \end{aligned}$ | $\begin{aligned} & \hline \mathbf{V}_{\text {IN }} \\ & (\mathrm{V}) \\ & \hline \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}$ <br> (V) | CDP1822 |  |  | CDP1822C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device - | - | 0,5 | 5 | - | - | 500 | - | - | 500 | $\mu \mathrm{A}$ |
| Current, I $\mathrm{I}_{\text {D }}$ | - | 0,10 | 10 | - | - | 1000 | - | - | - |  |
| Output Voltage: | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
| Low-Level, $\quad V_{0 L}$ | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| High-Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, V IL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Output Low (Sink) | 0.4 | 0,5 | 5 | 2 | 4 | - | 2 | 4 | - | mA |
| Current, loL | 0.5 | 0,10 | 10 | 4.5 | 9 | - | - | - | - |  |
| Output High (Source) | 4.6 | 0,5 | 5 | -1 | -2 | - | -1 | -2 | - |  |
| Current, $\mathrm{loh}^{\text {a }}$ | 9.5 | 0,10 | 10 | -2.2 | -4.4 | - | - | - | - |  |
| Input Current, In | - | 0,5 | 5 | - | - | $\pm 5$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | - | $\pm 10$ | - | - | - |  |
| 3-State OutputLeakage Current, Iour | 0,5 | 0,5 | 5 | - | - | $\pm 5$ | - | - | $\pm 5$ |  |
|  | 0,10 | 0,10 | 10 | - | - | $\pm 10$ | - | - | - |  |
| Operating Current, $\mathrm{loDIT} \dagger$ | - | 0,5 | 5 | - | 4 | 8 | - | 4 | 8 | mA |
|  | - | 0,10 | 10 | - | 8 | 16 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, <br> Cout |  |  |  |  |  |  |  |  |  |  |
|  | - | - | - | - | 10 | 15 | - | 10 | 15 |  |

[^11]DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%$,
Input $t_{r}, t_{t}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{H}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC |  | $V_{D D}$ <br> (V) | CDP1822 |  |  | CDP1822C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. $\dagger$ | Typ.* | Max. | Min. $\dagger$ | Typ.* | Max. |  |
| Read Cycle Times (Fig. 1) |  |  |  |  |  |  |  |  |  |
| Read Cycle $t_{\text {fc }}$ |  | 5 | 450 | - | - | 450 | - | - | ns |
|  |  | 10 | 250 | - | - | - | - | - |  |
| Access from |  | 5 | - | 250 | 450 | - | 250 | 450 |  |
| Address | $t_{A A}$ | 10 | - | 150 | 250 | - | - | - |  |
| Output Valid from |  | 5 | - | 250 | 450 | - | 250 | 450 |  |
| $\overline{\text { Chip-Select } 1}$ | $t_{\text {DOA }}$ | 10 | - | 150 | 250 | - | - | - |  |
| Output Valid from |  | 5 | - | 250 | 450 | - | 250 | 450 |  |
| Chip-Select 2 | $t_{\text {doa }}$ | 10 | - | 150 | 250 | - | - | - |  |
| Output Active from |  | 5 | - | - | 200 | - | - | 200 |  |
| Output Disable | $\mathrm{t}_{\text {DOA }}$ | 10 | - | - | 110 | - | - | - |  |
| Output Hold from |  | 5 | 20 | - | - | 20 | - | - |  |
| Chip-Select 1 | $\mathrm{t}_{\text {DOH1 }}$ | 10 | 20 | - | - | - | - | - |  |
| Output Hold from |  | 5 | 20 | - | - | 20 | - | - |  |
| Chip-Select 2 | $\mathrm{t}_{\text {DOH2 }}$ | 10 | 20 | - | - | - | - | - |  |
| Output Hold from |  | 5 | 20 | - | - | 20 | - | - |  |
| Output Disable | $\mathrm{t}_{\text {DOH3 }}$ | 10 | 20 | - | - | - | - | - |  |

$\dagger$ Time required by a limit device to allow for indicated function.
*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 1-Read cycle timing waveforms.

1800-Series Memories
CDP1822, CDP1822C
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$,
Input $t_{t}, t_{t}=20 \mathrm{~ns}, \mathrm{~V}_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD},} \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC |  | $\begin{aligned} & \hline V_{D D} \\ & \hline(V) \\ & \hline \end{aligned}$ | CDP1822 |  |  | CDP1822C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. $\dagger$ | Typ.* | Max. | Min. $\dagger$ | Typ.* | Max. |  |
| Write Cycle Times (Fig. 2) |  |  |  |  |  |  |  |  |  |
| Write Cycle | twc | 5 | 500 | - | - | 500 | - | - | ns |
|  |  | 10 | 300 | - | - | - | - | - |  |
| Address Setup | $\mathrm{taS}_{\text {A }}$ | 5 | 200 | - | - | 200 | - | - |  |
|  |  | 10 | 110 | - | - | - | - | - |  |
| Write Recovery | $t_{\text {wr }}$ | 5 | 50 | - | - | 50 | - | - |  |
|  |  | 10 | 40 | - | - | - | - | - |  |
| Write Width | twaw | 5 | 250 | - | - | 250 | - | - |  |
|  |  | 10 | 150 | - | - | - | - | - |  |
| Input Data |  | 5 | 250 | - | - | 250 | - | - |  |
| Setup Time | tos | 10 | 150 | - | - | - | - | - |  |
| Data In Hold |  | 5 | 50 | - | - | 50 | - | - |  |
|  | $\mathrm{t}_{\mathrm{DH}}$ | 10 | 40 | - | - | - | - | - |  |
| $\begin{aligned} & \hline \text { Chip-Select } 1 \\ & \text { Setup } \\ & \hline \end{aligned}$ |  | 5 | 200 | - | - | 200 | - | - |  |
|  | $\mathrm{t}_{\mathbf{c} \text { ¢ }}$ 1s | 10 | 110 | - | - | - | - | - |  |
| Chip-Select 2 Setup |  | 5 | 200 | - | - | 200 | - | - |  |
|  | tcses | 10 | 110 | - | - | - | - | - |  |
| $\begin{aligned} & \text { Chip-Select } 1 \\ & \text { Hold } \\ & \hline \end{aligned}$ |  | 5 | 0 | - | - | 0 | - | - |  |
|  | t $\overline{\text { cs }}$ 1H | 10 | 0 | - | - | 0 | - | - |  |
| Chip-Select 2 Hold |  | 5 | 0 | - | - | 0 | - | - |  |
|  | $\mathrm{t}_{\text {cS2H }}$ | 10 | 0 | - | - | 0 | - | - |  |
| Output Disable Setup |  | 5 | 200 | - | - | 200 | - | - |  |
|  | tods | 10 | 110 | - | - | - | - | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.
*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 2 - Write cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$; see Fig. 3

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1822 |  |  | CDP1822C |  |  |  |
|  | $V_{D R}$ <br> (V) | VD <br> (V) | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Min. Data Retention <br> Voltage, $V_{D R}$ | - | - | - | 1.5 | 2 | - | 1.5 | 2 | V |
| Data Retention Quiescent Current, <br> lod | 2 | - | - | 30 | 100 | - | 30 | 100 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time, $\quad t_{\text {cob }}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | - | - | 600 | - | - | ns |
| Recovery to Normal Operation Time, $t_{\text {RC }}$ | $-$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \\ & \hline \end{aligned}$ | - | - | 600 | - | - |  |
| $V_{D D}$ to $V_{D R}$ Rise and Fall Time | 2 | 5 | 1 | - | - | 1 | - | - | $\mu \mathrm{S}$ |

${ }^{*}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D O}$.


Fig. 3 - Low $V_{D D}$ data retention timing waveforms.

Fig. 4 - Memory cell configuration.

## OPERATING \& HANDLING CONSIDERATIONS

## 1. Handling

All inputs and outputs of RCA COS/ MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of
these conditions must not cause $\mathrm{V}_{\text {DD }}-\mathrm{V}_{\text {ss }}$ to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{s s}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{\text {ss, }}$ whichever is appropriate.

## Output Short Circuits

Shorting of outputs to $V_{D D}$ or $V_{\text {ss }}$ may damage COS/MOS devices by exceeding the maximum device dissipation.


Fig. 5 - Functional block diagram for CDP1822 and CDP1822C.


Fig. 6-Logic diagram of controls for CDP1822 and CDP1822C.

## CDP1822, CDP1822C



Fig. 7-4K byte RAM system using the CDP1858 and CDP1822.


The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch).


## 128-Word x 8-Bit Static Random-Access Memory

## Features:

- Fast access time:

450 ns at $V_{D D}=5 \mathrm{~V}$;
250 ns at $V_{D D}=10 \mathrm{~V}$

- Common data inputs and outputs
- Multiple-chip select inputs to simplify memory system expansion

The RCA-CDP1823 and CDP1823C are 128 -word by 8 -bit CMOS SOS static random-access memories. These memories are compatible with general-purpose microprocessors. The two memories are functionally identical. They differ in that the CDP1823 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1823C has a recommended operating voltage range of 4 to 6.5 volts.
The CDP1823 memory has 8 common data input and data output terminals for direct connection to a bidirectional data bus and is operated from a single voltage supply. Five chip-select inputs are provided to simplify memory-system expansion. In order to enable the CDP1823, the chip-select inputs CS2, CS3, and CS5 re-
quire a low input signal, and the chipselect inputs CS1 and CS4 require a high input signal.
The $\overline{M R D}$ signal enables all 8 output drivers when in the low state and should be in a high state during a write cycle.
After valid data appear at the output, the address inputs may be changed immediately. Output data will be valid until either the MRD signal goes high, the device is deselected, or taA (access time) after address changes.
The CDP1823 and CDP1823C are supplied in hermetic 24 -lead dual-in-line ceramic packages (D suffix), and in 24-lead dual-inline plastic packages (E suffix).

OPERATIONAL MODES

| Function READ | $\begin{gathered} \overline{\text { MRD }} \\ 0 \end{gathered}$ | $\overline{M W R}$ X | $\begin{gathered} \text { CS1 } \\ 1 \end{gathered}$ | $\begin{gathered} \overline{\mathbf{C S} 2} \\ 0 \end{gathered}$ | $\begin{gathered} \overline{\mathrm{CS} 3} \\ 0 \end{gathered}$ | $\begin{gathered} \text { CS4 } \\ 1 \end{gathered}$ | $\begin{gathered} \overline{\text { CS5 }} \\ 0 \end{gathered}$ | Bus Terminal State Storage State of Addressed Word |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WRITE | 1 | 0 | 1 | 0 | 0 | 1 | 0 | Input High-Impedance |
| STAND-BY | 1 | 1 | 1 | 0 | 0 | 1 | 0 | High-Impedance |
| NOT SELECTED | X | X | 0 | X | X | X | X | High-Impedance |
|  | X | X | X | 1 | X | X | X |  |
|  | X | X | X | X | 1 | X | X |  |
|  | X | X | X | X | X | 0 | X |  |
|  | X | X | X | X | X | X | 1 |  |

[^12]OPERATING CONDITIONS at TA = FULL PACKAGE-TEMPERATURE RANGE
For maximum rellability, nominal operating conditions should be
selected so that operation is always within the following ranges:

| CHARACTERISTIC |  | LIMITS |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  | CDP1823CD |  |  |  |
|  | MIn. | Max. | MII. | Max. |  |
| Supply-Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | $\mathrm{V}_{\text {SS }}$ | VDD | VSS | VDD | V |

MAXIMUM RATINGS, Absolute-Maximum Values:
dC SUPPLY-VOLTAGE RANGE, (VDD)
(All voltage values referenced to $V_{S S}$ terminal)
CDP1823 ........................................................................... 0.5 to +11v
CDP1823C . ........................................................................ 0.5 to +7 V

DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
CERAMIC PACKAGES (D SUFFIX TYPES) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathbf{- 5 5}$ to $+125^{\circ} \mathrm{C}$
PLASTIC PACKAGES (E SUFFIX TYPES) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE (Tstg) ............................................. 65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):


STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTICS | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & (V) \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathbf{V}_{\mathrm{N}} \\ \mathrm{I})^{\prime} \\ \hline \end{array}$ | $V_{0 D}$ <br> (V) | CDP1823 |  |  | CDP1823C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device - | - | 0,5 | 5 | - | - | 500 | - | - | 500 | $\mu \mathrm{A}$ |
| Current, IDD | - | 0,10 | 10 | - | - | 1000 | - | - | - |  |
| Output Voltage: | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 |  |
| Low-Level, $\quad \mathrm{V}_{0}$ | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| High-Level, $\mathrm{VOH}^{\text {O }}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - | V |
| Input Low Voltage, VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Output Low (Sink) | 0.4 | 0,5 | 5 | 2 | 4 | - | 2 | 4 | - |  |
| Current, lol | 0.5 | 0,10 | 10 | 4.5 | 9 | - | - | - | - | mA |
| Output High (Source) | 4.6 | 0,5 | 5 | -1 | -2 | - | -1 | -2 | - |  |
| Current, Ioн | 9.5 | 0,10 | 10 | -2.2 | -4.4 | - | - | - | - |  |
| Input Current, In | Any | 0,5 | 5 | - | - | $\pm 5$ | - | - | $\pm 5$ |  |
|  | Input | 0,10 | 10 | - | - | $\pm 10$ | - | - | - |  |
| 3-State Output | 0,5 | 0,5 | 5 | - | - | $\pm 5$ | - | - | $\pm 5$ |  |
| Leakage Current, Iout | 0,10 | 0,10 | 10 | - | - | $\pm 10$ | - | - | - |  |
| Operating Current, $\mathrm{IDOL}^{\dagger} \dagger$ | - | 0,5 | 5 | - | 4 | 8 | - | 4 | 8 | mA |
|  | - | 0,10 | 10 | - | 8 | 16 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, |  |  |  |  |  |  |  |  |  |  |
| Cout | - | - | - | - | 10 | 15 | - | 10 | 15 |  |

[^13]${ }^{*}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD} \pm 5 \%$,
$\mathrm{t}_{\mathrm{r}, \mathrm{t}}=\mathbf{2 0} \mathrm{ns}, \mathrm{C}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pF}$.

| CHARACTERISTIC | $\begin{aligned} & \text { VDD } \\ & (V) \end{aligned}$ | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1823 |  |  | CDP1823C |  |  |  |
|  |  | Min.t | Typ.* | Max. | Min. $\dagger$ | Typ.* | Max. |  |
| Read Cycle (See Fig. 1) |  |  |  |  |  |  |  |  |
| Access Time From | 5 | - | 275 | 450 | - | 275 | 450 |  |
| Address Change, ta | 10 | - | 150 | 250 | - | - | - |  |
| Access Time From | 5 | - | 150 | 250 | - | 150 | 250 |  |
| Chip Select, tDOA | 10 | - | 100 | 150 | - | - | - |  |
| MRD to Output | 5 | - | 150 | 250 | - | 150 | 250 | ns |
| Active, tam | 10 | - | 100 | 150 | - | - | - |  |
| Data Hold Time | 5 | 25 | 50 | 75 | 25 | 50 | 75 |  |
| After Read, tidoh | 10 | 15 | 25 | 40 | - | - | - |  |

*Typical values are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage.
tTime required by a limit device to allow for the indicated function.


Fig. 1 - Read cycle timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V} D D \pm 5 \%^{\mathrm{D}} \%$, $\mathrm{t}_{\mathrm{r}, \mathrm{t}}=\mathbf{2 0} \mathrm{ns}, \mathrm{C}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pF}$.


## Write Cycle (See Fig. 2)

| Write Recovery, tWR | 5 | 75 | - | - | 75 | - | - |  |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write Cycle, tWC | 10 | 50 | - | - | - | - | - |  |
|  | 5 | 400 | - | - | 400 | - | - |  |
| Write Pulse | 10 | 225 | - | - | - | - | - |  |
| Width, tWRW | 5 | 200 | - | - | 200 | - | - |  |
| Address | 10 | 100 | - | - | - | - | - | ns |
| Setup Time, tAS | 5 | 125 | - | - | 125 | - | - |  |
| Data | 10 | 75 | - | - | - | - | - |  |
| Setup Time, tDS | 5 | 100 | - | - | 100 | - | - |  |
| Data Hold Time | 10 | 75 | - | - | - | - | - |  |
| From MWR, tDH | 5 | 75 | - | - | 75 | - | - |  |

*Typical values are at $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltage.
trime required by a limit device to allow for the indicated function.


Fig. 2 - Write cycle timing diagram.

DATA RETENTION CHARACTERISTICS at TA $_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; see Fig. 3

| CHARACTERISTIC | $\begin{aligned} & \text { TEST } \\ & \text { CONDI- } \\ & \text { TIONS } \\ & \hline \end{aligned}$ |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1823 |  |  | CDP1823C |  |  |  |
|  | $V_{\text {DR }}$ <br> (V) | $V_{00}$ <br> (V) | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Min. Data Retention Voltage, $V_{D R}$ | - | - | - | 1.5 | 2 | - | 1.5 | 2 | V |
| Data Retention Quiescent Current, IDD | 2 | - | - | 30 | 100 | - | 30 | 100 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time, $\mathrm{t}_{\mathrm{coR}}$ | $-$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | $-$ | $-$ | $\begin{gathered} 600 \\ - \end{gathered}$ | $-$ | $-$ | ns |
| Recovery to Normal Operation Time, $t_{\text {Rc }}$ | $-$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline 600 \\ & 300 \\ & \hline \end{aligned}$ | $-$ | - | $600$ - | - | - |  |
| $V_{D D}$ to $V_{D R}$ Rise and <br> Fall Time <br> $t_{r}, t_{f}$ | 2 | 5 | 1 | - | - | 1 | - | - | $\mu \mathrm{s}$ |

[^14]

Fig. 3 - Low VDD data retention timing waveforms.


Fig. 4 - Functioṇal diagram.


Fig. 5-CDP1823 (128 x 8) minimum system (128 x 8)

## OPERATING AND HANDLING

 CONSIDERATIONS1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS integrated Circuits."

## 2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of
these conditions must not cause $\mathrm{V}_{\text {DD }}-\mathrm{V}_{\text {ss }}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{s s}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{\text {ss }}$, whichever is appropriate.

Output Short CIrcuits
Shorting of outputs to VDD or Vss may damage CMOS devices by exceeding the maximum device dissipation.


## 32-Word x 8-Bit Static Random-Access Memory

Features:

- Access time:

710 ns at $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$;
320 ns at $V_{D D}=10 \mathrm{~V}$

- No precharge or clock required

The RCA-CDP1824 and CDP1824C types are 32 -word x 8 -bit fully static COS/MOS ran-dom-access memories for use in CDP1800 series microprocessor systems. These parts are compatible with the CDP1802 microprocessor and will interface directly without additional components.
The CDP1824 is fully decoded and does not require a precharge or clocking signal for proper operation. It has common input and output and is operated from a single voltage supply. The $\overline{\text { MRD }}$ signal (output disable
control) enables the three-state output drivers, and overrides the $\overline{M W R}$ signal. A CS input is provided for memory expansion.

The CDP1824C is functionally identical to the CDP1824. The CDP1824 has an operating range of 4 to 10.5 volts, and the CDP1824C 'has an operating voltage range of 4 to 6.5 volts. The CDP1824 and CDP1824C types are supplied in 18 -lead hermetic dual-in-line ceramic packages ( $D$ suffix) and in 18 -lead dual-in-line plastic packages (E suffix).

OPERATIONAL MODES

| Function | $\overline{C S}$ | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | Data Pins Status |
| :--- | :---: | :---: | :---: | :--- |
| READ | 0 | 0 | X | Output: High/ <br> Low Dependent <br> on Data |
| WRITE | 0 | 1 | 0 | Input: Output <br> Disabled |
| Not <br> Selected | 1 | X | X | Output Disabled: <br> High- |
| Standby | 0 | 1 | 1 | Impedance State |

Logic $\mathbf{1 = \text { High }}$ Logic $0=$ Low $X=$ Don't Care

## CDP1824, CDP1824C

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, ( $V_{D D}$ )
(All voltage values referenced to $\mathrm{V}_{\text {SS }}$ terminal)
CDP1824
-0.5 to +11 V
CDP1824.
-0.5 to +7 V
NPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT
$\pm 10 \mathrm{~mA}$
OPERATING-TEMPERATURE RANGE (TA):
CERAMIC PACKAGES (D SUFFIX TYPES) . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
PLASTIC PACKAGES (E SUFFIX TYPES)
-40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE (T stg $^{\text {I }}$ )
-65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
$+265^{\circ} \mathrm{C}$
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
OPERATING CONDITIONS at $\mathbf{T}_{\mathbf{A}}=$ Full Package-Temperature Range
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VDD <br> (V) | CDP1824D CDP1824E |  | CDP1824CD CDP1824CE |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| Supply-Voltage Range | - | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | - | $V_{\text {SS }}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {SS }}$ | $V_{\text {DD }}$ | V |
| Input Signal Rise or Fall Time, | 5 | - | 5 | - | 5 |  |
| $\mathrm{t}_{\mathrm{r},} \mathrm{t}_{\mathrm{f}}$ | 10 | - | 2 | - | - |  |

- Input signal rise or fall times longer than these maxima can cause loss of stored data in either the selected or deselected mode.
STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTICS | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & (V) \end{aligned}$ | (V) | $\begin{array}{\|l\|} \hline V_{D D} \\ (V) \\ \hline \end{array}$ | CDP1824 |  |  | CDP1824C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device - | - | - | 5 | - | 25 | 50 | - | 100 | 200 | $\mu \mathrm{A}$ |
| Current, IDD | - | - | 10 | - | 250 | 500 | - | - | - |  |
| Output Voltage: | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 |  |
| Low-Level, $\quad \mathrm{V}_{\mathrm{OL}}$ | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| High-Level, $\quad \mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - | v |
| Input Low Voltage, ViL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 1,9 | - | 10 | 7 | - | - | - | - | - |  |
| Output Low (Sink) | 0.4 | 0,5 | 5 | 1.8 | 2.2 | - | 1.8 | 2.2 | - |  |
| Current, lol | 0.5 | 0,10 | 10 | 3.6 | 4.5 | - | - | - | - | mA |
| Output High (Source) | 4.6 | 0,5 | 5 | -0.9 | -1.1 | - | -0.9 | -1.1 | - |  |
| Current, loн | 9.5 | 0,10 | 10 | -1.8 | -2.2 | - | - | - | - |  |
| Input Current, lin | Any | 0,5 | 5 | - | $\pm 0.1$ | $\pm 1$ | - | $\pm 0.1$ | $\pm 1$ |  |
|  | input | 0,10 | 10 | - | $\pm 0.1$ | $\pm 1$ | - | - | - |  |
| 3-State Output | 0,5 | 0,5 | 5 | - | $\pm 0.2$ | $\pm 2$ | - | $\pm 0.2$ | $\pm 2$ |  |
| Leakage Current, lour | 0,10 | 0,10 | 10 | - | $\pm 0.2$ | $\pm 2$ | - | - | - |  |
| Operating Current, $\mathrm{ldDI}^{\dagger} \dagger$ | - | 0,5 | 5 | - | 4 | 8 | - | 4 | 8 | mA |
|  | - | 0,10 | 10 | - | 8 | 16 | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, |  |  |  |  |  |  |  |  |  |  |
| Cout | - | - | - | - | 10 | 15 | - | 10 | 15 |  |

[^15]DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$; See Fig. 1.

| CHARACTERISTIC | TEST CONDITIONS VDD (V) | LIMITS |  |  |  |  |  | UU <br> $N$ <br> 1 <br> $T$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { CDP1824D } \\ & \text { CDP1824E } \\ & \hline \end{aligned}$ |  |  | CDP1824CD CDP1824CE |  |  |  |
|  |  | Min.\# | Typ.* | Max. | Min.\# | Typ. ${ }^{\bullet}$ | Max. |  |
| Read Operation |  |  |  |  |  |  |  |  |
| Access Time From <br> Address Change, tAA | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 400 \\ & 200 \end{aligned}$ | $\begin{aligned} & 710 \\ & 320 \end{aligned}$ | - | 400 | 710 | ns |
| Access Time From Chip Select, tDOA | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 710 \\ & 320 \end{aligned}$ | - | 300 | 710 | ns |
| Output Active From $\overline{M R D}, t_{A M}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 710 \\ & 320 \end{aligned}$ | - | 300 | 710 | ns |

\# Time required by a limit device to allow for the indicated function.

- Time required by a typical device to allow for the indicated function. Typical values are for $T_{A}=25 \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.


Fig. 1 - Read cycle timing diagram.

## Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1824. When used directly with the CDP1802 microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.
The following general timing relationships will hold when the CDP1824 is used with the CDP1802 microprocessor:
${ }^{t}{ }_{W W}=2 t_{c}$
${ }^{t} \mathrm{AH}=1.0 \mathrm{t}_{\mathrm{c}}$


The CDP1824 is capable of operating at the maximum clock frequency of the CDP1802 microprocessor.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }} \pm 5 \%$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{1 0} \mathrm{ns}, \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=\mathbf{2 0 0} \mathrm{k} \Omega$; See Fig. 2.

| CHARACTERISTIC | TEST CONDITIONS VDD (V) | LIMITS |  |  |  |  |  | $\begin{aligned} & U \\ & \mathbf{N} \\ & \mathbf{I} \\ & \mathbf{T} \\ & \mathbf{S} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1824D CDP1824E |  |  | $\begin{aligned} & \text { CDP1824CD } \\ & \text { CDP1824CE } \end{aligned}$ |  |  |  |
|  |  | Min.\# | Typ. ${ }^{\bullet}$ | Max. | Min.\# | Typ. ${ }^{\circ}$ | Max. |  |
| Write Operation |  |  |  |  |  |  |  |  |
| Write Pulse Width, t WRW | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 390 \\ & 180 \end{aligned}$ | $\begin{aligned} & 200 \\ & 150 \end{aligned}$ | - | 390 - |  | - | ns |
| Data Setup Time, tDS | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{array}{l\|l} 390 \\ 180 \end{array}$ | $\begin{array}{r} 100 \\ 50 \end{array}$ | - |  | 100 | - | ns |
| Data Hold Time, tDH | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 70 \\ & 35 \end{aligned}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | - | 70 | 40 | - | ns |
| Chip Select <br> Setup Time, $\mathrm{t}_{\mathrm{C}}$ S | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 425 \\ & 215 \end{aligned}$ | $\begin{aligned} & 210 \\ & 110 \end{aligned}$ | - | 425 | 210 | - | ns |
| Address Setup Time, tas | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 640 \\ & 390 \end{aligned}$ | $\begin{aligned} & 500 \\ & 300 \end{aligned}$ | - | 640 | 500 | - | ns |

\# Time required by a limit device to allow for the indicated function.

- Time required by a typical device to allow for the indicated function. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 2 - Write cycle timing diagram.

DATA RETENTION CHARACTERISTICS at $\mathrm{T}_{\mathbf{A}}=-40$ to $+85^{\circ} \mathrm{C}$; See Fig. 3.

| CHARACTERISTIC | TEST CONDITIONS |  | CDP1824 |  | CDP1824C |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VDD (V) |  |  |  |  |  |
|  |  |  | Min. | Max. | Min. | Max. |  |
| Data Retention Voltage, $V_{\text {DR }}$ |  | - | 2.5 | - | 2.5 | - | V |
| Data Retention Quiescent Current, IDD | $\mathrm{V}_{\text {DR }}=2.5 \mathrm{~V}$ | - | - | 10 | - | 40 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time, ${ }^{t}$ CDR | $\mathrm{V}_{\mathrm{DR}}=2.5 \mathrm{~V}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | - |  | - | ns |
| Recovery to Normal Operation Time, ${ }^{t_{R C}}$ | $\mathrm{V}_{\mathrm{DR}}=2.5 \mathrm{~V}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | $\begin{aligned} & 600 \\ & 300 \end{aligned}$ | - | 600 | - |  |



Fig. 3-Low VD data retention waveforms and timing diagram.


Fig. 4 - Functional diagram.

## CDP1824, CDP1824C



Fig. 5-CDP1824 (128 $\times 8$ ) minimum system $(128 \times 8)$

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS integrated Circuits."
2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of
these conditions must not cause $\mathrm{V}_{D D}-\mathrm{V}_{\text {ss }}$ to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{s s}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{s s}$, whichever is appropriate.

## Output Short Circults

Shorting of outputs to $V_{D D}$ or $V_{s s}$ may damage CMOS devices by exceeding the maximum device dissipation.

## Preliminary Data



# CMOS 64-Word x 8-Bit Static Random-Access Memory 

## Features:

- Compatible with CDP1800 and 4000-series devices
- Interfaces with CDP1800-series microprocessors without additional address decoding
- Daisy chain feature to further reduce external decoding needs
- Multiple chip-select inputs for versatility
- Single voltage supply
- No clock or precharge required

The RCA CDP1826C is a general-purpose, fully static, 64word $\times 8$-bit random-access memory, for use in CDP1800 series or other microprocessor systems where minimum component count and/or price performance and simplicity in use are desirable.
The CDP1826C has 8 common data input and data-output terminals with tristate capability for direct connection to a standard bi-directional data bus. Two chip-select inputs CS1 and CS2 - are provided to simplify memory-system expansion. An additional select pin, CS/A5, is provided to enable the CDP1826C to be selected directly from the CDP1800 address bus without additional latching or decoding. In an 1800 system, the CS/A5 pin can be tied to any MA
address line from the CDP1800 processor. A TPA input is provided to latch the high-order bit of this address line as a chip-select for the CDP1826C. If this CS/A5 input is latched high, and if CS1 $=1$ and CS2 $=0$ at the appropriate time in the memory cycle, the CDP1826C will be enabled for writing or reading. In a non- 1800 system, the TPA pin can be tied high, and the CS/A5 pin can be used as a normal address input.
The six input-address buffers are gated with the chip-select function to reduce standby current when the device is deselected, as well as to provide for a simplified power down mode by reducing address buffer sensitivity to long fall times from address drivers which are being powered down.


52cm-34043
Fig. 1 - Typical CDP1802 microcprocessor system.

## CDP1826C

Two memory control signals, $\overline{M R D}$ and $\overline{M W R}$, are provided for reading from and writing to the CDP1826C. The logic is designed so that $\overline{M W R}$ overrides $\overline{M R D}$, allowing the chip to be controlled from a single R/W line.
For such an interface, the $\overline{M R D}$ line can be tied to $V_{s s}$, with the MWR line connected to $R / \bar{W}$.
A CHIP ENABLE OUTPUT is provided for daisy-chaining to additional memories. This output is high whenever the chip-select function selects the CDP1826C, which deselects any other chip which has its $\overline{\mathrm{CS}}$ input connected to the CDP1826C CEO output. The connected chip is selected
when the CDP1826C is de-selected and the MRD input is low. Thus, the CEO is only active for a read cycle and can be set up so that a CEO of another device can feed the MRD of the CDP1826C, which in turn selects a third chip in the daisy chain.
The CDP1826C has a recommended operating voltage of 4.5 to 6.5 V and is supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages ( $D$ suffix), in 22-lead dual-in-line plastic packages ( E suffix). The CDP1826C is also available in chip form ( H suffix).

```
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
```



```
INPUT VOLTAGE RANGE, ALL INPUTS . ...................................................................................................... to VDD + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT .......................................................................................................... . . . . . mA
POWER DISSIPATION PER PACKAGE (PD):
```



```
    For TAA = +60 to + 85' C (PACKAGE TYPE E) ............................................. Derate Linearly at 12 mW/0}\textrm{C}\mathrm{ to 200 mW
```




```
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) ............................................... . . 100 mW
OPERATING-TEMPERATURE RANGE (TA):
```





```
LEAD TEMPERATURE (DURING SOLDERING):
```



RECOMMENDED OPERATING CONDITIONS at $T_{\mathrm{A}}=$ Full Package Temperature Range.
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC |  | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1826C |  |  |
|  |  | MIN. | MAX. |  |
| DC Operating Voltage Range |  | 4.5 | 6.5 | V |
| Input Voltage Range |  | $\mathrm{V}_{\text {ss }}$ | V ${ }_{\text {D }}$ |  |
| Input Signal Rise or Fall Time $V_{D D}=5 \mathrm{~V}$ |  | - | 10 | ms |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%$ except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} V_{o} \\ (V) \\ \hline \end{gathered}$ | $V_{\text {in }}$ <br> (V) | $V_{D D}$ <br> (V) | CDP1826C |  |  |  |
|  |  |  |  |  | MIN. | TYP.• | MAX. |  |
| Quiescent Device Current | 100 | - | 0,5 | 5 | - | 5 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | lot | 0.4 | 0,5 | 5 | 1 | 2 | - | mA |
| Output High Drive (Source) Current | IOH | 4.6 | 0,5 | 5 | -1 | -1.5 | - |  |
| Output Voltage Low Level | VoL | - | 0,5 | 5 | - | 0 | 0.1 | V |
| Output Voltage High Level | Vor | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage | $\mathrm{V}_{1 L}$ | 0.5,4.5 | - | 5 | - | - | 1.5 |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 0.5,4.5 | - | 5 | 3.5 | - | - |  |
| Input Leakage Current | In | Any Input | 0,5 | 5 | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | lout | 0,5 | 0.5 | 5 | - | $\pm 0.1$ | $\pm 1$ |  |
| Operating Device Current | lopert | - | 0,5 | 5 | - | 5 | - | mA |
| Input Capacitance | $\mathrm{CIN}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | pF |
| Output Capacitance | Cout | - | 0,5 | 5 | - | 10 | 15 |  |

[^16]

Fig. 2 - Functional diagram.


|  | operating modes |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | FUNCTION | $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | CSI. $\overline{\mathrm{cs} 2}$ | TPA | CS/A5* | CEO |
|  | WRITE | x | 0 | 1 | $\Gamma$ | 1 | 1 |
| $\stackrel{\sim}{\square}$ | READ | 0 | 1 | 1 | $\sqrt{5}$ | 1 | 1 |
| $\underline{\Sigma}$ | DESELECT | 1 | 1 | 1 | $厂$ | 1 | 1 |
| - | DESELECT | 1 | $x$ | 0 | $x$ | $x$ | 1 |
| $\stackrel{\text { a }}{ }$ | DESELECT | 0 | $x$ | 0 | x | x | 0 |
|  | deselect | 1 | $x$ | $x$ | $\int z$ | 0 | 1 |
|  | DESELECT | 0 | x | X | $\sqrt{2}$ | 0 | 0 |
|  | WRITE | $\times$ | 0 | 1 | 1 | X | 1 |
| 京 ${ }^{\text {w }}$ | READ | 0 | 1 | 1 | 1 | x | 1 |
| 0 O | deselect | 1 | 1 | 1 | 1 | $x$ | 1 |
| ${ }_{2}^{12}$ | deselect | 1 | $x$ | 0 | 1 | $x$ | 1 |
| \% | DESELECT | 0 | x | 0 | 1 | x | 0 |

* FOR CDPI800 MODE, REFERS TO HIGH ORDER MEMORY

ADDRESS BIT LEVEL AT TIME WHEN TPA Z TRANSITION TAKES PLACE

Fig. 3 - Chip Enable Output timing waveforms for CDP1800-based systems.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 5 \%$,
Input $t_{1}, t_{t}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ and 1 TTL Load

| CHARACTERISTIC | LIMITS |  |  |
| :--- | :--- | :--- | :--- |
|  | UNITS |  |  |
|  | CDP1826C |  |  |


| Read - Cycle Times (Fig. 4) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Address to TPA Setup | 100 | - | - | ns |
| $\mathrm{t}_{\text {ASH }}$ |  |  |  |  |
| Address to TPA Hold | 100 | - | - |  |
| $\mathrm{t}_{\text {AH }}$ |  |  |  |  |
| Access from |  |  | 1000 |  |
| Address Change taA | - | 500 | 1000 |  |
| TPA Pulse Width | 200 | - | - |  |
| $t_{\text {Paw }}$ |  |  |  |  |
| Output Valid from $\overline{\text { MRD }}$ | - | 500 | 1000 |  |
| Access from <br> Chip Select | - | 500 | 1000 |  |
| CEO Delay from $\text { TPA }<\text { Edge }$ <br> $t_{c A}$ | - | 150 | 300 |  |
| $\overline{M R D}$ to CEO Delay ${ }_{\text {IMC }}$ | 75 | - | - |  |

[^17]

Fig. 4 - Read-cycle timing waveforms.

## CDP1826C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 5 \%$,
Input $t_{r}, t_{\mathrm{t}}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ and 1 TTL Load

| CHARACTERISTIC | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  | CDP1826C |  |  |  |
|  | MIN. $\dagger$ | TYP.• | MAX. |  |


| Write-Cycle Times (Fig. 5) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Address to TPA Setup, High Byte <br> $t_{\text {ASH }}$ | 100 | - | - | ns |
| Address to TPA Hold $t_{\text {AH }}$ | 100 | - | - |  |
| Address Setup <br> Low Byte | 500 | 250 | - |  |
| TPA Pulse Width ${ }^{\text {t }}$, | 200 | - | - |  |
| Chip Select Setup $t_{\text {cs }}$ | 700 | 350 | - |  |
| Write Pulse Width ${ }^{\text {a }}$ | 300 | 200 | - |  |
| Data Setup $t_{\text {ds }}$ | $400^{\circ}$ | 200 | - |  |
| Data Hold $t_{\text {dH }}$ | 100 | 50 | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 5 - Write-cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at $T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$; see Fig. 6

| CHARACTERISTIC |  | TEST CONDI- <br> TIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CDP1826C |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{DA}}$ <br> (V) | $V_{D D}$ <br> (V) | MIN. | TYP.¢ | MAX. |  |
| Min. Data Retention Voltage | $V_{\text {DR }}$ | - | - | - | 2 | 2.5 | V |
| Data Retention Quiescent Current | 100 | 2.5 | - | - | 5 | 25 | $\mu \mathrm{A}$ |
| Chip Deselect to Data Retention Time | $t_{\text {cod }}$ | - | 5 | 600 | - | - | ns |
| Recovery to Normal Operation Time | $t_{\text {RC }}$ | - | 5 | 600 | - | - |  |
| $V_{D D}$ to $V_{D R} R i s e$ and Fall Time | $\mathrm{t}_{\mathrm{r}, \mathrm{t}_{\mathrm{t}}}$ | 2.5 | 5 | 1 | - | - | $\mu \mathrm{s}$ |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 6 - Low VD data retention timing waveforms.


For the configuration shown, the RAM is mapped into locations 2000-3FFF with wrap-around at

6000-7FFF
A000-BFFF
E000-FFFF

Note: Any address from MA0-MA5 can be connected to CS/A5 and still contiguously map 64 bytes of RAM - even though the address labels of the RAM do not match those of the CPU, the random access property of the RAM still results in proper operation.

The ROM is mapped into the first page of memory with wrap-around at all pages where MA5.1 $=0$.

Fig. 7-A compact microcomputer system without external decoding.


Terminal Assignment

## 512-Word x 8-Bit Static Read-Only Memory

## Features:

- Compatible with CDP1800 and CD4000-series devices
- On-chip address latch
- Interfaces with CDP1802 microprocessor without additional components
- Optional programmable location within 64 K memory space
- Three-state outputs

The RCA-CDP 1831 and CDP1831C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words $x 8$ bits and are completely static; no clocks required. They will directly interface with CDP1800-series micro-processors without additional components.
The CDP1831 and CDP1831C respond to 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 512word block within 64 K memory space. The polarity of the high address strobe (TPA), and CS1 and CS2 are user mask-programmable. (See RPP-610, "ROM Sales Policy and Data Programming Instructions').

The Chip-Enable output signal (CEO) goes "high" when the device is selected, and is intended for use an an output disable control for RAM memory in a microprocessor system.
The CDP 1831C is functionally identical to the CDP1831. The CDP1831 has an operating voltage range of 4 to 10.5 volts, and the CDP1831C has an operating voltage range of 4 to 6.5 volts.
The CDP1831 and CDP1831C types are supplied in 24 -lead hermetic dual-in-line, side-brazed ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages ( E suffix). The CDP1831C is also available in chip form (H suffix).


Fig. 1 - Functional diagram.

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD):

CDP1831C........................................................................... 0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS ................................................ 0.5 to $\mathrm{V}_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT .$\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) .500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) .............. Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\ldots \ldots$.... Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}^{\prime}=$ FULL PACKAGE-TEMPERATURE RANGE ....................................... 100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ )
PACKAGE TYPE D...................................................................... 55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E..................................................................... -40 to $+85^{\circ} \mathrm{C}$
Storage temperature range ( $T_{\text {sto }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max
$+265^{\circ} \mathrm{C}$
OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CDP1831 |  | CDP1831C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 |  |
| Input Voltage Range | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{\text {DD }}$ |  |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | $\begin{array}{\|l} \hline v_{\text {IN }} \\ (v) \\ \hline \end{array}$ | $V_{D D}$ <br> (V) | CDP1831 |  |  | CDP1831C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IDD | - | 5 | 5 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
|  | - | 10 | 10 | - | 1 | 200 | - | - | - |  |
| Output Low Drive (Sink) Current, loL | 0.4 | 0,5 | 5 | 0.55 | - | - | 0.55 | - | - | mA |
|  | 0.5 | 0,10 | 10 | 1.30 | - | - | - | - | - |  |
| Output High Drive (Source) Current, IOH | 4.6 | 0,5 | 5 | -0.35 | - | - | -0.35 | - | - |  |
|  | 9.5 | 0,10 | 10 | -0.65 | - | - | - | - | - |  |
| Output Voltage Low-Level, Vol | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, $V_{12}$ | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |
|  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, $V_{\text {IH }}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 1,9 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, Iin | Any | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | $\pm 1$ | mA |
|  | Input | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 2$ | - | - | - |  |
| 3-State Output Leakage Current, lout | 0,5 | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | - | $\pm 1$ |  |
|  | 0,10 | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 2$ | - | - | - |  |
| Input Capacitance, $\mathrm{C}_{\text {in }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, $\mathrm{C}_{\text {out }}$ | - | - | - | - | 10 | 15 | - | 10 | 15 |  |
| Operating Current, lodi $\dagger$ | - | 0,5 | 5 | - | 5 | 10 | - | 5 | 10 | mA |
|  | - | 0,10 | 10 | - | 10 | 20 | - | - | - |  |

"Typical values are for "one" $T_{A}=25^{\circ} \mathrm{C}$
and nominal $V_{D D}$

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$,
Input $t_{r}, t_{t}=10 \mathrm{~ns}, C_{L}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$

| CHARACTERISTIC | TESTCONDITIONS$V_{\text {DD }}$$(V)$ | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1831 |  |  | CDP1831C |  |  |  |
|  |  | Min. $\dagger$ | Typ.* | Max. | Min. $\dagger$ | Typ.* | Max. |  |
| Access Time from Address Change, $t_{A A}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | 850 350 | $\begin{array}{r} 1000 \\ 400 \\ \hline \end{array}$ | - | 850 | 1000 - |  |
| Access Time from Chip Select, $t_{\text {ACS }}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | 700 250 | $\begin{aligned} & 800 \\ & 300 \end{aligned}$ | - | 700 | 800 |  |
| Chip Select Delay, tcs | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 600 \\ & 200 \\ & \hline \end{aligned}$ | $300$ | - | 600 <br> - | - |  |
| Address Setup Time, $t_{A S}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 50 \\ & 25 \\ & \hline \end{aligned}$ | - | - | 50 | - | - |  |
| Address Hold Time, $t_{A H}$ | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 150 \\ & 75 \\ & \hline \end{aligned}$ | - | - | 150 | - | - | ns |
| Read Delay, tmRD | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 300 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 500 \\ & 150 \\ & \hline \end{aligned}$ | - | 300 | 500 |  |
| Chip Enable Output Delay from Address, $t_{c A}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 500 \\ & 200 \\ & \hline \end{aligned}$ | $\begin{array}{r} 600 \\ 250 \\ \hline \end{array}$ | - | 500 | 600 |  |
| Bus Contention Delay, to | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | - | 200 | 350 |  |
| TPA Pulse Width, tpaw | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 70 \\ & \hline \end{aligned}$ | - | - | 200 <br> - | - | - |  |

+ Time required by a limit device to allow for the indicated function.
*Time required by a typical device to allow for the indicated function. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 2 - Timing waveforms.


Dimensions and pad layout for CDP1831CH chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch).

## Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1831. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1831 is used with a CDP1800-series microprocessor:

$$
\begin{aligned}
& t_{A H}=0.5 t_{c} \\
& t_{\text {PAW }}=1 t_{c}
\end{aligned}
$$

$\overline{M R D}$ occurs one clock period ( $\mathrm{t}_{c}$ ) earlier than the address bits MAO-MA7.
where $t_{c}=\frac{1}{C P U \text { clock frequency }}$

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

## ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## Package

Dual-In-Line Side-Brazed
Ceramic
Suffix Letter

D
Dual-In-Line Plastic $E$
$H$
Chip

For example, a CDP1831 in a dual-in-line plastic package will be identified as the CDP1831E. A CDP1831C chip will be identified as the CDP1831CH.


## 512-Word x 8-Bit Static Read-Only Memory

## Features:

- Compatible with CDP1800 and CD4000-series devices
- Functional replacement for industry type $2704512 \times 8$ EPROM
- Three-state outputs

The RCA CDP1832 and CDP1832C types are 4096-bit mask-programmable CMOS read-only memories organized as 512 words $\times 8$ bits and designed for use in CDP1800-series microprocessor systems. (See PD30, "ROM Purchase Policy and Data Programming Instructions.")
The CDP 1832 ROM's are completely static; no clocks are required.
A Chip-Select input ( $\overline{\mathrm{CS}}$ ) is provided for memory expansion. Outputs are enabled when CS $=0$.

The CDP1832 is a pin-for-pin compatible replacement for the industry types 2704 EPROM.
The CDP1832C is functionally identical to the CDP1832. The CDP1832 has a operating voltage range of 4 to 10.5 volts, and the CDP1832C has a operating voltage range of 4 to 6.5 volts.
The CDP1832 and CDP1832C are supplied in 24-lead, hermetic, dual-in-line, sidebrazed, ceramic packages (D suffix) and in 24-lead dual-in-line plastic packages ( E suffix). The CDP1832C is also available in chip form (H suffix).


Fig. 1 - Typical CDP1802 microprocessor system.

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to $V_{S S}$ terminal)
CDP1832
-0.5 to +11 V
CDP1832C -0.5 to +7 V
input voltage range, all inputs -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E)
.500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ............ Derate Linearly at $12 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) ............................................... 500 mW
For $T_{A}=+100$ to $125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) ........... Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D
-55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E.................................................................. -40 to $+85^{\circ} \mathrm{C}$

LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$
OPERATING CONDITIONS at $\mathbf{T}_{\mathbf{A}}=$ Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CDP1832 |  | CDP1832C | UNITS |  |
|  | Min. | Max. | Min. |  |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}$ | $\mathrm{V}_{D D}$ |  |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }} \pm 5 \%$, Except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Vo } \\ & \text { (V) } \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}$ <br> (V) | $\begin{gathered} V_{D D} \\ (V) \end{gathered}$ | CDP1832 |  |  | CDP1832C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IDD |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 0.01 \\ 1 \end{gathered}$ | $\begin{gathered} 50 \\ 200 \end{gathered}$ | - |  | 200 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current, IOL | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline 0.55 \\ 1.30 \\ \hline \end{array}$ | - |  | 0.55 | - | - |  |
| Output High Drive (Source) Current, IOH | $\begin{aligned} & 4.6 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0,5 \\ & 0,10 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline-0.35 \\ -0.65 \\ \hline \end{array}$ | - | - | -0.35 <br> - | - | - |  |
| Output Voltage Low-Level, VOL | $-$ | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | - |  | 0.1 |  |
| Output Voltage <br> High Level, $\mathrm{VOH}_{\mathrm{OH}}$ |  | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - |  |  | - |  |
| Input Low <br> Voltage, $\mathrm{V}_{\mathrm{IL}}$ | $\begin{array}{\|c\|} \hline 0.5,4.5 \\ 1,9 \\ \hline \end{array}$ | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{gathered} 1.5 \\ 3 \end{gathered}$ |  | - | 1.5 |  |
| Input High Voltage, $\mathrm{V}_{\mathrm{IH}}$ | $\begin{gathered} \hline 0.5,4.5 \\ 1,9 \end{gathered}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \end{gathered}$ | - | - | 3.5 | - | - |  |
| Input Leakage Current, IIN | Any Input |  |  | - | $\begin{aligned} & \pm 10^{-4} \\ & \pm 10^{-4} \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 2 \\ & \hline \end{aligned}$ | - | $\pm \pm 10^{-4}$ | $\pm 1$ |  |
| 3-State Output Leakage Current, IOUT | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{array}{\|l\|}  \pm 10^{-4} \\ \pm 10^{-4} \end{array}$ | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ | - | $\pm 10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance, $C_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 |  |
| Output Capacitance, COUT | - | - | - | - | 10 | 15 | - | 10 | 15 | pF |
| Operating Device Current, lolt | - | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | 10 20 | - | 5 | 10 | mA |

${ }^{*}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
†Outputs open-circuited; cycle time $=2.5 \mu \mathrm{~s}$.


Fig. 2 - Functional diagram.
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathbf{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$

| CHARACTERISTIC | TEST CONDITIONS VDD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1832 |  |  | CDP1832C |  |  |  |
|  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Access Time From | 5 | - | 850 | 1000 | - | 850 | 1000 |  |
| Address Change, t ${ }_{\text {AA }}$ | 10 | - | 400 | 500 | - | - | - |  |
| Access Time From Chip | 5 | - | 400 | 550 | - | 400 | 550 | ns |
| Select, ${ }_{\text {t }}$ CS | 10 | - | 200 | 250 | - | - | - |  |
|  | 5 | - | 200 | 250 | - | 200 | 250 |  |
| Chip Select Delay, tCS | 10 | - | 100 | 130 | - | - | - |  |

*Time required by a typical device to allow for the indicated function. Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.


Fig. 3 - Timing waveforms.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{s s}$
to exceed the absolute maximum rating.
Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{s s}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{\text {ss }}$, whichever is appropriate.

Output Short Circuits
Shorting of outputs to $V_{D D}$ or $V_{\text {ss }}$ may damage CMOS devices by exceeding the maximum device dissipation.


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

## DIMENSIONAL OUTLINES

## (D) SUFFIX

24-Lead Dual-In-Line Side-Brazed Ceramic Package


NOTES:

1. Leads within $0.005^{\prime \prime}(0.13 \mathrm{~mm})$ radius of True Position at maximum material condition.
2. Center to center of leads when formed parallel.
3. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013" ( 0.33 mm ).

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN: | MAX. |  |  | MIN. | MAX. |
| A | 1.180 | 1.220 |  | 29.98 | 30.98 |  |
| C | 0.085 | 0.145 |  | 2.16 | 3.68 |  |
| D | 0.015 | 0.023 |  | 0.39 | 0.58 |  |
| F | 0.040 REF. |  |  | 1.02 REF. |  |  |
| G | 0.100 BSC |  | 1 | $2.54 ~ B S C ~$ |  |  |
| H | 0.030 | 0.070 |  | 0.77 | 1.77 |  |
| J | 0.008 | 0.012 | 3 | 0.21 | 0.30 |  |
| K | 0.125 | 0.175 |  | 3.18 | 4.44 |  |
| L | 0.580 | 0.620 | 2 | 14.74 | 15.74 |  |
| M | - | $7^{\circ}$ |  | - | $7^{\circ}$ |  |
| P | 0.025 | 0.050 |  | 0.64 | 1.27 |  |
| N | 24 |  |  |  | 24 |  |

92CS-30986R1


The RCA-CDP1833, CDP1833C, and CDP1833BC are static 8192-bit mask-programmable CMOS read-only memories organized as 1024 -words $\times 8$ bits and are completely static; no clocks are required. They will directly interface with the CDP1800-series microprocessors without additional components.

The CDP1833, CDP1833C, and CDP1833BC respond to a 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16 -bit address. By mask option, this ROM can be programmed to operate in any 1024-word block within 64 K memory space. The polarity of the high-address strobe (TPA), CEI, CS1, and CS2 are user mask-programmable. (See RPP-610, "Sales Policy and Data Programming Instructions", for RCA Custom ROMs).

The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.
The CDP1833C and CDP1833BC are functionally identical to the CDP1833. The CDP1833 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1833C and CDP1833BC have a recommended operating voltage range of 4 to 6.5 volts. The CDP1833BC is designed to interface with the CDP1802BC microprocessor.
The CDP1833, CDP1833C, and CDP1833BC are supplied in 24-lead hermetic dual-in-line side-brazed ceramic package ( $D$ suffix) and 24 -lead dual-in-line plastic package ( E suffix). The CDP1833C is also available in chip form ( H suffix).


Fig. 1 - Typical CDP1800 Series microprocessor system.
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to Vss terminal)
CDP1833 -0.5 to +11 V
CDP1833C, CDP1833BC ..... -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to VDO +0.5 V
DC INPUT CURRENT, ANY ONE INPUT
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E)
For $T A=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) Derate Linearly at $12 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ to 200 mW For $T A=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) 500 mW Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR For Ta = FULL PACKAGE-TEMPERATURE RANGE (All Packages) ..... 10r
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D
PACKAGE
-55 to +12 s
STORAGE TEMPERATURE RANGE (Tstg) ..... -40 to $+85^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
$+265^{\circ} \mathrm{C}$
OPERATING CONDITIONS at $T_{A}=-40^{\circ}$ to $+85^{\circ} \mathrm{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1833 |  | CDP1833C, CDP1833BC |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 |  |
| Input Voltage Range | Vss | Vod | Vss | Vod | V |



Fig. 2 - Functional diagram.

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD} \pm 5 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | Vin <br> (V) | Vod <br> (V) | CDP1833 |  |  | CDP1833C, CDP1833BC |  |  |  |
|  |  | Min. |  |  | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current |  |  | - | 5 | 5 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
|  |  | - | 10 | 10 | - | 1 | 200 | - | - | - |  |  |
| Output Low Drive (Sink) Current |  | 0.4 | 0,5 | 5 | 0.8 | - | - | 0.8 | -. | - | mA |  |
|  | loL | 0.5 | 0,10 | 10 | 1.8 | - | - | - | - | - |  |  |
| Output High Drive (Source) Current | Іон | 4.6 | 0,5 | 5 | -0.8 | - | - | -0.8 | - | - |  |  |
|  |  | 9.5 | 0, 10 | 10 | -1.8 | - | - | - | - | - |  |  |
| Output Voltage Low-Level | Vol | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |  |
|  |  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |  |
| Output Voltage High Level | Vон | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |  |
|  |  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |  |
| Input Low Voltage | VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 |  |  |
|  |  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |  |
| Input High Voltage | VIH | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |  |
|  |  | 1,9 | - | 10 | 7 | - | - | - | - | - |  |  |
| Input Leakage Current | lin | Any Input | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |  |
|  |  |  | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 2$ | - | - | - |  |  |
| 3-State Output Current | Iout | 0,5 | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ |  |  |
|  |  | 0,10 | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 2$ | - | - | - |  |  |
| Operating Device Current | lodit | - | 0,5 | 5 | - | 7 | 10 | - | 7 | 10 | mA |  |
|  |  | - | 0,10 | 10 | - | 14 | 20 | - | - | - |  |  |
| Input Capacitance | Cin | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |  |
| Output Capacitance | Cout | - | - | - | - | 10 | 15 | - | 10 | 15 |  |  |

* Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal Vdo.
$\dagger$ Outputs open-circuit; cycle time $=2.5 \mu \mathrm{~s}$.


Fig. 3 - Daisy chaining CDP1833's.

[^18]\#2 masked-programmed for memory locations 04001607FF16, for address from 0000-07FF16 the RAM would be disabled and the ROM enabled. For locations above 07FF16 the ROM's would be disabled and the RAM enabled.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $=85^{\circ} \mathrm{C}, \mathrm{VDD} \pm 5 \%$,
Input tr, $\mathbf{t}=\mathbf{1 0} \mathbf{~ n s}, \mathbf{C L}=\mathbf{5 0} \mathbf{~ p F , ~ R L}=\mathbf{2 0 0} \mathbf{k} \Omega$

| CHARACTERISTIC |  | TEST CONDITIONS <br> Vod (V) | LImits |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1833 | CDP1833C |  |  | CDP1833BC |  |  |  |
|  |  | Min.\# | Typ.• | Max. | Min.\# | Typ.• | Max. | Min.\# | Typ.e | Max. |  |
| Access Time From Address Change | tas |  | 5 | - | 650 | 775 | - | 650 | 775 | - | 575 | 700 | ns |
|  |  |  | 10 | - | 350 | 425 | - | - | - | - | - | - |  |
| Access Time From Chip Select | tacs | 5 | - | 500 | 625 | - | 500 | 625 | - | 475 | 600 |  |  |
|  |  | 10 | - | 275 | 310 | - | - | - | - | - | - |  |  |
| Chip Select Delay | tcs | 5 | - | 250 | 320 | - | 250 | 320 | - | 250 | 320 |  |  |
|  |  | 10 | - | 125 | 180 | - | - | - | - | - | - |  |  |
| Address Setup Time | tas | 5 | 75 | 50 | - | 75 | 50 | - | 75 | 50 | - |  |  |
|  |  | 10 | 40 | 25 | - | - | - | - | - | - | - |  |  |
| Address Hold Time | tah | 5 | 100 | 75 | - | 100 | 75 | - | 75 | 50 | - |  |  |
|  |  | 10 | 50 | 30 | - | - | - | - | - | - | - |  |  |
| Read Delay | tMRD | 5 | - | 400 | 500 | - | 400 | 500 | - | 400 | 500 |  |  |
|  |  | 10 | - | 200 | 275 | - | - | - | - | - | - |  |  |
| Chip Enable Output Delay from Address | tca | 5 | - | 120 | 170 | - | 120 | 170 | - | 120 | 170 |  |  |
|  |  | 10 | - | 70 | 100 | - | - | - | - | - | - |  |  |
| Bus Contention Delay | to | 5 | - | 220 | 270 | - | 220 | 270 | - | 220 | 270 |  |  |
|  |  | 10 | - | 130 | 150 | - | - | - | - | - | - |  |  |
| TPA Pulse Width | tpaw | 5 | 200 | - | - | 200 | - | - | 175 | - | - |  |  |
|  |  | 10 | 70 | - | - | - | - | - | - | - | - |  |  |
| Chip Enable In to Chip Enable Out Delay | tceio | 5 | - | 200 | 250 | - | 200 | 250 | - | 200 | 250 |  |  |
|  |  | 10 | - | 100 | 150 | - | - | - | - | - | - |  |  |

\# Time required by a limit device to allow for the indicated function.

- Time required by a typical device to allow for the indicated function. Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.


Fig. 4 - Timing waveforms.

## CDP1833, CDP1833C, CDP1833BC



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

## Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1833. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.
The following general timing relationships will hold when the CDP1833 is used with a CDP1800-series microprocessor.

$$
\begin{aligned}
& \text { tAH }=0.5 \mathrm{tc} \\
& \mathrm{tPAW}=1 \mathrm{tc}
\end{aligned}
$$

$\overline{\mathrm{MRD}}$ occurs one clock period (tc) earlier than the address bits MAO-MA7.

## 1

where $\mathrm{tc}_{\mathrm{c}}=$
CPU clock frequency

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm}$ ) larger in both dimensions.

## ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

Package
Suffix Letter
Dual-in-Line Side Brazed Ceramic Dual-in-Line Plastic
Chip
D
For example, a CDP1833 in a dual-in-line plastic package will be identified as the CDP1833E. A CDP1833C chip will be identified as the CDP1833CH.


CDP1834, CDP1834C TERMINAL ASSIGNMENT

## 1028-Word x 8-Bit Static Read-Only Memory

## Features

- Industry pin compatible
- Three-state outputs

The RCA-CDP1834 and CDP1834C are 8192-bit maskprogrammable CMOS read-only memories organized as 1024-words $\times 8$-bits and designed for use in CDP1800series microprocessor systems. The CDP1834-series ROM's are completely static; no clocks are required.

Two Chip-Select inputs (CS1, CS2) are provided for memory expansion. The polarity of each Chip-Select is user maskprogrammable. (See PD30. "ROM Purchase Policy and

Data Programming Instructions"). The CDP1834-series is pin-compatible with industry type 2708 EPROM. The CDP1834C is functionally identical to the CDP1834. The CDP1834 has a recommended operating voltage range of 4 to 10.5 volts and the CDP1834C has a recommended operating voltage range of 4 to 6.5 volts. The CDP1834 and the CDP1834C are supplied in 24-lead dual-in-line ceramic packages ( $D$ suffix) and in 24-lead dual-in-line plastic packages (E suffix). The CDP1834C is also available in chip form (H suffix).


Fig. 1 - Typical CDP1802 microprocessor system.

## CDP1834, CDP1834C

## MAXIMUM RATINGS, Absolute-Maximum Values:



STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\text {DD }} 5 \%$, Except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathbf{V O}_{0} \\ & \text { (V) } \end{aligned}$ | VIN <br> (V) | VDD <br> (V) | CDP1834 |  |  | CDP1834C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current IDD |  | $5$ | $5$ | - | 0.01 | $\begin{gathered} 50 \\ 200 \end{gathered}$ | - | 0.02 | 200 | $\mu \mathrm{A}$ |
| Output Low, Drive (Sink) Current 10 L | $\begin{aligned} & 0.4 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 0.8 \\ & 1.8 \\ & \hline \end{aligned}$ | - | - | 0.8 <br> - | - |  | mA |
| Output High Drive <br> (Source) Current$\quad \mathrm{IOH}$ | $\begin{aligned} & 4.6 \\ & 9.5 \end{aligned}$ | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline-0.8 \\ & -1.8 \\ & \hline \end{aligned}$ |  |  | -0.8 - |  |  |  |
| Output Voltage Low-Level VOL | - | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | - | - | 0.1 <br> - |  |
| Output Voltage High Level $\mathrm{VOH}^{\text {O }}$ | - | $\begin{gathered} \hline 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 4.9 \\ & 9.9 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | 4.9 | 5 |  | V |
| Input Low Voltage VIL | $\begin{gathered} \hline 0.5,4.5 \\ 1,9 \\ \hline \end{gathered}$ | - | 5 10 | - |  | 1.5 3 |  | - | 1.5 |  |
| Input High Voltage $\quad \mathrm{V}_{\text {IH }}$ | $\begin{gathered} \hline 0.5,4.5 \\ 1,9 \\ \hline \end{gathered}$ | - | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ \hline \end{gathered}$ | - | - | 3.5 | - | - |  |
| Input Leakage Current IN | Any <br> Input | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ |  | - |  | $\mu \mathrm{A}$ |
| 3-State Output <br> Leakage Current IOUT | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ | - | - |  |  |
| Input Capacitance $\quad$ CIN | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance COUT | - | - | - | - | 10 | 15 | - | 10 | 15 |  |
| Operating Device Current IDD1† | - | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \end{array}$ | 5 10 | - | 7 14 | 10 20 | - | 7 | 10 | mA |

*Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
†Outputs open-circuited; cycle time $=2.5 \mu \mathrm{~s}$.

OPERATING CONDITIONS at T $_{A}=$ Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1834 |  | CDP1834C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | VSS | VDD | VSS | VDD | $v$ |

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, Input $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega$

| CHARACTERISTIC | TEST CONDITIONS VDD (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1834 |  |  | CDP1834C |  |  |  |
|  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Access Time from Address Change, $t_{A A}$ | $\begin{gathered} \frac{1}{5} \\ 10 \end{gathered}$ |  | $\begin{aligned} & 575 \\ & 350 \end{aligned}$ | $\begin{array}{r} 750 \\ 425 \\ \hline \end{array}$ | - | 575 | $\begin{gathered} 750 \\ - \end{gathered}$ | ns |
| $\begin{aligned} & \text { Access Time from Chip Select, } \\ & \text { tACS } \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 600 \\ & 325 \end{aligned}$ | $\begin{aligned} & 700 \\ & 410 \\ & \hline \end{aligned}$ | - | 600 <br> - | 700 <br> - | ns |
| Chip Select Delay, tcs | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | 480 250 | 580 340 | - | 480 | 580 | ns |

[^19]

Fig. 2 - Timing waveforms.


Fig. 3 - Functional diagram.

## CDP1834, CDP1834C



Dimensions and pad layout for CDP1834CH chip.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the water is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

## OPERATING \& HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling pratices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits".
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD - VSS to exceed the absolute maximum
rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or VSS, whichever is appropriate.

Output Short CIrcults
Shorting of outputs to VDD or V SS may damage CMOS devices by exceeding the maximum device dissipation.


# CMOS 2048-Word x 8-Bit Static Read-Only Memory 

## Features:

- Compatible with CDP1800- and CD4000-series devices
- On-chip address latch
- Interfaces with CDP1800-series microprocessors ( $f_{\mathrm{CL}} \leq 5 \mathrm{MHz}$ ) without additional components Optional programmable location within 64 K memory space
3 -state outputs

The RCA CDP1835C is a 16384-bit mask-programmable CMOS read-only memory organized as 2048 words $\times 8$ bits and is completely static; no clocks required. It will directly interface with CDP1800-series microprocessors that have clock frequencies up to 5 MHz without additional components.
The CDP1835C responds to 16-bit address multiplexed on 8 address lines. Address latches are provided on-chip to store the 8 most significant bits of the 16-bit address. By mask option, this ROM can be programmed to operate in any 2048 -word block of 64 K memory space. The polarity of the high address strobe (TPA), CEI, CS1 and CS2 are user mask-programmable.
(See Data Programming Instructions in this data sheet.) The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.
The CDP1835C has a recommended operating voltage range of 4 to 6.5 volts.
The CDP1835C is supplied in 24-lead hermetic dual-in-line side-brazed ceramic packages (D suffix) and 24-lead dual-in-line plastic packages ( $E$ suffix).


92CM-33192RI

Fig. 1 - Typical CDP1800 Series microprocessor system.

## CDP1835C

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, ( $V_{D D}$ ):
(All voltage values referenced to $\mathrm{V}_{\text {ss }}$ terminal)

INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to $\mathrm{V}_{D D}+0.5 \mathrm{C}$
DC INPUT CURRENT, ANY ONE INPUT .............................................................................................................. 10 mA
POWER DISSIPATION PER PACKAGE (PD):

For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ................................................... . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW


DEVICE DISSIPATION PER OUTPUT TRANSISTOR

OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):

PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$

LEAD TEMPERATURE (DURING SOLDERING):


OPERATING CONDITIONS at $T_{\mathrm{A}}=$ Full Package Temperature
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |
| :--- | :---: | :---: | :---: |
|  | UNITS |  |  |
|  |  | MAX. |  |
| DC Operating Voltage Range | 4 | 6.5 | V |
| Input Voltage Range | $V_{S S}$ | $V_{D D}$ |  |



Fig. 2 - Functional diagram.

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{\mathrm{DD}} \pm 5 \%$, except as noted

| CHARACTERISTIC | TEST CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} V_{0} \\ (\mathbf{V}) \\ \hline \end{gathered}$ | $V_{\text {in }}$ <br> (V) | $V_{D D}$ <br> (V) | CDP1835C |  |  |  |
|  |  |  |  | MIN. | TYP.* | MAX. |  |
| Quiescent Device Current $\mathrm{I}_{\text {D }}$ | - | 5 | 5 | - | 5 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current loL | 0.4 | 0,5 | 5 | 0.8 | 1.6 | - | mA |
| Output High Drive (Source Current)Ior | 4.6 | 0,5 | 5 | -0.8 | -1.6 | - |  |
| Output Voltage Low-Level $\mathrm{V}_{\text {OL }}$ | - | 0,5 | 5 | - | 0 | 0.1 | V |
| Output Voltage High-Level $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage $\mathrm{V}_{\text {IL }}$ | 0.5,4.5 | - | 5 | - | - | 1.5 | V |
| Input High Voltage $V_{\text {IH }}$ | 0.5,4.5 | - | 5 | 3.5 | - | - |  |
| Input Leakage Current (Any Input) $\mathrm{I}_{\text {IN }}$ | - | 0,5 | 5 | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current lout | 0,5 | 0,5 | 5 | - | - | $\pm 2$ |  |
| Input Capacitance $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | pF |
| Output Capacitance Cout | - | - | - | - | 10 | 15 |  |
| Operating Device Current loperm | - | 0,5 | 5 | - | 5 | 10 | mA |

*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
-Outputs open circuited; cycle time $=1 \mu \mathrm{~s}$.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}, V_{\mathrm{DD}} \pm 5 \%$,
Input $t_{\mathrm{r}}, t_{\mathrm{f}}=10 \mathrm{~ns}, C_{\mathrm{L}}=100 \mathrm{pF}, 1$ TTL Load

| CHARACTERISTIC |  | $\qquad$ | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1835C |  |  |  |
|  |  |  | MIN. $\dagger$ | TYP.* | MAX. |  |
| Access Time from Address Change | $t_{\text {AA }}$ | 5 | - | - | 550 | ns |
| Chip Select Delay | $\mathrm{t}_{\mathrm{cs}}$ | 5 | - | - | 200 |  |
| Address Setup Time | $\mathrm{tas}_{\text {A }}$ | 5 | 50 | - | - |  |
| Address Hold Time | $\mathrm{t}_{\text {AH }}$ | 5 | 70 | - | - |  |
| Output Active from MRD | $\mathrm{t}_{\text {MRD1 }}$ | 5 | - | - | 100 |  |
| Output Valid from MRD | $\mathrm{t}_{\text {MRD2 }}$ | 5 | - | - | 600 |  |
| Output Active from TPA | $\mathrm{t}_{\text {TPA }}$ | 5 | - | - | 100 |  |
| Output Valid from TPA | $\mathrm{t}_{\text {tpal }}$ | 5 | - | - | 60 |  |
| Chip Enable Output Delay from Address | $\mathrm{t}_{\mathrm{CA}}$ | 5 | - | - | 100 |  |
| Bus Contention Delay | $t_{0}$ | 5 | - | - | 200 |  |
| TPA Pulse Width | $\mathrm{t}_{\text {paw }}$ | 5 | 125 | - | - |  |
| Chip Enable In to Chip Enable Out Delay | $\mathrm{t}_{\text {ceio }}$ | 5 | - | - | 100 |  |

*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\dagger$ Time required by a limit device to allow for the indicated function.


Fig. 3 - Timing waveforms.

## Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1835C. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when
the CDP1835C is used with a CDP1800-series microprocessor.
$t_{A H}=0.5 t_{c}$
$t_{\text {Paw }}=1.0 \mathrm{t}_{\mathrm{c}}$
MRD occurs one clock period ( $t_{c}$ ) earlier than the address bits MAO-MA7.
where $t_{c}=\frac{1}{\text { CPU clock frequency }}$


Fig. 4 - Daisy chaining CDP1835C.
"Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-07FF ${ }_{18}$ and ROM No. 2 masked-programmed for memory locations

0800 ${ }_{16}$-OFFF ${ }_{16}$, for addresses from 0000-OFFF 18 , the RAM would be disabled and the ROM enabled. For locations above OFFF ${ }_{16}$, the ROMS s would be disabled and the RAM enabled.

## ROM ORDERING INFORMATION

All RCA mask-programmable ROM s are custom-ordered devices. ROM program patterns can be submitted to RCA by using master device (ROM, PROM or EPROM), a floppy diskette generated on an RCA development system, or computer punch cards.

For detailed instructions, refer to the ROM Information Sheet for the CDP1835C and publication "Sales Policy and Data Programming Instructions," RPP-610. (Note polarity options, columns 41 and 42, Part B, on the CDP1835C ROM Information Sheet must be blank).

ROM INFORMATION SHEET
How is ROM pattern being submitted to RCA?
check one
Computer Cards
Floppy Diskette
$\square$ (Complete part B, C, and D)
Master Device (PROM)
$\square$ (Complete parts A, B, C, D, and F)
$\square$ (Complete parts $A, B, C, D$, and $E$ )


| $\boldsymbol{\infty}$ | ROM TYPE <br> Pin | Circle one letter ( $\mathrm{P}, \mathrm{N}$, or X )In each column (Single Letter Indicates No Choice)$\mathrm{P}=$ active when logic $1, \mathrm{~N}=$ active when logic $\mathbf{0}, \mathrm{X}=$ don't care |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\leftarrow}{\square}$ |  | CS1 | CS2 |  |  | CEI | TPA | A15 | A14 | A13 | A12 | A11 | A10 | A9 |
| ¢ | CDP1835C <br> Polarity Options | PNX | PNX | N | X | PX | PN | PNX | PNX | PNX | PNX | PNX |  |  |
|  | Column \# | 28 | 29 | 30 | 31 | 32 | 34 | 36 | 37 | 38 | 39 | 40 | 41 | 42 |


| 0 | Positive or Negative Logic? |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | POS or NEG | $\square$ |  |  |
| $\mathbf{a}$ |  |  |  |  |



|  | If a master device is submitted, <br> state type of ROM/PROM: <br> $\mathbf{m}$ <br> $\frac{6}{6}$ <br> Starting and last address <br> of data block in the <br> Master Device (in Hex). |
| :--- | :--- | :--- |


|  | If a diskette is submitted RCA Development Syste CDP18S005 <br> Specify: Track \# $\square$ <br> Software program used: (check one) ROM SAVE SAVE PROM | CDP18S007 CDP18S008 <br> Specify: File Name: (check one) MEM SAVE SAVE PROM |
| :---: | :---: | :---: |



92CL-3525

## Sample Card-Deck Printout

## Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, or CDP18S008) and supply a track number or file name, If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that shown on the Sample Card-Deck Printout with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

## Master-Device Method

Data may be submitted on a master ROM, PROM, or EPROM device. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specifiy the master device type; RCA will select Intel types 1702, 2332A, 2704, 2708, 2716, 2732, 2758, Supertex CM3200, TI 4732, Motorola MCM68732, and Motorola MCM68A332, or their equivalents as well as RCA type CDP18U42. If more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets. If the master-device is smaller than 2 K bytes, the starting address of each master-device must be clearly identified.


TERMINAL ASSIGNMENT

## 4096-Word x 8-Bit Static Read-Only Memory

## Features:

- On-chip address latch
- Interfaces with CDP1800-series microprocessors (fclock $\leq 5 \mathrm{MHz}$ ) without additional components
- Optional programmable location within 64 K memory space
- Three-state outputs

The RCA-CDP1837C is a 32768-bit mask-programmable CMOS read-only memory, organized as 4096 words $\times 8$ bits and is completely static: no clocks required. It will directly interface with CDP1800-series microprocessors, having clock frequencies up to 5 MHz , without additional components.
The CDP1837C responds to a 16 -bit address multiplexed on 8 address lines. Address latches are provided on chip for storing the high byte address data. By mask option, this ROM can be programmed to operate in any 4096 -word block of $64-\mathrm{K}$ memory space. The polarity of the high address strobe (TPA), MRD, CEI, CS1, and CS2 are user mask-programmable.
(See RPP-610, "Sales Policy and Data Programming Instructions", for RCA custom ROM's).
The Chip-Enable output signal (CEO) is "high" when the device is selected. Terminals CEO and CEI can be connected in a daisy chain to control selection of RAM memory in a microprocessor system without additional components.
The CDP1837C has a recommended operating voltage range of 4 to 6.5 volts.
The CDP1837C is supplied in 24-lead heremetic dual-inline side-brazed ceramic packages ( $D$ suffix) and 24-lead dual-in-line plastic packages (E suffix).


Fig. 1 - Typical CDP1800 Series microprocessor system.

## CDP1837C

## MAXIMUM RATING, Absolute-Maximum Values:

```
DC SUPPLY-VOLTAGE RANGE, (VDD):
    (All voltages referenced to Vss terminal)
    CDP1837C ............................
                                    -0.5 to +7 V
                -0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT ....
                \pm10 mA
```



```
    For TA = +60 to +85``
```



```
    For TA = +100 to +125 ' C (PACKAGE TYPE D) ..................................................... . Derate Linearly at 12 mW/
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
```



```
OPERATING-TEMPERATURE RANGE (TA):
    PACKAGE TYPED
                -55 to +125* C
    PACKAGE TYPE E ............................................................................................................................... 40 to +850 C
```



```
LEAD TEMPERATURE (DURING SOLDERING):
    At distance 1/16\pm1/32 in. (1.59 土0.79 mm) from case for 10 s max.
    +265}\mp@subsup{}{}{\circ}\textrm{C
```

OPERATING CONDITIONS at TA = FULL PACKAGE-TEMPERATURE RANGE
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: |
|  | CDP1837C |  |  |
|  | MIN. | MAX. |  |
| Supply-Voltage Range | 4 | 6.5 | V |
| Recommended Input Voltage Range | Vss | Vod |  |



Fig. 2 - Functional block diagram.

STATIC ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD} \pm 5 \%$, except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | $\frac{\text { LIMITS }}{\text { CDP1837C }}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | Vin <br> (V) | Vod <br> (V) |  |  |  |  |
|  |  |  |  |  | Min. | Typ.* | Max. |  |
| Quiescent Device Current . | 100 | - | 0,5 | 5 | - | 5 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | loL | 0.4 | 0,5 | 5 | 0.8 | 1.6 | - |  |
| Output High Drive (Source) Current | Іон | 4.6 | 0,5 | 5 | -0.8 | -1.6 | - |  |
| Output Voltage Low-Level | VoL | - | 0,5 | 5 | - | 0 | 0.1 |  |
| Output Voltage High-Level | VOH | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage | VIL | 0.5, 4.5 | - | 5 | - | - | 1.5 | $v$ |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Input Current | lin | - | 0,5 | 5 | - | - | $\pm 1$ |  |
| 3-State Output Leakage Current | lout | 0,5 | 0,5 | 5 | - | - | $\pm 2$ |  |
| C) perating Current, 1 MHz | IDD1• | - | 0,5 | 5 | - | 5 | 10 | mA |
| Input Capacitance | CIN | - | - | - | - | 5 | 7.5 |  |
| Output Capacitance | Cout | - | - | - | - | 10 | 15 | pF |

*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal VDD.

- Outputs open circuited; cycle time $1 \mu \mathrm{~s}$.


Fig. 3 - Daisy chaining CDP1837C's.

[^20]and ROM No. 2 masked-programmed for memory locations 080016-OFFF16, for addresses from 0000-OFFF16, the RAM would be disabled and the ROM, enabled. For locations above OFFF16, the ROM's would be disabled and the RAM enabled.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}$, $\mathrm{VDD}+5 \%$,
Input $\mathrm{tr}, \mathrm{t}=\mathbf{1 0} \mathbf{~ n s}, \mathbf{C L}=\mathbf{1 0 0} \mathrm{pF}$, and 1 TTL Load

| CHARACTERISTIC |  | CONDITIONS Vdo (V) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1837C |  |  |
|  |  |  | Min.\# | Max. |  |
| Access Time from Address Change | taA | 5 | - | 550 | ns |
| Chip Select Delay | tcs | 5 | - | 200 |  |
| Address Setup Time | tas | 5 | 50 | - |  |
| Address Hold Time | tah | 5 | 70 | - |  |
| Read Delay | tMRD | 5 | - | 200 |  |
| Chip Enable Output Delay from Address | tca | 5 | - | 100 |  |
| Bus Contention Delay | to | 5 | - | 200 |  |
| TPA Pulse Width | tpaw | 5 | 125 | - |  |
| Chip Enable In to Chip Enable Out Delay | tceio | 5 | - | 100 |  |

\# Time required by a limit device to allow for the indicated function.


Fig. 4 - Timing diagram.

## Note:

The dynamic characteristics and timing diagrams indicate maximum performance capability of the CDP1837C. When used directly with a CDP1800-series microprocessor, timing will be determined by the clock frequency and internal delays of the microprocessor.

The following general timing relationships will hold when the CDP1837C is used with a CDP1800-series microprocessor.

$$
t_{A H}=0.5 \mathrm{tc}
$$

tpaw $=1.0 \mathrm{tc}$
$\overline{\text { MRD }}$ occurs one clock period (tc) earlier than the address bits MAO-MA7.

$$
\text { where } t_{c}=\frac{1}{\text { CPU clock frequency }}
$$

## ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## ROM Ordering Information

All RCA mask-programmable ROM's are custom ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM, or EPROM), floppy diskette generated on a RCA Development System, or computer punch cards.

## Package

Dual-in-Line Side Brazed Ceramic Dual-in-Line Plastic

Suffix Letter

## D

For example, a CDP1837AC in a dual-in-line plastic package will be identified as the CDP1837ACE.

For detailed instructions refer to the ROM Information Sheet for the CDP1837C and publication RPP-610 "Sales Policy and Data Programming Instructions" for RCA custom ROM's. (Note: Polarity options, columns 40, 41, and 42 on the CDP1837C ROM Information Sheet must be left blank).

## ROM Information Sheet

How is ROM pattern being submitted to RCA?

| check one | Computer Cards | $\square$ (Complete parts B, C, and D) |
| :--- | :--- | :--- |
|  | Floppy Diskette | $\square$ (Complete parts A, B, C, D, and F) |
|  | Master Device (PROM) | $\square($ Complete parts A, B, C, D, and E) |



|  | ROM TYPE | Circle one letter ( $\mathbf{P}, \mathbf{N}$, or $\mathbf{X}$ ) in each column. <br> (A single letter indicates no cholce) <br> $\mathbf{P}=$ active when logic $\mathbf{1}, \mathbf{N}=$ active when logic $\mathbf{0}, \mathrm{X}=$ don't care |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Functions | CS1 | CS2 | MRD | - | CE1 | TPA | A15 | A14 | A13 | A12 | A11 | A10 | A9 |
|  | CDP1837C <br> Polarity Options | PNX | PNX | P, N | X | PX | PN | PNX | PNX | PNX | PNX |  |  |  |
|  | Column \# | 28 | 29 | 30 | 31 | 32 | 34 | 36 | 37 | 38 | 39 | 40 | 41 | 42 |


| 0 | Positive or Negative Logic? |  |
| :--- | :--- | :--- |
| $\stackrel{y}{\mathbf{c}}$ | POS or NEG $\quad \square$ |  |
| $\mathbf{a}$ |  |  |


|  | If a master device is submitted, <br> state type or ROM/PROM: |
| :--- | :--- |
|  |  |
| $\mathbf{L}$ | Starting and last address <br> of data block in the <br> Master Device (in Hex). |


| $\begin{aligned} & \text { L } \\ & \frac{1}{2} \\ & \frac{1}{d} \end{aligned}$ | If a diskette is submitted, check type of |  |
| :---: | :---: | :---: |
|  | - CDP18S005 <br> Specify: Track \# | - CDP18S007 <br> - CDP18S008 <br> Specify: File Name: |
|  | Software program used: (check one) <br> - ROM SAVE <br> - SAVE PROM | Software program used: (check one) MEM SAVE SAVE PROM |

# 1800-Series Pheripherals Technical Data 



TERMINAL ASSIGNMENT

## CMOS Programmable I/O Interface

## Features:

- 20 Programmable I/O Lines
- Programmable for Operation in Four Modes:

Input
Output
Bidirectional
Bit-programmable

- Operates in Either I/O or Memory Space

The RCA CDP1851 and CDP1851C are CMOS programmable two-port I/Os designed for use as general-purpose I/O devices. They are directly compatible with CDP1800 series microprocessors functioning at maximum clock frequency. Each port can be programmed in either byte-I/O or bit-programmable modes for interfacing with peripheral devices such as printers and keyboards.

Both ports A and B can be separately programmed to be 8 bit input or output ports with handshaking control lines, RDY and STROBE. Only port A can be programmed to be a bidirectional port. This configuration provides a means for communicating with a peripheral device or microprocessor system on a single 8 bit bus for both transmitting and receiving data. Handshaking signals are provided to maintain proper bus access control. Port A handshaking
lines are used for input control and port B handshaking lines are used for output; therefore port B must be in the bit-programmable mode where handshaking is not used.

Ports A and B can be separately bit programmed so that each individual line can be designated as an input or output line. The handshaking lines may also be individually programmed as input or output when port A is not in bidirectional mode.

The CDP 1851 has a supply-voltage range of 4 to 10.5 V , and the CDP1851C has a range of 4 to 6.5 V . Both types are supplied in 40 -lead dual-in-line plastic ( $E$ suffix) or hermetic ceramic ( $D$ suffix) packages. The CDP1851C is also available in chip form ( H suffix).

CDP1851 Programming Modes

| Mode | (8) <br> Port A <br> Data Pins | (2) <br> Port A <br> Handshaking Pins | (8) <br> Port B <br> Data Pins | (2) <br> Port B <br> Handshaking Pins |
| :---: | :---: | :---: | :---: | :---: |
| Input | Accept input data | READY, STROBE | Accept input data | READY, STROBE |
| Output | Output data | READY, STROBE | Output data | READY, STROBE |
| Bidrectional <br> (Port A only) | Transfer input/ <br> output data | Input handshaking <br> for Port A | Must be <br> previously set to <br> bit-programmable mode | Output handshaking <br> for Port A |
| Bit- | Programmed <br> individually as <br> Programmable | Programmed <br> individually as <br> inputs or outputs | Programmed <br> individually as <br> inputs or outputs | Programmed <br> individually as <br> inputs or outputs |

## MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, (VDD) (Voltage referenced to $\mathrm{V}_{\text {SS }}$ Terminal) |  |
| :---: | :---: |
|  |  |
| CDP1851C | - -.5 to +7 |
| INPUT VOLTAGE RANGE, ALL INPUTS . ................................................................ -0.5 to $\mathrm{V}_{\text {DD }}+0.5$ |  |
| DC InPut Current, ANY ONE INPUT |  |
| POWER DISSIPATION PER PACKAGE (PD): |  |
| For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) |  |
| For T $^{\prime}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ........................................... Derate Lineary at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |  |
|  |  |
|  |  |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| For T $_{\text {A }}$ = FULL PACKAGE-TEMPERATURE RANGE (All Package Type) |  |
| OPERATING-TEMPERATURE RANGE ( $\mathrm{T}_{\mathrm{A}}$ ): |  |
| PACKAGE TYPE D, H . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.55 to $+125^{\circ} \mathrm{C}$ |  |
|  |  |
| - STORAGE TEMPERATURE RANGE (Tstg) . .................................................................................. . -65 to +150 |  |
|  |  |
|  |  |

OPERATING CONDITIONS at TA = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1851 |  | CDP1851C |  |  |
|  | MIN. | MAX. | MINS. | MAX. |  |
| DC Operating Voltage Range Input Voltage Range | $\begin{gathered} \hline 4 \\ V_{S S} \end{gathered}$ | $\begin{aligned} & 10.5 \\ & V_{D D} \end{aligned}$ | $\begin{gathered} 4 \\ V_{S S} \end{gathered}$ | $\begin{gathered} 6.5 \\ V_{D D} \end{gathered}$ | V |



Fig. 1 - Functional diagram for CDP1851 and CDP1851C.

STATIC ELECTRICAL CHARACTERISTICS at TA $=\mathbf{- 4 0}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathrm{C}, \mathrm{VDD} \pm 5 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | $V_{I N}$$(V)$ | VDD (V) | CDP1851 |  |  | CDP1851C |  |  |  |
|  |  | Min. |  |  | Typ. ${ }^{\bullet}$ | Max. | Min. | Typ. ${ }^{-}$ | Max. |  |
| Quiescent Device Current | IDD |  | - | $\begin{aligned} & 0,5 \\ & 0,10 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 0.01 \\ 1 \end{gathered}$ | $\begin{gathered} 50 \\ 200 \end{gathered}$ | - | 0.02 - | $200$ | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | 1 OL | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.6 \\ & 2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 5.2 \end{aligned}$ | - | 1.6 |  | - | mA |
| Output High Drive (Source) Current | IOH | $\begin{aligned} & 4.6 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} -1.15 \\ -2.6 \\ \hline \end{gathered}$ | $\begin{aligned} & -2.3 \\ & -5.2 \\ & \hline \end{aligned}$ | - | -1.15 - | $-2.3$ <br> - |  | mA |
| Output Voltage Low-Level | VOL $\ddagger$ |  | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | - |  | 0.1 |  |
| Output Voltage High Level | $\mathrm{VOH} \ddagger$ | - | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 4.9 \\ & 9.9 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - |  | $5$ |  | V |
| Input Low Voltage | VIL | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \\ & \hline \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{gathered} 1.5 \\ 3 \\ \hline \end{gathered}$ |  |  | 1.5 | $v$ |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \\ & \hline \end{aligned}$ | - | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ \hline \end{gathered}$ | - | - | 3.5 | - | - |  |
| Input Leakage Current | In | Any Input | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \\ & \hline \end{aligned}$ | - | - | $\pm 1$ |  |
| 3-State Output Leakage Current | Iout | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Operating Current | IDD1 ${ }^{\text {A. }}$ | - | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{gathered} 1.5 \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 3 \\ 12 \\ \hline \end{gathered}$ | - | $1.5$ | $3$ | mA |
| Input Capacitance | $\mathrm{CIN}^{\text {N }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance | COUT | - | - | - | - | 10 | 15 | - | 10 | 15 | pF |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\ddagger \mathrm{IOL}^{\prime}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.
$\Delta$ Operating current is measured at 200 kHz for $\mathrm{V}_{D D}=5 \mathrm{~V}$ and 400 kHz for $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz).


## FUNCTIONAL DESCRIPTION

The CDP1851 has four modes of operation: input, output, bidirectional, and bit-programmable. Port A is programmable in all modes; port $\mathbf{B}$ is programmable in all but the bidirectional mode. A control byte must be loaded into the control register to program the ports. In the input and output modes, each port has two handshaking signals, STROBE and RDY. In the bidirectional mode, port A has four handshaking signals: A RDY and A STROBE for input, $B$ RDY and BSTROBE for output. If port A is programmed in the bidirectional mode, port B must be programmed in the bit-programmable mode. Each terminal of port A or B may be individually programmed for input or output in the bitprogrammable mode. Since handshaking is not used in this mode, the RDY and STROBE lines may also be used for bit-programming if port $A$ is not in the bidirectional mode.

## Input Mode

When a peripheral device has data to input, it sends a

STROBE pulse to the PIO. The leading edge of this pulse clears the RDY line, inhibiting further transmission from the peripheral. The trailing edge of the STROBE pulse latches the data into the PIO buffer register and also activates the INT line to signal the CPU to read this data. The INT pin can be wired to the $\overline{N T}$ pin of the CPU or the EF lines for polling. The CPU then executes an input or a load instruction, depending on the mapping technique used. In either case the proper code must be asserted on the RAO, RA1, and CS lines to read the buffer register (see Table VI).
The $\overline{N T}$ line is deactivated on the leading edge of TPB. The trailing edge of TPB sets the RDY line to signal the peripheral that the port is ready to be loaded with new data. If RDY is low when the input mode is entered (i.e. after a reset), a "dummy" read must be done to set RDY high and signal the peripheral device that the port is ready to be loaded.

## FUNCTIONAL DESCRIPTION (Cont'd)

## Output Mode

A peripheral STROBE pulse sent to the PIO generates an interrupt to signal the CPU that the peripheral device is ready for data. The CPU executes the proper output or store instruction. Data are than read from memory and placed on the bus. The data are latched into the port buffer at the end of the window when $R E / \overline{W E}=0$ and $W R / R E=1$. The RDY line is also set at this time, indicating to the peripheral that there is data in the port buffer. The $\mathbb{N T}$ line is deactivated at the beginning of the window. After the peripheral reads valid port data, it can send another STROBE pulse, clearing the RDY line and activating the INT line as in the input mode.

## Bidirectional Mode

This mode programs port A to function as both an input and output port. The bidirectional feature allows the peripheral to control port direction by using both sets of handshake signals. The port A handshaking pins are used to control input data from peripheral to PIO, while the port B handshaking pins are used to control output data from PIO to peripheral. Data are transferred in the same manner as the input and output modes. Since $\bar{A} I N T$ is used for both
input and output, the status register must be read to determine what condition caused AINT to be activated (see Table V).

## Blt-Programmable Mode

This mode allows individual bits of port A or port B to be programmed as inputs or outputs. To output data to bits programmed as outputs, the CPU loads a data byte into the 8 bit port as in the output mode (no handshaking). Only bits programmed for outputs latch this data. Data must be stable when reading from bits programmed as inputs, since the input bits do not latch. When the CDP1851 inputs data to the CPU the CPU also reads the output bits latched during the last output cycle. The RDY and STROBE lines may be used for I/O by using the STROBE/RDY I/O control byte in table II. An additional feature available in the bit-programmable mode is the ability to generate interrupts based on input/output byte combinations. These interrupts can be programmed to occur on logic conditiors (AND, OR, NAND, and NOR) generated by the eight I/O lines of each port (The STROBE and RDY lines cannot generate interrupts).


Fig. 2 - Memory space I/O. This configuration allows up to four CDP1851s to occupy memory space 8XXX with no additional hardware (A4 - A5 and A6-A7 are used as RAO and RA1 on the third and fourth PIO's).

## PROGRAMMING

1. Initialization and Controls

The CDP1851 PIO must be cleared by a low on the CLEAR input during power-on to set it for programming. Once programmed, modes can be changed without clearing except when exiting the bit-programmable mode. A low on the CLEAR input sets both ports to the input modes, disables interrupts, unmasks all bitprogrammed interrupt bits, and resets the status register, A RDY, and B RDY.

## 2. Mode Setting

The control register must be sequentially loaded with the appropriate mode set control bytes in order as shown in table I (i.e. input mode then output mode, etc.). Port $A$ is set with the SET A bit = 1 and port $B$ is set with the SET B bit $=1$. If a port is set to the bitprogrammable mode, the bit-programming control byte from table II must be loaded. A bit is programmed for output with the I/O bit = 1 and for input with the I/O bit = 0 . The STROBE and RDY lines may be programmed for input or output with the STROBE/RDY control byte of
table II. Input data on the STROBE and RDY lines is detected by reading the status register. When using the STROBE or RDY lines for output, the control byte must be loaded every time output data is to be changed. To program logical conditions that will generate an interrupt, the interrupt control byte of table III must be loaded. An interrupt mask of the eight I/O lines may be loaded next, if bit D4 (mask follows) of the interrupt control byte $=1$. The I/O lines are masked if the corresponding bit of the interrupt mask register is 1 , otherwise it is monitored. Any combination of masked bits are permissable, except all bits masked (mask = FF).
3. INT Enable/Disable

To enable or disable the $\overline{\mathrm{NT}}$ line in all modes, the interrupt ENABLE/DISABLE byte must be loaded (see Table IV). Interrupts can also be detected by reading the status register see table V. All interrupts should be disabled when programming or false interrupts may occur. The INT outputs are open drain NMOS devices that allow wired ORing (use 10K pull-up registers).

## A FLOW CHART GUIDE TO CDP1851 MODE PROGRAMMING



## TABLE I [RA1=0, RAO $=1$ ]

| MODE SET * | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input | 0 | 0 | X | $\operatorname{Set} \mathrm{B}$ | $\operatorname{Set} \mathrm{A}$ | X | 1 | 1 |
| Output | 0 | 1 | X | $\operatorname{Set} \mathrm{B}$ | $\operatorname{Set} \mathrm{A}$ | X | 1 | 1 |
| Bit-Programmable | 1 | 1 | X | $\operatorname{Set} \mathrm{B}$ | $\operatorname{Set} \mathrm{A}$ | X | 1 | 1 |
| Bidirectional | 1 | 0 | X | $\operatorname{Set} \mathrm{B}$ | $\operatorname{Set} \mathrm{A}$ | X | 1 | 1 |

* Modes should be set in order as shown in Table I

If either port is set for bit-programmable mode, the two following control bytes should immediately follow:

TABLE II [RA1=0, RA0=1]

| Bit-Programming | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $1 / \mathrm{O}$ | $1 / \mathrm{O} 6$ | $1 / \mathrm{O} 5$ | $1 / \mathrm{O} 4$ | $1 / \mathrm{O} 3$ | $1 / \mathrm{O} 2$ | $1 / \mathrm{O} 1$ | $1 / \mathrm{O} 0$ |
| STROBE/RDY I/O Control $\triangle$ | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |

$\Delta$ Output $=1$
$\Delta$ Input $=0$
(D1) $0=$ Port A, $1=$ Port B
(D2) $0=$ No change to RDY line function, $1=$ Change per bit (D6)
(D3) $0=$ No change to STROBE line function, $1=$ Change per bit (D7)
(D4) RDY line output data
(D5) STROBE line output data
(D6) RDY line used as:
Output = 1
Input = 0
(D7) STROBE line used as:
Output $=1$
Input = 0
If interrupts will be used for either bit-programmed port, the following control bytes should be loaded:

TABLE III [RA1=0, RAO=1]

| INTERRUPT CONTROL | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logical Conditions and Mask | 0 | $D 6$ | $D 5$ | $D 4$ | $D 3$ | 1 | 0 | 1 |

(D3) $0=$ Port A, $1=$ Port B
(D4) $0=$ No change in mask, $1=$ Mask follows (See TABLE IIla)
(D5) (D6) $0,0=$ NAND; $1,0=O R ; 0,1=$ NOR; $1,1=$ AND

TABLE Illa [RA1=0, RAO=1]

| INTERRUPT CONTROL | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mask Register <br> (If D4 $=1)$ | B7 <br> Mask | B6 <br> Mask | B5 <br> Mask | B4 <br> Mask | B3 <br> Mask | B2 <br> Mask | B1 <br> Mask | B0 <br> Mask |

If Bn Mask $=1$ then mask Bit (for $n=0$ to 7 )

TABLE IV
[RA1 $=0$, RA0 $=1$ ]

| Interrupt <br> Enable/Disable | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\overline{\mathrm{INT}}$ <br> Enable | X | X | X | $\mathrm{A} / \mathrm{B}$ | 0 | 0 | 1 |


| $\overline{\text { INT Enable }}$ | $=1, \overline{\text { INT Enabled }}$ | $A / B$ | $=0$, Port $A$ |
| ---: | :--- | ---: | :--- |
|  | $=0, \overline{\text { INT }}$ Disabled |  | $=1$, Port $B$ |

TABLE V
[RA1 $=0$, RAO $=1]$

| Status Register | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D 7 | D 6 | D 5 | D 4 | D 3 | D 2 | D 1 | D 0 |

$\left.\begin{array}{ll}\text { (D0) } \overline{B I N T} \text { status (1 means set) } \\ \text { (D1) } \overline{A I N T} \text { status (1 means set) }\end{array}\right\}$ All Modes $\left.\left.\quad \begin{array}{ll}\text { (D4) } & \text { A RDY input data } \\ \text { (D2) } 1=\overline{A I N T} \text { was caused by B STROBE } \\ \text { (D3) } 1=\overline{A I N T} \text { was caused by A STROBE }\end{array}\right\} \begin{array}{ll}\text { Bidirectional Mode } \\ \text { Only } & \text { (D5) } \\ \text { A STROBE input data } \\ \text { B RDY input data } \\ \text { Bit-Programmable } \\ \text { Mode }\end{array}\right\}$

TABLE VI - CPU CONTROLS

| CS * | RA1 | RAO | RD/ $\overline{W E}$ | WR/ $\overline{R E}$ | Action |
| :---: | :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | X | No-op bus 3-stated |
| X | 0 | 0 | X | X | No-op bus 3-stated |
| X | X | X | 0 | 0 | No-op bus 3-stated |
| X | X | X | 1 | 1 | No-op bus 3-stated |
| X | X | X | 1 | 1 | No-op bus 3-stated |
| 1 | 0 | 1 | 1 | 0 | Read * status register |
| 1 | 0 | 1 | 0 | 1 | Load control register |
| 1 | 1 | 0 | 1 | 0 | Read * port A |
| 1 | 1 | 0 | 0 | 1 | Load port A |
| 1 | 1 | 1 | 1 | 0 | Read * port B |
| 1 | 1 | 1 | 0 | 1 | Load port B |

* Read $=\mathrm{RD} / \overline{\mathrm{WE}}=1$ and $\mathrm{WR} / \overline{\mathrm{RE}}=0$ is latched on trailing edge of CLOCK.

TABLE VII - MEMORY I/O USE

|  | RD/ $\overline{\text { WE }}$ Input | WR/- $\overline{\text { E }}$ Input | TPB Input | PIO Terminals CPU Terminals |
| :---: | :---: | :---: | :---: | :---: |
| 1/O Space | $\overline{\text { MRD }}$ | TPB | TPB |  |
| Memory Space | MWR | $\overline{\text { MRD }}$ | TPB |  |

## FUNCTION PIN DEFINITION

## CLOCK (Input):

Positive input pulse that latches READ and CS on its trailing edge.

## CS - CHIP SELECT (Input)

A high-level voltage at this input selects the CDP1851 PIO.
RAO - REGISTER ADDRESS 0 (Input):
This input and RA1 are used to select either the ports or the control/status registers.
RA1 - REGISTER ADDRESS 1 (Input):
See RAO

BUS 0 - BUS 7:
Bidirectional CPU data bus.
$\overline{\text { CLEAR }}$ (Input)
A low-level voltage at this input resets both ports to the input mode, and also resets the status register. A RDY, B RDY, and interrupt enable (disabling interrupts).
$\overline{\text { AINT }}$ - $\overline{\text { IINTERRUPT }}$ (Output):
A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is an open-drain NMOS device (to allow wired ORing) and must be tied to a pullup resistor, normally 10 $\mathrm{k} \Omega$.

## FUNCTION PIN DEFINITION (Cont'd)

## $\overline{\text { B INT }}$ - BINTERRUPT (Output):

A low-level voltage at this output indicates the presence of one of the interrupt conditions listed in Table III. This output is also an open-drain NMOS device and must be tied to a pullup resistor.

## B RDY - B READY (Output):

This output is a handshaking or data bit I/O line in the bit-programmable mode.

## B STROBE (Input):

An input handshaking line for port $B$ in the input and output modes, and for port A when it is in the bidirectional mode. It can be used as a data bit I/O line in the bit-programmable mode except when port $A$ is not programmed as bidirectional.

## B 0-B7:

Data input or output lines for port B.

## vss:

Ground

## A0-A7:

Data input or output lines for port $A$.

## A STROBE (Input):

An input handshaking line for port $A$ in the input, output, and bidirectional modes. It can also be used as a data bit I/O line when port $A$ is in the bit-programmable mode.

## A RDY - A READY (Output):

A output handshaking line or data bit I/O line.
TPB (Input):
A positive input pulse used as a data load, set, or reset strobe.

## WR/冨 - WRITE/READ ENABLE (Input):

A positive input used to write data from the CDP1851 to the CPU bus.

## RD/WE - READ/WRITE ENABLE (Input):

A positive input used to read data from the CDP1851 to the CPU bus:

## VDD:

Positive supply voltage.


Fig. 3-1/O space I/O.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$,
$t_{r}, t_{f}=20 \mathrm{~ns}, V_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, V_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, C_{L}=100 \mathrm{pF}$


Input Mode see Figs. 4 and 5

| Minimum Setup Times: <br> Chip Select to CLOCK | ${ }^{\text {t }}$ CSCL | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{array}{r} 50 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | - | $50$ | 75 | ns |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 5 | - | 75 | 120 | - | 75 | 120 |  |  |  |  |  |
| RD/ $\overline{W E}$ to CLOCK | trWCL | 10 | - | 40 | 60 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 75 | 120 | - | 75 | 120 |  |  |  |  |  |
| WR/RE to CLOCK | tWRCL | 10 | - | 40 | 60 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 75 | 120 | - | 75 | 120 |  |  |  |  |  |
| Data in to STROBE | tDIST | 10 | - | 40 | 60 | - | - | - |  |  |  |  |  |
| Minimum Hold Times: |  | 5 | - | 75 | 120 | - | 75 | 120 |  |  |  |  |  |
| Chip Select After CLOCK | thCSCL | 10 | - | 40 | 60 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | -50 | 0 | - | -50 | 0 |  |  |  |  |  |
| Address After TPB | THATPB | 10 | - | -25 | 0 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 50 | 75 | - | 50 | 75 |  |  |  |  |  |
| Data In After STROBE | thSTDI | 10 | - | 25 | 40 | - | - | - |  |  |  |  |  |
|  |  | 5 | 50 | 325 | 500 | 50 | 325 | 500 |  |  |  |  |  |
| Data Bus Out After Address | thador | 10 | 25 | 165 | 250 | - | - | - |  |  |  |  |  |
| Propagation Delay Times: |  | 5 | - | 200 | 300 | - | 200 | 300 |  |  |  |  |  |
| TPB to $\overline{\text { INT }}$ | tPINT | 10 | - | 100 | 150 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 200 | 300 | - | 200 | 300 |  |  |  |  |  |
| STROBE to $\overline{\text { INT }}$ | tstint | 10 | - | 100 | 150 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 250 | 375 | - | 250 | 375 |  |  |  |  |  |
| TPB to RDY | tTPRDY | 10 | - | 125 | 200 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 260 | 400 | - | 260 | 400 |  |  |  |  |  |
| STROBE to RDY | tSTRDY | 10 | - | 130 | 200 | - | - | - |  |  |  |  |  |
| Minimum Pulse Widths: |  | 5 | - | 75 | 120 | - | 75 | 120 |  |  |  |  |  |
| CLOCK | twCL | 10 | - | 40 | 60 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 75 | 120 | - | 75 | 120 |  |  |  |  |  |
| TPB | tWTPB | 10 | - | 40 | 60 | - | - | - |  |  |  |  |  |
|  |  | 5 | - | 100 | 150 | - | 100 | 150 |  |  |  |  |  |
| STROBE | tWST | 10 | - | 50 | 75 | - | - | - |  |  |  |  |  |
| Access Time, Address to Data |  | 5 | - | 325 | 500 | - | 325 | 500 |  |  |  |  |  |
| Bus Out | ${ }^{\text {t }}$ ADA | 10 | - | 165 | 250 | - | - | - |  |  |  |  |  |

[^21]

Fig. 4 - Interrupt signal propagation delay time test circuit and waveforms.


Fig. 5 - Input mode timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, $t_{r}, t_{f}=\mathbf{2 0} \mathrm{ns}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{VDD}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}, \mathrm{C}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pF}$


[^22]

Fig. 6 - Output mode timing waveforms.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or supress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than $V_{S S}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused STROBE and DATA terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

Output Short CIrcults
Shorting of outputs to VDD or V SS may damage CMOS devices by exceeding the maximum device dissipation.


Dimensions and pad layout for CDP1851CH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimension as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

## 8-Bit Input/Output Port

## Features:

- Static Silicon-Gate CMOS circuitry
- Compatible with CDP1800-series
- Interfaces with CDP1802 and CDP1804 microprocessors without additional


## components

- Single voltage supply
- Full military temperature range $\left(-55^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$
- Parallel 8 -bit data register and buffer
- Flip-flop for service request
- Asynchronous register clear
- Low quiescent and operating power


Terminal Assignment

The RCA-CDP1852 and CDP1852C are parallel, 8 -bit, mode-programmable COS/MOS input/output ports designed for use in CDP1800 series microprocessor systems. These input/output ports are compatible and will interface directly with the CDP1802 or CDP1804 without additional components. They are also useful as 8 -bit address latches in 1800 -series microprocessor systems and as I/O ports in general purpose applications.
The mode control is used to program the device as an input port ( $\operatorname{mode}=0$ ) or output port (mode $=1$ ). If the CDP1852 is used as an input port (mode $=0$ ), data is strobed into the port's 8 -bit register by a high (1) level on the clock line. The negative, high-to-low transition of the clock sets the Service Request output ( $\mathrm{SR}=0$ ) and latches the data in the register. The SR output can be used to signal the microprocessor via a flag or interrupt line. When CS1•CS2=1 the three-state output drivers are enabled, the negative high-to-low transition of CS1•CS2 resets the Service Request output, $\overline{\mathrm{SR}}=1$.

If the CDP1852 is used as an output port (mode=1), data is strobed into the port's 8 -bit register when $\overline{C S 1} \cdot \mathrm{CS} 2 \cdot \mathrm{CLOCK}=1$. The three-state output drivers are enabled at all times when the CDP1852 is configured as an output port. The service request signal is generated at the termination of $\overline{\mathrm{CS}} \cdot \mathrm{CS} 2=1$ and will be present, 1 level, until the following negative, high-to-low transition of the clock.
A $\overline{\text { CLEAR }}$ control is provided for resetting the port's register and service request flipflop.

The CDP1852 is functionally identical to the CDP1852C. The CDP1852 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1852C has a recommended operating voltage range of 4 to 6.5 volts.
The CDP1852 and CDP1852C are supplied on 24 -lead, hermetic, dual-in-line ceramic packages ( $D$ suffix), in 24 -lead dual-in-line plastic packages (E suffix).


Fig. 1-Typical CDP1802 microprocéssor system.

## CDP1852, CDP1852C

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, ( $V_{D D}$ )
(Voltage referenced to $\mathrm{V}_{\text {SS }}$ Terminal)
CDP1852 . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +11.V
CDP1852C . . . . . . . . . . . . . . . . . . . . . . -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$ POWER DISSIPATION PER PACKAGE (PD):

For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) 500 mW
For TA $=+60$ to $+85^{\circ} \mathrm{C}^{\circ}$ (PACKAGE TYPE E)
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D)
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D)
Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW - $\cdot$. $12 \mathrm{mw} 1^{\circ} \mathrm{CW}$ Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . 100 mW OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):

PACKAGE TYPES D, H . . . . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E. . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $\mathrm{T}_{\text {stg }}$ )
-40 to $+85{ }^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch $(1.59 \pm 0.79 \mathrm{~mm})$ from case for 10 s max. . . . . . . . $+265^{\circ} \mathrm{C}$


Fig. 2 - CDP1852 logic diagram:

RECOMMENDED OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CDP1852 |  |  | CDP1852C |  |
|  | UNITS |  |  |  |  |  |
|  | Min. | Max. | Min. | Max. |  |  |
| DC Operating-Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | VSS | VDD | VSS | $V_{D D}$ | V |

STATIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}$ DD $\pm 5 \%$

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Vo } \\ & \text { (V) } \end{aligned}$ | $\begin{aligned} & \text { VIN } \\ & \text { (V) } \end{aligned}$ | VDD <br> (V) | CDP1852 |  |  | CDP1852C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IDD | - | 0,5. | 5 | - | - | 100 | - | - | 500 | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | - | 500 | - | - | - |  |
| Output Low Drive (Sink) Current, IOL | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | 0.5 | 0,10 | 10 | 3 | 5 | - | - | - | - |  |
| Output High Drive (Source) Current, IOH | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | 9.5 | 0,10 | 10 | -3 | -6 | - | - | - | - |  |
| Output Voltage LowLevel VOL ${ }^{\text {A }}$ | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage HighLevel, $\mathrm{VOH}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage,$\mathrm{V}_{I H}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Current, IIN | - | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | - | $\pm 2$ | - | - | - |  |
| 3-State Output Leakage Current IOUT | 0,5 | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | 0,10 | 0,10 | 10 | - | - | $\pm 2$ | - | - | - |  |
| Operating Current, IDD1\# | - | 0,5 | 5 | - | 130 | 200 | - | 150 | 200 | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | 400 | 600 | - | - | - |  |
| Input Capacitance $C_{I N}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 5 | 7.5 | - | - | - |  |

[^23]DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}}= \pm 5 \%$,
$\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, and 1 TTL Load
LIMITS AT VDD $=10 \mathrm{~V}$ APPLY TO THE CDP1852 ONLY

| CHARACTERISTIC | VDD (V) | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.* | Max. |  |
| MODE 0 - Input Port |  |  |  |  |  |
| Required Select Pulse Width, ${ }^{\text {t }}$ SW | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} 180 \\ 90 \\ \hline \end{array}$ | $\begin{aligned} & 360 \\ & 180 \\ & \hline \end{aligned}$ | ns |
| Required W'rite Pulse Width, ${ }^{\text {t }}$ WW | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 90 \\ & 45 \end{aligned}$ | 180 90 |  |
| Required Clear Pulse Width, ${ }^{\text {t }}$ CLR | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | 160 80 |  |
| Required Data Setup Time, tSD | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} -10 \\ -5 \\ \hline \end{array}$ | 0 0 |  |
| Required Data Hold Time, ${ }^{\text {t }}$ DH | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 75 \\ & 35 \\ & \hline \end{aligned}$ | $\begin{array}{r} 150 \\ 75 \\ \hline \end{array}$ |  |
| Data Out Hold Time, ${ }^{\text {t }}$ DOH ${ }^{\text {4 }}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 185 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 370 \\ & 200 \\ & \hline \end{aligned}$ |  |
| SR Output Transition Time | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 30 \\ & 15 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ |  |
| Data Output Transition Time | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{aligned} & 30 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \\ & \hline \end{aligned}$ |  |
| Propagation Delay Times, tPLH, $\mathrm{t}_{\mathrm{PHL}}$ : Select to Data Out ${ }^{\boldsymbol{*}}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 30 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{array}{r} 185 \\ 100 \\ \hline \end{array}$ | $\begin{array}{r} 370 \\ 200 \\ \hline \end{array}$ |  |
| Clear to SR | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} 170 \\ 85 \\ \hline \end{array}$ | $\begin{aligned} & 340 \\ & 170 \\ & \hline \end{aligned}$ |  |
| Clock to SR | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{array}{r} 110 \\ 55 \\ \hline \end{array}$ | $\begin{array}{r} 220 \\ 110 \\ \hline \end{array}$ |  |
| Select to SF | $\begin{array}{r}5 \\ 10 \\ \hline\end{array}$ | - | $\begin{array}{r}120 \\ 60 \\ \hline\end{array}$ | $\begin{array}{r} 240 \\ 120 \\ \hline \end{array}$ |  |

MODE 1 - Input Port

| Required Clock Pulse Width, tCL | 5 | - | 130 | 260 |
| :--- | ---: | :--- | ---: | ---: |
|  | 10 | - | 65 | 130 |
| Required Write Pulse Width, twW | 5 | - | 130 | 260 |
|  | 10 | - | 65 | 130 |
| Required Clear Pulse Width, tCLR | 5 | - | 60 | 120 |
|  | 10 | - | 30 | 60 |
| Required Data Hold Time, tDH | 5 | - | -10 | 0 |
|  | 10 | - | -5 | 0 |
| SR Output Transition Time | 5 | - | 75 | 150 |
|  | 10 | - | 35 | 75 |
| nata Output Transition Time | 5 | - | -10 | 0 |
|  | 10 | - | -5 | 0 |

$\Delta$ Minimum value is measured from CS2; maximum value is measured from CS1.

* Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


## DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)

| CHARACTERISTIC | VDD <br> (V) | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ.* | Max. |  |
| Propagation Delay Times, tPLH, tPHL: Clear to Data Out | 5 | - | 140 | 280 | ns |
|  | 10 | - | 70 | 140 |  |
| Write to Data Out | 5 | - | 220 | 440 |  |
|  | 10 | - | 110 | 220 |  |
| Data In to Data Out | 5 | - | 100 | 200 |  |
|  | 10 | - | 50 | 100 |  |
| Clear to SR | 5 | - | 120 | 240 |  |
|  | 10 | - | 60 | 120 |  |
| Clock to SR | 5 | - | 120 | 240 |  |
|  | 10 | - | 60 | 120 |  |
| Select to SR | 5 | - | 120 | 240 |  |
|  | 10 | - | 60 | 120 |  |

* Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 3 - MODE 0 input port timing diagram and truth tables.


Fig. 4 - Data out hold time waveforms and test circuit.


Fig. 5 - MODE 1 input port timing diagram and truth tables.


## Application Information

In a CDP1802- or CDP1804-based system where MRD is used to distinguish between INP and OUT instructions, and INP instruction is assumed to occur at the beginning of every $1 / 0$ cycle because MRD starts high. Therefore, at the start of an OUT instruction, which uses the same 3 -bit N code as that used for selection of an input port, the input device will be selected for a short time (see Fig. 6). This condition forces SR low and resets the SR latch (see Fig. 2).


* UuItrui enabled when En = high IN:ERNAL SIGNAL SHOWN FOR REFERENCE ONLY (SEE FIG.I)

$$
92 c s-29024
$$

Fig. 7 CDP1853 timing diagram.

In a small system with unique N codes for inputs and outputs, this situation does not arise. Using the CDP1853 N-bit decoder or equivalent logic to decode the $N$ lines after TPA prevents dual selection in larger systems.


Fig. 8 - CDP1853 functional diagram.


Dimensions and pad layout for CDP1852H.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10 $0^{-3}$ inch).

The photographs and dimensions of each chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually $7 \mathrm{mi} / \mathrm{s}(0.17 \mathrm{~mm})$ larger in both dimensions.


## N-Bit 1 of 8 Decoder

Features:

- Provides direct control of up to 7 input and 7 output devices - CHIP ENABLE (CE) allows easy expansion for multi-level I/0 systems

The RCA-CDP1853 and CDP1853C are 1 of 8 decoders designed for use in general purpose microprocessor systems. These devices, which are functionally identical, are specifically designed for use as gated N-bit decoders and interface directly with the 1800-series microprocessors without additional components. The CDP1853 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1853C has a recommended operating voltage range of 4 to 6.5 volts.

When CHIP ENABLE (CE) is high, the selected output will be true (high) from the trailing edge of CLOCK A (high-to-low transition) to the trailing edge of CLOCK B (high-to-low transition). All outputs will be low when the device is not selected ( $C E=0$ ) and during conditions of CLOCK A and CLOCK B as shown in Fig. 2. The CDP1853 inputs N0, N1, N2, CLOCK A, and CLOCK B are connected to an 1800 series microprocessor outputs N0, N1, N2, TPA, and TPB respectively, when used to decode I/O


Fig. 1 - CDP1853 functional diagram.
commands as shown in Fig. 5. The CHIP ENABLE (CE) input provides the capability for multiple levels of decoding as shown in Fig. 6.
The CDP1853 can also be used as a general 1 of 8 decoder for I/O and memory system applications as shown in Fig. 4.
The CDP1853 and CDP1853C are supplied in hermetic 16 -lead dual-in-line ceramic (D suffix) and plastic (E suffix) packages.

TRUTH TABLE

| CE | CL A | CL B | EN |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | Qn-1* |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |
| 0 | $X$ | $X$ | 0 |


| N2 | N1 | N0 | EN | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| X | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

1 = High level $0=$ Low level $X=$ Don't care
*On-1 = Enable remains in previous state.

MAXIMUM RATINGS, Absolute-Maximum Values:

| DC SUPPLY-VOLTAGE RANGE, ( $V_{D D}$ ) <br> (All voltage values referenced to $\mathbf{V}_{\text {SS }}$ terminal |  |
| :---: | :---: |
| CDP1853 | -0.5 to + 11 V |
|  |  |
|  |  |
| DC INPUT CURRENT, ANY ONE INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~m}$ |  |
| OPERATING-TEMPERATURE RANGE ( $T_{\text {A }}$ ): |  |
| CERAMIC PACKAGES (D SUFFIX TYPES) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathbf{- 5 5}$ to + $\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$ |  |
| PLASTIC PACKAGES (E SUFFIX TYPES) ................................... -40 to $+85{ }^{\circ} \mathrm{C}$ |  |
|  |  |
| EAD TEMPERATURE (DURING SOLDERING): |  |
| At distance 1/16 $\pm 1 / 32$ inch (1.59 $\pm 0.79$ | +265 |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}$. Except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Vo } \\ & \text { (V) } \end{aligned}$ | $\begin{array}{\|l} \text { Vin } \\ \text { (V) } \end{array}$ | $\left\|\begin{array}{l} \mathrm{VDD} \\ (\mathrm{~V}) \end{array}\right\|$ | CDP1853 |  |  | CDP1853C |  |  |  |
|  |  |  |  | Min. | $\text { Typ. }{ }^{\dagger}$ | Max. | Min. | Typ. ${ }^{\dagger}$ | Max. |  |
| Quiescent Device Current, IL | - | - | 5 | - | 1 | 10 | - | 5 | 50 | $\mu \mathrm{A}$ |
|  | - | - | 10 | - | 10 | 100 | - | - | - |  |
| Output Low Drive (Sink) Current, ${ }^{1} \mathrm{OL}$ | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | 0.5 | 0,10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output High Drive (Source Current) ${ }^{1} \mathrm{OH}$ | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | 9.5 | 0,10 | 10 | -2.6 | -5.2 | - | - | - | - |  |
| Output Voltage Low-Level $V_{\mathrm{OL}}$ | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | v |
|  | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High Level $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage$v_{I L}$ | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage $V_{I H}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  | 1,9 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current IIN | Any Input | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | 0,10 | 10 | - | - | $\pm 1$ | - | - | - |  |
| Operating Current 'DD1 ${ }^{*}$ | 0,5 | 0,5 | 5 | - | 50 | 100 | - | 50 | 100 | $\mu \mathrm{A}$ |
|  | 0,10 | 0,10- | 10 | - | 150 | 300 | - | - | - |  |
| Input Capacitance $C_{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | $\rho \mathrm{F}$ |
| Output Capacitance $\mathrm{C}_{\text {OUT }}$ | - | - | - | - | 10 | 15 | - | 10 | 15 | $\rho \mathrm{F}$ |

$\dagger$ Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal voltage.

* Operating current measured in a CDP1802 system at 2 MHz with outputs floating.
$\triangle{ }^{\prime} \mathrm{OL}=\mathrm{I}_{\mathrm{OH}}=1_{\mu} \mathrm{A}$

OPERATING CONDITIONS at $\mathbf{T}_{\mathbf{A}}=$ Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | CDP1853 |  | CDP1853C |  |  |
|  |  |  |  |  |  |
| Supply-Voltage Range | Max. | Min. | Max. |  |  |
| Recommended Input Voltage Range | 4 | 10.5 | 4 | 6.5 | V |

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}= \pm 5 \%$,
$V_{\text {IH }}=0.7 V_{D D}, V_{I L}=0.3 V_{D D}, t_{r}, t_{f}=20 \mathrm{~ns}, C_{L}=100 \mathrm{pF}$

| CHARACTERISTIC | $\begin{aligned} & \mathbf{v}_{\mathrm{DD}} \\ & (\mathrm{~V}) \end{aligned}$ | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1853 |  | CDP1853C |  |  |
|  |  | Typ. | Max. | Typ. | Max. |  |
| Propagation Delay Time: CE to Output, $\mathrm{t}_{\mathrm{EOH}}, \mathrm{t}_{\mathrm{EOL}}$ | 5 | 175 | 275 | 175 | 275 | ns |
|  | 10 | 90 | 150 | - | - |  |
| N to Outputs, ${ }^{\text {NOH }}$, ${ }^{\text {t }} \mathrm{NOL}$ | 5 | 225 | 350 | 225 | 350 | ns |
|  | 10 | 120 | 200 | - | - |  |
| Clock A to Output, ${ }_{\text {t }}$ AO | 5 | 200 | 300 | 200 | 300 | ns |
|  | 10 | 100 | 150 | - | - |  |
| Clock B to Output, $\mathrm{t}_{\mathrm{BO}}$ | 5 | 175 | 275 | 175 | 275 | ns |
|  | 10 | 90 | 150 | - | - |  |
| Minimum Pulse Widths: Clock A, t CACA | 5 | 50 | 75 | 50 | 75 | ns |
|  | 10 | 25 | 50 | - | - |  |
| Clock B, ${ }^{\text {CBCB }}$ | 5 | 50 | 75 | 50 | 75 |  |
|  | 10 | 25 | 50 | - | - |  |

Note 1: Maximum limits of minimum characteristics are the values above which all devices function.
Note 2: Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.


Fig. 2 - Propagation delay time diagrams.


92cs-29024


Fig. $4-N$-bit decoder used as a 1 of 8 decoder.


Fig. 5 - N-bit decoder in a one-level I/O system.


Fig. 6 - Two-level I/O using CDP1853 and CDP1852.


# Programmable Universal Asynchronous Receiver/Transmitter (UART) 

Features:

- Two operating modes: Mode 0-functionally compatible with industry types such as the TR1602A

$$
D C \text { to } 400 \mathrm{~K} \text { bits/sec }
$$ Mode 1-interfaces directly with CDP1800-series microprocessors without additional components

- Full- or half-duplex operation
- Parity, framing, and overrun error detection
- Baud rate-DC to 200 K bits/sec

$$
@ V_{D D}=5 V
$$

@ $V_{D D}=10$ V

- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 11/2, or 2 stop bits
- False start bit detection

The RCA CDP1854A and CDP1854AC are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data. For example, these UARTs can be used to interface between a peripheral or terminal with serial I/O ports and the 8-bit CDP1800-series microprocessor parallel data bus system. The CDP1854A is capable of full duplex operation, i.e., simultaneous conversion of serial input data to parallel output data and parallel input data to serial output data.

The CDP1854A UART can be programmed to operate in one of two modes by using the mode control input. When the mode input is high ( $M O D E=1$ ), the CDP1854A is


92CS-28455R1
Mode 1 Terminal Assignment
directly compatible with the CDP1800-series microprocessor system without additional interface circuitry. When the mode input is low (MODE=0), the device is functionally compatible with industry standard UART's such as the TR1602A. It is also pin compatible with these types, except that pin 2 is used for the mode control input instead of a $\mathrm{V}_{\mathrm{GG}}=-12 \mathrm{~V}$ supply connection.
The CDP1854A and the CDP1854AC are functionally identical. The CDP1854A has a recommended operatingvoltage range of $4-10.5$ volts, and the CDP1854AC has a recommended operating-voltage range of 4-6.5 volts.
The CDP1854A and CDP1854AC are supplied in hermetic 40-lead dual-in-line ceramic packages (D suffix) and in 40 -lead dual-in-line plastic packages ( $E$ suffix). The CDP1854AC is also available in chip form ( H suffix).


Mode 0 Terminal Assignment

```
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to VSS Terminal)
    CDP1854A . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 to +11 V
    CDP1854AC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 土10 mA
POWER DISSIPATION PER PACKAGE (PD):
    For TA= 40 to +60` C (PACKAGE TYPE E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
    For TA=+60 to +85' C (PACKAGE TYPE E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at 12 mW/` C to 200 mW
```



```
    For TA=+100 to +125*
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    FOR TA=FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mW
OPERATING-TEMPERATURE RANGE (TA):
    PACKAGE TYPE D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to +125``C
    PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to +85``C
STORAGE TEMPERATURE RANGE (Tstg) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65 to +150`
LEAD TEMPERATURE (DURING SOLDERING):
    At distance 1/16 土 1/32 in. (1.59 土0.79 mm) from case for 10 s max. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . +265``
```

Mode Input High（Mode $=\mathbf{1}$ ）


Fig． 1 －Mode 1 block diagram（CDP1800－series microprocessor compatible）．

STATIC ELECTRICAL CHARACTERISTICS at TA $_{A}=-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{0}$(V) | VIN <br> (V) | VDD <br> (V) | CDP1854A |  |  | CDP1854AC |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IDD | - | $\begin{gathered} \hline 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{gathered} 0.01 \\ 1 \end{gathered}$ | $\begin{gathered} 50 \\ 200 \end{gathered}$ |  |  |  | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current, IOL | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{array}{\|c} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 0.55 \\ 1.3 \end{gathered}$ | $\begin{aligned} & 1.1 \\ & 2.6 \\ & \hline \end{aligned}$ | $-$ | 0.55 <br> - | 1.1 | - | mA |
| Output High Drive (Source) Current, IOH (Except pins 24 and 25) | $\begin{aligned} & 4.6 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{\|c} \hline-0.55 \\ -1.3 \\ \hline \end{array}$ | $\begin{aligned} & -1.1 \\ & -2.6 \\ & \hline \end{aligned}$ | - | -0.55 <br> - | -1.1 <br> - | - | mA |
| Output High Drive (Source) Current, IOH Pins 24 and 25 | $\begin{aligned} & 4.6 \\ & 9.5 \end{aligned}$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline-1.6 \\ & -2.8 \\ & \hline \end{aligned}$ | $\begin{aligned} & -3.5 \\ & -6.0 \end{aligned}$ | - | $\begin{gathered} -1.6 \\ - \end{gathered}$ | $\begin{gathered} -3.5 \\ - \end{gathered}$ | - | mA |
| Output Voltage Low-Level, $\mathrm{V}_{\text {OL* }}{ }^{\text {a }}$ | - | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | - |  | 0.1 |  |
| Output Voltage High-Level, V OH | - | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{array}{r} 4.9 \\ 9.9 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | 4.9 | 5 | - |  |
| Input Low Voltage, VIL | $\begin{aligned} & \hline 0.5,4.5 \\ & 0.5,9.5 \\ & \hline \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{gathered} 1.5 \\ 3 \\ \hline \end{gathered}$ |  | - |  |  |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | $\begin{aligned} & \hline 0.5,4.5 \\ & 0.5,9.5 \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ \hline \end{gathered}$ | - | - | 3.5 | - | - |  |
| Input Current, IIN | - | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \end{aligned}$ | - | - |  | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current, IOUT | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{array}{\|c\|} \hline 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | - | $\begin{gathered} \pm 1 \\ \pm 10 \end{gathered}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Operating Current, IDD1\# |  | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 1.5 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 3.0 \\ 12 \end{gathered}$ | - | $1.5$ |  | mA |
| Input Capacitance, CIN | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | - | 10 | 15 | - | 10 | 15 |  |

*Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\quad{ }^{1} \mathrm{OL}=1 \mathrm{OH}=1 \mu \mathrm{~A}$.
\# Operating current is measured at 200 kHz for $\mathrm{V}_{D D}=5 \mathrm{~V}$ and 400 kHz for $\mathrm{V}_{D D}=10 \mathrm{~V}$ in a CDP1800-series microprocessor system, with open outputs.

RECOMMENDED OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VDD <br> v | CDP1854A |  | CDP1854AC |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| DC Operating-Voltage Range | - | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | - | V SS | VDD | VSS | VDD | V |
|  | 5 | - | 200 | - | 200 | K bits |
| Baud Rate (Receive or Transmit) | 10 | - | 400 | - | - | /sec |

## Functional Definitions for CDP1854A Terminals

## Mode 1 <br> CDP1800-Series Microprocessor Compatible <br> SIGNAL: FUNCTION

## VDD:

Positive supply voltage
MODE SELECT (MODE):
A high-level voltage at this input selects CDP1800-series microprocessor Mode operation.
Vss:
Ground
$\overline{\text { CHIP SELECT } 2}$ (CS2):
A low-level voltage at this input together with CS1 and CS3 selects the CDP1854A UART.

RECEIVER BUS (R BUS 7 - R BUS 0):
Receiver parallel data outputs (may be externally connected to corresponding transmitter bus terminals).
INTERRUPT (INT):
A low-level voltage at this output indicates the presence of one or more of the interrupt conditions listed in Table I.
FRAMING ERROR (FE):
A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register.
PARITY ERROR or OVERRUN ERROR (PE/OE):
A high-level voltage at this output indicates that either the PE or OE bit in the Status Register has been set (see Status Register Bit Assignment, Table II.
REGISTER SELECT (RSEL):
This input is used to choose either the Control/Status Registers (high input) or the transmitter/receiver data registers (low input) according to the truth table in Table III.
RECEIVER CLOCK (RCLOCK):
Clock input with a frequency 16 times the desired receiver shift rate.

TPB:
A positive input pulse used as a data load or reset strobe.
$\overline{\text { DATA AVAILABLE (DA) }}$
A low-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.
SERIAL DATA IN (SDI):
Serial data received on this input line enters the Receiver Shift Register at a point determined by the character length. A high-level input voltage must be present when data is not being received.
$\overline{\text { CLEAR (CLEAR): }}$
A low-level voltage at this input resets the Interrupt FlipFlop, Receiver Holding Register, Control Register, and Status Register, and sets SERIAL DATA OUT (SDO) high.

TRANSMITTER HOLDING REGISTER EMPTY (THRE):
A low-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.
CHIP SELECT 1 (CS1):
A high-level voltage at this input together with $\overline{\mathrm{CS2}}$ and CS3 selects the UART.

## REQUEST TO SEND (RTS):

This output signal tells the peripheral to get ready to receive data. CLEAR TO SEND (CTS) is the response from the peripheral. $\overline{R T S}$ is set to a low-level voltage when data is latched in the Transmitter Holding Register or TR is set high, and is reset high when both the Transmitter Holding Register and Transmitter Shift Register are empty and TR is low.
SERIAL DATA OUTPUT (SDO):
The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop bit(s) are serially shifted out on this output. When no character is being transmitted, a high level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.
TRANSMITTER BUS (T BUS 0-T BUS 7):
Transmitter parallel data input. These may be externally connected to corresponding Receiver bus terminals.

## RD/WR:

A low-level voltage at this input gates data from the transmitter bus to the Transmitter Holding Register or the Control Register as chosen by register select. A high-level voltage gates data from the Receiver Holding Register or the Status Register, as chosen by register select, to the receiver bus.

## CHIP SELECT 3 (CS3):

With high-level voltage at this input together with CS1 and CS2 selects the UART.
PERIPHERAL STATUS INTERRUPT (PSI):
A high-to-low transition on this input line sets a bit in the Status Register and causes an INTERRUPT (INT=low).

## EXTERNAL STATUS (ES):

A low-level voltage at this input sets a bit in the Status Register.
$\overline{\text { CLEAR TO SEND }} \overline{\text { (CTS })}$ :
When this input from peripheral is high, transfer of a character to the Transmitter Shift Register and shifting of serial data out is inhibited.
TRANSMITTER CLOCK (TCLOCK):
Clock input with a frequency 16 times the desired transmitter shift rate.

Table I - Interrupt Set and Reset Conditions

| SET* (INT = LOW) | RESET (INT = HIGH) |  |
| :---: | :--- | :--- |
| CAUSE | CONDITION | TIME |
| DA <br> (Receipt of data) | Read of data | TPB leading edge |
| THRE <br> (Ability to reload) | Read of status or <br> write of character | TPB leading edge |
| THRE $\cdot$ TSRE <br> (Transmitter done) | Read of status or <br> write of character | TPB leading edge |
| $\overline{\text { SSI }}$ <br> (Negative edge) | Read of status | TPB trailing edge |
| $\overline{\text { CTS }}$ <br> (Positive edge when THRE•TSRE) | Read of status | TPB leading edge |

[^24]Table II - Status Register Bit Assignment

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Signal | THRE | TSRE | PSI | ES | FE | PE | OE | DA |
| Also Avallable at Terminal | $22^{*}$ | - | - | - | 14 | 15 | 15 | $19^{*}$ |

*Polarity reversed at output terminal.

## Bit Signal: Function

O-DATA AVAILABLE (DA):
When set high, this bit indicates that an entire character has been received and transferred to the Receiver Holding Register. This signal is also available at Term. 19 but with its polarity reversed.
1-OVERRUN ERROR (OE):
When set high, this bit indicates that the Data Available bit was not reset before the next character was transferred to the Receiver Holding Register. This signal OR'ed with PE is output at Term. 15.
2-PARITY ERROR (PE):
When set high, this bit indicates that the received parity bit does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal OR'ed with OE is output at Term. 15. 3-FRAMING ERROR (FE):
When set high, this bit indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This bit is updated each time a character is transferred to the Receiver Holding Register. This signal is also available at Term. 14.

## 4-EXTERNAL STATUS (ES):

This bit is set high by a low-level input at Term. 38 (ES).
5-PERIPHERAL STATUS INTERRUPT (PSI):
This bit is set high by a high-to-low voltage transition of Term. 37 (PSI). The INTERRUPT output (Term. 13) is also asserted ( $\mathrm{INT}^{\mathrm{N}}=$ low) when this bit is set.
6-TRANSMITTER SHIFT REGISTER EMPTY (TSRE):
When set high, this bit indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains set until the start of transmission of the next character.
7-TRANSMITTER HOLDING REGISTER EMPTY (THRE): When set high, this bit indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character. Setting this bit also sets the THRE output (Term. 22) Iow and causes an INTERRUPT (INT=low), if TR is high.

## 1800-Series Peripherals CDP1854, CDP1854C

## Description of Mode 1 Operation CDP1800-Serles Microprocessor Compatible (Mode Input=VDD)

## 1. Initialization and Controls

In the CDP1800-series microprocessor compatible mode, the CDP1854A is configured to receive commands and send status via the microprocessor data bus. The register connected to the transmitter bus or the receiver bus is determined by the RD/WR and RSEL inputs as follows:

| Table III - Register Selectlon Summary |  |  |
| :---: | :---: | :--- |
| RSEL | RD/ $\bar{W} R$ | Function |
| Low | Low | Load Transmitter Holding Register from <br> Transmitter Bus |
| High | High | Low Read Receiver Holding Register from <br> Receiver Bus |
| High | High | Load Control Register from Transmitter <br> Bus <br> Read Status Register from Receiver Bus |

In this mode the CDP1854A is compatible with a bidirectional bus system. The receiver and transmitter buses are connected to the bus. CDP1800-series microprocessor I/O control output signals can be connected directly to the CDP1854A inputs as shown in Fig. 2. The CLEAR input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting SERIAL DATA OUT (SDO) high. The Control Register is loaded from the Transmitter Bus in order to determine the operating configuration for the UART. Data is transferred from the Transmitter Bus inputs to the Control Register during TPB when the UART is selected CS1 $\cdot \overline{\mathrm{CS}} \cdot \mathrm{CS3}=1$ ) and the Control Register is designated (RSEL $=H, R D / \overline{W R}=L$ ). The CDP1854A also has a Status Register which can be read onto the Receiver Bus (R BUS 0-R BUS 7) in order to determine the status of the UART. Some of these status bits are also available at separate terminals as indicated in Table II.

## 2. Transmitter Operation

Before beginning to transmit, the TRANSMIT REQUEST (TR) bit in the Control Register (see bit assignment, Table IV) is set. Loading the Control Register with TR=1 (bit $7=h i g h$ ) inhibits changing the other control bits. Therefore two loads are required: one to format the UART, the second to set TR. When TR has been set, a TRANSMITTER HOLDING REGISTER EMPTY (THRE) interrupt will occur, signalling the microprocessor that the Transmitter Holding Register is empty and may be loaded. Setting TR also causes assertion of a low-level on the REQUEST TO SEND (RTS) output to the peripheral. It is not necessary to set TR for proper operation for the UART. If desired, it can be used to enable THRE interrupts and to generate the $\overline{R T S}$ signal. The Transmitter Holding Register is loaded from the bus by TPB during execution of an output instruction. The CDP1854A is selected by CS1 - CS2 . CS3 $=1$, and the Holding Register is selected by RSEL=L and RD/WR=L. When the CLEAR TO SEND (CTS) input, which can be connected to a peripheral device output, goes low, the Transmitter Shift Register will be loaded from the Transmitter Holding Register and data transmission will begin. If $\overline{C T S}$ is always low, the Transmitter Shift Register will be loaded on the first high-to-low edge of the clock which occurs at least $1 / 2$ clock period after the trailing edge of TPB and transmission of a start bit will occur $1 / 2$ clock period later (see Fig. 3). Parity (if programmed) and stop bit(s) will be transmitted following the last data bit. If the word length selected is less than 8 bits, the most significant unused bits in the transmitter shift register will not be transmitted.

One transmitter clock period after the Transmitter Shift Register is loaded from the Transmitter Holding Register, the THRE signal will go low and an interrupt will occur (INT goes low). The next character to be transmitted can then be loaded into the Transmitter Holding Register for transmission with its start bit immediately following the last stop bit of the previous character. This cycle can be repeated until the last character is transmitted, at which time a final THRE•TSRE interrupt will occur. This interrupt signals the microprocessor that TR can be turned off. This is done by reloading the original control byte in the Control Register with the TR bit $=0$, thus terminating the REQUEST TO SEND (RTS) signal.
SERIAL DATA OUT (SDO) can be held low by setting the BREAK bit in the Control Register (see Table IV). SDO is held low until the BREAK bit is reset.


92CS-28460RI
Fig. 2 - Recommended CDP1800-series connèction, Mode 1 (non-interrupt driven system).

## 3. Recelver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After detection of the first high-to-low transition on the SDI line, a valid start bit is verified by checking for a low-level input 7-1/2 receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed) and stop bit(s) are shifted into the Receiver Shift Register by clock pulse 7-1/2 in each bit time. The parity bit (if programmed) is checked and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output level) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) status bit is set. One half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) status bits become valid for the character in the Receiver Holding Register. At this time, the Data Available status bit is also set and the DATA AVAILABLE (DA) and INTERRUPT (INT) outputs go low, signalling the microprocessor that a received character is

## RCA CMOS LSI Products

## CDP1854, CDP1854C

ready. The microprocessor responds by executing an input instruction. The UART's 3 -state bus drivers are enabled when the UART is selected (CS1 - CS2 - CS3=1) and RD/WR=high. Status can be read when RSEL=high. Data is read when RSEL=low. When reading data, TPB latches data in the microprocessor and resets DATA AVAILABLE (DA) in the UART. The preceding sequence is repeated for each serial character which is received from the peripheral.
4. Peripheral Interface

In addition to serial data in and out, four signals are
provided for communication with a peripheral. The REQUEST TO SEND (RTS) output signal alerts the peripheral to get ready to receive data. The CLEAR TO SEND (CTS) input signal is the response, signalling that the peripheral is ready. The EXTERNAL STATUS (ES) input latches a peripheral status level, and the PERIPHERAL STATUS INTERRUPT (PST) input senses a status edge (high-to-low) and also generates an interrupt. For example, the modem DATA CARRIER DETECT line could be connected to the PSI input on the UART in order to signal the microprocessor that transmission failed because of loss of the carrier on the communications line. The PSI and ES bits are stored in the Status Register (see Table II).

Table IV - Control Register Blt Assignment

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SIgnal | TR | BREAK | IE | WLS2 | WLS1 | SBS | EPE | PI |

## Bit Signal: Function

0-PARITY INHIBIT (PI):
When set high parity generation and verification are inhibited and the PE Status bit is held low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission, and EPE is ignored.
1-EVEN PARITY ENABLE (EPE):
When set high, even parity is generated by the transmitter and checked by the receiver. When low, odd parity is selected.
2-STOP BIT SELECT (SBS):
See table below.
3-WORD LENGTH SELECT 1 (WLS1):
See table below.
4-WORD LENGTH SELECT 2 (WLS2):
See table below.

5-INTERRUPT ENABLE (IE):
When set high THRE, DA, THRE - TSRE, CTS, and PSI interrupts are enabled (see Interrupt Conditions, Table I).
6-TRANSMIT BREAK (BREAK):
Holds SDO low when set. Once the break bit in the control register has been set high, SDO will stay low until the break bit is reset low and one of the following occurs: CLEAR goes low; CTS goes high; or a word is transmitted. (The transmitted word will not be valid since there can be no start bit if SDO is already low. SDO can be set high without intermediate transitions by transmitting a word consisting of all zeros).
7-TRANSMIT REQUEST (TR):
When set high, RTS is set low and data transfer through the transmitter is initiated by the initial THRE interrupt. (When loading the Control Register from the bus, this (TR) bit inhibits changing of other control flip-flops).

| Bit 4 | Blt 3 | Blt 2 | Function |
| :---: | :---: | :---: | :---: |
| WLS2 | WLS1 | SBS | Function |
| 0 | 0 | 0 | 5 data bits, 1 stop bit |
| 0 | 0 | 1 | 5 data bits, 1.5 stop bits |
| 0 | 1 | 0 | 6 data bits, 1 stop bit |
| 0 | 1 | 1 | 6 data bits, 2 stop bits |
| 1 | 0 | 0 | 7 data bits, 1 stop bit |
| 1 | 0 | 1 | 7 data bits, 2 stop bits |
| 1 | 1 | 0 | 8 data bits, 1 stop bit |
| 1 | 1 | 1 | 8 data bits, 2 stop bits |

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}, \mathrm{t}}=\mathbf{2 0} \mathrm{ns}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}$, $C_{L}=100 \mathrm{pF}$, see Fig. 3.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  | CDP1854AC |  |  |
|  |  |  | Typ. ${ }^{\text {+ }}$ | Max.* | Typ. ${ }^{+}$ | Max.* |  |
| Transmitter Timing - Mode 1 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{\text {t }} \mathrm{C}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{array}{r} 310 \\ 155 \\ \hline \end{array}$ | $250$ | $310$ | ns |
| Minimum Pulse Width: Clock Low Level | tCL | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 100 \\ 75 \\ \hline \end{gathered}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | $100$ | $125$ | ns |
| Clock High Level, | ${ }^{\text {t }} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 100 \\ 75 \end{gathered}$ | $\begin{aligned} & 125 \\ & 100 \end{aligned}$ | 100 <br> - | 125 - | ns |
| TPB | ${ }^{\text {t }}$ T | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 100 \\ 50 \\ \hline \end{gathered}$ | $\begin{array}{r} 150 \\ \quad 75 \\ \hline \end{array}$ | 100 <br> - | $150$ | ns |
| Minimum Setup Time: TPB to Clock | ${ }^{\text {t }}$ c | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 175 \\ 90 \\ \hline \end{gathered}$ | $\begin{aligned} & 225 \\ & 150 \\ & \hline \end{aligned}$ | 175 <br> - |  | ns |
| Propagation Delay Time: Clock to Data Start Bit | ${ }_{\text {tCD }}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 450 \\ & 225 \\ & \hline \end{aligned}$ | 300 <br> - | 450 <br> - | ns |
| TPB to $\overline{\text { THRE }}$ | tTth | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 300 \\ & 150 \\ & \hline \end{aligned}$ | 200 <br> - | 300 <br> - | ns |
| Clock to THRE | tcTH | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 - | 300 - | ns |

$\dagger$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
*Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 3 - Transmitter timing diagram - Mode 1.

RCA CMOS LSI Products
CDP1854, CDP1854C
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathbf{I H}}=\mathbf{0 . 7} \mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100 \mathrm{pF}$, see Fig. 4.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  | CDP1854AC |  |  |
|  |  |  | Typ. $\dagger$ | Max.* | Typ. ${ }^{\dagger}$ | Max.* |  |
| Recelver Timing - Mode 1 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{\text {t }} \mathrm{C}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 250 \\ & 125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | 250 - | $310$ | ns |
| Minimum Pulse Width: Clock Low Level | ${ }^{\text {t }} \mathrm{CL}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 100 \\ 75 \\ \hline \end{array}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | 100 <br> - | $125$ | ns |
| Clock High Level | ${ }^{t} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 100 \\ 75 \\ \hline \end{gathered}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ |  | $125$ | ns |
| TPB | tTT | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 100 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 150 \\ & 75 \\ & \hline \end{aligned}$ | $100$ | $\begin{gathered} 150 \\ - \end{gathered}$ | ns |
| Minimum Setup Time: Data Start Bit to Clock | tDC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 100 \\ 50 \end{gathered}$ | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | 100 | $150$ | ns |
| Propagation Delay Time: TPB to DATA AVAILABLE | tTDA | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 220 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 325 \\ & 175 \\ & \hline \end{aligned}$ | 220 <br> - | 325 <br> - | ns |
| Clock to $\overline{\text { DATA AVAILABLE }}$ | tcDA | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 220 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 325 \\ & 175 \\ & \hline \end{aligned}$ | 220 | 325 - | ns |
| Clock to Overrun Error | tcoe | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 210 \\ & 105 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 210 | $\begin{array}{r}300 \\ - \\ \hline\end{array}$ | ns |
| Clock to Parity Error | tCPE | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & \hline 240 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & 375 \\ & 175 \\ & \hline \end{aligned}$ | 240 <br> - | 375 <br> - | ns |
| Clock to Framing Error | tcFe | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 - | ns |



Fig. 4 - Mode 1 receiver timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100 \mathrm{pF}$, see Flg. 5.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  | CDP1854AC |  |  |
|  |  |  | Typ. ${ }^{+}$ | Max.* | Typ. ${ }^{+}$ | Max.* |  |
| CPU Interface - WRITE Timing - Mode 1 |  |  |  |  |  |  |  |
| Minimum Pulse Width: TPB | tTT | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 100 \\ 50 \end{gathered}$ | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $100$ | 150 | ns |
| Minimum Setup Time: RSEL to Write | tRSW | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | 50 | 75 - | ns |
| Data to Write | tDW | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} -100 \\ -50 \\ \hline \end{gathered}$ | $\begin{aligned} & -75 \\ & -35 \\ & \hline \end{aligned}$ | -100 <br> - |  | ns |
| Minimum Hold Time: RSEL after Write | tWRS | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{array}{r} 50 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | 50 |  | ns |
| Data after Write | tWD | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | $\begin{aligned} & 125 \\ & 60 \end{aligned}$ | 75 | 125 - | ns |

${ }^{\dagger}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
*Maximum limits of minimum characteristics are the values above which all devices function.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathbf{f}}=\mathbf{2 0} \mathrm{ns}, \mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L=100}$ pF, see Fig. 6.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  |  | CDP1854AC |  |  |  |
|  |  |  | Min. | Typ. ${ }^{\dagger}$ | Max.* | Min. | Typ. ${ }^{\dagger}$ | Max.* |  |
| CPU Interface - READ Timing - Mode 1 |  |  |  |  |  |  |  |  |  |
| Minimum Pulse Width: TPB | tTT | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 100 \\ 50 \end{gathered}$ | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | - | $100$ | $150$ | ns |
| Minimum Setup Time: RSEL to TPB | tRST | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 50 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | - | 50 | 75 | ns |
| Minimum Hold Time: RSEL after TPB | tTRS | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | - |  |  | ns |
| Read to Data Access Time | tr ${ }^{\text {R }}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | - |  |  | ns |
| Read to Data Valid Time | trDV | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | - | 200 |  | ns |
| RSEL to Data Valid Time | trsDV | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 225 \\ & 125 \end{aligned}$ | - | 150 |  | ns |
| Hold Time: Data after Read | tRDH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{gathered} 150 \\ 75 \end{gathered}$ | - | 50 | 150 | - | ns |

[^25]
## CDP1854, CDP1854C



Fig. 5 - Mode 1 CPU interface (WRITE) timing diagram.


Fig. 6 - Mode 1 CPU interface (READ) timing diagram.


Fig. 7 - Mode 0 block diagram (industry standard compatible).

## Functional Definitions for CDP1854A Terminals

 Standard Mode 0SIGNAL: FUNCTION
VDD:
Positive supply voltage.

## MODE SELECT (MODE):

A low-level voltage at this input selects Standard Mode 0 Operation.
Vss:

## Ground

## RECEIVER REGISTER DISCONNECT (RRD):

A high-level voltage applied to this input disconnects the Receiver Holding Register from the Receiver Bus.
RECEIVER BUS (R BUS 7-R BUS 0):
Receiver parallel data outputs.
PARITY ERROR (PE):
A high-level voltage at this output indicates that the received parity does not compare to that programmed by the EVEN PARITY ENABLE (EPE) control. This output is updated each time a character is transferred to the Receiver Holding Register. PE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

## FRAMING ERROR (FE):

A high-level voltage at this output indicates that the received character has no valid stop bit, i.e., the bit following the parity bit (if programmed) is not a high-level voltage. This output is updated each time a character is transferred to the Receiver Holding Register. FE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.

## OVERRUN ERROR (OE):

A high-level voltage at this output indicates that the DATA AVAILABLE (DA) flag was not reset before the next character was transferred to the Receiver Holding Register. OE lines from a number of arrays can be bused together since an output disconnect capability is provided by the STATUS FLAG DISCONNECT (SFD) line.
STATUS FLAG DISCONNECT (SFD):
A high-level voltage applied to this input disables the 3state output drivers for PE, FE, OE, DA, and THRE, allowing these status outputs to be bus connected.
RECEIVER CLOCK (RCLOCK):
Clock input with a frequency 16 times the desired receiver shift rate.
DATA AVAILABLE RESET (DAR):
A low-level voltage applied to this input resets the DA flip-flop.

## DATA AVAILABLE (DA):

A high-level voltage at this output indicates that an entire character has been received and transferred to the Receiver Holding Register.

## SERIAL DATA IN (SDI):

Serial data received at this input enters the receiver shift register at a point determined by the character length. A high-level voltage must be present when data is not being received.

## MASTER RESET (MR):

A high-level voltage at this input resets the Receiver Holding Register, Control Register, and Status Register, and sets the serial data output high.

TRANSMITTER HOLDING REGISTER EMPTY (THRE):
A high-level voltage at this output indicates that the Transmitter Holding Register has transferred its contents to the Transmitter Shift Register and may be reloaded with a new character.
TRANSMITTER HOLDING REGISTER LOAD (THRL): A low-level voltage applied to this input enters the character on the bus into the Transmitter Holding Register. Data is latched on the trailing edge of this signal.
TRANSMITTER SHIFT REGISTER EMPTY (TSRE):
A high-level voltage at this output indicates that the Transmitter Shift Register has completed serial transmission of a full character including stop bit(s). It remains at this level until the start of transmission of the next character.
SERIAL DATA OUTPUT (SDO):
The contents of the Transmitter Shift Register (start bit, data bits, parity bit, and stop (bit(s)) are serially shifted out on this output. When no character is being transmitted, a high-level is maintained. Start of transmission is defined as the transition of the start bit from a high-level to a low-level output voltage.
TRANSMITTER BUS (T BUS 0-T BUS 7):
Transmitter parallel data inputs.
CONTROL REGISTER LOAD (CRL):
A high-level voltage at this input loads the Control Register with the control bits (PI, EPE, SBS, WLS1, WLS2). This line may be strobed or hardwired to a high-level input voltage.
PARITY INHIBIT (PI):
A high-level voltage at this input inhibits the parity generation and verification circuits and will clamp the PE output low. If parity is inhibited the stop bit(s) will immediately follow the last data bit on transmission.
STOP BIT SELECT (SBS):
This input selects the number of stop bits to be transmitted after the parity bit. A high-level selects two stop bits, a low-level selects one stop bit. Selection of two stop bits with five data bits programmed selects 1.5 stop bits.


Fig. 8 - Mode 0 connection diagram.

## CDP1854, CDP1854C

WORD LENGTH SELECT 2 (WLS2):
WORD LENGTH SELECT 1 (WLS1):
These two inputs select the character length (exclusive of parity) as follows:

| WLS2 | WLS1 | Word Length |
| :---: | :---: | :---: |
| Low | Low | 5 Bits |
| Low | High | 6 Bits |
| High | Low | 7 Bits |
| High | High | 8 Bits |

EVEN PARITY ENABLE (EPE):
A high-level voltage at this input selects even parity to be generated by the transmitter and checked by the receiver. A low-level input selects odd parity.

## TRANSMITTER CLOCK (TCLOCK):

Clock input with a frequency 16 times the desired transmitter shift rate.

## Description of Standard Mode 0 Operation

 (Mode Input=Vss)
## 1. Initialization and Controls

The MASTER RESET (MR) input is pulsed, resetting the Control, Status, and Receiver Holding Registers and setting the SERIAL DATA OUTPUT (SDO) signal high. Timing is generated from the clock inputs, Transmitter Clock (TCLOCK) and Receiver Clock (RCLOCK), at a frequency equal to 16 times the serial data bit rate. When the receiver data input rate and the transmitter data output rate are the same, the TCLOCK and RCLOCK inputs may be connected together. The CONTROL REGISTER LOAD (CRL) input is pulsed to store the control inputs PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECT (SBS), and WORD LENGTH SELECTs (WLS1 and WLS2). These inputs may be hardwired to the proper voltage levels (VSS or $V_{D D}$ ) instead of being dynamically set and CRL may be hardwired to VDD. The CDP1854A is then ready for transmitter and/or receiver operation.

## 2. Transmitter Operation

For the transmitter timing diagram refer to Fig. 10. At the beginning of a typical transmitting sequence the Transmitter Holding Register is empty (THRE is HIGH). A character is transferred from the transmitter bus to the Transmitter
holding Register by applying a low pulse to the TRANSMITTER HOLDING REGISTERLOAD (THRL) input causing THRE to go low. If the Transmitter Shift Register is empty (TSRE is HIGH) and the clock is low, on the next high-tolow transition of the clock the character is loaded into the Transmitter Shift Register preceded by a start bit. Serial data transmission begins $1 / 2$ clock period later with a start bit and 5-8 data bits followed by the parity bit (if programmed) and stop bit(s). The THRE output signal goes high $1 / 2$ clock period later on the high-to-low transition of the clock. When THRE goes high, another character can be loaded into the Transmitter Holding Register for transmission beginning with a start bit immediately following the last stop bit of the previous character. This process is repeated until all characters have been transmitted. When transmission is complete, THRE and Transmitter Shift Register Empty (TSRE) will both be high. The format of serial data is shown in Fig. 12. Duration of each serial output data bit is determined by the transmitter clock frequency (fCLOCK) and will be 16/f CLOCK.

## 3. Recelver Operation

The receive operation begins when a start bit is detected at the SERIAL DATA IN (SDI) input. After the detection of a high-to-low transition on the SDI line, a divide-by-16 counter is enabled and a valid start bit is verified by checking for a low-level input $7-1 / 2$ receiver clock periods later. When a valid start bit has been verified, the following data bits, parity bit (if programmed), and stop bit(s) are shifted into the Receiver Shift Register at clock pulse 7-1/2 in each bit time. If programmed, the parity bit is checked, and receipt of a valid stop bit is verified. On count 7-1/2 of the first stop bit, the received data is loaded into the Receiver Holding Register. If the word length is less than 8 bits, zeros (low output voltage leval) are loaded into the unused most significant bits. If DATA AVAILABLE (DA) has not been reset by the time the Receiver Holding Register is loaded, the OVERRUN ERROR (OE) signal is raised. One-half clock period later, the PARITY ERROR (PE) and FRAMING ERROR (FE) signals become valid for the character in the Receiver Holding Register. The DA signal is also raised at this time. The 3 -state output drivers for DA, OE, PE and FE are enabled when STATUS FLAG DISCONNECT (SFD) is low. When RECEIVER REGISTER DISCONNECT (RRD) goes low, the receiver bus 3 -state output drivers are enabled and data is available at the RECEIVER BUS (R BUS 0-R BUS 7) outputs. Applying a negative pulse to the DATA AVAILABLE RESET (DAR) resets DA. The preceding sequence of operation is repeated for each serial character received. A receiver timing diagram is shown in Fig. 11.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100 \mathrm{pF}, 800$ Fig. 9.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  | CDP1854AC |  |  |
|  |  |  | Typ. ${ }^{+}$ | Max.* | Typ. ${ }^{\dagger}$ | Max.* |  |
| Inforiace Timing - Mode 0 |  |  |  |  |  |  |  |
| Minimum Pulse Width: CRL | tCRL | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \end{aligned}$ | 50 | 150 | ns |
| Minimum Pulse Width: MR | tMR | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{array}{r} 400 \\ 200 \\ \hline \end{array}$ | 300 <br> - |  | ns |
| Minimum Setup Time: Control Word to CRL | tewc | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 20 \\ 0 \\ \hline \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \\ & \hline \end{aligned}$ | 20 | 50 | ns |
| Minimum Hold Time: Control Word after CRL | tcew | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \\ & \hline \end{aligned}$ | 40 <br> - | 60 - | ns |
| Propagation Delay Time: SFD High to SOD | tSFDH | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | 200 | 300 <br> - | ns |
| SFD Low to SOD | tsFDL | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 60 \\ & \hline \end{aligned}$ | 75 <br> - | $\begin{array}{r}120 \\ - \\ \hline\end{array}$ | ns |
| RRD High to Receiver Register High Impedance | tRRDH | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{array}{r} 300 \\ 150 \\ \hline \end{array}$ | 200 <br> - | 300 <br> - | ns |
| RRD Low to Receiver Register Active | trRDL | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{aligned} & 150 \\ & 70 \end{aligned}$ | $80$ | 150 - | ns |

†Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
*Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 9 - Mode 0 interface timing diagram.

## CDP1854, CDP1854C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100$ pF, see Fig. 10.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  | UNIT8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  | CDP1854AC |  |  |
|  |  |  | Typ. ${ }^{+}$ | Max.* | Typ. $\dagger$ | Max.* |  |
| Transmitter Timing - Mode 0 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{t} \mathrm{CC}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | $250$ | $310$ | ns |
| Minimum Pulse Width: Clock Low Level | ${ }^{\text {t }} \mathrm{CL}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 100 \\ 75 \\ \hline \end{gathered}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | $100$ | 125 <br> - | ns |
| Clock High Level | ${ }^{\mathbf{t}} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 100 \\ 75 \end{gathered}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | $100$ | 125 <br> - | ns |
| $\overline{\text { THRL }}$ | tTHTH | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 60 \\ 40 \\ \hline \end{array}$ | $\begin{aligned} & 150 \\ & 100 \\ & \hline \end{aligned}$ | 60 <br> - | 150 - | ns |
| Minimum Setup Time: THRL to Clock | tTHC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 175 \\ 90 \\ \hline \end{gathered}$ | $\begin{aligned} & 275 \\ & 150 \\ & \hline \end{aligned}$ | $175$ | 275 <br> - | ns |
| Data to $\overline{\text { THRL }}$ | ${ }^{\text {t }}$ T | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 20 \\ 0 \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \\ & \hline \end{aligned}$ | 20 <br> - | 50 <br> - | ns |
| Minimum Hold Time: Data after THRL | tTD | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 40 \\ 20 \\ \hline \end{array}$ | $\begin{aligned} & 60 \\ & 30 \\ & \hline \end{aligned}$ | $40$ | $60$ | ns |
| Propagation Delay Time: Clock to Data Start Bit | tCD | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{aligned} & 450 \\ & 225 \\ & \hline \end{aligned}$ | 300 - | 450 <br> - | ns |
| Clock to THRE | ${ }^{\text {t }} \mathrm{CT}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | $\begin{gathered} 200 \\ - \\ \hline \end{gathered}$ | 300 | ns |
| $\overline{\text { THRL to THRE }}$ | tTTHR | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | $200$ | 300 <br> - | ns |
| Clock to TSRE | tTTS | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 - | 300 - | ns |

${ }^{\dagger}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
*Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 10 - Mode 0 transmitter timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{tr}, \mathrm{t}^{\mathrm{t}}=20 \mathrm{~ns}, \mathrm{~V}_{1 \mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100$ pF, see Fig. 11.

| CHARACTERISTIC |  | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1854A |  | CDP1854AC |  |  |
|  |  |  | Typ. ${ }^{\dagger}$ | Max.* | Typ. ${ }^{+}$ | Max.* |  |
| Receiver Timing - Mode 0 |  |  |  |  |  |  |  |
| Minimum Clock Period | ${ }^{t} \mathrm{CC}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 250 \\ & 125 \end{aligned}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | 250 - | 310 - | ns |
| Minimum Pulse Width: Clock Low Level | tCL | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | 100 | 125 - | ns |
| Clock High Level | ${ }^{\text {t }} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | 100 | $125$ | ns |
| DATA AVAILABLE RESET | tod | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 50 \\ 25 \\ \hline \end{array}$ | $\begin{aligned} & 75 \\ & 40 \\ & \hline \end{aligned}$ | 50 <br> - |  | ns |
| Minirnum Setup Time: Data Start Bit to Clock | ${ }^{t} \mathrm{DC}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 50 \end{aligned}$ | $\begin{aligned} & \hline 150 \\ & 75 \\ & \hline \end{aligned}$ | 100 | 150 | ns |
| Propagation Delay Time: DATA AVAILABLE RESET to Data Available | tDDA | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 150 \\ & 75 \end{aligned}$ | $\begin{aligned} & 225 \\ & 125 \end{aligned}$ | 150 |  | ns |
| Clock to Data Valid | t CDV | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 225 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 325 \\ & 175 \\ & \hline \end{aligned}$ | 225 | 325 - | ns |
| Clock to Data Available | ${ }^{\text {t }}$ CDA | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 225 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 325 \\ & 175 \\ & \hline \end{aligned}$ | 225 | 325 <br> - | ns |
| Clock to Overrun Error | ${ }^{\text {t }}$ COE | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 210 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 300 \\ & 150 \\ & \hline \end{aligned}$ | 210 | $\begin{gathered} 300 \\ - \end{gathered}$ | ns |
| Clock to Parity Error | ${ }^{\text {t }}$ CPE | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 240 \\ & 120 \\ & \hline \end{aligned}$ | $\begin{aligned} & 375 \\ & 175 \\ & \hline \end{aligned}$ | 240 <br> - | $375$ | ns |
| Clock to Framing Error | tCFE | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 - | $300$ | ns |

${ }^{\dagger}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
*Maximum limits of minimum characteristics are the values above which all devices function.

## CDP1854, CDP1854C



* if a start bit occurs at a time less than tdc before a high-to-low transition of the clock, THE START BIT MAY NOT BE RECOGNIZED UNTIL THE NEXT HIGH-TO-LOW TRANSITION OF THE CLOCK. THE START TIT MAY BE COMPLETELY ASYNCHRONOUS WITH THE CLOCK.
*     * IF A PENDING dA HAS NOT BEEN CLEARED BY A READ OF THE RECEIVER HOLDING REGISTER BY THE TIME A NEW WORD IS LOADED INTO THE RECEIVER HOLDING REGISTER, THE OE SIGNAL WILL COME TRUE.

92CM-31877

Fig. 11 - Mode 0 receiver timing diagram.


Fig. 12 - Serial data word format.


Dimensions and pad layout for CDP1854ACH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

## OPERATING AND HANDLING CONSIDERATIONS

## 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or $V_{S S}$, whichever is appropriate.

## Output Short Circults

Shorting of outputs to VDD or VSS may damage CMOS devices by exceeding the maximum device dissipation.


# 8-Bit Programmable Multiply/Divide Unit 

## Features:

- Cascadable up to 4 units for 32-bit by 32-bit multiply or $64 \div 32$ bit divide
- 8-bit by 8 -bit multiply or $16 \div 8$ bit divide in $5.6 \mu$ s at 5 V or $2.8 \mu \mathrm{~s}$ at 10 V
- Direct interface to CDP1800 Series microprocessors
- Easy interface to other 8-bit microprocessors
- Significantly increases throughput of microprocessor used for arithmetic calculations

The RCA-CDP1855 and CDP1855C are CMOS 8-bit multiply/divide units which can be used to greatly increase the capabilities of 8 -bit microprocessors. They perform multiply and divide operations on unsigned, binary operators. In general, microprocessors do not contain multiple or divide instructions and even efficiently coded multiply or divide subroutines require considerable memory and execution time. These multiply/divide units directly interface to the CDP1800 series microprocessors via the N -lines and can easily be configured to fit in either the memory or I/O space of other 8-bit microprocessors.
The multiple/divide unit is based on a method of multiplying
by add and shift right operations and dividing by subtract and shift left operations. The device is structured to permit cascading identical units to handle operands up to 32 bits.
The CDP1855 and CDP1855C are functionally identical. They differ in that the CDP1855 has a recommended operating voltage range of $4-10.5$ volts, and the CDP1855C, a recommended operating voltage range of 4 -6.5 volts.
The CDP1855 and CDP1855C types are supplied in a 28 lead hermetic dual-in-line ceramic package ( $D$ suffix) and in a 28 -lead dual-in-line plastic package ( E suffix). The CDP1855C is also available in chip form (H suffix).


92CM-34331

Fig. 1 - Circuit configuration for MDU addressed as an I/O device.

## MAXIMUM RATINGS，Absolute－Maximum Values：

```
DC SUPPLY-VOLTAGE RANGE, (VDD)
    (Voltage referenced to VSS Terminal)
        CDP1855
                            -0.5 to +11 V
```



```
INPUT VOLTAGE RANGE, ALL INPUTS ......................................................................... - . to 的的D +0.5 V
DC INPUT CURRENT, ANY ONE INPUT
    PD):
    For TA = -40 to +600
                Derate Lineary at 12 mW/`}\textrm{C}\mathrm{ to 200 mW
    For TA = +60 to +850}\textrm{C}\mathrm{ (PACKAGE TYPE E)
    For TA = -55 to 100 C (PACKAGE TYPE D)
                Derate Lineary at 12 mW/.......... to }200\textrm{mW
    For TA = +100 to +125*` (PACKAGE TYPE D)
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .... . 100 mW
OPERATING-TEMPERATURE RANGE (TA):
    PACKAGE TYPE D
                            -55 to +125}\mp@subsup{}{}{\circ}\textrm{C
    PACKAGE TYPE E
    -40 to +85⿱⿰㇒一㐄夊
```



```
LEAD TEMPERATURE (DURING SOLDERING)
    At distance 1/16 土 1/32 inch (1.59 土 0.79 mm})\mathrm{ from case for 10 s max.
    +265 ' C
```

STATIC ELECTRICAL CHARACTERISTICS at TA $=\mathbf{- 4 0}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 10 \%$ ，Except as noted

－Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal VDD．
\＃Operating current is measured at 3.2 MHz with open outputs．
$\ddagger \mathrm{IOL}=\mathrm{IOH}=1 \mu \mathrm{~A}$ ．

## CDP1855, CDP1855C

OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range. For maximum rellablity, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | CONDITIONS | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VDD <br> (V) | CDP1855 |  | CDP1855C |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | - | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | - | V SS | VDD | V ${ }_{\text {SS }}$ | VDD |  |
| Maximum Input Clock <br> Frequency <br> Mint | 5 | 3.2 | - | 3.2 | - | MHz |
|  | 10 | 6.4 | - | - | - |  |
| Minimum $8 \times 8$ Multiply (16 $\div 8$ Divide) Time | 5 | - | 5.6 | - | 5.6 | $\mu \mathrm{s}$ |
|  | 10 | - | 2.8 | - | - |  |



Fig. 2 - Block diagram of CDP1855 and CDP1855C.

## FUNCTIONAL DESCRIPTION

The CDP1855 is a multiply-divide unit (MDU) designed to be compatible with CDP1800 series microprocessor systems. It can, in fact, be interfaced to most 8-bit microprocessors (see Fig. 5). The CDP1855 performs binary multiply or divide operations as directed by the microprocessor. It can do a 16 N -bit by 8 N -bit divide yielding an 8 N -bit result plus and 8 N -bit remainder. The multiply is an 8 N -bit by 8 N -bit operation with a 16 N -bit result. The " N " represent the number of cascaded CDP1855's and can be 1, 2, 3 or 4. All operations require $8 \mathrm{~N}+1$ shift pulse's (See "DELAY NEEDED WITH AND WITHOUT PRESCALER" Pg. 7).

The CDP1855 contains three registers, $X, Y$, and $Z$, which are loaded with the operands prior to an operation and contain the results at the completion. In addition, the control register must be loaded to initiate a multiply or divide. There is also a status register which contains an overflow flag as shown in the "CONTROL REGISTER BIT ASSIGNMENT TABLE". The register address lines (RAORA1) are used to select the appropriate register for loading or reading. The RD/ $\overline{W E}$ and STB lines are used in conjunction with the RA lines to determine the exact MDU response (See "CONTROL TRUTH TABLE").

When multiple MDU's are cascaded, the loading of each register is done sequentially. For example, the first selection of register $X$ for loading loads the most significant CDP1855, the second loads the next significant, and so on. Registers are also read out sequentially. This is accomplished by internal counters on each MDU which are decremented by STB during each register selection. When the counter matches the chip number (CN1, CNO lines), the device is selected. These counters must be cleared with a clear on pin 2 or with bit 6 in the control word (See "CONTROL REGISTER BIT ASSIGNMENT TABLE") in order to start each sequence of accesses with the most significant device.

The CDP1855 has a built in clock prescaler which can be selected via bit 7 in the control register. The prescaler may be necessary in cascaded systems operating at high frequencies or in systems where a suitable clock frequency is not readily available. Without the prescaler select, the shift frequency is equal to the clock input frequency. With the prescaler selected, the rate depends on the number of MDU's as defined by bits 4 and 5 of the control word (See "CONTROL REGISTER BIT ASSIGNMENT TABLE").

1. For one MDU, the clock frequency is divided by 2.
2. For two MDU's the clock frequency is divided by 4.
3. For 3 or 4 MDU's, the clock frequency is divided by 8.

## OPERATION

## 1. Initialization and Controls

The CDP1855 must be cleared by a low on pin 2 during power-on which prevents bus contention problems at the $Y_{L}, Y_{R}$ and $Z_{L}, Z_{R}$ terminals and also resets the sequence counters and the shift pulse generator.
Prior to loading any other registers the control register must be loaded to specify the number of MDU's being used (See "CONTROL REGISTER BIT ASSIGNMENT TABLE").
Once the number of devices has been specified and the sequence counters cleared with a clear pulse or bit 6 of the control word, the $X, Y$, and $Z$ registers can be loaded as defined in the "CONTROL TRUTH TABLE". All bytes of the $X$ register can be loaded, then all bytes of the $Y$, and then all bytes of the Z, or they can be loaded randomly. Succcessive loads to a given register will always proceed sequentially from the most significant byte to the least significant byte, as previously described. Resetting the sequence counters select the most significant MDU. In a four MDU system, loading all MDU's results in the sequence counter pointing to the first MDU again. In all other configurations (1, 2, or 3 MDU's), the sequence counter must be reset prior to each series of register reads or writes.

## 2. Divide Operation

For the divide operation, the divisor is loaded in the $X$ register. The dividend is loaded in the Y and Z registers with the more significant half in the $Y$ register and the less significant half in the $Z$ register. These registers may be
loaded in any order, and after loading is completed, a control word is loaded to specify a divide operation and the number of MDU's and also to reset the sequence counters and $Y$ or $Z$ register and select the clock option if desired. Clearing the sequence counters with bit 6 will set the MDU's up for reading the results.

The $X$ register will be unaltered by the operation. The quotient will be in the $Z$ register while the remainder will be in the $Y$ register. An overflow will be indicated by the C.O./O.F. of the most significant MDU and can also be determined by reading the status byte.

The overflow indicator will be set at the start of a divide operation if the resultant will exceed the size of the $Z$ register ( 8 N bits).

The $Z$ register can simply be reset using bit 2 of the control word and another divide can be done in order to further divide the remainder.

## 3. Multiply Operation

For a multiply operation the two numbers to be multiplied are loaded in the $X$ and $Z$ registers. The result is in the $Y$ and $Z$ register with $Y$ being the more significant half and $Z$ the less significant half. The $X$ register will be unchanged after the operation is completed.
The original contents of the $Y$ register are added to the product of $X$ and $Z$. Bit 3 of the control word will reset register $Y$ to 0 if desired.

## FUNCTIONAL DESCRIPTION OF CDP1855 TERMINALS

## CE - CHIP ENABLE (Input):

A high on this pin enables the CDP1855 MDU to respond to the select lines. All cascaded MDU's must be enabled together. CE also controls the tristate C.O./O.F., output of the most significant MDU.

## CLEAR (Input):

The CDP1855 MDU(s) must be cleared upon power-on with a low-on this pin. The clear signal resets the sequence counters, the shift pulse generator, and bits 0 and 1 of the control register.

## CTL - CONTROL (Input):

This is an input pin. All CTL pins must be wired together and to the $Y_{L}$ of the most significant CDP1855 MDU and to the $Z_{R}$ of the least significant CDP1855 MDU. This signal is used to indicate whether the registers are to be operated on or only shifted.

## C.O./O.F. - CARRY OUT/OVER FLOW (Output):

This is a tristate output pin. It is the CDP1855 Carry Out signal and is connected to Cl (CARRY-IN) of the next more significant CDP1855 MDU, except for on the most significant MDU. On that MDU it is an overflow indicator and is enabled when chip enables is true. A low on this pin indicates that an overflow has occured. The overflow signal is latched each time the control register is loaded, but is only meaningful after a divide command.

## $\mathbf{Y}_{\mathbf{L}}, \mathbf{Y}_{\mathbf{R}}$ - Y-LEFT, Y-RIGHT:

These are tristate bi-directional pins for data transfer between the $Y$ registers of cascaded CDP 1855 MDU's. The $Y_{R}$ pin is an output and $Y_{L}$ is an input during a multiply and the reverse is true at all other times. The $Y_{L}$ pin must be connected to the $Y_{R}$ pin of the next more significant MDU. An exception is that the $Y_{L}$ pin of the most significant CDP1855 MDU must be connected to the $Z_{R}$ pin of the least significant MDU and to the CTL pins of all MDU's. Also the $Y_{R}$ pin of the least significant MDU is tiexd to the $Z_{L}$ pin of the most significant MDU.

## $\mathbf{Z}_{\mathbf{L}}, \mathbf{Z}_{\mathbf{R}}$ - Z-LEFT, Z-RIGHT:

These are tristate bi-directional pins for data transfers between the " $Z$ " registers of cascaded MDU's. The $Z_{R}$ pin is an output and $\mathrm{Z}_{\mathrm{L}}$ is an input during a multiply and the reverse is true at all other times. The $Z_{L}$ pin must be tied to the $Y_{R}$ pin of the next more significant MDU. An exception is that the $Z_{\mathrm{L}}$ pin of the most significant MDU must be connected to the $Y_{R}$ pin of the least significant MDU. Also, the $Z_{R}$ pin of the least significant MDU is tied to the $Y_{L}$ of the most significant MDU.

## SHIFT — SHIFT CLOCK:

This is a tristate bi-directional pin. It is an output on the most significant MDU. And an input on all other MDU's. It provides the MDU system timing pulses. All SHIFT pins must be connected together for cascaded operation. A maximum of the $8 \mathrm{~N}+1$ shifts are required for an operation where " $N$ " equals the number of MDU devices that are cascaded.

## CLK - CLOCK (Input):

This pin should be grounded on all but the most significant MDU. There is an optional reduction of clock frequency available on this pin if so desired, controlled by bit 7 of the control byte.

## STB - STROBE (Input):

When RD/WE is low data is latched from bus lines on the falling edge of this signal. It may be asynchronous to the clock. Strobe also increments the selected register's sequence counter during reads and writes. TPB would be used in CDP1800 systems.

## RD/WE - READ/WRITE ENABLE (Input):

This signal defines whether the selected register is to be read from or written to. In 1800 systems use MRD if MDU's are addressed as I/O devices, MWR is used if MDU's are addressed as memory devices.

## RA2, RA1, RAO - REGISTER ADDRESS (Input):

These input signals define which register is to be read from or written to. It can be seen in the "CONTROL TRUTH TABLE" that RA2 can be used as a chip enable. It is identifical to the CE pin, except only CE controls the tristate C.O./O.F. on the most significant MDU. In 1800 systems use N lines if MDU's are used as I/O devices, use address lines or function of address lines if MDU's are used as memory devices.

## BUS 0 - BUS 7 - BUS LINES:

Tristate bi-directional bus for direct interface with CDP1800 series and other 8 -bit microprocessors.

## $\mathbf{Z}_{\mathbf{R}}$ - Z-RIGHT:

See Pin 6.
$\mathbf{Y}_{\mathbf{R}}-\mathbf{Y}$-RIGHT:
See Pin 5.

## $\overline{C I}-\overline{\text { CARRY }} \mathbf{I N}$ (Input):

This is an input for the carry from the next less significant MDU. On the least significant MDU it must be high (VDD) on all others it must be connected to the CO pin of the next less significant MDU.

## CN1, CNO - CHIP NUMBER (Input):

These two input pins are wired high or low to indicate the MDU position in the cascaded chain. Both are high for the most significant MDU regardless of how many CDP1855 MDU's are used. Then CN1 = high and CNO = low for the next MDU and so forth.
VSS - GROUND:
Power supply line.
VDD - V+:
Power supply line.

CONTROL TRUTH TABLE

| INPUTS* |  |  |  |  |  | RESPONSE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CE | RA2 (N2) | RA1 <br> (N1) | RAO <br> (NO) | RD/WE <br> (MRD) | STB (TPB) |  |
| 0 | X | X | X | X | X | NO ACTION (BUS FLOATS) |
| X | 0 | X | X | X | x | NO ACTION (BUS FLOATS) |
| 1 | 1 | 0 | 0 | 1 | X | $x$ TO BUS $\}$ INCREMENT SEQUENCE |
| 1 | 1 | 0 | 1 | 1 | $x$ | $z$ TO BUS $\}$ COUNTER WHEN |
| 1 | 1 | 1 | 0 | 1 | $x$ | $Y$ TO BUS STB AND RD $=1$ |
| 1 | 1 | 1 | 1 | 1 | X | STATUS TO BUS |
| 1 | 1 | 0 | 0 | 0 | 1 | LOAD X FROM BUS INCREMENT |
| 1 | 1 | 0 | 1 | 0 | 1 | LOAD $Z$ FROM BUS $\}$ SEQUENCE |
| 1 | 1 | 1 | 0 | 0 | 1 | LOAD Y FROM BUS COUNTER |
| 1 | 1 | 1 | 1 | 0 | 1 | LOAD CONTROL REGISTER |
| 1 | 1 | X | X | 0 | 0 | NO ACTION (BUS FLOATS) |

* ( ) = 1800 system signals. 1 = High Level, $0=$ Low Level, $X=$ High or Low Level.

CONTROL REGISTER BIT ASSIGNMENT TABLE
$B 7=1$, SELECT SHIFT RATE OPTIONS:

B7 = 0, SHIFT = CLOCK FREQUENCY RATE

| \# OF MDU's | SHIFT RATE |
| :---: | :---: |
| 1 | CLOCK $\div 2$ |
| 2 | CLOCK $\div 4$ |
| 3 | CLOCK $\div 8$ |
| 4 | CLOCK $\div 8$ |

STATUS REGISTER

|  | Status Byte |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit |  | 6 | 54 | 3 | 2 | 1 |  | 0 |
| Output |  | 0 | 0 | 0 | 0 | 0 |  | O.F |
|  | O.F. $=1$ if overflow (only valid after a divide has been done) |  |  |  |  |  |  |  |

NOTE: Bits $1-7$ are read as 0 always

## delay needed with and without prescaler

8N+1 Shifts/Operation at 1 Clock Cycle/Shift
$\mathbf{N}=$ Number of MDU's $\quad \mathbf{S}=$ Shift Rate

| Number of MDU' | No Prescaler |  | With Prescaler |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { Shifts }=8 N+1 \\ & \text { Needed } \end{aligned}$ | Machine Cycles Needed* | $\text { Shifts }=S(8 N+1)$ Needed | Machine Cycles Needed* | Shift Rate |
| 1 | 9 | 2 (1 NOP) | 18 | 3 (1 NOP) | 2 |
| 2 | 17 | 2 (1 NOP) | 68 | 9 (3 NOPs) | 4 |
| 3 | 25 | 3 (1 NOP) | 200 | 25 (9 NOPS) | 8 |
| 4 | 33 | 4 (2 NOPs) | 264 | 33 (11 NOPs) | 8 |

*NOP instruction is shown for machine cycles needed (3/NOP). Other instructions may be used.

## CDP1855 INTERFACING SCHEMES



Fig. 3 - Required connection for memory mapped addressing of the MDU.


Fig. 4 - Interfacing the CDP1855 to an 8085 microprocessor as an I/O device.

## PROGRAMMING EXAMPLE

For a 24-bit x 24-bit multiply using the system shown in Figure 5, the following is an assembly listing of a program to multiply 201F7C ${ }_{16}$ by 723C0916:

| MEMORY LOCATION | $\begin{aligned} & \text { OP } \\ & \text { CODE } \end{aligned}$ | LINE NO. | ASSEMBLY LANGUAGE |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | F830: | 0001 | LDI OSOH |  |  |
| 0002 | A2; | 0002 | FLD R2 |  | . LOAD 30 INTO R2.0 |
| 0003 | F80\%: | 0005 | LDI OOH |  |  |
| 0005 | E2; | 0004 | FHI R2 |  | . . LDAD OO INTO F2. 1 ( $\mathrm{F} 2=0030$ ) |
| 0006 | 6758: | 0005 | OUT 7; DC | O5BH | . . LOAD CONTROL REGISTERS |
| 0008 | ! | 0006 |  |  | . SFECIFYING THREE MDU'S, |
| 0008 | ; | 0007 |  |  | .. FESET THE Y REGISTER AND |
| 0008 | \% | 0008 |  |  | . . SEQUENCE COUNTEF |
| 0008 | 6420; | 0009 | OUT 4; DC | $\mathrm{O2OH}$ | . . LOAD MSB OF X FEGISTER |
| OOOA | ; | 0010 |  |  | . WITH 20 |
| OOOA | 641F: | 0011 | OUT 4; DC | O1FH | . . LOAD NEXT MSE OF X Reg |
| OOOC | ! | 0012 |  |  | ..WITH 1F |
| OOOC | 647C: | 0013 | OUT 4: DC | 97CH | . . LOAD LSB OF $\times$ REGISTEF |
| OOOE | ! | 0014 |  |  | . WITH 7C |
| OOOE | 6572: | 0015 | OUT 5: DC | 072H | .. LDAD MSB OF 2 FEGISTEF |
| 0010 | ; | 0016 |  |  | ..WITH 72 |
| 0010 | 653C; | 0017 | OUT 5; DC | 03 CH | .. LOAD NEXT MSE OF 2 fEG |
| 0012 | ; | 0018 |  |  | ..WITH 3C |
| 0012 | 6509; | 0019 | OUT 5; DC | OSH | . LOAD LSB OF 2 REGISTEF |
| 0014 | ; | 0020 |  |  | . WITH OG |
| 0014 | 6759: | 0021 | OUT 7; DC. | O59H | . . LOAD CONTFOL FEGISTERS |
| 0016 | ; | 0022 |  |  | . REESETTING Y FEEGISTEFS |
| 0016 | : | 0023 |  |  | . ${ }^{\text {AND S SEQUENCE COUNTERS }}$ |
| 0016 | ; | 0024 |  |  | . . AND STARTING MULTIFLY |
| 0016 | \% | 0025 |  |  | . . OfERATION |
| 0016 | E2; | 0026 | SEX R2 |  |  |
| 0017 | 6EbO: | 0027 | 1NF 6: IFX |  | .. MSE OF RESULTS IS STOFED |
| 0019 | 3 | 0028 |  |  | . At location ooso |
| 0019 | 6E6O: | 0029 | INF b: IFX |  |  |
| 001 B | GE6O: | 0030 | INF 6: IFX |  |  |
| 001 D | 6060: | 0031 | INF S; IFX |  |  |
| 001 F | 6D60; | 0032 | INF: 5: IFX |  |  |
| 0021 | 6D: | 0035 | INF 5 |  | . . COMPLETE LOADING FESULT |
| 0022 | ; | 0034 |  |  | . INTO MEMORY LOCATIONS |
| 0022 | : | 0035 |  |  | . .0030 T0 00S5 |
| 0022 | ; | 0036 |  |  | . . FESULTS OES58DBA2BSC |
| 0022 | 3022: | 0037 STDF | EF STOF |  |  |
| 0024 | : | 0038 | END |  |  |
| 0000 |  |  |  |  |  |

The result of 201F7C $16 \times 723 C 09_{16}$ is 0 E558DBA2B5C $=$ 1576061279727610. It will be stored in memory as follows:

## BEFORE MULTIPLY

| LOC | BYTE |
| :---: | :---: |
| 0030 | $0 E$ |
| 31 | 55 |
| 32 | $8 D$ |
| 33 | $B A$ |
| 34 | $2 B$ |
| 35 | $5 C$ |


|  | MDU1 | MDU2 |  |
| :--- | :---: | :---: | :---: |
| Register $X$ | MDU3 |  |  |
| Register $Y$ | 20 | $1 F$ | $7 C$ |
| Register $Z$ | 00 | 00 | 00 |
|  | 72 | $3 C$ | 09 |

## AFTER MULTIPLY

| Register X |  |  |  |
| :---: | :---: | :---: | :---: |
|  | 20 | 1F | 7 C |
| Register $Y$ | OE | 55 | 8D |
| Register $\mathbf{Z}$ | BA | 2B | 5 C |



Fig. 5 - Cascading three MDU's (CDP1855) in an 1800 system with MDU's being accessed as I/O ports in programming example.


Fig. 6 - Cascading four MDU's (CDP1855).

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \% \mathrm{t}_{\mathrm{r}}, \mathrm{tf}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100$ pF (See Flg. 7)

| CHARACTERISTIC• | VDD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1855 |  |  | CDP1855C |  |  |  |
|  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |

## Operation Timing



- Maximum limits of minimum characteristics are the values above which all devices function.
*Typical values are for $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
+Clock frequency and pulse width are given for systems using the internal clock option of the CDP1855. Clock frequency equals shift frequency for systems not using the internal clock option.
$\Delta$ Shift period for cascading of devices is increased by an amount equal to the $\overline{\text { C.I. }}$ to $\overline{\text { C.O. Prop. Delay for each device added. }}$


Fig. 7 - Operation timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \% \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}$, $C_{L}=100 \mathrm{pF}$ (See Fig. 8)

| CHARACTERISTIC• | VDD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1855 |  |  | CDP1855C |  |  |  |
|  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |

## Write Cycle

| Minimum Clear Pulse Width | t $\overline{C L R}$ | 5 | - | 50 | 75 | - | 50 | 75 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Write Pulse Width | twW | 5 | - | 150 | 225 | - | 150 | 225 |  |
|  |  | 10 | - | 75 | 115 | - | - | - |  |
| Minimum Data-In Setup | tDSU | 5 | - | -75 | 0 | - | -75 | 0 |  |
|  |  | 10 | - | -40 | 0 | - | - | - |  |
| Minimum Data-In-Hold | tDH | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Address to Write Setup | ${ }^{\text {t ASU }}$ | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Address after Write Hold | ${ }^{\text {t }}$ A H | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |

- Maximum limits of minimum characteristics are the values above which all devices function.
*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.


Fig. 8 - Write timing diagram.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \% \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{~V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}$, $C_{L}=100 \mathrm{pF}$ (See Fig. 9)

| CHARACTERISTIC• | VDD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1855 |  |  | CDP1855C |  |  |  |
|  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max: |  |

Read Cycle

| CE to Data Out Active | t ${ }^{\text {c }}$ | 5 | - | 200 | 300 | - | 200 | 300 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| CE to Data Access | tcA | 5 | - | 300 | 450 | - | 300 | 450 |  |
|  |  | 10 | - | 150 | 225 | - | - | - |  |
| Address to Data Access | ${ }^{\text {t }}$ A | 5 | - | 300 | 450 | - | 300 | 450 |  |
|  |  | 10 | - | 150 | 225 | - | - | - |  |
| Data Out Hold after CE | ${ }^{\text {t }}$ DOH | 5 | 50 | 150 | 225 | 50 | 150 | 225 |  |
|  |  | 10 | 25 | 75 | 115 | - | - | - |  |
| Data Out Hold after Read | ${ }^{\text {t }}$ DOH | 5 | 50 | 150 | 225 | 50 | 150 | 225 |  |
|  |  | 10 | 25 | 75 | 115 | - | - | - |  |
| Read to Data Out Active | trDO | 5 | - | 200 | 300 | - | 200 | 300 |  |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| Read to Data Access | trA | 5 | - | 200 | 300 | - | 200 | 300 |  |
|  |  | 10 | - | 100 | 150 | - | - | - |  |
| Strobe to Data Access | tSA | 5 | 50 | 200 | 300 | 50 | 200 | 300 |  |
|  |  | 10 | 25 | 100 | 150 | - | - | - |  |
| Minimum Strobe Width | tsw | 5 | - | 150 | 225 | - | 150 | 225 |  |
|  |  | 10 | - | 75 | 115 | - | - | - |  |

- Maximum limits of minimum characteristics are the values above which all devices function.
*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.


Fig. 9 - Read timing diagram.

## CDP1855, CDP1855C



Dimensions and pad layout for CDP1855CH

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mil (10-3 inch).

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits".
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions. 4-Bit Bus Buffers/Separators


## Features:

- Provides easy connection of memory and I/O devices to CDP1800-series microprocessor data bus.
- Non-inverting fully buffered data transfer

The RCA-CDP1856, CDP1856C, CDP1857, and CDP1857C are 4-bit CMOS non-inverting bus separators designed for use in CDP1800-series microprocessor systems. They can be controlled directly by a 1800 -series microprocessor without the use of additional components.
The CDP 1856 is designed for use as a bus buffer or separator between the 1800 -series microprocessor data bus and memories. The CDP1857 is designed for use as a bus buffer or separator between the 1800 -series microprocessor data bus and I/O devices. Both types provide a chip-select (CS) input signal which, when high (1), enables the busseparator three-state output drivers. The direction of data flow, when enabled, is controlled by the MRD input signal. In the CDP1856, when the $\overline{\text { MRD }}$ signal $=0$ (low), it enables the three-state bus drivers (DB0-DB3) and outputs data from the DATA-IN terminals to the data bus. When MRD $=1$ (high), it disables the three-state bus drivers and enables the three-state data output drivers (DOO-DO3), thus transferring data from the data bus to the DATA-OUT terminals.
In the CDP1857, when $\overline{M R D}=1$, it enables the three state bus drivers (DBO-DB3) and transfers data from the DATAIN lines onto the data bus. When $\overline{M R D}=0$, it disables the
three-state bus drivers (DBO-DB3) and enables the threestate data output drivers (DOO-DO3), thus tranferring data from the data bus to the DATA-OUT terminals.

The CDP1856 or CDP1857 can be used as a bi-directional bus buffer by connecting the corresponding DI and DO terminals (Fig. 2). The MRD output signal from the 1800 series microproc zssor has the correct polarity to control the CDP1856 when this device is used as a memory data bus buffer/ separator, or the CDP 1857 when it is used as I/O bus buffer/separator. Therefore, the 1800 series microprocessor $\overline{M R D}$ signal can be connected directly to the MRD input of either device. See Function Tables I and II for use of the CDP1856 as a memory data bus buffer/separator and CDP1857 as an I/O bus buffer/separator.
The CDP1856 and CDP1857 are functionally identical to the CDP1856C and CDP1857C, respectively. The CDP1856 and CDP1857 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1856C and CDP1857C have a recommended operating-voltage range of 4 to 6.5 volts. The CDP1856, CDP1856C, CDP1857 and CDP1857C are supplied in 16-lead hermetic, dual-in-line ceramic packages ( $D$ suffix), and in 16 -lead plastic packages ( $E$ suffix).

CDP1857 FUNCTION TABLE I
For I/O Bus Separator Operation

| CS | MRD | DATA BUS OUT <br> DBO-DB3 | DATA OUT <br> DOO- DO3 |
| :---: | :---: | :---: | :---: |
| 0 | X | HIGH <br> IMPEDANCE | HIGH <br> IMPEDANCE |
| 1 | 0 | HIGH <br> IMPEDANCE | DATA BUS |
| 1 | 1 | DATA IN | HIGH <br> IMPEDANCE |

CDP1856 FUNCTION TABLE II
For Memory Data Bus Separator Operation

| CS | MRD | DATA BUS OUT <br> DBO - DB3 | DATA OUT <br> DOO- DO3 |
| :---: | :---: | :---: | :---: |
| 0 | X | HIGH <br> IMPEDANCE | HIGH <br> IMPEDANCE |
| 1 | 0 | DATA IN | HIGH <br> IMPEDANCE |
| 1 | 1 | HIGH <br> IMPEDANCE | DATA BUS |

## CDP1856, CDP1856C, CDP1857, CDP1857C



Fig. 1 - Functional diagrams for CDP1856 and CDP1857.
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (Vod)(All voltage values referenced to $\mathrm{V}_{\text {ss }}$ terminal)
CDP1856, CDP1857 ..... -0.5 to +11 V
CDP1856C, CDP1857C -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS. -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT ..... $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE ( $\mathrm{PD}_{\mathrm{D}}$ ):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ..... 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D)500 mW
For $T_{A}+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE (All Package Types) ..... 100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D ..... -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E -40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $T_{\text {stg }}$ ) ..... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) trom case for 10 s max.$+265^{\circ} \mathrm{C}$

OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1856 CDP1857 |  | CDP1856C CDP1857C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| Supply-Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | Vss | $V_{D D}$ | $\mathrm{V}_{\text {ss }}$ | $V_{D D}$ | V |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathbf{V}_{o} \\ & \text { (V) } \end{aligned}$ | $V_{\text {in }}$ <br> (V) | $V_{\text {Do }}$ <br> (V) | CDP1856CDP1857 |  |  | CDP1856C CDP1857C |  |  |  |
|  |  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, |  | - | 0,5 | 5 | - | 1 | 10 | - | 5 | 50 | $\mu \mathrm{A}$ |
|  | lod | - | 0,10 | 10 | - | 10 | 100 | - | - | - |  |
| Output Low Drive (Sink) Current, |  | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | loL | 0.5 | 0,10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output High Drive (Source Current), |  | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | IOH | 9.5 | 0,10 | 10 | -2.6 | -5.2 | - | - | - | - |  |
| Output Voltage Low-Level• |  | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | VoL | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage High-Level• |  | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | $\mathrm{V}_{\text {OH }}$ | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, | VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  |  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, | $V_{1 H}$ | 0.5,9.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  |  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, | In | Any Input | 0,5 | 5 | - | - | $\pm 1$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  |  | 0,10 | 10 | - | - | $\pm 1$ | - | - | - |  |
| Operating Current, | lodin | 0,5 | 0,5 | 5 | - | 50 | 100 | - | 50 | 100 | $\mu \mathrm{A}$ |
|  |  | 0,10 | 0,10 | 10 | - | 150 | 300 | - | - | - |  |
| Input Capacitance, | $\mathrm{CIN}_{1}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, | Cout | - | - | - | - | 10 | 15 | - | 10 | 15 | pF |

*Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage.

- Operating current measured in a CDP1802 system at 3.2 MHz with outputs floating.
- $\mathrm{l}_{\mathrm{OL}}=\mathrm{l}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.

CDP1856, CDP1856C, CDP1857, CDP1857C
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{D D}= \pm 5 \%$,
$\mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{t}}=20 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC |  | $V_{D D}$ <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1856 CDP1857 |  | CDP1856C CDP1857C |  |  |
|  |  |  | Typ. ${ }^{\circ}$ | Max. | Typ.• | Max. |  |
| Propagation Delay Time: | $t_{\text {E }}$ | 5 | 150 | 225 | 150 | 225 | ns |
| $\overline{\mathrm{MRD}}$ or CS to DO, |  | 10 | 75 | 125 | - | - |  |
|  | $\mathrm{t}_{\text {Eb }}$ | 5 | 150 | 225 | 150 | 225 | ns |
| $\overline{M R D}$ or CS to DB, |  | 10 | 75 | 125 | - | - |  |
| DI to DB, | $\mathrm{t}_{18}$ | 5 | 100 | 150 | 100 | 150 | ns |
|  |  | 10 | 50 | 75 | - | - |  |
| DB to DO | $t_{\text {bo }}$ | 5 | 100 | 150 | 100 | 150 | ns |
|  |  | 10 | 50 | 75 | - | - |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.

* pularities are reversed for copi857

92CM-28093R2

Fig. 2 - Timing diagrams for CDP1856 or CDP1857 (see footnote).


Fig. 3 - CDP1856, CDP1857 bidirectional bus buffer operation.


Fig. 4 - CDP1856 and CDP1857 bus separator operation.

## CDP1858, CDP1858C, CDP1859, CDP1859C



# 4-Bit Latch and Decoder Memory Interfaces 

Features:
Provides easy connection of memory devices to CDP1802 microprocessor

- Non-inverting fully buffered data transfer

RCA-CDP1858, CDP1858C, CDP1859, and CDP1859C are CMOS 4-bit latch decode circuits designed for use in CDP1800 series microprocessor systems. These devices have been specifically designed for use as memory-system decoders and interface directly with the 1800 -series microprocessor multiplexed address bus at maximum clock frequency.
The CDP1858 and CDP1859 are functionally identical to the CDP1858C and CDP1859C, respectively. The CDP1858 and CDP1859 have a recommended operating-voltage range of 4 to 10.5 volts, and the CDP1858C and CDP1859C have a recommended operating-voltage range of 4 to 6.5 volts.
The CDP1858 interfaces the 1800 -series microprocessor address bus and up to 32 CDP1822 $256 \times 4$ RAM's to provide a 4 K byte RAM system. No additional components are required. The CDP1858 generates the chip selects required by the CDP1822 RAM. The chip select outputs are a function of the address bits connected to inputs MAO through MA3.
The MAO-MA3 address bits are latched at the trailing edge of TPA (generated by the CDP1802). When EN$\overline{\mathrm{ABLE}}=1\left(\mathrm{~V}_{\mathrm{DD}}\right)$, the CS outputs=0 $\left(\mathrm{V}_{\mathrm{ss}}\right)$, and the CE outputs $=1$. When ENABLE=0, the outputs are enabled and correspond to the binary decode of the inputs. The EN$\overline{A B L E}$ input can be used for memory system expansion.
The CDP1858 is also compatible with non-multiplexed address bus microprocessors. By connecting the CLOCK input to $1\left(V_{D O}\right)$, the latches are in the data following mode and the decoded outputs can be used in general-purpose memory-system applications.
The CDP1859 interfaces the 1800-series microprocessor address bus and up to 32 CDP1821 $1024 \times 1$ RAM's to
provide a 4K byte RAM system. The CDP1859 generates the chip selects required by the CDP1821 RAM. The chip select outputs are a function of the address bits connected to inputs MA2 and MA3. The address bits connected to inputs MAO and MA1 are latched by the trailing edge of TPA (generated by the 1800 -series microprocessor) to provide the two additional address lines required by the CDP1821 when used in a CDP1800 series microprocessor-based system. When $\operatorname{ENABLE}=1$, the CE outputs are 1's; when EN$\overline{\mathrm{ABLE}}=0$, and $C E$ outputs are enabled and correspond to the binary decode of the MA2 and MA3 inputs. ENABLE does not affect the latching or state of outputs $\mathrm{A} 8, \overline{\mathrm{~A} 8}, \mathrm{~A} 9$, or A9.
The CDP1858, CDP1858C, CDP1859, and CDP1859C are supplied in 16 -lead, hermetic, dual-in-line side-brazed ceramic packages ( $D$ suffix) and in 16-lead dual-in-line plastic packages (E suffix).


CDP 1859
TERMINAL ASSIGNMENT


Fig. 1 - CDP1858 - Functional diagram.


Fig. 2 - CDP1859 - Functional diagram.

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, ( $V_{D O}$ )

## (Voltage referenced to $\mathrm{V}_{\text {ss }}$ Terminal)

CDP1858, CDP1859 -0.5 to +11 V
CDP1858C, CDP1859C
-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to $V_{D D}+0.5 V$
DC INPUT CURRENT, ANY ONE INPUT $\pm 100 \mu \mathrm{~A}$
POWER DISSIPATION PER PACKAGE ( $\mathrm{P}_{\mathrm{D}}$ ):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) .......................................................................................................... 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
For $T_{A}+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPES D, H -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E -40 to $+85^{\circ} \mathrm{C}$
$\qquad$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

RCA CMOS LSI Products
CDP1858, CDP1858C, CDP1859, CDP1859C
OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range.
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1858 CDP1859 |  | CDP1858C CDP1859C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| Supply-Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | $\mathrm{V}_{\text {ss }}$ | $V_{D D}$ | Vss | $V_{D D}$ | V |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo | $\mathbf{V}_{\mathrm{IN}}$ |  | $\begin{aligned} & \text { CDP1858 } \\ & \text { CDP1859 } \end{aligned}$ |  |  | $\begin{aligned} & \hline \text { CDP1858C } \\ & \text { CDP1859C } \end{aligned}$ |  |  |  |
|  |  | (V) | (V) | (V) | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, |  | - | 0,5 | 5 | - | 0.1 | 10 | - | 5 | 50 | $\mu \mathrm{A}$ |
|  | Ido | - | 0,10 | 10 | - | 1 | 100 | - | - | - |  |
| Output Low Drive (Sink) Current, |  | 0.4 | 0,5 | 5 | 1.6 | 3.2 | - | 1.6 | 3.2 | - | mA |
|  | lob | 0.5 | 0,10 | 10 | 2.6 | 5.2 | - | - | - | - |  |
| Output High Drive (Source Current), |  | 4.6 | 0,5 | 5 | -1.15 | -2.3 | - | -1.15 | -2.3 | - | mA |
|  | Іон | 9.5 | 0,10 | 10 | -2.6 | -5.2 | - | - | - | - |  |
| Output Voltage• Low-Level |  | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |
|  | VoL | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |
| Output Voltage• High-Level |  | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |
|  | Vor | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |
| Input Low Voltage, | $\mathrm{V}_{\text {IL }}$ | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  |  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, | $\mathrm{V}_{\mathbf{I H}}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  |  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, | Iin | Any Input | 0,5 | 5 | - | $10^{-4}$ | $\pm 1$ | - | $10^{-4}$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  |  | 0,10 | 10 | - | $10^{-4}$ | $\pm 2$ | - | - | - |  |
| Operating Current, |  | - | 0,5 | 5 | - | 50 | 100 | - | 50 | 100 | $\mu \mathrm{A}$ |
|  | Iodim | - | 0,10 | 10 | - | 150 | 300 | - | - | - |  |
| Input Capacitance, | $\mathrm{CIN}^{\text {IN }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance, | Cout | - | - | - | - | 10 | 15 | - | - | - | pF |

*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltage.

- $\mathrm{lol}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.
- Measured in a CDP1802 or CDP1804 system at 3.2 MHz with open outputs.


## CDP1858, CDP1858C, CDP1859, CDP1859C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, t_{r}, t_{t}=20 \mathrm{~ns}$,
$\mathrm{V}_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, See Fig. 3 .

| CHARACTERISTIC | $V_{D D}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1858 |  |  | CDP1858C |  |  |  |
|  |  | Min. | Typ. | Max. | Min. | Typ. | Max. |  |
| Minimum Setup Time, Memory Address to Clock, $t_{\text {macl }}$ | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ |  | $\begin{aligned} & 25 \\ & 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 25 \\ & \hline \end{aligned}$ | - |  | 40 | ns |
| Minimum Hold Time, Memory Address After Clock, tclma | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ |  | $\begin{aligned} & \hline 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 25 \\ & 10 \\ & \hline \end{aligned}$ | - | 0 | 25 | ns |
| Minimum Clock Pulse Width, tclcl | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ |  | $\begin{aligned} & 50 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 75 \\ & 40 \\ & \hline \end{aligned}$ | - |  |  | ns |
| Propagation Delay Times: <br> Clock to Outputs, tclo | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | - | $\begin{aligned} & 150 \\ & 75 \\ & \hline \end{aligned}$ |  |  |  |  |  |
| Memory Address to Outputs, $\mathrm{t}_{\text {MAO }}$ |  | - | 150 <br> 75 | $\begin{aligned} & 225 \\ & 125 \\ & \hline \end{aligned}$ | - | 150 | 225 | ns |
| ENABLE to <br> Outputs, $t_{\text {eo }}$ | 5 10 | - | 125 65 | 200 100 | - | 125 | 200 - |  |

Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
Maximum limits of minimum characteristics are the values above which all devices function.


Fig. $3-$ CDP1858 timing diagram.

## CDP1858, CDP1858C, CDP1859, CDP1859C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$,
$V_{\mathrm{IH}}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$, See Fig. 4.


Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 4 - CDP1859 timing diagram.

CDP1858, CDP1858C, CDP1859, CDP1859C
CDP1858 DECODE TRUTH TABLE

| ENABLE | DATA INPUTS |  | CSO | CS1 | CS2 | CS3 | $\overline{\text { CEO }}$ | $\overline{\mathbf{C E 1}}$ | $\overline{C E 2}$ | $\overline{C E 3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MA1 | MAO |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | NOT AFFECTED BY MA1, MAO |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |  |  |  |  |  |  |
|  | MA3 | MA2 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | NOT AFFECTED BY MA3, MA2 |  |  |  | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 |  |  |  |  | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 |  |  |  |  | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 |  |  |  |  | 1 | 1 | 1 | 0 |
| 1 | X | X | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

$X=$ MA3, MA2, MA1, MAO DON'T CARE

CDP1859 DECODE TRUTH TABLE

| ENABLE | DATA INPUTS |  | A8 | A9 | $\overline{\text { A8 }}$ | $\overline{\text { A }}$ | $\overline{\text { CEO }}$ | CE1 | CE2 | CE3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MAO | MA1 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | NOT AFFECTED BY MA1, MAO |  |  |  |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 |  |  |  |  |  |  |  |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 |  |  |  |  |  |  |  |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |  |  |  |  |  |
|  | MA3 | MA2 |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | NOT AFFECTED BY MA3, MA2 |  |  |  | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 |  |  |  |  | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 |  |  |  |  | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 |  |  |  |  | 1 | 1 | 1 | 0 |
| 1 | X | X |  | $\overline{\text { NOT A }}$ | E |  | 1 | 1 | 1 | 1 |

X = MA3, MA2, MA1, MAO DON'T CARE


Fig. 5-4K byte RAM system using the CDP1858 and CDP1822.


Fig. $6-4 K$ byte RAM system using the CDP1859, CDP1856, and CDP1821.


DIMENSIONS AND PAD LAYOUT FOR CDP1858

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

The photographs and dimensions of each CMOS
chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.


## DIMENSIONS AND PAD LAYOUT FOR CD̄P1859

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).

The photographs and dimensions of each CMOS
chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually $7 \mathrm{mi} / \mathrm{s}(0.17 \mathrm{~mm})$ larger in both dimensions.

CDP1861C


TERMINAL ASSIGNMENT

## Preliminary Data Video Display Controller

## Features:

- Supports bit-mapped video display for graphic flexibility
- Generates composite horizontal and vertical sync
- Programmable vertical resolution for matrix display of up to $64 \times 128$ segments
- Real-time interrupt generator
- Clear input
- External display control

The RCA-CDP1861C is a video display controller designed for use in CDP1800-series microprocessor systems.

The CDP1861C utilizes many of the features of the CDP1800-series microprocessor to simplify control and minimize the need for external components. The DMA feature of the CDP1800-series microprocessor may be used for direct data transfers from memory to the CDP1861C. The INTERRUPT input and the I/O command lines may be used to perform the necessary handshaking between the CDP1800-series microprocessor and the CDP1861C. Timing may be simplified by operating the microprocessor at a clock frequency of $1.76064-\mathrm{MHz}$ (the standard color frequency of 3.58 MHz , divided by 2 , may also be used in some applications). The clock and the CDP1800-series microprocessor timing signals (TPA and TPB) may then be used to set the interface timing (as shown in the system diagram). In general, the clock frequency equals the number of fields per second (60), times the number of lines per field (262), times the number of machine cycles per line (14), times the number of bits per byte (8). In DMA operation, each machine cycle is a memory access.
Flexibility in vertical resolution may be obtained by synchronizing the CDP1861C with the CDP1800-series microprocessor and employing direct program control over the DMA process in real time. The actual video display takes place during a "window" of 4.6 milliseconds out of each 16.7-millisecond TV field. Throughout each such display window, a CDP1800-series microprocessor interrupt program may be used to manipulate the DMA pointer, reissuing a given line of the display several times to save memory storage at the expense of reduced vertical resolution.

The CDP1861C generates composite vertical and horizontal sync plus luminance signals which can be combined externally to create an NTSC compatible composite video signal. This composite vertical and horizontal sync output signal (COMP SYNC) is generated from the sync reference (TPA) and TBP inputs. Vertical sync is derived from
horizontal sync by dividing the horizontal sync frequency by 262 . The composite sync signal generates timing for a non-interlace video display of 262 lines per field.
The CDP1861C generates an interrupt request (INT) once per field, 62 lines after the trailing edge of vertical sync and two line before the raster has reached a "display window" (see Fig. 5). This request alerts the CDP1800-series microprocessor (or other control system) to prepare for DMA (direct memory access) activity. The CDP1861C DISP STATUS (EFX) output goes low during the 4 lines before the display window, and again during the last 4 lines of the window. This signal may be used to give early warning of the display window and to release the control system from monitoring the DMA activity.
Beginning in the third machine cycle of each line of the display window, and lasting for 8 cycles, the CDP1861C asserts the DMAO output to request a sequency of eight 8 -bit bytes, which are then used to generate the VIDEO signal. Then, when control signals SCI and SCO are low and high respectively, each assertion of the TPB input causes the CDP1861C to read a byte from the BUS lines, and immediately to shift it out on the VIDEO output, highorder bit first. A DMA pointer defines an area of memory which is accessed by the CDP1861C to provide a bitmapped display.

The display on (DISP ON) and display off (DISP OFF) inputs set and reset an internal control flip-flop in the CDP1861C. When this flip-flop is set, DMAO and TNT are enabled; when reset, they are disabled.
The reset input (RESET) is a Schmitt trigger input that resets the CDP1861C. The CLEAR output is a conditioned output pulse which can be used to reset the external system.

The CDP1861C is supplied in 24-lead hermetic dual-in-line ceramic packages ( $D$ suffix), in 24-lead dual-in-line plastic packages (E suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

```
DC SUPPLY-VOLTAGE RANGE, (VDD)
                                    -0.5 to +7 V
    (Voltage referenced to VSS Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS . ................................................................................ - 0.5 to VDD +0.5 V
```



```
POWER DISSIPATION PER PACKAGE (PD):
```





```
    For TA = +100 to +125``
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) .......................................................... . . 100 mW
OPERATING-TEMPERATURE RANGE (TA):
```





```
LEAD TEMPERATURE (DURING SOLDERING):
    At distance 1/16 \pm1/32 inch (1.59 \pm0.79 mm})\mathrm{ from case for 10 s max
    +265 ' C
```

STATIC ELECTRICAL CHARACTERISTICS, at TA $=-40$ to $+85^{\circ} \mathrm{C}$, Except as Noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITSCDP1861CDCDP1861CE |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | $\mathbf{V I N}_{\mathbf{N}}$ <br> (V) | VDD <br> (V) |  |  |  |  |
|  |  |  |  |  | MIN. | TYP.* | MAX. |  |
| Quiescent Device Current | IDD | - | 0,5 | 5 | - | 50 | 250 | $\mu \mathrm{A}$ |
| Input Leakage Current, | IN | Any Input | 0,5 | 5 | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Low Voltage | VIL | 0.5, 4.5 | - | 5 | - | - | 1.5 | V |
| Input High Voltage | VIH | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Output Voltage Low-Level | VOL | - | 0,5 | 5 | - | 0 | 0.05 |  |
| $\qquad$ | VOH | - | 0, 5 | 5 | 4.95 | 5 | - | V |
| $\begin{aligned} & \text { Output Low Drive (Sink) Current } \\ & \text { INT, DMAO: } \end{aligned}$ | IOL | 0.4 | 0,5 | 5 | 0.2 | 0.5 | - | mA |
| CLEAR, EF: |  | 0.4 | 0,5 | 5 | 0.4 | 0.8 | - | mA |
| VIDEO, COMP SYNC: |  | 0.4 | 0,5 | 5 | 0.8 | 1.6 | - |  |
| Output High Drive (Source) Current CLEAR EF: | IOH | 4.6 | 0,5 | 5 | -0.4 | -0.8 | - | mA |
| VIDEO, COMP SYNC: |  | 4.6 | 0,5 | 5 | -0.5 | -1 | - |  |
| RESET (Schmitt Trig.) |  |  |  |  |  |  |  |  |
| Pos. Trig. Threshold | $V_{P}$ | - | - | 5 | - | 2.5 | - |  |
| Neg. Trig. Threshold | $V_{N}$ | - | - | 5 | - | 1.7 | - | v |
| Hysteresis Voltage | $\mathrm{V}_{\mathrm{H}}$ | - | - | 5 | - | 0.8 | - |  |

* Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

RECOMMENDED OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC |  | CONDITIONS | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VDD <br> (V) | CDP1861C |  |  |
|  |  |  | MIN. | MAX. |  |
| DC Operating Voltage Range |  | - | 4 | 6.5 | V |
| Input Voltage Range |  | - | $\mathrm{V}_{\text {SS }}$ | VDD |  |
| Maximum Input Rise or Fall Time | $\mathrm{tr}_{\mathrm{r}, \mathrm{t}_{\mathrm{f}}}$ | 5 | - | 5 | $\mu \mathrm{s}$ |
| Maximum Clock Input Frequency | ${ }^{\text {f }} \mathrm{CL}$ | 5 | DC | 2.5 | MHz |

## CDP1861C



Fig. 1 - CDP1861C block diagram.

## FUNCTIONAL DESCRIPTION OF CDP1861C TERMINALS

## CLK:

The active low input for an externally generated singlephase clock which determines the clock rate for the 8 -bit data shift register. Data are shifted on the high-to-low transition of the CLK input signal, most significant bit first. A low level ( $\mathrm{V}_{\mathrm{SS}}$ ) is shifted into the least significant bit.
The CLK signal may be derived directly from the CDP1800series microprocessor by connecting the CLK terminal of the CDP1861C to the XTAL terminal of the CDP1800-series microprocessor.

## $\overline{\text { DMAO: }}$

An active low output (VSS) that requests an 8-bit data transfer. The output signal is from the "open drain" of an n-channel transistor and requires an external pull-up resistor to VDD. Depending on the status of the SCO and SC1 input signals at horizontal sync time, DMA requests are initiated on the leading edge of the second TPA input signal following the horizontal sync output. This feature is necessary in order to reference the data requests to the program's ability to respond to them, insuring that data will always be initiated at the same point on the display. The system should respond to a DMAO by setting SCO high (VDD), and SC1 low (VSS), permitting data transfer. Data will be loaded on the subsequent 8 TPB input signals.
DMAO will be terminated on the ninth sync pulse, at which time SCO should be set low (VSS) prior to the next TPB command. Timing is illustrated in Figs. 3 and 5. The DMAO output signal may be connected to the DMA OUT Terminal of the CDP1800-series microprocessor, which responds as discussed above.

## INT:

An active low (VSS) output signal two horizontal cycles prior to the display, as shown in Figs. 3 and 5 . This signal is the output of the "open drain" of an n-channel transistor and requires an external pull-up resistor to $\mathrm{V}_{D D}$. The INT output signal is normally connected to the TNTERRUPT input terminal of the CDP1800-series microprocessor. In a CDP1800-series microprocessor based system, 29 machine cycles occur from initiation of an $\mathbb{N T}$ until the DMAO.

## TPA:

An active high timing pulse occuring once for every 8 clock pulses. The TPA signal is used as the clock for the horizontal line counter. It is normally tied to the TPA teminal of the CDP1800-series microprocessor. The TPA signal precedes the TPB signal.

## TPB:

An active high timing pulse occurring once for every 8 clock pulses. The TPB signal is used as a strobe for gating the output of the counter and for loading data into the data register. It is normally connected to the TPB terminal of the CDP1800-series microprocessor.

## COMP SYNC:

An active low output signal resulting from the exclusive "OR" of the output of the horizontal and vertical counters. COMP SYNC can be combined with the VIDEO output to form a composite video signal.
The $\overline{C O M P} \overline{\text { SYNC output frequency and pulse duration are }}$ determined by the TPA and TPB input signals. A horizontal sync pulse is initiated by the trailing edge of the TPB input signal following the 13th or 14th TPA input, as determined by the status of the SC0 and SC1 input signals, and is terminated on the leading edge of the subsequent second count of the TPA input.
Vertical timing is generated coincident with the 262nd horizontal timing pulse and is present for six horizontal clock cycles. Idealized timing is illustrated in Figs. 2 and 4.

## VIDEO:

An active high output from the most significant bit of the 8 -bit P/S data register. It is used to determine the luminance level and may be combined externally with the COMP SYNC output signal to form a composite video signal.

## RESET:

An active low input signal which initializes the counters, inhibits the display, and places all control outputs in the high (VDD) state. Refer to Fig. 3.

## FUNCTIONAL DESCRIPTION OF CDP1861C TERMINALS (Cont'd)

## RESET (Cont'd)

The RESET terminal is a Schmitt-trigger-type input which permits the use of an external RC network to provide a power-on reset.

## EFX:

An active low output signal which occurs for a period of four horizontal cycles prior to the beginning and end of the 128-line display window, as illustrated in Figs. 2 and 4. The signal can be used by the program software routines to indicate the boundaries of the display area. It is normally connected to a CDP1800-series microprocessor EF1-EF4 FLAG input terminal.

## DISP ON, DISP OFF:

Active high input signals that control the display. When enabled by pulsing DISP ON high (VDD), data transfers, DMA, and interrupt requests are permitted. These operations are inhibited by the low-to-high transition of the DISP OFF input signal if DISP ON is low (VSS). The RESET signal also inhibits the display. When inhibited, the internal counters remain operational. Sync and display status signals are generated. Video output becomes low when the register is emptied. Table I indicates the enable/disable conditions.
The DISP ON and DISP OFF signals may be provided by the I/O commands ( N bits) of the CDP1800-series microprocessor.

TABLE I

|  | SIGNAL |  |  |
| :--- | :---: | :---: | :---: |
| STATE | RESET | DISP ON | DISP OFF |
| RESET | L | L | X |
| INVALID | L | H | X |
| DISPLAY <br> ENABLE | $H$ |  | X |
| DISPLAY <br> DISABLE | H | L |  |

D10 - D17:
Input signals to the data register. Data are loaded during the high-to-low transition of the CLK only when TPB, DISP ON, and SCO are high (VDD), SC1 is low (VSS), and the CDP1861C is enabled.
The data input signals are normally connected to the 8-bit microprocessor data bus.

## SC0, SC1:

Input signals used to synchronize the operation of the CDP1861C will its controller. They should be initiated prior to the TPA input and terminate after the TPB input pulse.
These control signals are sampled at two different times: 1) During the horizontal sync output when the TPA input is present, the CDP1861C expects to see SC1 = $1(\mathrm{~V} D \mathrm{D})$ and SCO $=0$ (VSS). Any other combination will result in the skipping of one of the normal 14 cycles per line. This feature allows the CDP1800-series microprocessor to force initial instruction fetch/execute sync with the CDP1861C, and assures sync in case it is later lost for any reason. 2) In the 6 cycles following the CDP1861C DMAO assertion, the CDP1861C expects to see SC1 $=0$ and $\mathrm{SC0}=1$. Any other combination will prevent the CDP1861C from loading data from the bus.
These signals may be connected to the STATE CODE (SC0, SC1) outputs of the CDP1800-series microprocessor.

## CLEAR:

The output of the Schmitt trigger (reset input circuitry) provides high speed transitions that may be used to reset other devices. It may be connected to the CLEAR terminal of the CDP1800-series microprocessor.
$\mathbf{V}_{\text {DD }}, \mathbf{V}_{\mathbf{S S}}$ :
$V_{D D}$ is the positive supply voltage terminal, $V_{S S}$ is the negative supply voltage terminal and is normally connected to ground.


Fig. 2 - Horizontal sync timing diagram.


Fig. 3 - Reset transfer characteristics.

## APPLICATION INFORMATION (CDP1861C DIRECTLY CONTROLLED BY THE CDP1800-SERIES MICROPROCESSOR)

Figure 5 shows a simple graphic display system using the CDP1800-series microprocessor and the CDP1861C. The CDP1861C uses both the INTERRUPT and direct memory access (DMA) output channel of the microprocessor for display refresh. The microprocessor specifies the area of memory displayed via the interrupt routines, and the DMA output channel is the mechanism which transfers the data from memory to the CDP1861C via the 8-bit data bus. The data are then shifted out one bit at a time at the clock frequency to generate the video (VIDEO) signal.
The composite sync ( $\overline{\text { COMP SYNC) }}$ signal creates a 262 -line-per-field, 60 -field-per-second non-interlace video picture. The non-interlaced picture frame for this display consists of two even fields of 262 horizontal lines each. This format differs slightly from the National Television Standard (NTSC) which has a 525 -line interlaced picture frame of one odd field and one even field. The vertical sync pulse generated at COMP SYNC of the CDP1861C has no equalizing pulses but is serrated to maintain horizontal synchronization during the vertical blanking time. The VIDEO and COMP SYNC pulses are resistively coupled to create the composite video, which can be supplied directly to a video monitor, a modified TV receiver, or a FCC approved if modulator.
A clock source of 3.58 MHz , the NTSC color frequency, if divided by 2, may be used for some applications in place of the $1.76-\mathrm{MHz}$ crystal shown in Fig. 5. Deviations from the NTSC frequencies are as follows:

The user should determine which choice of frequencies provides an optimal cost/performance trade-off for his application. Generally, video CRT's are more sensitive to line frequency accuracy than to field frequency accuracy.
The display is a bit map of memory. Each bit in the display memory corresponds to one spot on the video screen. Logical 1 (VDD) bits in memory correspond to white or lighted spots in the display. The highest resolution that may be produced is 128 vertical by 64 -horizontal segments. This resolution requires 1024 bytes of memory for the display. The upper left-most spot that can be displayed on the video screen is the most significant bit of the first byte in the display refresh memory buffer. The starting location of the display buffer is initialized in the INTERRUPT routine and may be anywhere in addressable memory (ROM, RAM, or both). The lower right-most spot that can be displayed is the least significant bit of the last byte of the display bit map. For each of the 128 horizontal display lines, 8 bytes of memory are sequentially accessed and displayed from left to right on the video screen. Adjacent illuminated spots
appear contiguous both in the horizontal and in the vertical directions. All display manipulations are accomplished by changing the data within the display buffer or by changing display buffers.

To control the CDP1861C as shown in Fig. 5, the CDP1800series microprocessor must be in synchronization with the CDP1861C during the display window. Exactly six machine cycles must be executed beyond the eight DMA cycles during each line, and an even number of cycles ( $262 \times 14$ ) must be executed from the start of one display window to the start of the next. These requirements insure that the DMA burst will not be delayed one cycle waiting for an instruction to finish - this delay would cause jitter on the screen. These requirements can be accomplished in two steps: 1) the main program must not execute any 3 -cycle instructions (i.e., SKIP, LONG BRANCHES, and NOP), and 2) the interrupt routine, including the interrupt cycle itself, must employ an even number of cycles, and must be synchronized with the DMA bursts. There must be 29 cycles between the INTERRUPT cycle (S3) and the first burst of eight DMA cycles. This timing is accomplished by executing an early 3 -cycle instruction to compensate for the INTERRUPT cycle. Furthermore, exactly three 2-cycle instructions must be executed between each sucessive burst. Occasionally these restrictions may be ignored at the expense of jitter on the screen.
For the $128 \times 64$ display, the CDP1800-series microprocessor software requirement is straightforward. The DISP STATUS/EF1 line is not required, and EF1 may be used for other purposes. A simple interrupt routine merely resets the DMA pointer, RO, to the beginning of the display buffer area (see Fig. 8) - note the 3 -cycle NOP instruction at the beginning which compensates for the 1-cycle interrupt. The first burst of eight DMA cycles occurs just as this routine finishes, as indicated by the bracket following the RETURN instruction (70). Exactly 29 cycles separate the interrupt request cycle and the first DMA burst. The interrupt routine must last at least 28 cycles, because the interrupt request line is held up that long by the CDP1861C.

When less RAM is to be used (less resolution), a more complicated interrupt routine is used. The interrupt routine is protracted for the full duration of the display window, and the six free cycles in each line are used to execute three instructions, which maintain control over the DMA pointer, RO.1. In the simplest cases, each line of 8 bytes is repeated $n$ times to give $128 / n$ vertical resolution. With $n=4$, for example, $64 \times 32$ resolution is obtained. Such an interrupt routine is shown in Fig. 7. The use of three instructions per

## APPLICATION INFORMATION (CDP1861C DIRECTLY CONTROLLED BY THE CDP1800-SERIES MICROPROCESSOR) (Cont'd)

line does not leave time to control a loop, so each of four copies of the line corresponds to three instructions in the main loop, starting at EFX. The EFX signal, applied to EF1, is used to signal the last pass through the loop.
For other values of $n$, similar routines can be devised. For $n$ $=2$, the $64 \times 64$ format, the last 4 lines need special treatment (see Fig. 6). Other schemes are possible, resulting in other resolutions which vary on command from the main program,
or even resolutions which vary through the display window.
In general, additional functions may be implemented in the routine before returning to the main program. For example, a real-time clock can be maintained by incrementing a counter once on each interrupt, i.e., once per $1 / 60$ second. Another example is vertical "scrolling" of the display, wherein the starting address in a display file is incremented or reincremented at regular intervals.


Fig. 4 - Spatial diagram of one video display field (not to scale).

| NTSC |  | CLOCK FREQUENCIES (MHz) |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 15750 | 1.76064 | 1.764000 | $3.579545 / 2$ |
|  |  | 15750 | 15980 |  |
|  | 60 | 60 | 60.11 | 60.99 |

## CDP1861C



Fig. 5 - Typical CDP1802/CDP1861C video display system.

| Machine Code |  | Assembly <br> Language | Comments |
| :---: | :---: | :---: | :---: |
| 72 | INTRET | : LDXA | RESTORE D |
| 70 |  | RET | . . RETURN |
| C4 | INT | : NOP | . . 3 CYC. INSTR. FOR PGM. SYNC |
| 22 |  | DEC R2 | . . R2 IS STACK PTR |
| 78 |  | SAV | . . T $\rightarrow$ STACK |
| 22 |  | DEC R2 |  |
| 52 |  | STR R2 | . . D STACK |
| F8-B0 |  | A. 1 (DISMEM) -RO. 1 | . . DISMEM IS START ADDR |
| F8-A0 |  | A. 0 (DISMEM) $\rightarrow$ RO. 0 | . . OF DISPLAY MEMORY |
| C4, C4 |  | NOP; NOP | . . NOPS FOR PGM SYNC |
| E2 |  | SEX2 |  |
| 80] | DISP | : GLO RO | . . NEW LINE |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC RO | . . RESTORES RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . REPEATS SAME LINE |
| E2 |  | SÉX2 | . . NOP |
| 3C- |  | BN1 DISP | . . LOOP 60 TIMES |
| 80] | DISEF | : GLO RO | . . LAST 4 VIDEO LINES |
| E2 |  | SEX2 | . . NOP |
| 20 A 0 ] |  | DEC RO; PLO RO |  |
| E2 |  | SEX2 | . NOP |
| 34- |  | B1 DISEF |  |
| 30- |  | BR INTRET | END OF DISPLAY |

Fig. 6 - Interrupt routine for $64 \times 64$ format ( 2 pgs mem).

| Machine Code |  | Assembly <br> Language | Comments |
| :---: | :---: | :---: | :---: |
| 72 | INTRET | : LDXA | . . RESTORE D |
| 70 |  | RET | . . RETURN |
| C4 | INT | NOP | . . 3 CYC. INSTRU. USED <br> . . FOR PGM. SYNC |
| 22 |  | DEC R2 | . . R2 IS STACK PTR |
| 78 |  | SAV | . . T-STACK |
| 22 |  | DEC R2 |  |
| 52 |  | STR R2 | . . D-STACK |
| F8-B0 |  | A. 1 (DISMEM) $\rightarrow$ R 0.1 | . . LOAD RO WITH |
| F8-A0 |  | A. 0 (DISMEM) $\rightarrow$ R 0.0 | . . START ADDR. OF DISP. MEM |
| C4, C4 |  | NOP; NOP | . . NOPS USED FOR SYNC |
| E2 | DISP | SEX2 |  |
| 80] |  | GLO RO | . . LINE START ADDR. $\rightarrow$ D |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC RO | . . RESET RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . LINE START ADDR. $\rightarrow$ RO. 0 |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC RO | . . RESET RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . LINE START ADDR. $\rightarrow$ RO. 0 |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC RO | . . RESET RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . REPEATS SAME LINE |
| 3C- |  | BN1 DISP | . . LOOPS 32 TIMES |
| 30- |  | BR INTRET | . . END OF DIPLAY |

Fig. 7 - Interrupt routine for $64 \times 32$ format (1 pg mem).

| Machine Code |  | Assembly <br> Language | Comments |
| :---: | :---: | :---: | :---: |
| 72 | INTRET | : LDXA | RESTORE D |
| 70] |  | RET | RETURN |
| C4 | INT | NOP | ENTRY POINT |
| 22 |  | DEC R2 | R2 = STACK PTR |
| 78 |  | SAV | T $\rightarrow$ STACK |
| 22 |  | DEC R2 |  |
| 52 |  | STR R2 | D-STACK |
| E2, E2 |  | SEX R2; SEX R2 | NOP |
| F8-B0 |  | A. 1 (DISMEM) $\rightarrow$ RO. 1 | . . LOAD RO WITH |
| F8-A0 |  | A. 0 (DISMEM) $\rightarrow$ RO. 0 | . . START ADDR OF DISP. MEM. |
| 30- |  | BR INTRET | . . BRANCH TO INTERRUPT RETURN |

Fig. 8 - Interrupt routine for $64 \times 128$ ( 4 pgs mem).

## OPERATING AND HANDLING CONSIDERATIONS

1. Handiling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must
not cause $\mathrm{V}_{\mathrm{DD}}$ - $\mathrm{V}_{\text {SS }}$ to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

> Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or VSS, whichever is appropriate.

Output Short Circults
Shorting of outputs to VDD or VSS may damage CMOS devices by exceeding the maximum device dissipation.

## CDP1862C



TERMINAL ASSIGNMENT

The RCA-CDP1862C is a color generator controller designed for use in CDP1800series microprocessor systems. It is intended for use with the RCA-CDP1861C video display controller and will interface directly with the CDP1802/CDP1861C as shown in the system diagram below.

The CDP1862C utilizes many features of the CDP1802 and CDP1861C to simplify control and minimize the need for external components. The CDP1862C is NTSC color compatible. Red, green and blue luminance signals are also available for directly controlling the red, green and
blue amplifiers of a video monitor. A $7.15909-\mathrm{MHz}$ on-chip crystal-controlled oscillator or an external $7.15909-\mathrm{MHz}$ clock is used to generate multiple phases of the $3.579545-\mathrm{MHz}$ color burst frequency for NTSC-compatible color. The color burst is further divided by 2 to provide system timing for the CDP1802 and the CDP1861C. This frequency [1.789773 MHz ] is available at CLK OUT. Two inputs TPB and COMP SYNC, are used to maintain system synchronization. The RESET input resets the CDP1862C and sets the background color to blue and the dot color to white.


Fig. 1-Typical CDP1802 microprocessor system using the CDP1862C.

Background color: Four background colors are available. The colors are changed each time TPB is pulsed when BKG = high. The sequence is from blue to black to green to red and return to blue [see Fig. 2].


92Cs-31667
Fig. 2-Background Color Sequencing.
Dot color: Color data [RD, BD, GD] is latched internally on the high-to-low transition of CLK when TPB = high. Eight colors are available as shown in Table I.The color is overlayed onto the LUM IN data [video output from CDP1861C]. Each color

TABLE I - Color Table

| RD | BD | GD | COLOR |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Black |
| 0 | 0 | 1 | Green |
| 0 | 1 | 0 | Blue |
| 0 | 1 | 1 | Cyan |
| 1 | 0 | 0 | Red |
| 1 | 0 | 1 | Yellow |
| 1 | 1 | 0 | Purple |
| 1 | 1 | 1 | White |

corresponds to eight horizontal bits of video information. Only the selected background color appears at the output if LUM $\operatorname{IN}=$ low. When used with the CDP1861C and set for the maximum
resolution of $64 \times 128,1024$ color blocks [ 8 $\times 128$ ] are possible, and would require a 1 K $\times 3$ random-access memory storage area. This area would appear to be write-only memory to the microprocessor because, in the programmed state, this area occupies an unique, unused 1 K block of memory space. However, when it is read, this area responds to the same address space occupied by the CDP1861C refresh RAM. This is accomplished with proper decoding and requires the memory to have separate I/O lines.
The $\overline{C O N}$ input enables the RD, $B D$ and GD input latches. After a RESET condition, the dot color is set to white and any color change is inhibited until the $\overline{\mathrm{CON}}$ input is pulsed low, which normally occurs when data is written into the color map. The $\overline{\mathrm{CON}}$ input provides a means of inhibiting erroneous color data until the color map is properly loaded.
The color luminance [R LUM, B LUM, G LUM], color chrominance [R CHR, B CHR, G, CHR], background luminance [BKG LUM], background chrominance [BKG CHR], color burst [BURST], and COMP SYNC are combined by an external RC network to generate the composite video [see Fig. 1].
The BURST signal is normally high and oscillates at $1 / 2$ the XTAL frequency from the low-to-high transition of COMP SYNC until TPB $=$ high.
The CDP1862C types are supplied in 24lead hermetic dual-in-line side-brazed ceramic packages [D suffix], and in 24-lead dual-in-line plastic packages [ $E$ suffix].

RECOMMENDED OPERATING CONDITIONS at $\mathbf{T}_{A}=\mathbf{2 5}^{\circ} \mathrm{C}$, Except as Noted.
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | VDD <br> (V) | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| Supply-Voltage Range (For $\mathrm{T}_{\mathrm{A}}=$ Full PackageTemperature Range) | - | 4 | 6.5 | V |
| Input Voltage Range | - | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ |  |
| Input Signal Rise or Fall Time, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | 5 | - | 5 | $\mu \mathrm{s}$ |
| Clock Input Frequency, ${ }^{\text {f }}$ CL | 5 | 7.15909 |  | MHz |

MAXIMUM RATINGS, Absolute-Maximum Values:


STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, except as noted.

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{v}_{\mathbf{O}} \\ & (\mathrm{V}) \end{aligned}$ | VIN <br> (V) | $\mathrm{v}_{\mathrm{DD}}$(V) | CDP1862CD CDP1862CE |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IL | - | 0,5 | 5 | - | 50 | 250 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current, IOL (Except $\overline{\text { XTAL }})$ | 0.4 | 0,5 | 5 | 2 | 2.4 | - | mA |
| $\overline{\text { XTAL }}$ Output, IOL | 0.4 | 0,5 | 5 | 150 | 200 | - | $\mu \mathrm{A}$ |
| Output High Drive (Source) Current, $\mathrm{I}_{\mathrm{OH}}$ (Except XTAL | 4.6 | 0,5 | 5 | -1.6 | -1.8 | - | mA |
| XTAL Output, $\mathrm{I}^{\mathrm{OH}}$ | 4.6 | 0,5 | 5 | -150 | -200 | - | $\mu \mathrm{A}$ |
| Output Voltage Low-Level, $\mathrm{V}_{\mathrm{OL}}$ | - | 0,5 | 5 | - | 0 | 0.1 |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0, 5 | 5 | 4.9 | 5 | - | V |
| Input Low Voltage, $\mathrm{V}_{\text {IL }}$ | 0.5, 4.5 | - | 5 | - | - | 1.5 |  |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Input Leakage Current, IIN | Any Input | 0, 5 | 5 | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |

* Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage.


Fig. 3-Functional block diagram.

## SIGNAL DESCRIPTIONS

## RESET

A low level on this input initializes the internal counters, sets the background color to blue, and sets the dot color to white.

## BKG

A high level on this input enables the background color to be changed when TPB is pulsed high. This signal is normally connected to an I/O line of the 1800Series microprocessor.

## $\overline{\text { CLK }}$

An input signal used to latch the color data information. Color data [RD, $B D, G D$ ] is latched on the high-to-low transition of $\overline{C L K}$ when $T P B=$ high. This signal is normally connected to CLK OUT through an inverter.

## TPB

A high level on this input enables color data latching and sequences background color when BKG = high. This signal is normally connected to the TPB terminal of the 1800-Series microprocessor.

## CLK OUT

An output signal, equal to the XTAL frequency divided by four, that provides the overall system synchronization. This signal is normally connected to the CLOCK terminal of the 1800-Series microprocessor.

The inverse of this signal is normally connected to the CLOCK terminal of the CDP1861C and the CLK terminal of the CDP1862C.
COMP SYNC
An input signal used to provide horizontal line synchronization between the CDP1861C and the CDP1862C color signals. This signal is normally connected to the COMP SYNC terminal of the CDP1861C.

## LUM IN

The luminance video input, to which the color information is added. One color block corresponds to eight serial bits of data from this input. This input is normally connected to the VIDEO terminal of the CDP1861C.

## VSS

Negative supply voltage; ground.
XTAL, $\overline{\text { XTAL }}$
Terminal connections for an external crystal, in parallel with a resistance [10 megohms typ.] if the on-chip oscillator is utilized. Frequency trimming capacitors may be required at terminals 13 and 14. XTAL is the input for an externally generated single-phase clock.

## BURST

The color reference output, which oscillates at the XTAL frequency divided by 2.

This signal provides approximately 11 cycles of 3.579545 MHz from the low-tohigh transition of COMP SYNC until TPB = high. This signal is coupled through an external series RC circuit to the COMP SYNC output of the CDP1861C.

## RD, BD, GD

The red, blue, and green color data inputs. One of eight colors is latched on the high-to-low transition of CLK when TPB = high, forming a color block of eight horizontal LUM IN data bits. Only the selected background color appears at the output if LUM $\mathbb{I N}=$ low. These inputs are normally connected to the DATA OUT terminals of the color map memory.

## BKG LUM, R LUM, B LUM, G LUM

These output signals provide background and color luminance information. They are resistively added externally to the COMP SYNC output of the CDP1861C.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of

## BKG CHR, R CHR, B CHR, G CHR

These output signals provide background and color chrominance information. They are coupled through an external series RC circuit to the COMP SYNC output of the CDP1861C. Each signal is phase-shifted from the BURST reference signal by the amount necessary for proper color operation.

## CON

The color data input latch enable signal. After a RESET condition, the internal RD, BD, and GD input latches are held in a reset state, providing a white color output. When $\overline{C O N}$ is pulsed low, the reset state is removed and the latches are enabled, providing color output. This input is normally connected to the gated MWR signal from the 1800-Series Microprocessor.

## VDD

Positive supply voltage.
these conditions must not cause $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {ss }}$ to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{\text {ss }}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{\text {ss }}$, whichever is appropriate.

Output Short Circuits
Shorting of outputs to $V_{D D}$ or $V_{s s}$ may damage CMOS devices by exceeding the maximum device dissipation.

## Preliminary Data



# CMOS 8-Bit Programmable Frequency Generator 

## Features:

- Directly interfaces with CDP1800-series microprocessors
- 256 possible programmable frequencies
- Two clock input predividers ( $\div 4$ and $\div 8$ )
- Gated square-wave output
- Single 4 to 10.5 V supply

The RCA-CDP1863 and CDP1863C CMOS integrated circuits are programmable frequency generators designed to produce 256 possible frequencies from a single-frequency input clock. They will interface directly with the CDP1800series microprocessor as shown in the system diagram (see Fig. 1).
The CDP1863 and CDP1863C consist of a programmable up-counter and an 8-bit latch (see Fig. 2). An input clock is predivided by a fixed internal counter chain in addition to the programmable counter. The final stage of the device divides the output of the up-counter by two to provide a square-wave output. The input clock may be applied to either of two inputs; CLK1 provides a divide-by-four predivide, and CLK2 a divide-by-eight. The unused input must be tied to $V_{D D}$ to avoid interference with the true clock. After the programmable up-counter has reached its maximum count, the next predivided clock pulse will cause it to go to zero. At this time, the output flip-flop toggles and the load flipflop is turned on. The output of the load flip-flop is fed into the NOR gates which allow the divide rate stored in the 8-bit latch to preset the up-counter. Before the next predivided clock pulse clocks this up-counter, the load flip-flop is reset and the NOR gates are turned off. The counter then re-
sumes its up-count. The data at the eight data inputs is latched into the device by the high-to-low transition of CLK1, when STR(STROBE) is high, or by the high-to-low transition of STR, when CLK1 is high.
When using CLK2, CLK1 must be tied to $V_{D D}$ to permit the STR input to generate the internal latch clock. The 8-bit data in the latch determines the divide rate of the programmable up-counter in the device. This rate may range from divide-by-one to divide-by-256.
A low level on the $\overline{\text { RESET }}$ input resets the up-counter, predividers, and flip-flops, and forces an initial state into the 8-bit data latch. This initial state provides a fixed divide rate for the device prior to running the system. A high level on the $\overline{\text { RESET }}$ input enables the up-counter, predividers, and flip-flops and allows programming a new divide rate into the device.
The CDP1863 and CDP1863C are functionally identical. They differ in that the CDP1863 has an operating voltage range of 4 to 10.5 volts and the CDP1863C has an operating voltage range of 4 to 6.5 volts. Both are supplied in 16 -lead hermetic dual-in-line ceramic packages (D suffix) and in 16-lead dual-in-line plastic packages (E suffix).


Fig. 1 - Typical CDP1800-series microprocessor system using the CDP1863 and CDP1863C.

## CDP1863, CDP1863C

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (Vod):
(Voltage referenced to $\mathrm{V}_{\text {ss }}$ Terminal)
$\qquad$
CDP1863C ......................................................................................................................................... -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to $\mathrm{V}_{\text {DD }}+0.5 \mathrm{C}$

DC INPUT CURRENT, ANY ONE INPUT .$\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (Po):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) .500 mW For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . 500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR
$\qquad$ OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D

-55 to $+125^{\circ} \mathrm{C}$
$\qquad$
STORAGE TEMPERATURE RANGE ( $\mathrm{T}_{\text {stg }}$ ) . .......................................................................................... 65 to $+150^{\circ} \mathrm{C}$ LEAD TEMPERATURE (DURING SOLDERING):

At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max
$+265^{\circ} \mathrm{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_{\mathrm{A}}=-40$ to $+85^{\circ} \mathrm{C}$, except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMIT'S |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | $V_{\text {in }}$ <br> (V) | $V_{D D}$ <br> (V) | CDP1863 |  |  | CDP1863C |  |  |  |
|  |  |  |  |  | MIN. | TYP.* | MAX. | MIN. | TYP.* | MAX. |  |
| Quiescent Device Current, |  | - | - | 5 | - | 50 | 250 | - | 50 | 250 | $\mu \mathrm{A}$ |
|  | I | - | - | 10 | - | 250 | 500 | - | - | - |  |
| Output Low Drive (Sink) Current, |  | 0.4 | 0,5 | 5 | 1.6 | 2.2 | - | 1.6 | 2.2 | - | mA |
|  | IoL | 0.4 | 0,10 | 10 | 3 | 3.6 | - | - | - | - |  |
| Output High Drive (Source) Current, |  | 4.5 | 0,5 | 5 | -1 | -1.6 | - | -1 | -1.6 | - | mA |
|  | IOH | 9.5 | 0,10 | 10 | -3 | -3.6 | - | - | - | - |  |
| Output Voltage Low-Level, |  | - | 0,5 | 5 | - | 0 | 0.05 | - | 0 | 0.05 | V |
|  | V OL | - | 0,10 | 10 | - | 0 | 0.05 | - | - | - |  |
| Output Voltage High-Level, | $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.95 | 5 | - | 4.95 | 5 |  |  |
|  |  | - | 0,10 | 10 | 9.95 | 10 | - | - | - | - |  |
| Input Low Voltage, | VIL | 0.5,4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  |  | 0.5,9.5 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, | $\mathrm{V}_{1 \mathrm{H}}$ | 0.5,4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
|  |  | 0.5,9.5 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, | IIN | Any | 0,5 | 5 | - | $\pm 0.1$ | $\pm 1$ | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  |  | Input | 0,10 | 10 | - | $\pm 0.1$ | $\pm 1$ | - | - | - |  |
| Operating Current | $\dagger$ | - | 0,5 | 5 | - | 0.67 | 1 | - | 0.67 | 1 | mA |
|  | lod $1 \ddagger$ | - | 0,10 | 10 | - | 3.5 | 4.5 | - | - | - |  |

[^26]OPERATING CONDITIONS at $T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Unless Otherwise Specified
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1863 |  | CDP1863C |  |  |
|  | MIN. | MAX. | MIN. | MAX. |  |
| Supply-Voltage Range (At $T_{A}=$ Full Package-Temperature Range) | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range | $\mathrm{V}_{\mathrm{ss}}$ | $V_{\text {DD }}$ | $\mathrm{V}_{\text {ss }}$ | $V_{D D}$ | V |
| Input Signal Rise and Fall Time, $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{f}}$ | - | . 5 | - | 5 | $\mu \mathrm{s}$ |



Fig. 2 - Block diagram for the CDP1863 and CDP1863C.

## SIGNAL DESCRIPTIONS

CLK1, CLK2
Input clock which is divided-down by the device to provide an output frequency. The divide rate of the device is composed of a fixed predivide, the programmable divider, and a divide-by-two output flip-flop which provides a squarewave output. CLK1 is pre-divided by four and CLK2 is predivided by eight. The unused CLOCK input must be tied to $\mathrm{V}_{D D}$ to avoid interference with the true CLOCK signal. CLK1 may also be used to latch the eight data inputs.

## OUT

Square-wave output which is the result of the divided-down input CLOCK. The OUTPUT toggles after the programmable up-counter reaches its maximum value and goes to zero. OUT is held low when OE is low.
OE
A high on this input allows OUT to toggle freely. A low on OE holds OUT low.

## SIGNAL DESCRIPTIONS (Cont'd.)

## D10-D17

Data inputs for programming the divide rate of the device. The divide rates programmed into the device are inversely proportional to the output frequencies generated. For example, programming the device with $00_{16}$ causes the programmable up-counter to divide by one, providing the maximum output frequency for any given input clock. Programming an $\mathrm{FF}_{16}$ results in the maximum divide rate and the minimum output frequency. To determine the frequency generated by a given programmed divide rate, divide the input clock frequency by the decimal equivalent of the programmed divide rate plus one, times the fixed predivide which is 8 for CLK1 or 16 or CLK2:
Input Clock Frequency/[(Programmed Divide Rate +1$)_{10}$ (Fixed Predivide)]

## STR

Positive pulse used to latch data at the eight inputs into the device. This pulse is gated with CLK1 to form the internal latch clock. When CLK1 is the input clock, the STR input
must be positive during the high-to-low transition of CLK1. When CLK2 is the input clock, CLK1 must be tied to VDD So that the STR input produces the latch clock.

## RESET

A low on the RESET input resets all the stages of the predividers and the programmable up-counter and sets an initial divide rate into the latch. This is to provide a standard initial divide rate at the moment the system begins running. A high on RESET enables the counter to run freely and allows programming a new divide rate. The initial state of the up-counter is a divide-by- 54 resulting in a total divide rate of 432, after 1024 clock pulses when using CLK1, and 864, after 2048 clock pulses when using CLK2.
VD
Positive supply voltage.
$V_{\text {ss }}$
Negative supply voltage; ground.

The programmable frequency generator is directly compatible with the CDP1802 CMOS microprocessor. In Fig. 1 a simple CDP1802 system using this device is shown. TPB may be used as the input clock. At typical CDP1802 system clock frequencies, using TPB as an input to CLK1 results in nearly every possible output of the device being in the audio range. The Q output of the CDP1802 may be used as the OUTPUT ENABLE (OE) of the device. The eight data inputs are connected to the bidirectional data bus which allows the system memory to provide divide rate data to the device. A single $N$ bit or some decoded output of all the $N$ bits may be used as the STR input to latch data into the device. This involves designating some output instruction of the CDP1802 for providing the STR. The output instruction places the data pointed to by the X register on the bus, while simultaneously pulsing the appropriate N bits. By the internal gating of TPB and STR, when TPB is fed into CLK1, the resulting latch clock terminates while the data is still valid on the 8 -bit bus. If TPB is fed into CLK2, it is necessary to provide an external AND gate for the appropriate N bits and TPB, to preserve this timing feature. The same signal that feeds the CLEAR input of the CDP1802 may be used as the RESET signal to this device.

As an example of programming the frequency generator, assume a 64 instruction is selected as the output code used to program the device. Let machine register E point to the data to be latched. N 2 is the only N bit pulsed by a 64 instruction and may be fed directly to the STR input if TPB is fed to CLK1. An EE instruction makes RE the $X$ register. Following this with a 64 instruction puts the data pointed to by RE onto the data bus and raises the N2 bit. TPB, which is within the duration of the N2 pulse, causes the internal latch clock to terminate before the data bus loses validity. The latch in the device continually passes the data inputs through to the outputs of the latch as long as CLK1 and STR are high. Once CLK1 goes low, data is locked in. A 7B instruction then sets the $Q$ line high which, if connected to OE, allows the OUT to toggle at the desired rate.
Code:
EE RE is the $X$ register
$64 M(E) \rightarrow B U S$ N2 pulsed high
7B Q turned on


Fig. 3 - General CLOCK 1 timing diagram.


Fig. 4 - General CLOCK 2 timing diagram.


Fig. 5 - General CDP1800-series microprocessor system timing diagram.

## CDP1863, CDP1863C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, C_{\mathrm{L}}=50 \mathrm{pF}$

| CHARACTERISTIC |  | VD <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1863 |  |  | CDP1863C |  |  |  |
|  |  |  | MIN. | TYP.* | MAX. | MIN. | TYP.* | MAX. |  |
| Clock 1 Frequency | tclkı | 5 | - | - | 2 | - | - | 2 | MHz |
|  |  | 10 | - | - | 5 | - | - | - |  |
| Clock 2 Frequency | tcıK2 | 5 | - | - | 4 | - | - | 4 | MHz |
|  |  | 10 | - | - | 8 | - | - | - |  |
| Clock 1 Width | $t_{1}$ | 5 | 250 | - | - | 250 | - | - | ns |
|  |  | 10 | 100 | - | - | - | - | - |  |
| Clock 2 Width | $\mathrm{t}_{2}$ | 5 | 125 | - | - | 125 | - | - | ns |
|  |  | 10 | 70 | - | - | - | - | - |  |
| Clock 1 to Clockout | tclı | 5 | - | 1 | 1.7 | - | 1 | 1.7 | $\mu s$ |
|  |  | 10 | - | 0.3 | 0.5 | - | - | - |  |
| Clock 2 to Clockout | tcl2 | 5 | - | 0.9 | 1.2 | - | 0.9 | 1.2 | $\mu \mathrm{s}$ |
|  |  | 10 | - | 0.3 | 0.5 | - | - | - |  |
| Reset to Clockout | $\overline{\text { tcLa }}$ | 5 | - | 260 | 375 | - | 260 | 375 | ns |
|  |  | 10 | - | . 130 | 170 | - | - | - |  |
| OE Delay to Clockout | toed | 5 | - | 110 | 150 | - | 110 | 150 | ns |
|  |  | 10 | - | 40 | 70 | - | - | - |  |
| $\overline{\text { Reset Pulse Width }}$ | $\overline{t_{\text {RS }}}$ | 5 | - | 120 | 160 | - | 120 | 160 | ns |
|  |  | 10 | - | 60 | 90 | - | - | - |  |
| Data Setup to Clock 1 | tos | 5 | - | 0 | 20 | - | 0 | 20 | ns |
|  |  | 10 | - | 0 | 10 | - | - | - |  |
| Data Hold to Clock 1 | toh | 5 | - | 75 | 100 | - | 75 | 100 | ns |
|  |  | 10 | - | 50 | 80 | - | - | - |  |
| Data Setup to Strobe | toss | 5 | - | 0 | 30 | - | 0 | 30 | ns |
|  |  | 10 | - | 0 | 30 | - | - | - |  |
| Data Hold to Strobe | $\mathrm{t}_{\mathrm{DHs}}$ | 5 | - | 50 | 100 | - | 50 | 100 | ns |
|  |  | 10 | - | 40 | 60 | - | - | - |  |

*Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.


Fig. 6 - Timing diagram for the CDP1863 and CDP1863C.

## Preliminary Data

# CMOS PAL Compatible Color TV Interface 

## Features:

- Single chip contains circuitry for video, sync, RGB color, and programmable frequency for tone generation
- Programmable 1-of-8 dot colors plus 1-of-4 background colors
- Bit-mapped display with maximum resolution of 192 vertical x 64 horizontal
- Interlaced or non-interlaced displays
- Schmitt trigger clear input and output for power-on reset of CDP1800 system
- $1.75-\mathrm{MHz}$ crystal operation

The RCA-CDP1864C is an LSI CMOS color or black and white PAL-compatible video controller designed for use in CDP1800 microprocessor systems. It interfaces directly with the 1800-series microprocessor as shown in Figs. 1 and 2. The DMA feature of these processors is used for direct data transfers of luminance information for display refresh. The INTERRUPT input and a flag line (EF1, EF2, EF3, or EF4) are used for handshaking.
The CDP1864C generates vertical sync, horizontal sync, and composite sync. These signals, combined with the

RED, BLUE, GREEN, BURST, and BKG signals, can be used to generate a composite video signal, or they can be used directly inside a TV set.
In addition to generating a bit-mapped video display the CDP1864C contains a programmable frequency generator designed to produce 256 tones that range from 107 Hz to 13672 Hz.

The CDP1864C is supplied in the 40 -lead dual-in-line ceramic ( $D$ suffix) and plastic ( E suffix) packages.


Fig. 1 - Typical color system.

## CDP1864C

## MAXIMUM RATINGS, Absolute-Maximum Values.

| DC SUPPLY-VOLTAGE RANGE, (Vod) (Voltage reference to $\mathrm{V}_{\mathrm{ss}}$ Terminal) |  |
| :---: | :---: |
| CDP1864C | -0.5 to +7 V |
|  |  |
| DC INPUT CURRENT, ANY ONE INPUT . ...................................................................... $\pm$. 10 mA |  |
| POWER DISSIPATION PER PACKAGE (PD): |  |
|  |  |
|  |  |
|  |  |
| For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots .$. |  |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mW |  |
| OPERATING-TEMPERATURE RANGE ( $T_{\text {A }}$ ): |  |
| PACKAGE TYPES, D, H . .................................................................................... 5 -55 to $125^{125^{\circ} \mathrm{C}}$ |  |
| PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40.40 to $+85^{\circ} \mathrm{C}$ |  |
| STORAGE TEMPERATURE RANGE ( $\mathrm{T}_{\text {sta }}$ ) ....... |  |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for |  |

OPERATING CONDITIONS at $T_{A}=$ Full Package Temperature Range
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | $V_{D D}$ <br> $(V)$ | TYPICAL <br> VALUES | UNITS |
| :--- | :---: | :---: | :---: |
| DC Operating-Voltage Range | - | 4. to 6.5 | V |
| Input Voltage Range | - | $\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{DD}}$ | 5 |
| Maximum Input Pulse Rise or Fall Time, $\mathrm{t}_{r}, \mathrm{t}_{\mathrm{t}}$ | 5 | V |  |
| Maximum Input Clock Frequency, $\mathrm{f}_{\mathrm{cL}}$ | 5 | 1.75 | Ms |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{o} \\ & (V) \\ & \hline \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \\ & (V) \\ & \hline \end{aligned}$ | CDP1864C |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| Quiescent Device Current, $\quad \mathrm{I}_{\text {DD }}$ | - | 0,5 | - | 100 | 500 | $\mu \mathrm{A}$ |
| Output Voltage:* |  |  |  |  |  | V |
| Low-Level, $\mathrm{VOL}^{\text {a }}$ | - | 0,5 | - | 0 | 0.1 |  |
| High-Level, $\mathrm{V}_{\text {OH }}$ | - | 0,5 | 4.9 | 5 | - |  |
| Input Low Voltage, $\mathrm{V}_{\mathrm{LL}}$ | 0.5,4.5 | Any Input | - | - | 1.5 |  |
| Input High Voltage, $\quad \mathrm{V}_{\mathrm{iH}}$ | 0.5,4.5 |  | 3.5 | - | - |  |
| Output Low (Sink) Current, lo | 0.4 | 0,5 | 2 | 2.4 | - | mA |
| Output High (Source) Current, $\mathrm{I}_{\text {OH }}$ | 4.5 | 0,5 | -1.6 | -1.8 | - |  |
| Input Leakage Current, $\quad I_{\text {LL, }, ~}^{\text {I }}$, | - | Any Input | - | $\pm 0.1$ | $\pm 1$ |  |
| 3-State Output Leakage Current, lout | 0.5 | 0,5 | - | $\pm 0.2$ | $\pm 2$ | $\mu \mathrm{A}$ |

[^27]

92CM-31900R1
Fig. 2 - Typical black and white system.


Fig. 3 - CDP1864C block diagram.


Fig. 4 - Display area diagram.

## FUNCTIONAL DESCRIPTION OF <br> \section*{CDP1864C TERMINALS}

## INLACE - INTERLACE (Input):

A high level at this input results in the generation of a 625 line-per-frame interlaced display, and a low-level input results in the generation of a 312 line-per-frame noninterlaced display.

## $\overline{C L K}$ - CLOCK INPUT (Input):

A 1.75 MHz clock input to the XTAL terminal of the $1800-$ series microprocessor.

## CLEAR - CLEAR OUT (Output):

This is a post-Schmitt trigger output of the signal on CLR IN. It is connected to the CLEAR-N input of the CDP1800series microprocessor to provide it with a clean, clear signal.

## AOE - AUDIO OUTPUT ENABLE (Input):

A high level at this input allows the selected frequency to be generated at the AUDIO-OUT terminal A low-level input holds AUDIO OUT Iow. AOE may be connected to Q output of the 1800 -series microprocessor.
SC0, SC1 - STATE CODES 0 AND 1 (Inputs):
These inputs are used to synchronize the CDP1864 to the microprocessor machine states and are connected to the SC1 and SC0 outputs of the 1800-series microprocessor.

## $\overline{\text { MRD }}$ - (Input):

This input selects the command issued to the CDP1864 (in conjunction with N2 and NO). It is connected to the MRD output of the 1800 -series microprocessor.

BUS 0 - BUS 7 (Inputs):
These inputs load the luminance information during the display interval, and the frequency generator divide byte when selected. They are connected to the DATA BUS.

## $\overline{\text { CON }}$ - COLOR ON (Input):

A low level at this input enables the CDP1864 to begin loading color information from the RDATA, GDATA, and BDATA inputs. CON is connected to the gated MWR signal of the color memory.

## N2 (Input):

This input is used in conjunction with $\overline{M R D}$ and TPB to load data into the tone generator latch (MRD•N2•TPB) and disable the generation of INTERRUPT and DMA requests by the CDP1864 (MRD•N2•TPB). For example, a 64 instruction would result in data being loaded into the tone-divider latch, while a 6C instruction would disable the INTERRUPT and DMA requests. N2 is connected to the N2 output of the 1800-series microprocessor.

## EF - EXTERNAL FLAG OUT (Output):

This output is connected to a 1800-series microprocessor EF1 - EF4 inputs. It maintains software synchronization with the display. Two pulses per field are generated on this line, each of which is four horizontal lines wide. The first pulse begins four horizontal lines before the display, and the second pulse begins four horizontal lines prior to the end of the display. The second pulse is used to indicate to the microprocessor that the display is ending.
NO (Input):
This input is used in conjunction with $\overline{M R D}$ and TPB to step the background color (MRD•NO•TPB) and to enable the INTERRUPT and DMA requests (NO•TPB). For example, a 61 instruction would step the background color, and a 61 or 69 instruction would enable the INTERRUPT and DMA requests. NO is connected to the NO output of the 1800-series microprocessor.
Vss:
Negative supply voltage.
GDATA, BDATA, RDATA - RED, GREEN, and BLUE DATA (Inputs):
These inputs carry color information from the color RAM. The data on these lines are latched concurrent with the latching of the luminance information from the data bus during the display interval if the $\overline{C O N}$ input has gone low since reset.
ALT - ALTERNATE (Output):
This output toggles at each horizontal sync time and is used to perform the phase alternation.

## BURST (Output):

This output applies a 4.57 us pulse to each horizontal sync back-porch (except for 24 lines during vertical sync when it is blanked) which gates in the color burst signal.

## BKG - BACKGROUND (Output):

This CMOS logic level output indicates that the color selected by the RGB outputs is due to background color select rather than a one bit in a display luminance byte. $\overline{\mathrm{BKG}}$ may be used to lower the luminance of the background color so that the same color may be used for display of data. This output is blanked (held high) during horizontal and vertical blanking.

GREEN, BLUE, RED (Outputs):
These CMOS logic level outputs are used either directly in the TV to generate the selected colors, or indirectly to generate a composite video signal. These outputs are used to indicate the selected color for an "on" spot or the background color for an "off" spot.

## COMP SYNC - COMPOSITE SYNC (Output):

This output is the composite horizontal and serrated vertical sync signal.

## HSYNC - HORIZONTAL SYNC (Output):

This output is a separate horizontal sync signal.

EVS - EXTERNAL VERTICAL SYNC (Input):
A high level at this input sets the line counters to the vertical sync state.

TPB - TIMING PULSE B (Input):
This input is connected to the TPB output of the 1800 -series microprocessor. It is used for strobing the $\overline{M R D}$ and $N$ lines, for horizontal line timing, and as the input to the tone generator.

TPA - TIMING PULSE A (Input):
This input is connected to the TPA output of the 1800-series microprocessor. It is used for horizontal line timing.

## INT - INTERRUPT (Output):

This output is connected to the $\overline{\mathrm{NT}}$ input of the 1800-series microprocessor. One interrupt request is issued per field. The request is issued two horizontal lines before the display interval, and the signal remains active for two horizontal lines.
$\overline{\text { DMAO }}$ - DMA OUT REQUEST (Output):
This output is connected to the DMAOUT input of the 1800series microprocessor. During the display interval the CDP1864 issues this request for 6 machine cycles during the center of each horizontal line (each line time is 14 machine cycles).

## RESET - RESET IN

A low level at this input resets the CDP1864 and generates a low on the CLROUT output. The requests and the loading of color information are inhibited by reset. These remain inhibited until enabled by the appropriate signals. The line counters and horizontal counters are also held reset while $\overline{R E S E T}$ is low. The Schmitt trigger circuit at this input allows the use of an RC circuit for power-on reset and reset debounce.

AUD - AUDIO OUT:
This is the output of the programmable frequency generator.
$V_{D D}$ :
Positive supply voltage.

## CDP1864C

## CIRCUIT OPERATION

The CDP1864C consists of four major sections: a timing generator that produces the necessary signals for video interface, a parallel-in/serial out shift register for dot generation, a tone generator for one of 256 frequencies, and control logic for software control of the first three sections (see Fig. 3). In a typical CDP1800 system, control of the CDP1864C is accomplished with I/O commands as shown in Fig. 5.
The CDP1864C display is a bit-mapped, color or black and white display with a maximum resolution of 192 lines vertically and 64 dots (eight 8-bit bytes) horizontally. This resolution, which requires 1.5 Kbytes of refresh RAM, is seldom used because of the poor aspect ratio of the resultant picture element. An approximately square picture element is obtained by repeating each horizontal line 6 times (this is done in software by the CPU) for a.32-row by 64-dot display. This lower resolution display requires 256 bytes of refresh RAM.

The CDP1864C generates both composite and separate horizontal and vertical sync, RED, BLUE, GREEN, BURST, and $\overline{B K G}$ signals. These signals may be used directly (inside the TV), or they may be used to generate the composite video signal. The sync signals generate either a 625 line-per-frame interlaced display or a 312 line-per-frame noninterlaced display. This is selectable by connecting the INTERLACE input to either VDo or GND.
The video refresh is accomplished via the DMA channel of the microprocessor, and synchronization is provided by INT, EF, SC0, and SC1. The EF signal goes low 4 horizontal lines prior to the start of display and again 4 lines prior to the end of the display. This signal alone can be used by the CPU to initialize $\mathrm{R}(\mathrm{O})$ for DMA refresh. Alternatively, the $\overline{\mathrm{INT}}$, which goes low 2 lines prior to the start of the display, may be used to enter an interrupt routine that initializes $R(O)$, and the EF signal can be used to indicate the end of the display. The combination of $\overline{\mathrm{NT}}$ and $\overline{\mathrm{EF}}$ allows for an interrupt routine to oversee DMA refresh and repeat horizontal lines for configurations with less than the maximum 192line resolution. EF can be sampled to detect the end of the display and cause a return to the main program from the interrupt routine.
SC1 and SC0 are used to provide CDP1864C-to-CPU synchronization for a jitter-free display. During every horizontal sync the CDP1864C samples SC0 and SC1 for SC0 $=1$ and SC1 $=0$ (CDP1800 execute state). Detection of a fetch cycle causes the CDP1864C to skip cycles to attain synchronization. Once in lock the system will remain locked if: (1) no 3-cycle instructions (e.g. NOP) are executed during
the display (three 2-cycle instructions are executed each horizontal line); (2) an even number of cycles is performed between frames (easiest to do by avoiding 3-cycle instructions); or (3) exactly 29 cycles, beginning with a fetch and ending with an execute, are completed between the S3 interrupt response of the cpu and the first DMA in systems using INT. The 29 cycles of interrupt should consist of an early 3 -cycle instruction and thirteen 2 -cycle instructions (or equivalent). Fig. 5 is an example of an interrupt routine for a 64 by 32 picture element display (each horizontal line is repeated 6 times).
Reset disables the color, control, $\overline{\mathrm{INT}}$, and $\overline{\mathrm{DMA}}$ requests. A 61 or 69 instruction enables the requests, and a 6C instruction disables them (see Fig. 5). Color is enabled by $\overline{\mathrm{CON}}$, which is normally connected to the gated MWR signal of the color RAM.
The background color is program-selected to be either blue, black, green or red. The initial default is blue. The color selected is changed by a 61 instruction (see Fig. 5). This condition causes the color to step to the next color in the order shown above. From red it steps to blue. The $\overline{B K G}$ output may be used to lower the luminance of the color when it is background. This would, for instance, enable a blue spot to be used on a blue background and still be visible. The BKG signal and RGB outputs are internally blanked during the horizontal and vertical retrace.
The CDP1864C also contains a programmable tone generator designed to produce 256 frequencies. The frequency input to this generator is the TPB input (TPB frequency $=$ $1.75 \mathrm{MHz} \div 8=218.75 \mathrm{kHz}$ ). This frequency is further reduced by a divide-by-4 predivider, an 8-bit programmable up-counter, and a divide-by-2 output stage. The programmable up-counter is reloaded automatically from the 8-bit tone generator latch each time it reaches the terminal count. The tone generator latch is loaded by the CPU from the data bus during a 64 output instruction (see Fig. 5).
An AUDIO OUTPUT ENABLE (AOE) terminal is also provided. When this terminal is high the output of the generator (AUDIO OUT) is allowed to toggle freely. When this terminal is low the output is held low. AUDIO OUT may be connected to the $Q$ line of the 1800 -series microprocessor. A low on the reset sets the 8-bit latch to a default state of 35 hex and resets the programmable counter. When reset is released a frequency output of 506 Hz will be generated until a new value is loaded into the latch. The frequencies generated from the input to the 8-bit tone generator latch can be computed by:

$$
f=\frac{27343.75}{(\text { Hex Code }+1)_{10}} \mathrm{~Hz}
$$

CONTROL LINE TRUTH TABLE

| $\overline{M R D}$ | N2 | NO | TP' | OP CODE* | OPERATION |
| :---: | :---: | :---: | :---: | :---: | :--- |
| $X$ | 0 | 0 | $X$ | - | NO ACTION |
| $X$ | 0 | 1 | 1 | 61 or 69 | ENABLE REQUESTS |
| 0 | 0 | 1 | 1 | 61 | STEP BACKGROUND COLOR |
| 0 | 1 | 0 | 1 | 64 | LOAD TONE GENERATOR LATCH |
| 1 | 1 | 0 | 1 | $6 C$ | DISABLE REQUESTS |
| $X$ | 1 | 1 | $X$ | - | ILLEGAL COMMAND |
| $X$ | $X$ | $X$ | 0 | - | NO ACTION |

*The OP CODE column is given assuming that $N 1=0$. It is actually a DON'T CARE because N1 from the microprocessor is not connected to the CDP1864C.

| Machine Code | Assembly Language |  | Comments |
| :---: | :---: | :---: | :---: |
| 72 | INTR | LDXA | . . RESTORE D |
| 70 |  | RET | . . RETURN |
| C4 | INT | NOP | . . 3 CYC. INSTR. USED |
|  |  |  | . . FOR PGM. SYNC |
| 22 |  | DEC R2 | . . R2 IS STACK PTR |
| 78 |  | SAV | . . T $\rightarrow$ STACK |
| 22 |  | DEC R2 |  |
| 52 |  | STR R2 | . . D $\rightarrow$ STACK |
| F8-B0 |  | A. 1 (DISMEM) $\rightarrow$ RO. 1 | . . LOAD RO WITH |
| F8-A0 |  | A. 0 (DISMEM) $\rightarrow$ RO. 0 | . . START.ADDR.OF DISP. MEM |
| C4, C4 |  | NOP; NOP | . . NOPS USED FOR SYNC |
| E2 | DISP | : SEX2 |  |
| 80] |  | GLO RO | . . LINE START ADDR. $\rightarrow$ D |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC Ro | . . RESET RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . LINE START ADDR. $\rightarrow$ RO. 0 |
| E2 |  | SEX2 | . NOP |
| 20 |  | DEC RO | . . RESET RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . LINE START ADDR. $\rightarrow$ RO. 0 |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC Ro | . . RESET RO. 1 IF PASS PG |
| A0] |  | PLO RO | . . LINE START ADDR. $\rightarrow$ RO. 0 |
| E2 |  | SEX2 | . . NOP |
| 20 |  | DEC RO | . . RESET RO.1 IF PASS PG |
| A0] |  | PLO RO | . . LINE START ADDR. $\rightarrow$ RO. 0 |
| E2 |  | SEX2 | . NOP |
| 20 |  | DEC Ro | . . RESET RO. 1 IF PASS PG |
| AO |  | PLO RO | . . REPEATS SAME LINE |
| 3 C |  | BN1 DISP | . . LOOPS 32 TIMES |
| 30 |  | BR INTRET | . . END OF DISPLAY |

Fig. 5 - Interrupt routine for a $64 \times 32$ display.

## OPERATING AND HANDLING CONSIDERATIONS

## 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{s s}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{\text {DD }}$ nor less than $V_{\text {ss }}$. Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to $V_{D D}$ or $V_{\text {ss }}$ may damage CMOS devices by exceeding the maximum device dissipation.


|  | PAL <br> STANDARD | CDP1864 |
| :---: | :--- | :--- |
| a | $1.55 \mu \mathrm{~s}$ | $3.14 \mu \mathrm{~s}$ |
| b | $4.7 \pm 0.1 \mu \mathrm{~s}$ | $4.57 \mu \mathrm{~s}$ |
| c | $900 \mathrm{~ns} \pm 100 \mathrm{~ns}$ | 857 ns |
| d | $2.25 \mathrm{~ns} \pm 0.25 \mu \mathrm{~s}$ | $2.57 \mu \mathrm{~s}$ |
| e | $2.6 \mu \mathrm{~s}$ | $2.0 \mu \mathrm{~s}$ |
| f | $5.8 \mu \mathrm{~s}$ | $5.43 \mu \mathrm{~s}$ |
| g | $12.05 \mu \mathrm{~s}$ | $13.14 \mu \mathrm{~s}$ |
| HORZ. <br> FREQ. | 15625 Hz | 15625 Hz |



|  | PAL <br> STANDARD | CDP1864 |
| :---: | :---: | :---: |
| a | 25 H | 24 H |
| b | 2.5 H | 4 H |
| c | 20 H | 12 H |
| d | 2.5 H | 4 H |
| Burst <br> Blanking | 9 H | 24 H |
| Vertical freq. <br> (interlaced) | 50 Hz | 50 |
| Vertical freq. <br> (non-interlaced) | 50 Hz | 50.08 Hz |

Fig. 6 - Timing diagrams.


Fig. 7 - Typical color signal generator.


Fig. 8 - Typical composite video network.

# CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C <br> CMOS 4-Bit Latch and Decoder Memory Interfaces 


$92 C 3-30797 R 1$
TERMINAL DIAGRAM CDP1866, CDP1868

## Features:

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Interfaces directly with all CDP1800 family CPUs

The RCA-CDP1866, CDP1867, and CDP1868 are CMOS 4-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to eight 4096-bit random-access memories to provide a 4096-byte RAM system. All the necessary chip selects are provided as outputs along with additional enable inputs so that in larger memory systems, the 9 -chip 4096 -byte blocks can be readily accessed.
These devices are also compatible with non-multiplexed address bus microprocessors.
By connecting the clock input to $V_{D D}$, the latches are in the

Fig. 1-CDP1866 used as a high-order address latch decoder.

data-following mode and the decoded outputs can be used in general-purpose memory-system applications.
The CDP1866 and CDP1868 are intended for use with 1024word RAMs and are identical except that in the CDP1868, CE1 and CE2 are latched and CS2 is valid on MWR only. This allows the CDP1868 to be used in a color display system with the CDP1861 and CDP1862 (see Fig. 9). The CDP1867 is intended for use with 4096-word RAMs.
The CDP1866, CDP1867, and CDP1868 are supplied in an 18-lead hermetic dual-in-line ceramic package ( $D$ suffix) and an 18-lead plastic package ( $E$ suffix). The CDP1866C, CDP1867C, and the CDP1868C are available in chip form (H suffix).


TERMINAL DIAGRAM CDP1867

OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range.
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1866, CDP1867, CDP1868 |  | CDP1866C, CDP1867C, CDP1868C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | $\mathrm{V}_{\text {ss }}$ | VDD | $V_{\text {ss }}$ | $V_{D D}$ | V |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | $V_{\text {in }}$ <br> (V) | $V_{D D}$ <br> (V) | CDP1866, CDP1867, CDP1868 |  |  | CDP1866C, CDP1867C, CDP1868C |  |  |  |
|  |  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current | Ido | - | $\begin{gathered} \hline 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 1 \\ 10 \end{gathered}$ | $\begin{gathered} 10 \\ 100 \end{gathered}$ | - | 5 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | 10 L | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{gathered} \hline 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 1.6 \\ & 2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 5.2 \end{aligned}$ | - | 1.6 | 3.2 | - | mA |
| Output High Drive (Source) Current | Іон | $\begin{aligned} & 4.6 \\ & 9.5 \end{aligned}$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} -1.15 \\ -2.6 \end{gathered}$ | $\begin{aligned} & -2.3 \\ & -5.2 \end{aligned}$ | - | -1.15 - | -2.3 - | - |  |
| Output Voltage Low-Level | VoL $\ddagger$ | - | $\begin{gathered} \hline 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & \hline \end{aligned}$ | - |  | 0.1 | V |
| Output Voltage High-Level | $V_{\text {он }} \ddagger$ | $-$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 4.9 \\ & 9.9 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | 4.9 | 5 | - |  |
| Input Low Voltage | VIL | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \end{aligned}$ | - | 5 10 | - | - | 1.5 <br> 3 | - | - | 1.5 |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \end{gathered}$ | - | - | 3.5 | - | - |  |
| Input Leakage Current | lin | Any Input | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | - | $\pm 1$ $\pm 2$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cin}_{\text {In }}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance | Cout | - | - | - | - | 10 | 15 | - | 10 | 15 |  |
| Operating Device Current | lodia | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 50 \\ 150 \end{gathered}$ | $\begin{aligned} & 100 \\ & 300 \end{aligned}$ | - | 50 | 100 - | $\mu \mathrm{A}$ |
| Minimum Data Retention Voltage | $V_{\text {DR }}$ | $V_{D D}=V_{D R}$ |  |  | - | 2 | 2.4 | - | 2 | 2.4 | V |
| Data Retention Current | IDR | $V_{\text {DD }}=2.4 \mathrm{~V}$ |  |  | - | 0.01 | 1 | - | 0.5 | 5 | $\mu \mathrm{A}$ |

${ }^{*}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} . \quad \ddagger \mathrm{I}_{\mathrm{OL}}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.
$\Delta$ Operating current is measured at 200 kHz for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and 400 kHz for $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz ).

RCA CMOS LSI Products

## CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VOD)
(Voltage referenced to $\mathrm{V}_{\text {ss }}$ Terminal)

CDP1866C, CDP1867C, CDP1868C
-0.5 to 7 V
INPUT VOLTAGE RANGE, ALL INPUTS ............................................................................................. -0.5 to $V_{D D}+0.5 V$
DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) . .......................................................................................... 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE $D$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D)
. Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE (All Package Types) ......................................................... . 40 mW
OPERATING-TEMPERATURE RANGE ( $\mathrm{T}_{\mathrm{A}}$ ):
PACKAGE TYPE D . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-5 .$.
PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6. . 65 to $+150^{\circ} \mathrm{C}$

LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$


Fig. 2 - Functional diagram for the CDP1866.


Fig. 3 - Functional diagram for the CDP1867.


CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C TRUTH TABLES FOR THE CDP1866 AND CDP1868

| INPUTS |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \overline{M R D} \\ & \frac{\text { or }}{\text { MWR }} \end{aligned}$ | $\overline{\text { CE1 }}$ | $\overline{\text { CE2 }}$ | CE3 | CLK | MA2 | MA3 | $\overline{\text { CSO }}$ | $\overline{\mathbf{C S} 1}$ | $\overline{\text { CS2 }}$ | $\overline{\text { CS3 }}$ |
| $\bigcirc$ | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | , | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 * | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | O* | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | X | X |  | REVIO | STAT |  |
| X | $x$ | X | 1 | X | x | x | 1 | 1 | 1 | 1 |
| X | X | 1 | X | X | x | X | 1 | 1 | 1 | 1 |
| X | 0 | X | X | X | X | X | I | 1 | 1 | 1 |
| 1 | X | X | X | X | X | X | 1 | 1 | 1 | 1 |

*In the CDP1868, $\overline{\mathrm{CS} 2}$ will be valid ( $\overline{\mathrm{CS} 2}=0$ ) only if $\overline{\mathrm{MRW}}$ is low, regardless of the polarity of $\overline{\mathrm{MRD}}$.

| INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLK | MAO | MA1 | A8 | A9 |  |
| 1 | 0 | 0 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | 1 |  |
| 1 | 1 | 0 | 1 | 0 |  |
| 1 | 1 | 1 | 1 | 1 |  |
| 0 | X | X | PREVIOUS STATE |  |  |


| $\overline{\text { MRD }}$ | $\overline{\text { MWR }}$ | MRD <br> or <br> MWR |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



Fig. 5-4096-word by 8-bit random-access memory system using the CDP1866.

CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C


Fig. 6 - Typical color display system using the CDP1868.

The CDP1868 can be used in a color display system to write to the refresh RAM and the color map RAM at different address locations, as shown in Fig. 9. Both the refresh RAM and the color map RAM are read from the same address. The purpose of reading from the same address is that when a byte of data from the refresh RAM is sent to the video display controller (CDP1861), an additional 3 bits of color information are needed from the color map RAM for the color generator (CDP1862). In Fig. 9, the bit display data are written into the refresh RAM at 0000-00FF. The color display data are written into the color map RAM at locations $0800-08 F F$. Both are read at locations 0000-00FF.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, t_{r}, t_{f}=20 \mathrm{~ns}$,
$V_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, C_{\mathrm{L}}=100 \mathrm{pF}$. See Fig. 8

| CHARACTERISTIC |  | $V_{D D}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1866 |  |  | CDP1866C |  |  |  |
|  |  |  | Min. | Typ. ${ }^{\circ}$ | Max. $\Delta$ | Min. | Typ.• | Max. $\Delta$ |  |
| Minimum Setup Time, |  | 5 | - | 50 | 75 | - | 50 | 75 | ns |
| Memory Address to CLOCK, | $t_{\text {macl }}$ | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Hold Time, |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
| Memory Address After CLOCK, | tclma | 10 | - | 25 | 40 | - | - | - |  |
| Minimum CLOCK Pulse Width | $\mathrm{t}_{\text {clcl }}$ | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  |  | 10 | - | 25 | 40 | - | - | - |  |
| Propagation Delay Times: |  |  |  |  |  |  |  |  |  |
| Chip Enable to |  | 5 | - | 150 | 225 | - | 150 | 225 |  |
| Chip Select, | $\mathrm{t}_{\text {cecs }}$ | 10 | - | 75 | 125 | - | - | - |  |
| MRD or MRW to |  | 5 | - | 125 | 200 | - | 125 | 200 |  |
| Chip Select, | $t_{\text {mcs }}$ | 10 | - | 65 | 125 | - | - | - |  |
| CLOCK to |  | 5 | - | 175 | 275 | - | 175 | 275 |  |
| Chip Select, | $\mathrm{t}_{\text {clcs }}$ | 10 | - | 90 | 150 | - | - | - |  |
| CLOCK to Address, |  | 5 | - | 125 | 200 | - | 125 | 200 |  |
|  | $\mathrm{t}_{\text {cLA }}$ | 10 | - | 65 | 125 | - | - | - |  |
| Memory Address to |  | 5 | - | 150 | 225 | - | 150 | 225 |  |
| Chip Select, | $t_{\text {MACS }}$ | 10 | - | 75 | 125 | - | - | - |  |
| Memory Address to |  | 5 | - | 80 | 125 | - | 80 | 125 |  |
| Address, | $\mathrm{t}_{\text {mat }}$ | 10 | - | 40 | 60 | - | - | - |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$.
$\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.

(b) MRD + MRW TO CHIP SELECT PROP. DELAY


Fig. 8 - CDP1866 timing waveforms.

RCA CMOS LSI Products

## CDP1866, CDP1866C, CDP1867, CDP1867C, CDP1868, CDP1868C

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, t_{r}, t_{t}=20 \mathrm{~ns}$,
$V_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, C_{\mathrm{L}}=100 \mathrm{pF}$. See Fig. 9

| CHARACTERISTIC |  | $V_{D D}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1867 |  |  | CDP1867C |  |  |  |
|  |  |  | Min. | Typ.• | Max. $\Delta$ | Min. | Typ. ${ }^{\circ}$ | Max. $\Delta$ |  |
| Minimum Setup Time, Memory Address to CLOCK, | $t_{\text {MACL }}$ | $\begin{array}{r} 5 \\ 10 \end{array}$ | - | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | $\begin{aligned} & 75 \\ & 40 \end{aligned}$ | - | 50 | 75 | ns |
| Minimum Hold Time, |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
| Memory Address After CLOCK, | tclma | 10 | - | 25 | 40 | - | - | - |  |
| Minimum CLOCK Pulse Width |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  | $\mathrm{t}_{\text {ctcl }}$ | 10 | - | 25 | 40 | - | - | - |  |
| $\begin{aligned} & \text { Propagation Delay Times: } \\ & \text { Chip Enable to } \\ & \text { Chip Select, } \end{aligned}$ |  |  |  |  |  |  |  |  |  |
|  |  | 5 | - | 100 | 150 | - | 100 | 150 |  |
|  | $t_{\text {cecs }}$ | 10 | - | 50 | 75 | - | - | - |  |
| MRD or MRW to |  | 5 | - | 80 | 125 | - | 80 | 125 |  |
| Chip Select, | $t_{\text {mcs }}$ | 10 | - | 40 | 60 | - | - | - |  |
| CLOCK to Address, |  | 5 | - | 125 | 200 | - | 125 | 200 |  |
|  | $\mathrm{t}_{\text {cla }}$ | 10 | - | 65 | 100 | - | - | - |  |
| Memory Address to |  | 5 | - | 75 | 125 | - | 75 | 125 |  |
| Address, | $\mathrm{t}_{\text {MAA }}$ | 10 | - | 40 | 60 | - | - | - |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 9-CDP1867 timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, t_{r}, t_{t}=20 \mathrm{~ns}$,
$V_{I H}=0.7 V_{D D}, V_{I L}=0.3 V_{D D}, C_{L}=100 \mathrm{pF}$. See Fig. 10

| CHARACTERISTIC |  | $\mathrm{V}_{\mathrm{DD}}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1868 |  |  | CDP1868C |  |  |  |
|  |  |  | Min. | Typ.• | Max. $\Delta$ | Min. | Typ.• | Max. $\Delta$ |  |
| Minimum Setup Times: |  |  |  |  |  |  |  |  | ns |
| Chip Enable to |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
| CLOCK, | $\mathrm{t}_{\text {cecl }}$ | 10 | - | 25 | 40 | - | - | - |  |
| Memory Address |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
| to CLOCK, | $\mathrm{t}_{\text {MACL }}$ | 10 | - | 25 | 40 | - | - | - |  |
| Minimum Hold Times: |  |  |  |  |  |  |  |  |  |
| Chip Enable After |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
| CLOCK, | tclce | 10 | - | 25 | 40 | - | - | - |  |
| Memory Address After |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
| CLOCK, | $t_{\text {clma }}$ | 10 | - | 25 | 40 | - | - | - |  |
| Minimum CLOCK Pulse Width, |  | 5 | - | 50 | 75 | - | 50 | 75 |  |
|  | tclcl | 10 | - | 25 | 40 | - | - | - |  |
| Propagation Delay Times: |  |  |  |  |  |  |  |  |  |
| CLOCK to |  | 5 | - | 175 | 275 | - | 175 | 275 |  |
| Chip Select, | tclcs | 10 | - | 90 | 150 | - | - | - |  |
| Chip Enable to |  | 5 | - | 150 | 225 | - | 150 | 225 |  |
| Chip Select, | $t_{\text {cecs }}$ | 10 | - | 75 | 125 | - | - | - |  |
| Chip Enable 3 to |  | 5 | - | 150 | 225 | - | 150 | 225 |  |
| Chip Select, | $t_{\text {c3cs }}$ | 10 | - | 75 | 125 | - | - | - |  |
| MRD or MRW to |  | 5 | - | 125 | 200 | - | 125 | 200 |  |
| Chip Select, | $t_{\text {mCs }}$ | 10 | - | 65 | 100 | - | - | - |  |
| CLOCK to Address, |  | 5 | - | 125 | 200 | - | 125 | 200 |  |
|  | $t_{\text {cla }}$ | 10 | - | 65 | 100 | - | - | - |  |
| Memory Address to |  | 5 | - | 125 | 200 | - | 125 | 200 |  |
| Chip Select, | $t_{\text {MACS }}$ | 10 | - | 65 | 100 | - | - | - |  |
| Memory Address to |  | 5 | - | 80 | 120 | - | 80 | 120 |  |
| Address, | $t_{\text {maA }}$ | 10 | - | 40 | 60 | - | - | - |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal.
$\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 10-CDP1868 timing waveforms.


92См-33347
Dimensions and pad layout for CDP1866CH.


Dimensions and pad layout for CDP1867CH.


Dimensions and pad layout for CDP1868CH.

Dimensions in parenthesis are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3} \mathrm{inch}$ ).

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

# COS/MOS Video Interface System 

## Features:

- CMOS technology ( $C^{2}$ L)
- Directly interfaces with CDP1800 series microprocessors
- DOT frequency $=5.67 \mathrm{MHz}$ (PAL = 5.626 MHz). Produces maximum feasible resolution for RF (antenna) input
- CPU clock independent ( $1 / 22$ DOT rate provided)
- CPU not involved in screen refresh

The RCA-CDP1869 and CDP1870 video interface system is designed for use in CDP1800-Series Microprocessor systems. It consists of the CDP1869C address and sound generator and the CDP1870C color video generator. These two LSI COS/MOS circuits interface directly with the CDP1802 or CDP1804 to simplify control and minimize external components. (See Fig. 1.)
The VIS offers a variety of formats for the display and modification of data under software control, with either NTSC or PAL compatible output signals. The display device can be a video monitor or a standard TV receiver with an RF modulator. Composite sync, luminance, and chrominance are combined externally to form a single system-output. (With the RGB Bond-Out option (CDP1876), Red, Green, and Blue outputs are provided to drive the CRT color amplifiers directly.) External sync inputs are also provided to allow picture overlays in existing TV chassis.
A sound output provides white noise and eight octaves of programmable tones. The output amplitude is variable in 16 steps from 0 V to 0.78 VDD . This output is particularly useful in video game applications.
The CPU is clock independent of the VIS and is not involved in screen refresh, although a CPU clock output ( $1 / 2$ DOT rate) is provided. At this clock rate 787 instructions ( 1080 for PAL) can be executed during non-display time. PREDISPLAY provides synchronization between the CPU

- Produces extremely low chip-count systems for games and/or "intelligent" terminals
- Graphics and motion through character selection or bit map in character memory
- Up to 256 different characters
- Character memory may be any combination of ROM or RAM, allowing modification of characters and graphics
- Programmable for 24 rows $\times 40$ charlrow or 12 rows $\times 20$ charlrow
- $6 \times 8$ or $6 \times 16$ char. matrix $(6 \times 9$ for PAL)
- Character generation approach minimizes memory
- PAL and NTSC compatible
- Page memory is accessed as extension of CPU memory during.nondisplay time


Features: (cont'd)

- Composite sync, composite luminance, and composite chromimance outputs
- Programmable background color
- Programmable color format control allowing several modes for high resolution color
- Hardware scroll capability
- Audio generator (576 selectable tones covering 8 octaves) and white noise generator.
and the VIS. The system configurations for the CDP1869/CDP1870 VIS are almost unlimited due to:


## PAGE MEMORY

- 20 Characters $\times 12$ LinesRequires 240 Bytes of RAM
- 40 Characters x 24 LinesRequires 960 Bytes of RAM


## Character Memory-Can be RAM or ROM

- 32 Different (or any Combination
of) Characters-Requires 256 Bytes (NTSC)
- 64 Different Characters-Requires 512 Bytes (NTSC)
- 128 Different Characters-Requires 1024 Bytes (NTSC)
- 256 Different Characters-Requires 2048 Bytes (NTSC)

Character memory requirements for PAL are the same as NTSC in most alphanumeric applications, but are $12.5 \%$ higher for graphics applications due to the larger character matrix $(6 \times 9)$ used for PAL.

The CDP1869 and CDP1869C are functionally identical. They differ in that the CDP1869 has an operating voltage range of 4 to 10.5 volts and the CDP1869C has an operating voltage range of 4 to 6.5 volts. The CDP1870 differs from the

- Both tones and white noise can be enveloped from 0 to 0.78 VDD in 16 steps
- External horizontal and vertical sync inputs. allow for integration into existing chassis for character-onpicture overlays
- Teletext compatible format
- RGB bond-out option available (CDP1876)


#### Abstract

CDP1870C in the same manner. All are supplied in 40 -lead hermetic dual-in-line ceramic packages ( $D$ suffix) and in 40-lead dual-in-line plastic packages ( $E$ suffix).


## Color

Color information may be stored in the two extra bits in each character byte (characters are only six dots wide), providing a choice of one of four colors for each character. With 128 different characters, only seven bits are required in the page memory and the eighth bit expands color to eight colors.

## Graphics and Motion

Graphics and motion may be accomplished with two basic techniques. The first is by character selection. In this approach the desired graphics and motion symbols are stored in ROM or RAM. In a system where the character memory is all ROM, all the possible required positions within a character space are stored in the ROM. Graphics and motion are accomplished by selecting the appropriate one for each screen position. If the character memory is RAM then not all combinations need be stored in the character memory since they can be modified as required during operation.

The second technique is used for more sophisticated motion. In this technique a block of characters in the RAM character memory is treated as a continuous sur-

```
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
    (Voltage referenced to V
        CDP1869, CDP1870, CDP1876 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 0.5 to +11 V
```



```
INPUT VOLTAGE RANGE, ALL INPUTS . ..................................... - 0.5 to VDD + + 0.5 V
DC INPUT CURRENT, ANY ONE INPUT .................................................. . . 10 mA
POWER DISSIPATION PER PACKAGE (PD):
```



```
    ForTA = +60 to +850
    ForTA}=-55\mathrm{ to + 1000
    For TA = +100 to 1250
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    ForTA = FULL PACKAGE-TEMPERATURE RANGE(AII Package Types) . . . . . . . . . . . . . 100 mW
OPERATING-TEMPERATURE RANGE (TA):
    PACKAGETYPE D........................................................... . . . . . . . . . . . + 12500
    PACKAGE TYPE E. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 40 to + +850
STORAGE TEMPERATURE RANGE (Tstg) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . - 65 to + 150`0
LEAD TEMPERATURE (DURING SOLDERING):
    At distance 1/16 m 1/32 inch (1.59 }\pm0.79\textrm{mm})\mathrm{ from case for 10 s max....................265*'C
```


## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

face. These characters are placed in adjacent locations on the screen to provide a background. The object is moved through this background using a bit map approach. As the object approaches the "edge" of the characters as selected on the screen, the background is moved. For example, if the object approaches the
edge of the last background character on the left, then the background characters on the right are moved to the left side via the page memory. Thus as the object moves through these background characters (as a continuous surface) it moves across the screen.

RECOMMENDED CONDITIONS at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ Unless Otherwise Specified
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | VDD <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1869 CDP1870 |  | CDP1869C CDP1870C |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| Supply-Voltage Range (At $\mathrm{T}_{\mathrm{A}}=$ Full PackageTemperature Range) | - | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | - | VSS | VDD | VSS | VDD | V |
| Input Signal Rise or Fall Time, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | 5 | - | 5 | $\mu \mathrm{S}$ |
| Clock Input Frequency, ficl. | 5,10 |  | 5909(8. | 67236- | PAL) | MHz |

STATIC CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, Except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{VO}_{0} \\ & (\mathrm{~V}) \end{aligned}$ | $\begin{aligned} & V_{I N} \\ & (V) \end{aligned}$ | VDD <br> (V) | $\begin{aligned} & \text { CDP1869 } \\ & \text { CDP1870 } \end{aligned}$ |  |  | $\begin{aligned} & \hline \text { CDP1869C } \\ & \text { CDP1870C } \end{aligned}$ |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IL | - | 0,5 | 5 | - | 100 | 500 | - | 100 | 500 | $\mu \mathrm{A}$ |
|  | - | 0,10 | 10 | - | 200 | 1000 | - | - | - |  |
| Output Low Drive (Sink) Current, IOL | 0.4 | 0,5 | 5 | 2 | 2.4 | - | 2 | 2.4 | - | mA |
| (Except XTAL) | 0.5 | 0,10 | 10 | 4 | 4.8 | - | - | - | - |  |
| $\overline{\text { XTAL Output, } \mathrm{I}} \mathrm{OL}$ | 0.4 | 5 | 5 | 75 | 150 | - | 75 | 150 | - | $\mu \mathrm{A}$ |
|  | 0.5 | 10 | 10 | 150 | 300 | - | - | - | - |  |
| Output High Drive (Source) Current, IOH (Except XTAL) | 4.6 | 0,5 | 5 | -1.6 | -1.8 | - | -1.6 | -1.8 | - | mA |
|  | 9.5 | 0,10 | 10 | -3.2 | $-3.6$ | - | - | - | - |  |
| XTAL Output, IOH | 4.6 | 0 | 5 | -38 | -75 | - | -38 | -75 | - | $\mu \mathrm{A}$ |
|  | 9.5 | 0 | 10 | -75 | -150 | - | - | - | - |  |
| Output Voltage Low-Level, VOL | - | 0,5 | 5 | - | 0 | 0.05 | - | 0 | 0.05 | V |
|  | - | 0,10 | 10 | - | 0 | 0.05 | - | - | - |  |
| Output Voltage High Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 5 | 4.95 | 5 | - | 4.95 | 5 | - |  |
|  | - | 0,10 | 10 | 9.95 | 10 | - | - | - | - |  |
| Input Low Voltage,$V_{\mathrm{IL}}$ | 0.5, 4.5 | - | 5 | - | - | 1.5 | - | - | 1.5 | V |
|  | 1,9 | - | 10 | - | - | 3 | - | - | - |  |
| Input High Voltage, | 0.5, 4.5 | - | 5 | 3.5 | - | - | 3.5 | - | - |  |
| $\mathrm{V}_{1 \mathrm{H}}$ | 1,9 | - | 10 | 7 | - | - | - | - | - |  |
| Input Leakage Current, IIN | Any | 0,5 | 5 | - | $\pm 0.1$ | $\pm 1$ | - | $\pm 0.1$ | $\pm 1$ | $\mu \mathrm{A}$ |
|  | Input | 0,10 | 10 | - | $\pm 0.1$ | $\pm 1$ | - | - | - |  |
| 3-State Output Leakage Current, IOUT | 0,5 | 0,5 | 5 | - | $\pm 0.2$ | $\pm 2$ | - | $\pm 0.2$ | $\pm 2$ | $\mu \mathrm{A}$ |
|  | 0,10 | 0,10 | 10 | - | $\pm 0.2$ | $\pm 0.2$ | - | - | - |  |

[^28]
## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

## Bit Map Operation

The VIS may be used to dlsplay data in a bit map format, offering a high resolution display (up to 46,080 pixels) with up to 7,680 color blocks (8 colors). In this mode, the character memory addresses and the page memory addresses are used to address the bit map memory. X-Y coordinates are located by Implementing the appropriate software.
RGB Bond-Out Option (CDP1878) - The CDP1870 and CDP1870C may be ordered with an alternate pin-out to provide direct drive to the internal TV chassis red, blue, and green amplifiers. For the CDP1876, the LUM, PAL CHROM, and NTSC CHROM outputs become the RED, BLUE, and GREEN outputs, respectively.

In the RGB mode of operation, the RF and IF color demodulator circuits of the TV chassis are bypassed and the composite sync, video, and color information are supplied directly to the appropriate chassis sections. Since no color subcarrier is used, the CHROM crystal is not needed, although the XTAL CHROM Input must be terminated (Fig. 1B). The CDP1876, RGB Bond-Out option, offers higher color resolution and simpler interfacing than the CDP1870, CDP1870C composite interface systems when used with direct internal TV chassis systems.

## OPERATION

CDP1869—Address and Sound Generator This circuit formats and controls sound, page-memory addressing, and charactermemory addressing. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1870 timing signals. Control and multiplexing is determined by inter-
nal reglsters, which are loaded by four CPU VO Instructions. Data to the command registers are loaded from the 8 multiplexed address inputs (MAO/8MA7/15). The high-order byte (MA8-MA15) Is latched by the high to-low transition of TPA, to provide up to 16 internal data blts. The I/O instruction data are latched by the high-to-low transitlon of TPB (Fig. 2).
OUT 4 Instruction - This Instruction uses 15 data blts(MAO-MA14) to control the tone output function. (Bit 15 is unused. but must be latched as a low). Bits MAOMA3 control the tone output amplitude using an on-chip binary R/2R ladder network to produce a varying output amplitude in 16 steps. Bits MA4-MA6 control the tone output frequency range. Elight octaves are avallable (TABLE 1). Within each range the input frequency is divided by the $\mathbf{N}+1$ value on blts MA8MA14, producing up to 128 different frequencies. The divided output is a squarewave signal gated on or off by bit MA7. A high on MA7 turns the tone output off. If both the tone and white nolse are turned off, the sound output impedance is equal to $2.5 R$.
OUT 5 Instruction-This instruction uses 13 data blts. (Blts MA1, MA2, and MA4 are unused and need not be programmed). The higher-order byte (MA8-MA15) is us9d to control the white nolse output function. Bits MA8-MA11 control the white nolse output amplitude using an on-chip binary R/2R ladder network to provide a varying output amplitude in 16 steps. Blts MA12MA14 control the white nolse output frequency range. Elght ranges are avallable (TABLE 2). The white nolse output is gated on or off by bit MA15. The result is


Fig. 1A-System diagram using CDP1869 and CDP1870 (Composite Outputs). See Fig. 1 B using CDP1876 (RGB Bond-Out Option Outputs).

## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

an explosion-type sound effect useful in TV game systems. A high on MA15 turns the white nolse output off. If both the tone and white noise are on, a combined amplitude and frequency output results.
The lower-order byte (MAO-MA7) provides screen format control. The CMEM ACCESS MODE Bit (MAO) is used in conjunction with the OUT 6 instruction to control the character memory READ/WRITE functions. A high on MAO enables the character access mode.
The $\overline{9-L I N E}$ blt (MA3) is used to select either 8 -line or 9 -line character matrix operation. A low on MA3 selects 9 -line operation, which is normally used with PAL compatible signal timing (TABLE 7). The 16-LINE HI-RES bit (MA5) is used to define the vertical resolution of each character by selective control of the CMA3/PMA10 output. A low on MA5 defines each character as a $6 \times 8$ dot matrix and PMA10 is available to extend the page memory addressing. A high on MA5 defines each character as a $6 \times 16$ dot matrix by using CMA3 to extend the character memory line addressing. Each of the 16 character matrix lines may contain different data. The 16-LINE HI-RES bit (MA5) must be low if the DOUBLE-PAGE bit (MA6) is high. (During PAL operation, where each character is normally a $6 \times 9$ dot matrix, the 16 -LINE HI-RES mode is not available and MA5 should be programmed low).


Fig. 1B-System diagram (same as that shown in Fig. 1A) using CDP1876 (RGB BondOut Option).

The DOUBLE-PAGE bit (MA6) is used to select the function of the CMA3/PMA10 output. A low on MA6 selects the singlepage mode, in which the maximum page memory size is limited to 960 bytes. The VIS will normally do a roll screen operation when the end of the display page is reached. In the single-page mode, the CMA3/PMA10 output is available as CMA3 to expand the character-memory if the 16 -line HI-RES bit is high. A high on MA6 selects the double-page mode. In this mode, the CMA3/PMA10 output functions as PMA10 to expand the pagememory addressing to 1920 bytes. At the end of the first page a scroll automatically occurs. The next row entered is displayed at the bottom of the screen, with the previous page shifted up one row. The old top row is no longer displayed, but is still in memory.
In PAL systems, the double-page function is normally useful only for alphanumeric applications, since the CMA3 bit is not available for adciressing the charactermemory.
The FRES VERT bit (MA7) controls the full screen vertical resolution of the display. A Iow on MA7 sets the maximum resolution to 12 rows of characters. A high on MA7 sets the maximum resolution of 24 rows of characters.
All valid display format combinations are shown in TABLE 8, along with the page and character-memory requirements. Fig. 7 shows the relative character matrix sizes.
OUT 6 Instruction-This instruction uses 11 data bits (MA0-MA10) to load the pagememory address-register bits (PMAOPMA10). If the CMEM ACCESS MODE is set (high), the page-memory address data are latched to provide character selection during a character-memory READ/WRITE operation. If the DOUBLE-PAGE bit is not set (low), PMA10 is not used and does not have to be programmed.
If the CMEM ACESS MODE is not set (Iow), the 8 multiplexed inputs (MAO/8MA7/15) are multiplexed to the pagememory address outputs (PMAO-PMA10) and the page-memory functions as an extension of the CPU memory. When the page-memory is selected (F800-FFFF), the PMWR output and the PMSEL output are enabled. The PMWR output is connected to the WRITE input of the page-memory. When using memories with a common READ/WRITE input (RCA MWS5114), the PMSEL output is connected to the select input of the data-bus buffer/separator (Fig. 1).
When the character-memory is selected (F400-F7FF), the 8 multiplexed inputs (MA0/8-MA7/15) are multiplexed to the

## OUT 6 Instruction (cont'd)

character-memory address outputs (CMAO-CMA3), and the CMWR and CMSEL outputs are enabled. The CMWR output is connected to the WRITE input of the character-memory. The CMSEL output is connected to the CMSEL input of the CDP1870C to provide data bus multiplexing. If the DOUBLE-PAGE bit is set (high), CMA3 is not used and bit MA3 does not have to be programmed.
Out 7 Instruction - This instruction uses 9 data bits (MA2-MA10) to load the home address register bits (HMA2-HMA10). The home address determines which row of characters, from the page-memory, is displayed starting at the top left-hand corner of the screen. In the FULL RES HORZ MODE (CDP1870), the home address must be an even multiple of 40 . In the HALF RES HORZ MODE (CDP1870), the home address must be an even multiple of 20. Therefore, the HMAO and HMA1 bits are not used and do not have to be programmed.
After the last row of characters has been displayed, the home address is reloaded into the page-memory address counter to begin the next display frame. When final page memory address count (maximum page-memory size in TABLE 8) is reached prior to the end of the display, zero is loaded into the address counter. Changing the home address can be used to scroll through the page-memory. In the double-page mode, row zero will scroll on to the screen after the final row, as described above.

## CDP1870-Color Video Generator

This circuit formats and controls the TV sync, video, and color information. It also provides synchronization timing to the CDP1869 and the CPU. The charactermemory data $1 / \mathrm{O}$ lines are multiplexed through the CDP1870 to the CPU 8 -bit bidirectional data bus. This is accomplished by software instructions, data from the CPU, and hardware interaction with the CDP1869 timing signals. Control and multiplexing is determined by a single internal command register, which is loaded by a CPU I/O instruction. Data to the command register are loaded from the 8 -bit bidirectional data bus, which is latched by the high-to-low transition of TPB when the $\overline{M R D}$ and the $\overline{N=3}$ inputs are at a logic 0 (Fig. 3).
OUT 3 Instruction-This instruction uses 8 data bits to control the internal format and timing functions. The BKG GREEN, BKG BLUE, BKG RED bits (BUSO-BUS2) provide a binary selection of eight screen background colors, as shown in TABLE 5. The CFC bit (BUS 3) selects the color format control function (TABLE 4). When the CFC bit is low, the background luminance
and chrominance are selected by the BKG GREEN, BKG BLUE, and BKG RED control bits. The dot chrominance and luminance are selected by the CCBO, CCBI, and PCB inputs. Operation is the same when the CFC blt is high, except that the dot chrominance is now selected by the BKG GREEN, BKG BLUE, and BKG RED control bits to provide a tone-on-tone color display. The DISP OFF bit (BUS 4) is used to turn the screen display off. When the DISP.OFF blt is high, the PAL CHROM, NTSC CHROM, and LUM outputs are held at the background color and the ADDSTB, PREDISPLAY, and DISPLAY outputs are held at a high level. However, the COMP: SYNC, HSYNC, and CPUCLK outputs continue to supply synchronization timing. This display-off condition allows the CPU to access the VIS, page memory, and character memory asynchronously. Any change in this bit is only recognized at the end of the frame. The COLB0 and COLB1 bits (BUS 5, BUS 6) provide a binary selection of 3 character-color control modes, as shown in TABLE 3. These 3 modes control which color bit inputs (CCB0, CCB1, PCB) select a particular character color (TABLE 5). The FRES HORZ bit (BUS 7) controls the full screen horizontal resolution of the display. A low of BUS 7 sets the maximum resolution to 20 characters per row. A high on BUS 7 sets the maximum resolution to 40 characters per row. All valid display format combinations are shown in TABLE 8.
The CDP1870 uses two separate input frequencies. On-chip oscillators are provided, requiring only external crystal circuits. One oscillator circuit provides the dot clock frequency, from which SYNC and $\overline{\text { ADDSTB }}$ timing is derived. The DOT frequency, divided by two, provides a CPU CLK output. The other oscillator circult provides the color reference and chrominance frequencies. The NTSC CHROM, PALCHROM, and LUM outputs include on-chip summing resistors to reduce the external components reguired. The outputs are connected to the COMPSYNC output to provide a single video signal, which may be used to drive a video monitor directly or a standard TV recelver through an RF modulator circult.
With the RGB Bond-Out option, CDP1876, the color crystal is not used and the LUM, NTSC CHROM, and PAL CHROM become the RED, BLUE, and GREEN outputs, respectively.)
The EVS and EHS Inputs may be used to sync the VIS from an existing TV chassis to provide picture overlay and teletext operations. The PALNTSC input is used to select either European or U.S. Operation (TABLE 6 and 7).
The VIS does not provide for an external system reset. All command and format instructions must be executed before proper operation in initiated.


Fig. 2-CDP1869 and CDP1869C block diagram.


Fig. 3-CDP1870, CDP1870C, CDP1876, and CDP1876C block diagram.

## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

## FUNCTIONAL DESCRIPTION OF CDP1869 TERMINALS

## TPA (Input):

An active high pulse from the CPU that occurs once in each machine cycle. The trailing edge of TPA is used to latch the higher-order byte of the 16 -bit memory address. TPA is also one of the frequency generator input clocks.

## TPB (Input):

An active high pulse from the CPU that occurs once in each machine cycle, following TPA. It is used to latch the various internal command registers. TPB is also one of the frequency generator input clocks.

## $\overline{\text { MRD }}$ (Input):

An active low pulse from the CPU, indicating a memory read cycle. It is used to provide various latch and control functions.

## MWR (Input):

An active low pulse from the CPU, appearing in a memory write cycle after the address lines have stablized. It is used to gate various latch and control functions.
MA0/8-MA7/15 (Inputs):
The 8 memory address lines. The higherorder byte of a 16 -bit CDP1802 or CDP1804 memory address appears on the memory address lines MAO-MA7 first, and is latched by the high-to-low transition of TPA. These 8 -lines serve a dual purpose. They can be used to provide direct address information to the page or character memories or they can be used to provide data to the command registers.

## N0 to N2 (Inputs):

These lines are used to issue command codes during an I/O instruction from the CPU. Their state is the same as the corresponding bits in the CPU $\mathbf{N}$ register. The three N bits are internally decoded with MRD to provide various latch and control functions.

## HSYNC (Input):

Active low horizontal sync signal from the CDP1870. This signal provides synchronization between the CDP1869 and the CDP1870 timing signals.

## $\overline{\text { DISPLAY (Input): }}$

Active low signal from the CDP1870 that indicates that a screen refresh is in progress. This signal provides synchronization between the CDP1869 and the CDP1870 timing signals.

## ADDSTB (Input):

Active low pulses from a CDP1870 that provide page and character-memory address clock timing. $\overline{A D D S T B}=D O T$ clock $\div 6$ ( 40 character display). ADDSTB = DOT clock $\div 12$ ( 20 character display). Only 40 or 20 pulses are generated per horizontal line, and no pulses occur during non-display time.

## SOUND (Output):

This output provides two types of frequency signals that can be selected either individually or in combination. The first type provides single frequency tones in 8 selectable ranges, with 128 different tones in each range (TABLE 1). The second type provides a white-noise output in 8 selectable ranges, with the white noise consisting of all 128 tones of each range (TABLE 2). Both tone and whitenoise outputs are programmable from 0 volts to 0.78 VDD in 16 steps.

## Vss:

Ground
$\overline{\mathrm{N}=3}$ (Output):
Active low output from the internally decoded N bits that is normally connected to the CDP1870. It is used to select the CDP1870 command register.

## CMAO-CMA2-CHARACTER-MEMORY ADDRESS (Outputs):

The character memory address outputs. These three outputs function as character-line selects. During a screen refresh the address data are provided by an internal counter, which is controlled by HSYNC, to provide character information in one of eight formats (Fig. 7). During non-refresh periods the address data are provided by the MAO-MA2 inputs as an extension of the CPU memory.

## CMA3/PMA10 (Output):

This output signal serves a dual purpose. In the 16-LINE HI-RES character mode (command bit $5=1$ ) this output represents CMA3 and its function is identical to the CMAO-CMA2 outputs. In the 9-LINE mode (command bit $3=0$ ), this signal represents CMA3 in both the low-and high-resolution modes (command bit $5=0$ or 1 ), and is used to select the ninth line of the character matrix. In the doublepage mode (command bit $6=1$ ) this output represents PMA10 and its function is identical to the PMAO-PMA9 outputs.

## PMAO-PMA9—PAGE-MEMORY

## ADDRESS (Outputs):

These ten page-memory address outputs access the page-memory data (PMDO-6), 7 bits of which are used to address the character memory. The spare bit (PCB) may be used to expand the color information. During a screen refresh the address data are provided by an internal counter, which is controlled by ADDSTB to provide page-memory information in one of four formats (TABLE 8). During non-refresh periods the address data are provided by the MA0/8-MA9/15 inputs as an extension of the CPU memory.

[^29]
## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

character memory. This output provides a delayed MWR pulse during non-display periods, when the character memory is selected by the MA10-MA15 inputs (F400-F7FF).

## CMSEL- CHARACTER-MEMORY

## SELECT (Output):

CMSEL is an active high output signal that is connected to the CDP1870 CMSEL input. This output provides a delayed positive pulse during non-display periods, when the character memory is selected by the MA10-MA15 inputs (F400-F7FF) and MRD or MWR is low.

## PMWR-PAGE-MEMORY

## WRITE (Output):

PMWR is an active low output signal that is connected to the WRITE input of the page memory. This output provides a delayed MWR pulse during non-display periods, when the page memory is selected by the MA11-MA15 inputs (F800-FFFF).

## PMSEL-PAGE-MEMORY

## SELECT (Output):

PMSEL is an active high output signal that is connected to an external bus separator. This output provides a delayed positive chip-enable pulse during nondisplay periods, when the page memory is selected by the MA11-MA15 inputs (F800-FFFF) and MRD or MWR is low.

## VDD

Positive supply voltage.

## FUNCTIONAL DESCRIPTION OF CDP1870 TERMINALS

## PREDISPLAY (Output):

An output signal that goes low one horizontal line before the start of the display field. This output may be connected to the CPU to provide advance warning of a refresh operation.

## DISPLAY (Output):

An output signal that is low during the display field. This signal is connected to the CDP1869 to provide synchronization timing during a screen refresh.

## PCB-PAGE-MEMORY

## COLOR BIT (Input):

The page-memory color bit expands the character color information to 3 bits ( 8 colors). (Table 3)

## CCBO, CCB1-CHARACTER-MEMORY

 COLOR BITS (IIO):The character memory color bit inputs provide character color data. These two inputs select one of four colors (Table 3) during screen refresh periods. When the CMSEL input is high during non-display periods, CCB0 and CCB1 are multiplexed to the CPU data bus (BUS 6, BUS 7) to provide character memory READ/WRITE data.

CDBO-CDB5-CHARACTER-MEMORY
DATA BITS (IIO):
The character-memory data blt inputs provide character data during screen refresh periods. When the CMSEL Input is high during non-display periods, CDBO-CDB5 are multiplexed to the CPU data bus (BUS 0 -BUS 5) to provide character memoryREAD/WRITE data.

## BUS O-BUS 7 (I/O):

The 8 -bit bidirectional data bus that is normally connected directly to the CPU. During non-display periods, these $1 / O$ lines serve a dual function. If the CMSEL input is high, BUS O-BUS 7 provide char-acter-memory READ/WRITE data. If the $N=3$ input (OUT 3 instruction) is low, BUS 0 -BUS 7 provide input data to the CDP1870 command register. These data are latched on the high-to-low transition of TPB when MRD is low.

## $V_{S S}$ :

Ground.
$\overline{\mathrm{N}=3}$ (Input):
An input signal from the CDP1869 that is low during an OUT 3 instruction from the CPU. This input is used to select the CDP1870 command register.
EVS, $\overline{E H S}$-EXTERNAL VERTICAL SIGNAL, EXTERNAL HORIZONTAL SIGNAL (Inputs):
The active low external vertical and horizontal sync signals synchronize the VIS to an external system. When not used, these inputs must be connected high.
XTAL (Input), XTAL (Output)-CHROM COLOR CHROMINANCE CRYSTAL
The color chrominance crystal inputs are normally connected to a $7.15909-\mathrm{MHz}$ crystal (NTSC) or an $8.867236-\mathrm{MHz}$ crystal (PAL) to provide a burst and color data input clock. The XTAL input may be connected to an external generator. (With the RGB Bond-Out option, CDP1876, the chrominance crystal is not required although the XTAL input must be terminated.)

## NTSC CHROM (Output):

The United States Standard Color Video Signal (NTSC). This output provides a composite signal containing chrominance information and 11 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876, this output provides the GREEN drive.)

PAL CHROM (Output):
The European standard color video signal (PAL). This output provides a composite signal containing chrominance information and 14 cycles of the color reference signal. (With the RGB Bond-Out option, CDP1876, this output provides the BLUE drive.)

## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

LUM—LUMINANCE (Output):
The luminance output signal provides video dot brightness information. (With the RGB Bond-Out option, CDP1876, this output provides the RED drive.)

## COMPSYNC (Output):

The composite TV synchronization signal provides negative pulses at the line (horizontal) and frame (vertical) rates.

## HSYNC (Output):

The horizontal synchronization signal provides an active low pulse at the TV line rate. It is connected to the CDP1869 to control timing synchronization.

## BURST (Output):

This output provides a positive pulse following the horizontal sync pulse. It indicates when the color reference signal is being output, however it is not required for normal operation.

## CMSEL-CHARACTER-MEMORY

SELECT (Input):
The character-memory select input, from the CDP1869, indicates a charactermemory READ/WRITE operation. When CMSEL is high, the 8 -bit bidirectional data bus from the CPU is multiplexed to the CCBO, CCB1, and CDB0-CDB5 I/O lines to provide character-memory data. This input is active only during nondisplay periods.

## TPB (Input):

An active high pulse from the CPU that occurs once in each machine cycle, following the TPA pulse. This input pulse is used to latch the CDP1870 command register data on the high-to-low transition, when the $\overline{\mathrm{N}=3}$ and MRD inputs are low.

TABLE 1 TONE RANGE SELECT

| TONE FREQ SEL2 | TONE FREQ SEL1 | TONE FREQ SELO | INPUT FREQUENCY (kHz) | $\begin{aligned} & \text { CPU } \\ & \text { CLK } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 5.5371093 | $\div 512$ |
| 0 | 0 | 1 | 11.074218 | $\div 256$ |
| 0 | 1 | 0 | 22.148437 | $\div 128$ |
| 0 | 1 | 1 | 44.296875 | $\div 64$ |
| 1 | 0 | 0 | 88.593750 | $\div 32$ |
| 1 | 0 | 1 | 177.18750 | $\div 16$ |
| 1 | 1 | 0 | 354.37500 | $\div 8$ |
| 1 | 1 | 1 | 708.75000 | $\div 4$ |

* CPUCLK $=2.835 \mathrm{MHz}$

TABLE 2 WHITE NOISE RANGE SELECT

| WN <br> FREQ <br> SEL2 | WN <br> FREQ <br> SEL1 | WN <br> FREQ <br> SELO | TOP-OF-RANGE <br> FREQUENCY <br> (kHz) | CPU <br> CLK |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0.69213867 | $\div 4096$ |
| 0 | 0 | 1 | 1.3842773 | $\div 2048$ |
| 0 | 1 | 0 | 2.7685546 | $\div 1024$ |
| 0 | 1 | 1 | 5.5371093 | $\div 512$ |
| 1 | 0 | 0 | 11.074218 | $\div 256$ |
| 1 | 0 | 1 | 22.148437 | $\div 128$ |
| 1 | 1 | 0 | 44.296875 | $\div 64$ |
| 1 | 1 | 1 | 88.593750 | $\div 32$ |

${ }^{*}$ CPUCLK $=2.835 \mathrm{MHz}$

## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C

MRD-MEMORY READ (Input):
An active low pulse from the CPU indicating a memory READ cycle. This signal enables the command register clock and selects the direction of data flow in the data bus multiplexer. When this signal is low, a CPU READ operation is in progress.

## ADDSTB-MEMORY ADDRESS

STROBE (Output):
The ADDSTB output signal is connected to the CDP1869 to provide the page and character-memory address counter clock.
XTAL (Input), XTAL (Output)— DOT CRYSTAL:
The dot crystal inputs are normally connected to a $5.67-\mathrm{MHz}$ crystal (NTSC) or a $5.626-\mathrm{MHz}$ crystal (PAL) that is used to provide horizontal, vertical, and control
timing. The XTAL input may be connected to an external generator.

## CPUCLK-CLOCK (Output):

A clock output equal to $1 / 2$ the DOT frequency. It may be connected to the CPU CLOCK input terminal. At this frequency, 2947 instructions per frame are avaliable, with 787 instructions occurring during the non-display period.
PALNTSC (Input):
This input selects either PAL or NTSC operation. When the PALNTSC input is high, the VIS provides PAL compatible output signals. When the PALNTSC input is low, the VIS provides NTSC compatible output signals.
VDD:
Positive supply voltage.

TABLE 3
CHARACTER COLOR CONTROL

| COLB1 | COLB0 | RED | BLUE | GREEN |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | CCB0 | CCB1 | PCB |
| 0 | 1 | CCB0 | PCB | CCB1 |
| 1 | 0 | PCB | CCB0 | CCB1 |
| 1 | 1 | PCB | CCB0 | CCB1 |

TABLE 4
COLOR FORMAT CONTROL

|  | BKG | BKG | DOT | DOT |
| :---: | :---: | :---: | :---: | :---: |
| CFC | CHR | LUM | CHR | LUM |
| 0 | BKG | BKG | CCB0/CCB1 | CCBO/CCB1 |
|  | R,B,G | R,B,G | PCB | PCB |
| 1 | BKG | BKG | BKG | CCB0/CCB1 |
|  | R,B,G | R,B,G, | R,B,G | PCB |

TABLE 5
COLOR SELECT

| CHAR OR BKG <br> COLOR DATA BITS |  |  | OUTPUT | \% OF MAX <br> LUMINANCE |
| :---: | :---: | :---: | :---: | :---: |
| RED | BLUE | GREEN | COLOR | LUMIN |
| 0 | 0 | 0 | BLACK | 0 |
| 0 | 0 | 1 | GREEN | 59 |
| 0 | 1 | 0 | BLUE | 11 |
| 0 | 1 | 1 | CYAN | 70 |
| 1 | 0 | 0 | RED | 30 |
| 1 | 0 | 1 | YELLOW | 89 |
| 1 | 1 | 0 | MAGENTA | 41 |
| 1 | 1 | 1 | WHITE | 100 |

*DOT CLOCK $\div 6$ is ADDSTE FOR FULL HORIZONTAL RESOLUTION DISPLAY
**DOT CLOCK $\div 12$ is ADDSTE FOR HALF HORIZONTAL RESOLUTION DISPLAY

Fig. 4A-ADDSTB timing diagram.


Fig. 4B-Horizontal timing diagram.


Fig. 4C-Vertical timing diagram.

CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C


Fig. 5-Horizontal sync timing (see Table 6).
TABLE 6
HORIZONTAL TIMING STANDARDS

| DIAGRAM | NTSC STANDARD | NTSC VIS 5.67 MHz XTAL | PAL STANDARD | PAL VIS 5.626 MHz XTAL |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | $3.7 \mu \mathrm{~s}$ | NA | 4.8 \% |
| B | $\begin{aligned} & 0.02 \mathrm{H} \text { MIN } \\ & 1.27 \mu \mathrm{~s} \text { MIN } \end{aligned}$ | $2.12 \mu \mathrm{~s}$ | $1.55 \mu \mathrm{~s}$ | $2.12 \mu \mathrm{~s}$ |
| C | $\begin{aligned} & 0.07 \mathrm{H} \cdot 08 \mathrm{H} \\ & 4.45-5.08 \mu \mathrm{~s} \end{aligned}$ | $4.23 \mu \mathrm{~s}$ | $4.7 \mu \mathrm{~s}$ | $4.27 \mu \mathrm{~s}$ |
| D | $0.045 \mathrm{H}-0.55 \mathrm{H}$ <br> 8-11 CYCLES <br> 3.58 MHz | $3.174 \mu \mathrm{~s}$ 11 CYCLES 3.58 MHz | $\begin{aligned} & 11 \text { CYCLES } \\ & \text { 4.433 MHz } \end{aligned}$ | $3.199 \mu \mathrm{~s}$ 14 CYCLES 4.433 MHz |
| E | $\begin{aligned} & 0.02 \mathrm{H} \text { MIN } \\ & 1.27 \mu \mathrm{~s} \mathrm{MIN} \end{aligned}$ | $1.41 \mu \mathrm{~s}$ | $2.07 \mu \mathrm{~s}$ | $1.07 \mu \mathrm{~s}$ |
| F | NA | $6 \mu \mathrm{~S}$ | NA | $4.98 \mu \mathrm{~s}$ |
| G | $\begin{array}{r} 0.006 \mathrm{H} \\ \cdot 0.381 \mu \mathrm{~s} \end{array}$ | $0.352 \mu \mathrm{~s}$ | $0.70 \mu \mathrm{~s}$ | $0.355 \mu \mathrm{~s}$ |
| HORIZONTAL FREQUENCY | $15,734.264 \mathrm{~Hz}$ (COLOR) $15,750 \mathrm{~Hz}$ (B\&W) | $15,750 \mathrm{~Hz}$ | $15,625 \mathrm{~Hz}$ | $15,628 \mathrm{~Hz}$ |

$\mathrm{H}=63.5 \mu \mathrm{~s} \quad \mathrm{NA}=$ NOT APPLICABLE


92CM-31940
Fig. 6-Vertical sync timing (see Table 7).
TABLE 7
VERTICAL TIMING STANDARDS

| DIAGRAM | NTSC STANDARD | NTSC VIS 5.67 MHz XTAL | PAL STANDARD | PAL VIS 5.626 MHz XTAL |
| :---: | :---: | :---: | :---: | :---: |
| A | NA | 26H | NA | 44H |
| B* | 3 H | 4H | 2.5 H | 4H |
| C | 1 H | 1 H | 1H | 1 H |
| D | 2 H | 3 H | 1.5H | 3 H |
| E | 1 H | 1 H | 1 H | 1H |
| F | 2 H | 9 H | 19H | 9 H |
| G | $9 \mathrm{H}-12 \mathrm{H}$ | 26H | NA | 34H |
| $\begin{aligned} & \text { HORIZONTAL } \\ & \text { PERIOD }(\mathrm{H}) \end{aligned}$ | $63.5 \mu \mathrm{~s}$ | $63.5 \mu \mathrm{~s}$ | $64 \mu \mathrm{~s}$ | $64 \mu \mathrm{~S}$ |
| VERTICAL FREQUENCY | 59.94 Hz (COLOR) 60 Hz (B\&W) | 60.115 Hz | 50 Hz | 50.09 Hz |

[^30]CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C
TABLE 8
DISPLAY FORMAT

| COMMAND DATA |  |  |  |  | DISPLAYI |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline \text { CDP1870 } \\ \text { FRES } \\ \text { HORZ } \\ \hline \end{gathered}$ | CDP1869 <br> FRES VERT | CDP1869 DOUBLE PAGE | $\begin{gathered} \hline \text { CDP1869 } \\ \text { 16-LINE } \\ \text { HI-RES } \\ \hline \end{gathered}$ | $\begin{gathered} \text { CDP1869 } \\ \overline{9 \cdot \text { LINE }} \end{gathered}$ | CHAR DISPLAY MATRIX | CHARI ROW | CHAR ROWSI FRAME |
| 0 | 0 | 0 | 0 | 1 | 6x8 | 20 | 12 |
| 0 | 0 | 0 | 1 | 1 | $6 \times 16$ | 20 | 6 |
| 0 | 0 | 1 | 0 | 1 | $6 \times 8$ | 20 | 12 |
| 0 | 1 | 0 | 0 | 1 | 6x8 | 20 | 24 |
| 0 | 1 | 0 | 1 | 1 | $6 \times 16$ | 20 | 12 |
| 0 | 1 | 1 | 0 | 1 | $6 \times 8$ | 20 | 24 |
| 1 | 0 | 0 | 1 | 1 | $6 \times 16$ | 40 | 6 |
| 1 | 0 | 1 | 0 | 1 | 6x8 | 40 | 12 |
| 1 | 1 | 0 | 0 | 1 | 6x8 | 40 | 24 |
| 1 | 1 | 0 | 1 | 1 | $6 \times 16$ | 40 | 24 |
| 1 | 1 | 1 | 0 | 1 | $6 \times 8$ | 40 | 24 |
| 0 | 0 | 0 | 0 | 0 | $6 \times 9$ | 20 | 12 |
| 0 | 1 | 0 | 0 | 0 | 6x9 | 20 | 24 |
| 1 | 1 | 0 | 0 | 0 | 6x9 | 40 | 24 |

NOTE: ALL OTHER COMMAND COMBINATIONS ARE INVALID AND WILL RESULT IN IMPROPER DISPLAY OPERATION.

TABLE 9
CDP1869 COMMAND

| CPU I/O INSTRUCTION | MA15 | MA14 | MA13 | MA12 | MA11 | MA10 | MA9 | MA8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT 4 | $0 *$ | TONE <br> $\begin{array}{r}\div \\ \hline \\ \hline\end{array}$ | $\begin{gathered} \text { TONE } \\ \div \\ 25 \\ \hline \end{gathered}$ | TONE <br> 24 | TONE <br> $2^{3}$ | TONE <br> $2^{2}$ | TONE <br> 21 | TONE <br> $+$ |
| OUT 5 | WN OFF | $\begin{gathered} \hline \text { WN } \\ \text { FREQ } \\ \text { SEL2 } \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { WN } \\ \text { FREQ } \\ \text { SEL1 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { WN } \\ \text { FREQ } \\ \text { SELO } \end{gathered}$ | $\begin{gathered} \text { WN } \\ \text { AMP } \\ 23 \\ \hline \end{gathered}$ | $\begin{gathered} \hline \text { WN } \\ \text { AMP } \\ 2^{2} \\ \hline \end{gathered}$ | WN <br> AMP <br> 21 | $\begin{gathered} \hline \text { WN } \\ \text { AMP } \\ 2^{0} \\ \hline \end{gathered}$ |
| OUT 6 | X | X | X | X | X | $\begin{gathered} \hline \text { PMA10 } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { PMA9 } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { PMA8 } \\ \text { REG } \end{gathered}$ |
| OUT 7 | X | X | X | X | X | $\begin{gathered} \text { HMA10 } \\ \text { REG } \\ \hline \end{gathered}$ | $\begin{gathered} \text { HMA9 } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { HMA8 } \\ \text { REG } \end{gathered}$ |

X = DON'T CARE

* $=$ MUST BE LATCHED LOW

CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C
COMBINATIONS (FULL COLOR SYSTEM)
MEMORY COMBINATIONS

| MAX. DISPLAY PAGE MEM. SIZE* | MAX. DISPLAY CHAR. MEM. SIZE** |  | COMMENTS |  |
| :---: | :---: | :---: | :---: | :---: |
| 240x8 | 128x8×8 | 4 | REPEATS EACH LINE AND COL TWICE | (NTSC) |
| 240x8 | 128x $16 \times 8$ | 8 | REPEATS EACH LINE AND COL TWICE, 16 DIFFERENT LINES |  |
| 1200x8 | 128x8x8 | 4 | REPEATS EACH LINE AND COL TWICE, HARDWARE SCROLL |  |
| 960x8 | 128x8x8 | 2 | REPEATS EACH COL TWICE | (NTSC) |
| 960x8 | 128x $16 \times 8$ | 6 | REPEATS EACH COL TWICE 16 DIFFERENT LINES | (NTSC) |
| 1920×8 | 128x8x8 | 2 | REPEATS EACH COL TWICE, HARDWARE SCROLL | (NTSC) |
| 240x8 | 128x16x8 | 7 | REPEATS EACH LINE TWICE, 16 DIFFERENT LINES | (NTSC) |
| 1200x8 | 128x8x8 | 3 | REPEATS EACH LINE TWICE, HARDWARE SCROLL | (NTSC) |
| 960x8 | 128x8x8 | 1 | HIGHEST RESOLUTION | (NTSC) |
| 960x8 | 128x $16 \times 8$ | 5 | HIGHEST RESOLUTION, 16 DIFFERENT LINES | (NTSC) |
| 1920x8 | 128x8x8 | 1 | HIGHEST RESOLUTION, HARDWARE SCROLL | (NTSC) |
| 240x8 | 128x9x8 | 4 | REPEATS EACH LINE AND COL TWICE | (PAL) |
| $960 \times 8$ | 128x9x8 | 2 | REPEATS EACH COL TWICE HIGHEST RESOLUTION | (PAL) |
| 960x8 | 128x9x8 | 1 |  | (PAL) |

* $=7$ BITS FOR ADDRESS DATA, 1 BIT FOR COLOR DATA
- See Fig. 7.
** = 6 BITS FOR CHARACTER DATA, 2 BITS FOR COLOR DATA

REGISTER CODES

| MA7 | MA6 | MA5 | MA4 | MA3 | MA2 | MA1 | MAO |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TONE | TONE | TONE | TONE | TONE | TONE | TONE | TONE |
| OFF | FREQ SEL2 | FREQ SEL1 | FREQ SELO | AMP | AMP 2 | AMP | AMP 20 |
| $\begin{aligned} & \text { FRES } \\ & \text { VERT } \end{aligned}$ | DOUBLE <br> PAGE <br> *** |  | X | $\overline{\text { 9-LINE }}$ | X | X | CMEM ACCESS MODE |
| $\begin{gathered} \hline \text { PMA7 } \\ \text { REG } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { PMA6 } \\ & \text { REG } \end{aligned}$ | PMA5 REG | PMA4 REG | $\begin{gathered} \text { PMA3 } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { PMA2 } \\ \text { REG } \end{gathered}$ | $\begin{gathered} \text { PMA1 } \\ \text { REG } \end{gathered}$ | PMAO REG |
| $\begin{array}{\|c} \hline \text { HMA7 } \\ \text { REG } \end{array}$ | HMA6 REG | $\begin{aligned} & \hline \text { HMA5 } \\ & \text { REG } \end{aligned}$ | HMA4 REG | $\begin{gathered} \hline \text { HMA3 } \\ \text { REG } \end{gathered}$ | $\begin{aligned} & \hline \text { HMA2 } \\ & \text { REG } \end{aligned}$ | X** | X** |

** = ALWAYS LATCHED LOW INTERNALLY
*** MUST BE LATCHED LOW DURING 9-LINE OPERATION

## CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C



Fig. 7-Character display matrix size.

TABLE 10
CDP1870 COMMAND REGISTER CODE

| CPU I/O <br> INSTRUCTION | BUS 7 | BUS 6 | BUS 5 | BUS 4 | BUS 3 | BUS 2 | BUS 1 | BUS 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT 3 | FRES | COLB1 | COLB0 | DISP <br> HORZ | CFC | BKG | BKG | BKG <br> BRF |
| HED |  |  |  |  |  |  |  |  | CDP1869, CDP1869C, CDP1870, CDP1870C, CDP1876, CDP1876C



Fig. $8-40 \times 24$ character display.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525,
"Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $\mathrm{V}_{\mathrm{DD}}{ }^{-}$
$\mathrm{V}_{\mathrm{SS}}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{S S}$. Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or $V_{S S}$, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to VDD or VSS may damage COS/MOS devices by exceeding the maximum device dissipation.


Terminal Assignment

## CMOS Keyboard Encoder

## Features:

- Directly interfaces with CDP1800-series microprocessors
- Low power dissipation
- 3-State outputs
- Scans and generates code for 53 key ASCII keyboard plus 32 HEX keys (SPST mechanical contact switches)
- Shift, control, and alpha lock inputs
- RC-controlled debounce circuitry
- Single 4 to 10.5 V supply (CDP1871A); 4 to 6.5 V (CDP1871AC)
- N -key lockout

The RCA-CDP1871A is a keyboard encoder designed to directly interface between a CDP1800-series microprocessor and a mechanical keyboard array, providing up to 53 ASCII coded keys and 32 HEX coded keys, as shown in the system diagram (Fig. 1).
The keyboard may consist of simple single-pole singlethrow (SPST) mechanical switcr.es. Inputs are provided for alpha-lock, control, and shift functions, allowing 160 unique codes. An external R-C input is available for userselectable debounce times. The N -key lock-out feature pre-
vents unwanted key codes if two or more keys are pressed simultaneously.

The CDP1871A and CDP1871AC are functionally identical. They differ in that the CDP1871A has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1871AC has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 40 -lead dual-in-line ceramic packages ( $D$ suffix), and 40 -lead dual-in-line plastic packages ( E suffix).


Fig. 1 - Typical CDP1800-series microprocessor system using the CDP1871A.

## 1800-Series Peripherals CDP1871A, CDP1871AC

| MAXIMUM RATINGS, Absolute-Maximum Values: |  |
| :---: | :---: |
| DC SUPPLY-VOLTAGE RANGE, (VOD): |  |
| (All voltage values referenced to $\mathrm{V}_{\text {ss }}$ terminal) |  |
| CDP1871A | ............. -0.5 to +11 V |
| CDP1871AC. | -0.5 to +7 V |
| INPUT VOLTAGE RANGE, ALL INPUTS | -0.5 to $V_{D D}+0.5 \mathrm{~V}$ |
| DC INPUT CURRENT, ANY ONE INPUT | $\pm 10 \mathrm{~mA}$ |
| POWER DISSIPATION PER PACKAGE ( $\mathrm{PD}_{\mathrm{D}}$ ): |  |
| For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | . 500 mW |
| For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |
| For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) | 500 mW |
| For $T_{A}=100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) | Derate Linearty at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |
| DEVICK DISSIPATION PER OUTPUT TRANSISTOR |  |
| FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10.100 mW |  |
| OPERATING-TEMPERATURE RANGE ( $T_{A}$ ) : |  |
|  |  |
|  |  |
| STORAGE TEMPERATURE RANGE ( $\mathrm{Tstg}_{\text {g }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6.65 to $+150^{\circ} \mathrm{C}$ |  |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance 1/16 $\pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from ca | $\ldots+265^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | $V_{D D}$ <br> (V) | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1871AD CDP1871AE |  | CDP1871ACD CDP1871ACE |  |  |
|  |  | MIN. | MAX. | MIN. | MAX. |  |
| Supply-Voltage Range |  | 4 | 10.5 | 4 | 6.5 | V |
| Recommended Input Voltage Range |  | $\mathrm{V}_{\text {ss }}$ | $V_{\text {DD }}$ | Vss | $V_{\text {DD }}$ | V |
| Clock Input Frequency, TPB | 5 | DC | 0.4 | DC | 0.4 |  |
| (Keyboard Capacitance $=200 \mathrm{pF}$ ) | 10 | DC | 0.8 | - | - |  |



Fig. 2 - CDP1871A block diagram.

## CDP1871A, CDP1871AC

STATIC ELECTRICAL CHARACTERISTIC at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, except as noted

*Typical values are for $T_{A}=+25^{\circ} \mathrm{C}$. and nominal $V_{D D}$.

## FUNCTIONAL DESCRIPTION OF CDP1871A TERMINALS

## D1 - D11 (Outputs):

Drive lines for the $11 \times 8$ keyboard switch matrix. These outputs are connected through the external switch matrix to the sense lines ( $\mathrm{S} 1-\mathrm{S} 8$ )

## S1 - S8 (Inputs):

Sense lines for the $11 \times 8$ keyboard maxtrix. These inputs have internal pull-down resistors and are driven high by appropriate drive line when a keyboard switch is closed.

## $\overline{\text { CS1, CS2, CS3, CS4 (Inputs): }}$

Chip select inputs, which are used to enable the tri-state data bus outputs (BUS $0-B U S 7$ ) and to enable the resetting of the status flag ( $\overline{\mathrm{DA}})$, which occurs on the low-to-high transition of TPB. These four inputs are normally connected to the N -lines (NO-N2) and MRD output of the CDP1800-series microprocessor. (Table 2)

## BUS 0 - BUS 7 (Outputs):

Tri-state data bus outputs which provide the ASII and HEX codes of the detected keys. The outputs are normally connected to the BUS 0 - BUS 7 terminals of the CDP1800series microprocessor.

## $\overline{\text { DA }}$ (Output):

The data available output flag which is set low when a valid key closure is detected. It is reset high by the low-to-high transition of TPB when data is read from the CDP1871A. This output is normally connected to a flag input (EF1-EF4) of the CDP1800-series microprocessor.

## TPB (Input):

The input clock used to drive the scan generator and reset
the status flag (DA). This input is normally connected to the TPB output of the CDP1800-series microprocessor.

## $\overline{\text { RPT }}$ (Output):

The repeat output flag which is used to indicate that a key is still closed after data has been read from the CDP1871A $(\overline{D A}=$ high $)$. It remains low as long as the key is closed and is used for an autorepeat function, under CPU control. This output.is normally connected to a flag input (EF1-EF4) of the CDP1800-series microprocessor.

## DEBOUNCE(Input):

This input is connected to the junction of an external resistor to. $V_{\text {Do }}$ and capacitor to $V_{\text {ss }}$. It provides a debounce time delay ( $t \cong R C$ ) after the release of a key. If a debounce is not desired, the external pull-up resistor is still required.

## ALPHA, SHIFT, CONTROL (Inputs):

A high on the SHIFT or CONTROL inputs will be internally latched (after the debounce time) and the drive and sense line decoding will be modified as shown in Table 3. They are normally connected to the keyboard, but produce no code by themselves. The SHIFT and CONTROL inputs have internal pull-down resistors to simplify use with momentary contact switches. The ALPHA input is not latched and is designed for a standard SPDT switch to provide an alphalock function. When ALPHA $=1$ the drive and sense line decoding will be modified as shown in Table 3.
$\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$ :
$V_{D O}$ is the positive supply voltage input. $V_{S s}$ is the most negative supply voltage terminal and is normal connected to ground. All outputs swing from $V_{S S}$ to $V_{D D}$. The recommended input voltage swing is from $V_{\text {ss }}$ to $V_{D D}$.

TABLE 1 - SWITCH INPUT FUNCTIONS

| CONTROL | SHIFT | ALPHA | KEY FUNCTION |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | NORMAL |
| 1 | $X$ | $X$ | CONTROL |
| 0 | 1 | 1 | SHIFT |
| 0 | 0 | ALPHA |  |

## X = DON'T CARE

TABLE 2 - VALID N-LINE CONNECTIONS

| CPU | CDP1871A SIGNAL |  |  |  | CPU INPUT INSTRUCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CS4 | CS3 | CS2 | CS1 |  |
| CDP1800- | $\overline{\text { MRD }}$ | N2 | NO | N1 | INP5 |
| SERIES | $\overline{\mathrm{MRD}}$ | NO | N1 | N2 | INP3 |
| SIGNAL | $\overline{\mathrm{MRD}}$ | N2 | N1 | NO | INP6 |

table 3 - drive and sense line keyboard connections $\ddagger$

| SENSE <br> LINES | DRIVE LINES |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{D}_{1}$ |  | $\mathrm{D}_{2}$ |  | $\mathrm{D}_{3}$ |  | $\mathrm{D}_{4}$ |  | $\mathrm{D}_{5}$ |  | $\mathrm{D}_{6}$ |  | $\begin{gathered} \mathbf{D}_{7} \\ \hline \text { SPACE } \end{gathered}$ | $\begin{array}{\|l\|} \hline D_{8} t \\ \hline \hline 80_{16} \end{array}$ | $\begin{aligned} & \mathrm{D}_{9}+ \\ & \hline 88_{16} \end{aligned}$ | $\begin{aligned} & D_{10 t} t \\ & \hline 90_{16} \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathbf{D}_{11} \dagger \\ \hline \hline 98_{16} \end{array}$ |
|  | SP | 0 | 1 | 8 |  | @ | H | H | P | P | X | X |  |  |  |  |  |
| $\mathrm{S}_{1}$ | 0 |  | 8 | \% | @ | NUL | h | BS | P | DLE | X | CAN |  |  |  |  |  |
| $S_{2}$ | ! | 1 | ) | 9 | A | A | 1 | 1 | Q | Q | Y | Y |  | $81{ }_{16}$ | $89_{16}$ | $91_{16}$ | $99_{16}$ |
|  | 1 | \% | 9 |  | a | SOH | i | HT | q | DC1 | y | EM |  |  |  |  |  |
| $\mathrm{S}_{3}$ | " | 2 | * | : | B | B | J | $J$ | R | R | z | Z | LINE FEED | 8216 | $8 \mathrm{~A}_{16}$ | 9216 | $9 A_{16}$ |
|  | 2 |  | : | \% | b | STX | j | LF | r | DC2 | z | SUB |  |  |  |  |  |
| $S_{4}$ | \# | 3 | + | ; | C | C | K | K | S | S | \{ | [ | ESCAPE | $83_{16}$ | $8 \mathrm{~B}_{16}$ | $93_{16}$ | $9 B_{16}$ |
|  | 3 |  | ; |  | c | ETX | k | VT | s | DC3 | [ | ESC |  |  |  |  |  |
| $\mathrm{S}_{5}$ | \$ | 4 | < |  | D | D | L | L | T | T | ' | 1 |  | $84_{16}$ | $8 \mathrm{C}_{16}$ | 9416 | $9 \mathrm{C}_{16}$ |
|  | 4 | 析 | , |  | d | EOT | 1 | FF | t | DC4 | $\backslash$ | FS |  |  |  |  |  |
| $\mathrm{S}_{6}$ | \% | 5 | = | - | E | E | M | M | $\cup$ | U | \} | ] | CARRAIGE RETURN | $85_{16}$ | $8 \mathrm{D}_{16}$ | $9_{16}$ | $9 \mathrm{D}_{16}$ |
|  | 5 |  | - |  | e | ENQ | m | CR | u | NAK | ] | GS |  |  |  |  |  |
| $\mathrm{S}_{7}$ | \& | 6 | > |  | F | F | N | N | V | V | $\sim$ | 1 |  | $86_{16}$ | $8 \mathrm{E}_{16}$ | $96_{16}$ | $9 \mathrm{E}_{16}$ |
|  | 6 |  |  |  | $f$ | ACK | n | SO | v | SYN | 1 | RS |  |  |  |  |  |
| $\mathrm{S}_{8}$ | ' | 7 | ? | 1 | G | G | 0 | 0 | W | W | DEL | - | DELETE | 8716 | $8 \mathrm{~F}_{16}$ | 9716 | $9 F_{16}$ |
|  | 7 | \% | 1 |  | g | BEL | $\bigcirc$ | SI | w | ETB | - | US |  |  |  |  |  |

KEY:

| SHIFT $^{*}$ | ALPHA $^{*}$ |
| :--- | :--- |
| NORMAL | CONTROL* |

*CONTROL overrides SHIFT and ALPHA
 $=$ NO RESPONSE
$\ddagger$ Showing ASCII outputs for all combinations with and without SHIFT, ALPHA LOCK and CONTROL.
$\dagger$ Drive lines $8,9,10$, and 11 generate non-ASCII hex values which can be used for special codes.

TABLE 4 - HEXIDECIMAL VALUES OF ASCII CHARACTERS


# 1800-Series Peripherals CDP1871A, CDP1871AC 

## OPERATION

The CDP1871A is made up of two major sections: the counter/scan-selection logic and the control logic (Fig. 2). The counter and scan-selection logic scans the keyboard array using the drive lines (D1-D11) and the sense lines (S1-S8). The outputs of the internal 5-stage scancounter are conditionally encoded by the ALPHA, SHIFT, and CONTROL inputs (Table 1, Table 3) and are used to drive the D1-D11 output lines high one at a time. Each D1-D11 output may drive up to eight keys, which are sampled by the sense line inputs ( $\mathrm{S} 1-\mathrm{S} 8$ ). The $\mathrm{S} 1-\mathrm{S} 8$ inputs are enabled by the internal 3-stage scancounter.
The control logic interfaces with the CDP1800-series I/O and timing signals to establish timing and status conditions for the CDP1871A.
The TPB input clocks the scancounters and is also used to reset the Data Available output (DA). When a valid keydown condition is detected on a sense line, the control logic inhibits the clock to the scancounters on the next low-tohigh transition of TPB and the $\overline{D A}$ output is set low. The scancounter outputs ( $\mathrm{C} 1-\mathrm{C} 8$ ) represent the ASCII and HEX key codes and are used to drive the BUS 0 - BUS 7 outputs, which interface directly to the CDP1800-Series data bus. The BUS 0 - BUS 7 outputs, which are normally tri-stated, are enabled by decoding the CS inputs during a CPU input instruction (Table 2). The low-to-high transition of TPB during the input instruction resets the $\overline{D A}$ output high. Once the DA output has been reset, it cannot go low again until the present key is released and a new keydown condition is detected. (This prevents unwanted repeated keycode outputs which may be caused by fast software routines). After the depressed key is released and the debounce delay (determined by RX, CX) has occurred, the scan clock inhibit
is removed, allowing the scancounters to advance on the following high-to-low transitions of TPB. This provides an N-key lockout feature, which prevents the entry of erroneous codes when two or more keys are pressed simultaneously. The first key pressed in the scanning order is recognized, while all other keys pressed are ignored until the first key is released and read by the CPU, at which time the next key pressed in the scanning order is detected. If the first key remains closed after the CPU reads the data and resets the $\overline{\mathrm{DA}}$ output, on the low-to-high transition of TPB, an auxiliary signal ( $\overline{R P T}$ ) is generated and is available to the CPU to indicate an auto-repeat condition. The RPT output is reset high at the end of the debounce delay after the depressed key is released.

The DEBOUNCE input provides a terminal connection for an external user-selected RC circuit to eliminate false detection of a keydown condition caused by keyboard noise. The operation of the DEBOUNCE circuit is shown in Fig. 2 (Pin 36). When a valid keydown is detected, the on-chip active-resistor device $\left(R_{N}\right)$ is enabled and the external capacitor ( $C_{x}$ ) is discharged, providing a key closure debounce time $\cong R_{N} C_{x}$. This discharge is sensed by the Schmitt-tigger inverter, which clocks the $\overline{D A}$ flip-flop (latching the $\overline{D A}$ output low and inhibiting the scan clock). (The $\overline{D A} F / F$ is reset by the low-to-high transition of TPB when the CS inputs are enabled). When a valid key-release is detected $R_{N}$ is disabled and $C_{x}$ begins to charge through the external resistor $\left(R_{x}\right)$, providing a key-release debounce time $\cong R_{x} C_{x}$. This charge time is again sensed by the Schmitt-trigger inverter, enabling the scan clock to continue on the next high-to-low transitions of TPB, after the current keycode data is read by the CPU.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%$

| CHARACTERISTIC |  | $\mathbf{V}_{D D}$ <br> (V) | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | CDP1871AD CDP1871AE |  |  | CDP1871ACD CDP1871ACE |  |  |  |
|  |  |  | MIN. | TYP.* | MAX. | MIN. | TYP.* | MAX. |  |
| Clock Cycle Time |  | 5 | - | - | - | - | - | - | NOTE 1 |
|  | $t_{\text {cc }}$ | 10 | - | - | - | - | - | - |  |
| Clock Pulse Width High |  | 5 | 100 | 40 | - | 100 | 40 | - | ns |
|  | $t_{\text {cWH }}$ | 10 | 50 | 20 | - | - | - | - |  |
| Data Available Valid Delay |  | 5 | - | 260 | 500 | - | 260 | 500 | ns |
|  | $t_{\text {DAL }}$ | 10 | - | 130 | 250 | - | - | - |  |
| Data Available Invalid Delay |  | 5 | - | 70 | 150 | - | 70 | 150 | ns |
|  | $t_{\text {DAH }}$ | 10 | - | 35 | 75 | - | - | - |  |
| Scan Count Delay <br> (Non-Repeat) |  | 5 | - | 850 | 1900 | - | 850 | 1900 | ns |
|  | $\mathrm{t}_{\mathrm{CO1}}$ | 10 | - | 425 | 950 | - | - | - |  |
| Data Out Valid Delay |  | 5 | - | 120 | 250 | - | 120 | 250 | ns |
|  | $t_{\text {covv }}$ | 10 | - | 60 | 125 | - | - | - |  |
| Data Out Hold Time |  | 5 | - | 100 | 200. | - | 100 | 200 | ns |
|  | $t_{\text {COH }}$ | 10 | - | 50 | 100 | - | - | - |  |
| Repeat Valid Delay |  | 5 | - | 150 | 400 | - | 150 | 400 | ns |
|  | $t_{\text {RPL }}$ | 10 | - | 75 | 200 | - | - | - |  |
| Repeat Invalid Delay |  | 5 | - | 350 | 700 | - | 350 | 700 | ns |
|  | $t_{\text {RPM }}$ | 10 | - | 170 | 350 | - | - | - |  |

[^31]

Fig. $3-$ CDP1871A dynamic timing diagram (non-repeat).


Fig. 4 - CDP1871A dynamic timing diagram (repeat).


92CM-32530R1
Fig. 5 - Typical system software flowchart for CDP1871A, CDP1871AC.

## ORDERING INFORMATION

RCA Microprocessor device packages are identified by letter indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## Package

Dual-In-Line Side-Brazed Ceramic
Suffix Letter
D
Dual-In-Line Plastic
E
For example, a CDP1871AC in a dual-in-line plastic package will be identified as the CDP1871ACE.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA Microprocessor devices have a network for electrostatic protection during handling. Recommended handling practices for Microprocessor devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{s s}$ to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{\text {ss. }}$ Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

## Output Short Circults

Shorting of outputs to $V_{D D}$ or $V_{S S}$ may damage Microprocessor devices by exceeding the maximum device dissipation.


CDP1872C Input Port TERMNNAL ASSIGNMEMT

# 8-Bit Input and Output Ports 

## Features:

- Parallel 8-bit input/output register with buffered outputs
- High-speed data-in to data-out:

85 ns (max.) at $V_{D D}=5 \mathrm{~V}$

- Flexible applications in microprocessor systems as buffers and latches
- High order address-latch capability in CDP1800 series microprocessor systems
- Output sink current $=5 \mathrm{~mA}$ (min.) at $V_{D D}=5 \mathrm{~V}$
- 3-state output-CDP1872C and CDP1874C

The RCA-CDP1872C, CDP1874C and CDP1875C devices are high-speed 8 -bit parallel input and output ports designed for use in the CDP1800 microprocessor system and for general use in other microprocessor systems. The CDP1872C and CDP1874C are 8-bit input ports; the CDP1875C is an 8-bit output port.
These devices have flexible capabilities as buffers and data latches and are reset by CLR input when the data strobe is not active.
The CDP1872C and CDP1874C are functionally identical except for device selects. The CDP1872C has one active low and one active high select; the CDP1874C has two
active high device selects. These devices also feature 3state outputs when deselected. Data is strobed into the register on the leading edge of the CLOCK and latched on the trailing edge of the CLOCK.

The CDP1875C is an output port with data latched into the registers when the device selects are active. There are two active high and one active low selects. The output buffers are enabled at all times.
These devices are supplied in 22-lead hermetic, dual-in-line side-brazed ceramic packages ( $D$ suffix) and in 22-lead dual-in-line plastic packages ( $E$ suffix).


CDP1874C Input Port TERMINAL ASSIGNMENT


CDP1875C Output Port TERMINAL ASSIGNMENT

RECOMMENDED OPERATING CONDITIONS at $T_{A}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. For maximum reliablifty, operating conditions should be selected so that operation is a/ways within the following ranges:

| CHARACTERISTIC | LIMITS | UNITS |
| :--- | :---: | :---: |
| DC Operating-Voltage Range | 4 to 6.5 | V |
| Input Voltage Range | $V_{\text {SS }}$ to $V_{\text {DD }}$ |  |



Fig. 1-Equivalent logic diagram (1 of 8 latches shown) for CDP1872C.

## MAXIMUM RATINGS, Absolute-Maximum Values:

$\qquad$
(Voltage referenced to VSS Terminal)
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5 to VDD +0.5 V
DC INPUT CURRENT, ANY ONE INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
FOR $T_{A}$-FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to +850 C
Storage temperature range ( Tstg $_{\text {sta }}$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $+265^{\circ} \mathrm{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%$, except as noted

| CHARACTERISTIC |  | TEST CONDITIONS |  |  | LIMITS ALL TYPES |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathbf{V o}_{0} \\ & \text { (V) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \mathbf{V} \mathbf{N} \\ (V) \end{array}$ | VDD <br> (V) |  |  |  |  |
|  |  |  |  |  | Min. | Typ. ${ }^{\text {a }}$ | Max. |  |
| Quiescent Device Current | IDD | - | 0,5 | 5 | - | 25 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | 10 L | 0.4 | 0,5 | 5 | 5 | 10 | - | mA |
| Output High Drive (Source) Current | IOH | 4.6 | 0, 5 | 5 | -4 | -7 | - |  |
| Output Voltage Low-Level * | $\mathrm{V}_{\mathrm{OL}}$ | - | 0, 5 | 5 | - | 0 | 0.1 |  |
| Output Voltage High-Level * | V OH | - | 0,5 | 5 | 4.9 | 5 | - | V |
| Input Low Voltage | $\mathrm{V}_{11}$ | 0.5,4.5 | - | 5 | - | - | 1.5 |  |
| Input High Voltage | VIH | 0.5,4.5 | - | 5 | 3.5 | - | - |  |
| Input Leakage Current | IIN | - | 0,5 | 5 | - | - | $\pm 1$ | A |
| 3-State Output Leakage Current \# | IOUT | 0,5 | 0,5 | 5 | - | - | $\pm 5$ | A |
| Input Capacitance | CIN | - | - | - | - | 15 | - | pF |
| Output Capacitance \# | COUT | - | - | - | - | 15 | - | pF |

- Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{DD}} \pm 5 \%$.
* $\mathrm{IOL}_{\mathrm{OL}}=\mathrm{IOH}=1 \mu \mathrm{~A}$.
\# For CDP1872C and CDP1874C only.


## RCA CMOS LSI Products

CDP1872C, CDP1874C, CDP1875C


Fig. 2-Equivalent logic diagram (1 of 8 latches shown) for CDP1874C.


Fig. 3-Equivalent logic diagram (1 of 8 latches shown) for CDP1875C.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, t_{r}, t_{f}=10 \mathrm{~ns}, V_{I H}=0.7 V_{D D}$,
$V_{I L}=0.3 V_{D D}, C_{L}=150 \mathrm{pF}$


- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{D D} \pm 5 \%$.
$\dagger$ Maximum values are for $T_{A}=85^{\circ} \mathrm{C}$ and $V_{D D} \pm 5 \%$.


Fig. 4-Timing waveforms for CDP1872C and CDP1874C (input-port types).

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V}, t_{r}, t_{f}=10 \mathrm{~ns}, V_{I H}=0.7 V_{D D}$,
$V_{I L}=0.3 V_{D D}, C_{L}=150 \mathrm{pF}$

| CHARACTERISTIC |  | $\begin{gathered} \hline \text { LIMITS } \\ \hline \text { CDP1875C } \end{gathered}$ |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |
|  |  | Typ. ${ }^{\text {® }}$ | Max. ${ }^{\text {t }}$ |  |
| Output Port (Fig. 5) |  |  |  |  |
| Clock to Data Out | tclo | 50 | 100 | ns |
| Clear to Output | tcRo | 80 | 160 |  |
| Data In to Data Out | tolo | 50 | 85 |  |
| Minimum Data Setup Time | tos | 10 | 30 |  |
| Data Hold Time | tDH | 10 | 30 |  |
| Minimum Clear Pulse Width | tCR | 30 | 60 |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $V_{D D} \pm 5 \%$.
$\dagger$ Maximum values are for $T_{A}=85^{\circ} \mathrm{C}$ and $V_{D D} \pm 5 \%$.


Fig. 5-Timing waveforms for CDP1875C (output port).


92CM-33004

Fig. 6-CDP1874C used as an input port and address latch with CDP1875C used as an output port.

## CDP1872C, CDP1874C, CDP1875C



92Cs-33003
Fig. 7-CDP1872C used as an input port and selected by CDP1873C.


Fig. 8-CDP1874C and CDP1875C used as input/output buffers.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during hardling: Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must
not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or $V_{S S}$, whichever is appropriate.

Output Short Circuits
Shorting of outputs to VDD or VSS may damage CMOS devices by exceeding the maximum device dissipation.

## Preliminary Data CMOS 1 of 8 Binary Decoder



## Features:

- High-speed address to output enable delay 100 ns (max.) at $V_{D D}=5 V$
- Output sink 6 mA (min.) at $V_{D D}=5 \mathrm{~V}$
- I/O port or memory selector
- 3 chip-select input allows simple expansion

The RCA-CDP1873C is a high-speed 1 of 8 decoder designed for use with microprocessor systems that require expansion capabilities utilizing memory or input/output ports with active low chipselect inputs. The CDP1873C has a recommended operating voltage range of 4 to 6.5 volts.
When the decoder is enabled and addressed, one of its 8 outputs goes low.


Fig. 1-CDP1873C functional diagram.

Enabling is controlled by 3 chip-select inputs, allowing for easy system expansion. All outputs will be high when the decoder is not selected. The CDP1873C can be cascaded for very large systems and offers a low propagation delay that reduces memory-access time requirements in those designs where delays are critical.
The CDP1873C is supplied in hermetic 16 -lead dual-in-line ceramic ( $D$ suffix) and plastic (E suffix) packages.

TRUTH TABLE



STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$, except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathbf{v}_{\mathbf{O}} \\ & (\mathrm{V}) \end{aligned}$ | $\begin{aligned} & V_{\text {IN }} \\ & (V) \end{aligned}$ | VDD <br> (V) | CDP1873C |  |  |  |
|  |  |  |  | Min. | Typ.* | Max. |  |
| Quiescent Device Current, IDD | - | 0,5 | 5 | - | 5 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current, 10 L | 0.4 | 0, 5 | 5 | 6 | 12 | - | mA |
| Output High Drive (Source) Current, IOH | 4.6 | 0,5 | 5 | -4 | -7 | - | mA |
| Output Voltage Low-Level, $\mathrm{VOL}^{\Delta}$ | - | 0,5 | 5 | - | 0 | 0.1 | V |
| Output Voltage High Level, $\mathrm{VOH}^{\Delta}$ | - | 0,5 | 5 | 4.9 | 5 | - |  |
| Input Low Voltage, VIL | 0.5, 4.5 | - | 5 | - | - | 1.5 | V |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | 0.5, 4.5 | - | 5 | 3.5 | - | - |  |
| Input Leakage Current, IIN | Any <br> Input | 0,5 | 5 | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Operating Current, IDD1 | - | 0,5 | 5 | - | 2 | 3 | mA |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | - | - | - | - | 20 | - | pF |

${ }^{*}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage, $\mathrm{V}_{\mathrm{DD}}$.
$\Delta_{\mathrm{IOL}}=\mathrm{IOH}_{\mathrm{O}}=1 \mu \mathrm{~A}$.

- Operating current is measured at 200 kHz for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ and 400 kHz for $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz ).

OPERATING CONDITIONS at TA = Full Package Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | $*$ |
| :--- | :---: | :---: | :---: |
|  | CDP1873C |  |  |
|  | Min. | V |  |
| DC Operating Voltage Range | 4 |  |  |
| Input Voltage Range | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\mathrm{DD}}$ |  |

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}= \pm 5 \%$, $V_{I H}=0.7 \mathrm{VDD}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{VDD}, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC | VDD <br> (V) |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CDP1873C |  |  |
|  |  | Typ. | Max. |  |
| Propagation Delay Time: |  |  |  | ns |
| Address to Output taO | 5 | 65 | 100 |  |
| Enable to Output ${ }_{\text {teO }}$ | 5 | 65 | 90 |  |
| Minimum Pulse Widths: |  |  |  |  |
| Address taA | 5 | 30 | 50 |  |
| Enable ${ }^{\text {tEE }}$ | 5 | 40 | 70 |  |

Note 1: Maximum limits of minimum characteristics are the values above which all devices function.
Note 2: Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltage, $\mathrm{V}_{\mathrm{DD}}$.

$92 \mathrm{CM}-32890$
Fig. 2 - Timing waveforms.


Fig. 3 - N-line decoded in a one-level IIO system.


Fig. 4-16-k memory-select using the CDP1873C with the CDP1874C as an address latch.

OPERATING AND HANDLING

## CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turnon and turn-off transients, power supply ripple, or ground noise; any of these
conditions must not cause $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{\text {CC }}$ nor less than $V_{\text {SS }}$. Input currents must not exceed 10 mA even when the power supply is off.

> Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VCC or VSS, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to VDD, VCC or VSS may damage CMOS devices by exceeding the maximum device dissipation.

# Preliminary Data CDP1877, CDP1877C Programmable Interrupt Controller (PIC) 

| $\overline{\text { CASCADE }}$ - 1 |  |
| :---: | :---: |
| IRT - 2 | 27 |
| 1R6-3 | 26 |
| T P $^{\text {- }} 4$ |  |
| $\overline{124}-5$ |  |
| [ $1 \times 3$ - 6 |  |
| $\underline{192}$ |  |
| \|R| - 8 |  |
| IRO-9 |  |
| TPA - 10 |  |
| TPB- 11 |  |
| MWR - 12 |  |
| MRD - 13 |  |
| $v_{S S}-14$ |  |

Features:

- Compatible with CDP1800 series
- Programmable long branch vector address and vector interval
- 8 levels of interrupt per chip
- Easily expandable
- Latched interrupt requests
- Hard wired interrupt priorities
- Memory mapped
- Multiple chip select inputs to minimize address space requirements

TERMINAL ASSIGNMENT

If no other unmasked interrupts are pending, the INTERRUPT output of the PIC will return high. When an interrupt is requested on a masked interrupt line, it will be latched but it will not cause the PIC INTERRUPT output to go low. All pending interrupts, masked and unmasked, will be indicated by a " 1 " in the corresponding bit of the status register. Reading of the status register will clear all pending interrupt request latches.
Several PICs can be cascaded together by connecting the INTERRUPT output of one chip to the CASCADE input of another. Each cascaded PIC provides 8 additional interrupt levels to the system. The number of units cascadable depends on the amount of memory space and the extent of the address decoding in the system.
Interrupts are prioritized in descending order; $\overline{\mathrm{R} 7}$ has the highest and $\overline{\mathrm{R} O}$ has the lowest priority.
The CDP1877 and CDP1877C are functionally identical. They differ in that the CDP1877 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1877C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28 -lead dual-inline ceramic packages (D suffix), and 28 -lead dual-in-line plastic packages ( E suffix).

The RCA-CDP1877 and CDP1877C ${ }^{\circ}$ are programmable 8level interrupt controllers designed for use in CDP1800series microprocessor systems. They provide added versatility by extending the number of permissible interrupts from 1 to N in increments of 8 .
When a high to low transition occurs on any of the PIC interrupt lines ( $\overline{\mathrm{RO}}$ to $\overline{\mathrm{R} 7}$ ), it will be latched and, unless the request is masked, it will cause the INTERRUPT line on the PIC and consequently the INTERRUPT input on the CPU to go low.
The CPU accesses the PIC by having interrupt vector register $R(1)$ loaded with the memory address of the PIC. After the interrupt S3 cycle, this register value will appear at the CPU address bus, causing the CPU to fetch an instruction from the PIC. This fetch cycle clears the interrupt request latch bit to accept a new high-to-low transition, and also causes the PIC to issue a long branch instruction (CO) followed by the preprogrammed vector address written into the PIC's address registers, causing the CPU to branch to the address corresponding to the highest priority active interrupt request.

[^32]
## Programmable Interrupt Controller (PIC) Programming Model



RCA CMOS LSI Products

## CDP1877, CDP1877C

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to $\mathrm{V}_{\text {SS }}$ terminal) CDP1877.
-0.5 to +11 V
CDP1877C
-0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to $V_{D D}+0.5 V$
DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD):

For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . ........................................................................................... 500 mW
For $T_{A}=+100$ to $125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE (All Package Types)

100 mW
OPERATING-TEMPERATURE RANGE (TA):
PACKAGE TYPE D . ................................................................................................................... . . . . . -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $+85^{20}$ C
STORAGE-TEMPERATURE RANGE ( $T_{\text {stg }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%$, Except as noted

${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}} . \quad \ddagger_{{ }_{\mathrm{I}}} \mathrm{OL}={ }^{\prime} \mathrm{OH}=1 \mu \mathrm{~A}$.
\# Operating current measured under worst-case conditions in a $3.2-\mathrm{MHz}$ CDP1802A system: one PIC access per instruction cycle.

OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range. For maximum reliability, operating condifions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1877 |  | CDP1877C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | $v$ |
| Input Voltage Range | VSS | VDD | VSS | VDD |  |





## CDP1877, CDP1877C

PIC Programming ModeI
INTERNAL REGISTERS
The PIC has three write-only programmable registers and two read-only registers.

## Page Register

This write only register contains the high order vector address the device will issue in response to an interupt request. This high-order address will be the same for any of
the 8 possible interrupt requests; thus, interrupt vectoring differs only in location within a specified page.

$$
\text { BUS } 7
$$

| A15 | A14 | A13 | PAGE REGISTER BITS <br> A12 |  | A11 | A10 | A9 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | A8 WRITE ONLY

## Control Register

The upper nibble of this write-only register contains the low order vector address the device will issue in response to an
interrupt request. The lower nibble is used for a master interrupt reset, master mask reset and for interval select.


THE LOW ORDER VECTOR ADDRESS WILĹ BE SET ACCORDING TO THE TABLE BELOW:

| INTERVAL SELECTEDNO. OF BYTES | BIT 87 | LOW ADDRESS BITSBIT B6 B5 |  | BIT B4 |
| :---: | :---: | :---: | :---: | :---: |
| 2 | SETS A7 | SETS A6 | SETS A5 | SET A4 |
| 4 | SETS A7 | SETS A6 | SETS A5 | X |
| 8 | SETS A7 | SETS A6 | X | x |
| 16 | SETS A7 | X | + | X |

X=DON'T CARE
NOTE: All DON'T CARE Addresses and Addresses AO-A3 are determined by interrupt request.

## Mask Register

A "1" written into any location in this write only register will mask the corresponding interrupt request line. All interrupt inputs (except CASCADE) are maskable.
BUS 7

| M7 | M6 | M5 | MAS O |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Status Register

In this read only register a " 1 " will be present in the corresponding bit location for every masked or unmasked pending interrupt.

BUS 7 BUS 0

|  |  | STATUS BITS |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| S7 | S 6 | S 5 | S 4 | S 3 | S 2 | S 1 | SO |

## Polling Register

This read only register provides the low order vector address and is used to identify the source of interrupt if a polling technique, rather than interrupt servicing, is used.

$$
\text { BUS } 7 \text { BUS } 0
$$

| P7 | P6 | P5 | POLLING BITS |  |  | P4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RESPONSE TO INTERRUPT (AFTER S3 CYCLE)

The PIC's response to interrogation by the CPU is always 3 bytes long, placed on the data bus in consecutive bytes in the following format:
First (Instruction) Byte:
LONG BRANCH INSTRUCTION - CO (Hex)

$$
\text { BUS } 7 \text { BUS } 0
$$

| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Second (High-Order Address) Byte

This byte is the High-Order vector Address that was written into the PIC's Page Register by the user. The PIC does not alter this value in any way.

## High-Order Vector Address

BUS 7

| A15 | A14 | A13 | A12 | A11 | A10 | A9 | A8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## RCA CMOS LSI Products CDP1877, CDP1877C

Third (Low-Order Address) Bytes
INTERVAL 2
BUS 7
BUS 0


INTERVAL 4


INTERVAL 8


Indicates active interrupt input number (binary 0 to 7 ).

Bits indicated by $A x$ ( $x=4$ to 7 ) are the same as programmed into the Control Register. All other bits are generated by the PIC.

## REGISTER ADDRESSES

In order to read/write or obtain an interrupt vector from any PIC in the system, all chip selects (CS/Ax, CS/Ay, CS, CS) must be valid during TPA.

CS/Ax and CS/Ay are multiplexed addresses; both must be high during TPA, and set according to this table during TPB to access the proper register.

| CS/Ax | CS/Ay | $\overline{\text { RD }}$ | $\overline{\mathbf{W R}}$ | ACTION TAKEN |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 1 | READ Long Branch instruction and vector for highest priority unmasked <br> interrupt pending. |
| 1 | 0 | 1 | 0 | WRITE to Page Register |
| 0 | 1 | 1 | 0 | WRITE to Control Register |
| 0 | 0 | 0 | 1 | READ Status Register |
| 0 | 0 | 1 | 0 | WRITE to Mask Register |
| 0 | 1 | 0 | 1 | READ Polling Register (Used to identify INTERRUPT source if Polling tech- <br> nique rather than INTERRUPT service is used.) |
| 1 | 1 | X | X | Unused condition |

## PIC Application Examples

## Example I-Single PIC Application

Fig. 2 shows all the connections required between CPU and
PIC to handle eight levels of interrupt control.


Fig. 2 - PIC and CPU connection diagram.

## Programming

Programming the PIC consists of the following steps:

1. Disable interrupt at CPU.
2. Reset Master Interrupt Bit, B3, of Control Register.
3. Write a " 1 " into the Interrupt Input bit location of the Mask Register, if masking is desired.
4. Write the High-Order Address byte into the Page Register.
5. Write the Low-Order Address and the vector interval into the Control Register.
6. Program R(1) of the CPU to point to the PIC so that the Long Branch instruction can be read from the PIC during the Interrupt Service routine.

Values for Example I with LOCATION 8400 arbitrarily chosen as the Vector Address with interval of eight bytes, IR4 pending, is shown in Table I.
In deriving the above addresses, all DON'T CARE bits are assumed to be 0 .
When an INTERRUPT ( $\overline{\mathrm{R} 4}$ ) is received by the CPU, it will address the PIC and will branch to the interrupt service routine.
The three bytes generated by the PIC will be:

$$
\begin{aligned}
& \text { 1st Byte }=\mathrm{COH} \\
& \text { 2nd Byte }=84_{\mathrm{H}} \\
& \text { 3rd Byte }=E O_{\mathrm{H}}
\end{aligned}
$$

Table I - Register Address Values

| REGISTER | REGISTER ADDRESS | OPERATION | DATA BYTE |
| :---: | :---: | :---: | :---: |
| MASK | EOOOH | WRITE | 00 H |
| CONTROL | EO40H | WRITE | CE $_{\mathrm{H}}$ |
| PAGE | EO8OH | WRITE | 84 H |
| STATUS | EOOOH | READ | $10_{\mathrm{H}}$ |
| POLLING | EO4OH | READ | $20_{\mathrm{H}}$ |
| R(1) (IN CPU) | EO8OH | - | - |

## CDP1877, CDP1877C

## Example II-Multi-PIC Application

Fig. 3 shows all the connections required between CPU and
PICs to handle sixteen levels of interrupt control.


Fig. 3 - PICs and CPU connection diagram.

## Register Address Assignments

The low-byte register address for any WRITE or READ operation is the same as shown in Table I.
The high-byte register differs for each PIC because of the linear addressing technique shown in the example:

$$
\begin{aligned}
& \text { PIC } 1=111 \times \times \times 01(\text { E1H FOR X=0) } \\
& \text { PIC } 2=111 \times X X 10(E 2 H \text { FOR X=0) }
\end{aligned}
$$

The $R(1)$ vector address is unchanged. This address will select both PICs simultaneously ( $\mathrm{R}(1) .1=111 \mathrm{XXX00}=\mathrm{EOH}$ ). Internal CDP1877 logic controls which PIC will respond when an interrupt request is serviced.

## Additional PIC Application Comments

The interval select options provide significant flexibility for interrupt routine memory allocations:

- The 2-byte interval allows one to dedicate a full page to interrupt servicing, with variable space between routines, by specifying indirect vectoring with 2 byte short branch instructions on the current page.
- The 4-byte interval allows for a 3 byte long branch to any location in memory where the interrupt service
routine is located. The branch can be preceded by a Save Instruction to save previous contents of $X$ and $P$ on the stack.
- The 8 -byte and 16 -byte intervals allow enough space to perform a service routine without indirect vectoring. The amount of interval memory can be increased even further if all 8 INTERRUPTS are not required. Thus a 4level interrupt system could use alternate $\overline{\mathrm{R}}$ Inputs, and expand the interval to 16 and 32 bytes, respectively.
The 4 Chip Selects allow one to conserve total allotted memory space to the PIC. For one chip, a total of 4 address lines could be used to select the device, mapping it into as little as 4-K of memory space. Note that this selection technique is the only one that allows the PIC to work properly in the system: I/O mapping cannot be used because the PIC must work within the CDP1800 interrupt structure to define the vector address. Decoded signals also will not work because the chip selects must be valid on the trailing edge of TPA.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, t_{r}, t_{f}=20 \mathrm{~ns}$, $V_{I H}=0.7 V_{D D}, V_{\text {IL }}=0.3 V_{D D}, C_{L}=50 \mathrm{pF}$

${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and $\mathrm{V}_{D D} \pm 5 \%$.


Fig. 4 - Timing waveforms for CDP1877.

## Objective Data



# CMOS Dual Counter-Timer 

Features:

- Compatible with general-purpose and CDP1800-series microprocessor systems
- Two 16-bit down-counters and two 8-bit control registers
- 5 modes including a versatile variable-duty cycle mode
- Programmable gate-level select
- Two-complemented output pins for each counter-timer
- Software-controlled interrupt output
- Addressable in memory space or CDP1800-series I/O space

The RCA-CDP1878 and CDP1878C $\Delta$ are dual countertimers consisting of two 16-bit programmable down counters that are independently controlled by separate control registers. The value in the registers determine the mode of operation and control functions. Counters and registers are directly addressable in memory space by any general-industry-type microprocessors, in addition to input/output mapping with the CDP1800-series microprocessors.
Each counter-timer can be configured in five modes with the additional flexibility of gate-level control. The control registers in addition to mode formatting, allow software start and stop, interrupt enable, and an optional read control that allows a stable readout from the counters. Each
counter-timer has software control of a common interrupt output with an interrupt status register indicating which counter-timer has timed out.
In addition to the interrupt output, true and complemented outputs are provided for each counter-timer for control of peripheral devices.
The CDP1878 and CDP1878C are functionally identical. They differ in that the CDP1878 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1878C has a recommended operating voltage range of 4 to 6.5 volts. These types are supplied in 28 -lead dual-inline ceramic packages ( $D$ suffix), and 28 -lead dual-in-line plastic packages (E suffix).
©Formerly RCA Dev. Type No. TA10981 and TA10981C, respectively.

Table I - Mode Description

| Mode | Function | Application |  |
| :--- | :--- | :--- | :--- |
| 1 | Timeout | Outputs change when clock decrements counter to "0" | Event counter |
| 2 | Timeout Strobe | One clockwide output pulse when clock decrements <br> counter to "0" | Trigger pulse |
| 3 | Gate-Controlled One Shot | Outputs change when clock decrements counter to "0". <br> Retriggerable | Time-delay generation |
| 4 | Rate Generator | Repetitive clockwide output pulse | Time-base generator |
| 5 | Variable-Duty Cycle | Repetitive output with programmed duty cycle | Motor control |

## MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to VSS terminal)
CDP1878......................................................................................................................5 to 11 l v
CDP1878C ........................................................................................................................ 0.5 to +7 V

DC INPUT CURRENT, ANY ONE INPUT .$\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E)
500 mW


For $T_{A}=+100$ to $125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) .................................................... Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
$\qquad$
$\qquad$

LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ in. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{VDD}_{\mathrm{D}} \pm 5 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $v_{0}$(V) | $\begin{aligned} & \text { VIN } \\ & \text { (V) } \end{aligned}$ | VDD <br> (V) | CDP1878 |  |  | CDP1878C |  |  |  |
|  |  | Min. |  |  | Typ.* | Max. | Min. | Typ. ${ }^{\circ}$ | Max. |  |
| Quiescent Device Current | IDD |  | - | $\begin{array}{r} 0,5 \\ 0,10 \\ \hline \end{array}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{gathered} 0.01 \\ 1 \end{gathered}$ | $\begin{array}{r} 50 \\ 200 \\ \hline \end{array}$ | - | 0.02 <br> - | 200 <br> - | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | IOL | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{aligned} & 0,5 \\ & 0,10 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 1.6 \\ & 2.6 \end{aligned}$ | $\begin{aligned} & 3.2 \\ & 5.2 \end{aligned}$ | - | 1.6 | 3.2 - | - |  |
| Output High Drive (Source) Current | 1 OH | $\begin{aligned} & 4.6 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0,5 \\ & 0,10 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & -1.15 \\ & -2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & -2.3 \\ & -5.2 \end{aligned}$ | - | -1.15 - | -2.3 <br> - | - |  |
| Output Voltage Low-Level | VOL $\ddagger$ | - | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | - | 0 | 0.1 <br> - |  |
| Output Voltage High Level | $\mathrm{V}_{\mathrm{OH}^{\ddagger}}$ | - | $\begin{aligned} & 0,5 \\ & 0,10 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 4.9 \\ & 9.9 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | 4.9 | 5 |  | V |
| Input Low Voltage | VIL | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | 1.5 <br> 3 | - | - | 1.5 |  |
| Input High Voltage | V IH | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \end{gathered}$ | - | - | 3.5 | - | - |  |
| Input Leakage Current | IN | Any Input | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \\ & \hline \end{aligned}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Operating Current | ${ }^{\prime}$ DD1 $^{4}$ | - | $\begin{aligned} & 0,5 \\ & 0,10 \\ & \hline \end{aligned}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{gathered} 1.5 \\ 6 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 3 \\ 12 \\ \hline \end{gathered}$ | - | 1.5 <br> - | 3 <br> - | mA |
| Input Capacitance | CIN | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |
| Output Capacitance | COUT | - | - | - | - | 10 | 15 | - | 10 | 15 |  |

[^33] CDP1802A system operating at maximum speed of 3.2 MHz ).

OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range. For maximum rellability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1878 |  | CDP1878C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 |  |
| Input Voltage Range | VSS | VDD | VSS | VDD | $\checkmark$ |
| Maximum Clock Input Rise or Fall Time | - | 5 | - | 5 | $\mu \mathrm{s}$ |
| Minimum Clock Pulse Width tWL, twh | 200 | - | 200 | - | ns |
| Maximum Clock Input Frequency, $\quad \mathrm{fCl}$. | DC | 2 | DC | 2 | MHz |



Fig. 1 - Functional diagram CDP1878 and CDP1878C.
Functional Definitions for CDP1878 and CDP1878C Terminals

| TERMINAL | USAGE | TERMINAL | USAGE |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }} \mathrm{V}_{\text {SS }}$ | Power |  |  |
| DB0-DB7 | Data to and from device | CS | Active high input that enables device |
| TPB/WR, $\overline{\text { RD }}$ | Directional control signals | INT | Low when counter is " 0 " |
| A0, A1, A2 | Addresses that select counters or registers | RESET | When active, TAO, TBO are low, $\overline{\text { TAO }}, \overline{T B O}$ are high. Interrupt status |
| TACL, TBCL | Clocks used to decrement counters |  | register is cleared |
| TAG, TBG | Gate inputs that control counters | I-O/MEM | Tied high in CDP1800 input/output |
| TAO, TAO | Complemented outputs of Timer A |  | mode, otherwise tied low |
| TBO, $\overline{\text { TBO }}$ | Complemented outputs of Timer B |  |  |
| TPA | Used with CDP1800-series processors, tied high otherwise |  |  |

## REGISTER TRUTH TABLE

| ADDRESS |  |  | ACTIVE |  | REGISTER OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | AO | TPB/WR | $\overline{\mathrm{RD}}$ |  |
| 1 | 1 | 0 | X |  | Write Counter A MSB |
| 1 | 1 | 0 |  | X | Read Counter A MSB |
| 0 | 1 | 0 | X |  | Write Counter A LSB |
| 0 | 1 | 0 |  | X | Read Counter A LSB |
| 1 | 0 | 0 | X |  | Control Register A |
| 1 | 1 | 1 | X |  | Write Counter B MSB |
| 1 | 1 | 1 |  | X | Read Counter B MSB |
| 0 | 1 | 1 | X |  | Write Counter B LSB |
| 0 | 1 | 1 |  | X | Read Counter B LSB |
| 1 | 0 | 1 | X |  | Control Register B |
| 1 | 0 | 0 |  | X |  |
| 1 | 0 | 1 |  | X | Interrupt Status Register |
| 0 | 0 | 0 |  |  | Not Used |
| 0 | 0 | 1 |  |  | Not Used |

## PROGRAMMING MODEL



Counter B Registers


## CDP1878, CDP1878C

## Functional Description-See Fig. 1

The dual counter-timer consists of two programmable 16bit down counters, separately addressable and controlled by two independent 8 -bit control registers. The word in the control register determines the mode and type of operation that the counter-timer performs. Writing to or reading from a counter or register is enabled by selective addressing during a write or read cycle. The data is placed on the data bus by the microprocessor during the write cycle or read from the counter during the read cycle. Data to and from the counters and to the control registers is in binary format.
Each counter-timer consists of three parts. The first is the counter itself, a 16 -bit down counter that is decremented on the trailing edge of the clock input. The second is the jam register that receives the data when the counter is written to. The word in the control register determines when the jam register value is placed into the counter. The third part is the holding register that places the counter value on the data bus when the counter is read.
When the counter has decremented to zero, three events occur. The first involves the common interrupt output pin that, if enabled, becomes active low. The second is the setting of a bit in the interrupt status register. This register can be read to determine which counter-timer has timed out. The third event is the logic change of the complemented output pins.
In addition to the clock input used to decrement the counter, a gate input is available to enable or initiate operation. The counter-timers are independent and can have different mode operations.

## Write Operation

The counters and registers are separately addressable and are programmed via the data bus when the chip is selected with the $T P B / W R$ pin active. Normal sequencing requires that the counter jam register be loaded first with the
required value (most significant and least significant byte in any order), and then the control register be accessed and loaded with the control word. The trailing edge of the TPB/WR pulse will latch the control word into the control register and cause the counter to be jammed with its initial value. The counter will decrement on the trailing edge of succeeding clocks until it reaches zero. The output levels will then change, and if enabled, the interrupt output will become active and the appropriate timer bit will be set in the interrupt status register. The interrupt output and the interrupt status register can be cleared (to their inactive state) by addressing the control register with the TPB/WR line active. For example, if counter A times out, control register A must be accessed to reset the interrupt output high and reset the timer A bit in the status register low. Timer B bit in the status register will be unaffected.

## Read Operation

Each counter has a holding register that is continuously being updated by the counter and is accessed when the counter is addressed during read cycles. Counter reads are accomplished by halting the holding register and then reading it, or by reading the holding register directly. If the holding register is read directly, data will appear on the bus if the counters are addressed with the RD line active. However, if the clock decrements the counter between the two read operations (most and least significant byte), an inaccurate value will be read. To preclude this from happening, writing a " 1 " into bit 6 of the control register and then addressing and reading the counter will result in a stable reading. This operation prevents the holding register from being updated by the counter and does not affect the counter's operation.
The interrupt status register is read by addressing either control register with the RD line active. A "1" in bit 7 indicates Timer A has timed out and a " 1 " in bit 6 indicates Timer B has timed out. Bits 0-5 are zeros.

## Control Register



Bits 0, 1 and 2 - Mode Selects-See Mode Timing Diagrams (Figs. 2, 3, 4, 5 and 6).

|  | Bit 7 | Bit 2 | Bit 1 | Bit 0 |
| :--- | :---: | :---: | :---: | :---: |
| Mode 1 - Timeout | - | 0 | 0 | 1 |
| Mode 2 - Timeout Strobe | - | 0 | 1 | 0 |
| Mode 3 - Gate Controlled One Shot | 0 | 0 | 1 | 1 |
| Mode 4 - Rate Generator | - | 1 | 0 | 0 |
| Mode 5 - Variable-Duty Cycle | - | 1 | 0 | 1 |
| No Mode selected. Counter outputs unaffected. | - | 0 | 0 | 0 |

Note: When selecting a mode, the timer outputs TAO and TBO are set low, and TAO and TBO are set high. If bits 0,1 and 2 are all zero's when the control register is loaded, no
mode is selected, and the counter-timer outputs are unaffected.

Bit 3-Gate level select-All modes require an enabling signal on the gate to allow counter operation. This enabling signal is either a level or a pulse (edge). Positive gate level oredge enabling is selected by writing a "1" into this bit and negative (low) enabling is selected when bit 3 is " 0 ".
Bit 4-Interrupt enable-Setting this bit to "1" enables the INT output, and setting it to " 0 " disables it. When reset, the INT output is at a high level. If the interrupt enable bit in the control register is enabled and the counter decrements to zero, the INT output will go low and will not return high until the counter-timer is reset or the selected control register is written to. Example: If timer B times out, control register B must be accessed to reset the INT output high. If the interrupt enable bit is set to " 0 ", the counter's timeout will have no effect on the INT output.
In mode 5 , the variable-duty cycle mode, the INT pin will become active low when the MSB in the counter has decremented to zero.

Bit 5-Start/stop control-This bit controls the clock input to the counter and must be set to " 1 " to enable it. Writing a " 0 " into this location will halt operation of the counter. Operation will not resume until the bit is set to "1".

Bit 6-Holding register control-Since the counter may be decrementing during a read cycle, writing a " 1 " into this location will hold a stable value in the hold register for subsequent read operations. Rewriting a " 1 " into bit 6 will cause an update in the holding register on the next trailing clock edge. If this location contains a " 0 ", the holding register will be updated continuously by the value in the counter.

Blt 7-Jam enable-When this bit is set to " 1 " during a write to the control register, the value in the jam register will be placed into the counter. The counter outputs TAO and TBO will be set high and TAO and TBO will be set low on the next trailing clock edge. Setting this bit to " 0 " will leave the counter value unaffected. This location should be set to " 0 " any time a write to the control register must be performed without changing the present counter value. Writing a " 1 " into bit 7 and zeros into bits 0,1 and 2 (mode selects) will load the counter with the value in the jam register and start the counter in the mode previously selected.
In mode 3, the hardware start is enabled by writing a " 0 " into bit 7. If a "1" is written to bit 7, the timeout will start immediately and mode 3 will resemble mode 1.

## MODE DESCRIPTIONS



## Mode 1:

After the count is loaded into the jam register and the control register is written to with the jam-enable bit high, TXO goes high and TXO goes low. The input clock decrements the counter. When it reaches zero, TXO goes low and TXO goes high, and if enabled, the interrupt output
is set low. Writing to the counter while it is decrementing has no effect on the counter value unless the control register is subsequently written to with the jam-enable bit high.


Fig. 2 - Timeout (mode 1) timing waveforms.

| Mode |  | Control Reglater |  |  |  |  | Gate Control |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | Timeout Strobe | $\begin{array}{\|l\|l\|l\|l\|l\|}\hline x & x & x & x & x\end{array}$ | 0 | 1 | 0 |  |  |$]$| Selectable <br> High or Low Level <br> Enables Operation |
| :---: |

Mode 2:
Operation of this mode is the same as mode 1, except the return to the condition of TXO high and TXO low. outputs will change for one clock period only and then


Fig. 3 - Timeout strobe (mode 2) timing waveforms.

|  | Mode | Control Register |  |  |  |  |  | Gate Control |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | Gate Controlled One Shot | $\square$ <br> BUS 7 | $\begin{array}{l\|l} \hline x & x \\ \hline 7 \end{array}$ | X | X | 0 | 1 |  | Selectable Positive or Negative Going Edge Initiates Operation |

Mode 3:
After the jam register is loaded with the required value, the gate edge will initiate this mode. TXO will be set high, and TXO will be set low. The clock will decrement the counter. When zero is reached, TXO will go low and TXO will be high, and the interrupt output will be set low. The counter is
retriggerable: While the counter is decrementing, a gate edge or write to the control register with the jam-enable bit high, will load the counter with the jam register value and restart the one-shot operation.


Fig. 4 - Gate controlled one-shot (mode 3) timing waveforms.


## Mode 4:

A repetitive clock-wide output pulse will be output, with the time between pulses equal to the counter's value, (trailing edge to leading edge). This model is software started with a write to the control register if the gate level is valid. If the counter is written to while decrementing, the new value will
not affect the counter's operation until the present timeout has concluded, unless the control register is written to with the jam-enable bit high. If the gate input (TXG or TBG) is used to start this mode. The first cycle following the gate going true is indeterminate.


Fig. 5 - Rate generators (mode 4) timing waveforms.

| Mode |  | Control Register |  |  |  |  |  | Gate Control <br> Selectable <br> High or Low Level <br> Enables Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | Variable Duty Cycle | $x \mid x$ <br> BUS 7 | X | X | $x$ | $\frac{0}{B C}$ | 1 |  |

Mode 5:
After the mode is initiated, the outputs will remain at one level until the clock decrements the least significant byte of the counter to $\mathrm{N}+1$. The outputs will then change level and the counter decrements the most significant byte to $\mathrm{N}+1$. The process will then repeat, resulting in a repetitive output
with a duty cycle directly controlled by the value in the counter. The output period will be equal to LSB+MSB+2.
The interrupt output will become active after the MSB is loaded into the counter and decrements to zero.


Fig. 6 - Variable-duty cycle (mode 5) timing waveforms.

## Note:

In order to avoid unwanted starts when selecting mode 3 or 4, the gate signal must be set to the opposite level that will be programmed.

## CDP1878, CDP1878C

## Setting the Control Register

The following will illustrate a counter write and subsequent reads that places stable, accurate values on the data bus from the counter-timer.
The counter is addressed and the required values are loaded with a write operation. The control register is addressed next and loaded with $\mathrm{B9H}$.


The counter will now decrement with each input clock pulse. Assuming the counter has not decremented to zero and its value is to be read without affecting the counter's operation, a write to the control register is performed. 78 H is loaded into the control register.


The counter is addressed and read operations are performed.

## Function Pin Definition

DB7-DB0-8-bit bidirectional bus used to transfer binary information between the microprocessor and the dual counter-timer.
VDD, $\mathbf{V}_{\text {SS }}$-Power and ground for device.
A0, A1, and A2-Addresses used to select counters or registers.
TPB/WR, $\overline{R D}$-Directional signals that determine whether data will be placed on the bus from a counter or the interrupt status register (RD active) (memory mapped), or data on the bus will be placed into a counter or control register (TPB/WR active). The following connections are required between the microprocessor and the countertimer in the CDP1800-series input/output mapping mode.

| Microprocessor | Counter-Timer |
| :---: | :---: |
| $\overline{M R D}$ | $\overline{R D}$ |
| TPB | TPB/WR |
| TPA | TPA |
| N Lines | Address Lines |

and $1-O / \overline{M E M}$ to VDD.
During an output instruction, data from the memory is strobed into the counter-timer during TPB when $\overline{R D}$ is active, and latched on TPB's trailing edge. Data is read from the counter-timer when $\overline{R D}$ is not active between the trailing edges of TPA and TPB. (See Figs. 10, 11, and 12.)

TACL, TBCL-Clocks used to decrement the counter.
TAG, TBG-Gate inputs used to control counter.
TAO, TAO-Complemented outputs of Timer A.
TBO, $\overline{\text { TBO-Complemented outputs of Timer B. }}$
INT-Common interrupt output. Active when counter decrements to zero.
RESET-Active low signal that resets counter outputs (TAO, TBO low, TAO, TBO high). The interrupt output is set high and the status register is cleared.
I-O/MEM - Tied high in CDP1800-series input/output mode, otherwise tied low.
TPA-Tied to TPA of the CDP1800-series microprocessors. During memory mapping, it is used to latch the high order address bit for the chip select. In the CDP1800 input/output mode, it is used to gate the N lines. When the counter-timer is used with other microprocessors, or when the high order address of the CDP1800-series microprocessors is externally latched, it is connected to $V_{D D}$.
CS-An active high signal that enables the device.


Fig. 7 - Typical CDP1802 memory-mapped system.


Fig. 8 - CDP1800-series memory-mapping write cycle timing waveforms.


Fig. 9 - CDP1800-series memory-mapping read cycle timing waveforms.


Fig. 10 - Typical CDP1802 input/output-mapped system.


Fig. 11 - CDP1800-series input/output-mapping timing waveforms with output instruction.


TPB/WR

n Lines


Fig. 12 - CDP1800-series input/output-mapping timing waveforms with input instruction

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Input $t_{r}, \mathrm{t}_{\mathrm{f}}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ and 1 TTL Load

| CHARACTERISTIC |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. $\dagger$ | Typ.* | Max. |  |
| Read Cycle Times (see Fig. 13) |  |  |  |  |  |
| Data Access from Address | tDA | - | 350 | - | ns |
| Read Pulse Width | trD | 400 | - | - |  |
| Data Access from Read | tDR | - | 250 | - |  |
| Address Hold after Read | $\mathrm{t}_{\mathrm{RH}}$ | 0 | - | - |  |
| Output Hold after Read | tDH | 50 | - | - |  |
| Chip Select Setup to TPA | tes | 50 | - | - |  |

†Time required by a limit device to allow for the indicated function.
${ }^{-}$Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.


Fig. 13 - Read cycle timing waveforms.

RCA CMOS LSI Products
CDP1878, CDP1878C
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$,
Input $t_{r}, t_{f}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ and 1 TTL Load

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | Min. $\dagger$ | Typ. | Max. |  |  |

Write Cycle TImes (see Fig. 14)

| Address Setup to Write | tAS | 150 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Write Pulse Width | tWR | 150 | - | - |  |
| Data Setup to Write | tDS | 200 | - | - |  |
| Address Hold after Write | ${ }_{\text {taH }}$ | 50 | - | - |  |
| Data Hold after Write | tWH | 50 | - | - |  |
| Chip Select Setup to TPA | tcs | 50 | - | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 14 - Write cycle timing waveforms.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not
cause $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\text {SS }}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VCC nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{C C}$ or $V_{S S}$, whichever is appropriate.

## Output Short Clrcuits

Shorting of outputs to VDD, VCC, or VSS may damage CMOS devices by exceeding the maximum device dissipation.

## Objective Data

## CMOS Real-Time Clock



TERMINAL ASSIGNMENT

## Features

- Time of day/calendar
- Reads seconds, minutes, hours
- Reads day of month and month
- Alarm circuit with seconds, minutes or hours operation
- Power down mode
- Separate clock output selects ${ }^{-1}$ of 15 square wave signals
- Interrupt output activated by clock output and/or alarm circuit
- Data integrity sampling for clock rollover eliminated
- On board oscillator
- One of four crystal frequency operation
- Addressable in memory space or CDP1800 series I/O mode

The CDP1879 real-time clock supplies time and calendar information in BCD format from seconds to months. It consists of 5 separately addressable and programmable counters that divide down an oscillator input. The frequency of the oscillator is determined by one of four possible external crystals.

The device is memory-mapped by any general-purpose microprocessor with the additional capability of operating in the CDP1800-series input/output mode.

The real-time clock functions as a time-of-day/calendar with an alarm capability that can be set for combinations of seconds, minutes or hours. Alarm time is configured by loading alarm latches that activate an interrupt output through a comparator when the counter and alarm latch values are equal.

Fifteen selectable square-wave signals are available as a separate clock output signal and also activate the interrupt output. A status register is available to indicate the interrupt source. The value in an 8 -bit control register determines the operational characteristics of the device, by selecting the prescaler divisor and the clock output, and controls the load and alarm functions.
A transparent "freeze" circuit precludes clock rollover during counter and latch access times to assure stable and accurate values in the counters and alarm latches.
The CDP1879 is functionally identical to the CDP1879C. The CDP1879 has a recommended operating voltage range of 4 to 10.5 volts, and the CDP1879C has a recommended operating voltage range of 4 to 6.5 volts. The CDP1879 and the CDP1879C are supplied in 24 lead hermetic dual-in-line side-brazed ceramic packages (D suffix) and 24 lead dual-in-line plastic packages ( $E$ suffix).

## CDP1879 MODES OF OPERATION

| OPERATION | FUNCTION |
| :---: | :--- |
| Read | 1. Seconds, minutes, hours, date and month counters <br> 2. Status register to identify interrupt source |
| Write | 1. Control register to set device operation <br> 2. Seconds, minutes, hours, date and month counters <br> 3. Alarm latches for alarm time |
| Power Down | Tri-state bus with active alarm or clock out circuitry for wake up control <br> Interrupt1. Clock out as source <br> 2. Alarm time as source <br> 3. Either interrupt can occur during normal or power down mode |

MAXIMUM RATING8, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to VSS Terminal)
CDP1879
-0.5 to +11 V
CDP1879C

DC INPUT CURRENT, ANY ONE INPUT
DC INPUT CURRENT, ANY ONE INPUT . $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ................................................. Derate Lineary at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $100^{\circ} \mathrm{C}$ (PACKAGE TYPE D). 500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE $D$ ) ....................................................... . . . . . . . . . . . . . . .
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D, H................................................................................................... $-5 .$. to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E............................................................................................................... -40 to +85² C
StORAGE TEMPERATURE RANGE (Tstg) ..................................................................................... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING): At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. .................................................. $+265^{\circ} \mathrm{C}$
TABLEI

| Control Register Bit Assignment BIT |  |
| :---: | :---: |
| 0. Frequency 00 | . 32768 Hz |
| 1. Select 01 | 1.048576 MHz |
|  | 2.097152 MHz |
| 11 | 4.194304 MHz |
| 2. Start/Stop | $\begin{aligned} & 1=\text { Start } \\ & 0=\text { Stop } \end{aligned}$ |
| 3. Counter/Latch Control <br> " 0 " = Write to counter \& disable alarm <br> " 1 " = Write to and enable alarm |  |
| 4. Clock Select <br> 5. 0000 - disable $\mu \mathrm{s}$ | $1000-62.5 \mathrm{~ms}$ |
| 6. $0001-488.2 \mu \mathrm{~s}$ | 1001-125 ms |
| 7. $0010-976.5 \mu \mathrm{~s}$ | $1010-250 \mathrm{~ms}$ |
| 0011-1953.1 $\mu \mathrm{s}$ | 1011 - 500 ms |
| 0100-3906.2 $\mu \mathrm{s}$ | 1100 - sec. |
| 0101-7812.5 $\mu \mathrm{s}$ | 1101 - min. |
| 0110-15.625 ms | 1110 - hour |
| $0111-31.25 \mathrm{~ms}$ | 1111 - day |

TABLE II

|  | PIns |
| :--- | :---: |
| VDD, VSS | 2 |
| DBO-DB7 | 8 |
| AO-A2 | 3 |
| TPA | 1 |
| I-O/MEM | 1 |
| RD, TPB/WR | 2 |
| CS | 1 |
| INT | 1 |
| CLOCK | 1 |
| XTAL | 1 |
| $\overline{X T A L}$ | 1 |
| POWER DOWN | 1 |
| RESET | 1 |


| MSB of hours counters (Bit 7 ) is an AM-PM bit. $0=\mathrm{AM}$; |
| :--- |
| $1=\mathrm{PM}$. |
| Bit 6 of hours counter controls $12 / 24 \mathrm{hr} .1=12 \mathrm{hr}:$ |
| $0=24 \mathrm{hr}$. |
| Status Register: Bit $7 \mathrm{MSB}=$ alarm |
| Interrupt Source: Bit $6=$ clock |
| MSB of Month Counter (Bit 7 ) is a Leap Year Bit $0=$ No, |
| $1=$ Yes. |


| Addresses | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: |
| Latch, Counter Seconds | 0 | 1 | 0 |
| Latch, Counter Minutes | 0 | 1 | 1 |
| Latch, Counter Hours | 1 | 0 | 0 |
| Counter, Day | 1 | 0 | 1 |
| Counter, Month | 1 | 1 | 0 |
| Control, Register | 1 | 1 | 1 |
| Status Register | 1 | 1 | 1 |

OPERATING CONDITIONS at TA = Full Package-Temperature Range. For maximum reliablity, operating conditions should be selected so that operation is always within the following ranges:


STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}$ VDD $\pm 5 \%$, Excepl as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMIT8 |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | $V_{\text {IN }}$ <br> (V) | VDD (V) | CDP1879 |  |  | CDP1879C |  |  |  |
|  |  | Min. |  |  | Typ. ${ }^{\circ}$ | Max. | Min. | Typ.* | Max. |  |
| Quiescent Device Current | IDD |  | - | $\begin{aligned} & 0,5 \\ & 0,10 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{gathered} 0.01 \\ 1 \end{gathered}$ | $\begin{gathered} 50 \\ 200 \\ \hline \end{gathered}$ | - | 0.02 - |  | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current, Data Bus | 1 OL | $\begin{aligned} & 0.4 \\ & 0.5 \\ & \hline \end{aligned}$ | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 1.6 \\ & 2.6 \\ & \hline \end{aligned}$ | $\begin{array}{r} 3.2 \\ 5.2 \\ \hline \end{array}$ |  | 1.6 | 3.2 | - | mA |
| Output High Drive (Source) <br> Current, Data Bus | IOH | $\begin{aligned} & 4.6 \\ & 9.5 \\ & \hline \end{aligned}$ | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & -1.15 \\ & -2.6 \\ & \hline \end{aligned}$ | $\begin{aligned} & -2.3 \\ & -5.2 \\ & \hline \end{aligned}$ | - | -1.15 - | -2.3 - | - |  |
| Output Low Drive (Sink) Current, Clock Out |  | 0.4 | 0,5 | 5 | 600 | - | - | 600 | - | - | $\mu \mathrm{A}$ |
|  | IOL | 0.5 | 0, 10 | 10 | 1.2 | - | - | - | - | - | mA |
| Output High Drive (Source) Current, Clock Out |  | 4.6 | 0,5 | 5 | 600 | - | - | 600 | - | - | $\mu \mathrm{A}$ |
|  | 1 OH | 9.5 | 0,10 | 10 | 1.2 | - | - | - | - | - | mA |
| Output Low Drive (Sink) Current, XTAL Out |  | 0.4 | 0,5 | 5 | 200 | - | - | 200 | - | - |  |
|  | IOL | 0.5 | 0, 10 | 10 | 400 | - | - | - | - | - | $\mu \mathrm{A}$ |
| Output High Drive (Source) Current, XTAL Out | IOH | $\begin{aligned} & 4.6 \\ & 9.5 \end{aligned}$ | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 400 \\ & \hline \end{aligned}$ |  |  | 200 - | - |  | $\mu \mathrm{A}$ |
| Output Voltage Low-Level | $\mathrm{VOL}^{\ddagger}$ | - | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | - | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | - |  | 0.1 |  |
| Output Voltage High Level | $\mathrm{VOH}^{\ddagger}$ | - | $\begin{gathered} 0,5 \\ 0,10 \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 4.9 \\ & 9.9 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | 4.9 |  |  |  |
| Input Low Voltage | VIL | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \\ & \hline \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - |  | $\begin{gathered} 1.5 \\ 3 \\ \hline \end{gathered}$ |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 0.5,4.5 \\ & 0.5,9.5 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 3.5 \\ 7 \\ \hline \end{gathered}$ |  | - |  | - | - |  |
| Input Leakage Current | IN | Any <br> Input | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 2 \\ & \hline \end{aligned}$ |  | - |  | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | IOUT | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 0,5 \\ 0,10 \\ \hline \end{gathered}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | - | $\begin{aligned} & \pm 1 \\ & \pm 1 \end{aligned}$ | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
|  | IDD1 | - | 0,5 | 5 | - | $\begin{gathered} 20 \\ 750 \\ \hline \end{gathered}$ | - | - | $\begin{array}{r}20 \\ 750 \\ \hline 1\end{array}$ | - | $\mu \mathrm{A}$ |
|  |  |  |  |  | - | 1.4 | - | - | 1.4 | - | mA |
|  |  |  | , |  | - | 40 | - | - | - | - | $\mu \mathrm{A}$ |
|  |  | - | 0, 10 | 10 | - | $\begin{gathered} 2 \\ 4.5 \end{gathered}$ | - | - | - | - | mA |
|  |  | - | 0,5 | 5 | - | $\begin{aligned} & 200 \\ & 550 \\ & 900 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 200 \\ & 550 \\ & 900 \end{aligned}$ | - | $\mu \mathrm{A}$ |
| $\begin{array}{r} 32 \mathrm{kHz} \\ 2 \mathrm{MHz} \\ 4 \mathrm{MHz} \\ \hline \end{array}$ |  | - | 0,10 | 10 | - | $\begin{gathered} 2.3 \\ 3 \\ 3.8 \\ \hline \end{gathered}$ | - | - | - | - | mA |
| Input Capacitance Output Capacitance | $\begin{array}{r} \mathrm{C}_{\text {IN }} \\ \mathrm{COUT}^{2} \\ \hline \end{array}$ | - | - | - | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 7.5 \\ & 15 \\ & \hline \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 7.5 \\ & 15 \\ & \hline \end{aligned}$ | pF |

${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\not \mathrm{I}_{\mathrm{OL}}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$.

## PROGRAMMING MODEL



REGISTER TRUTH TABLE

| ADDRESS |  |  | ACTIVE SIGNAL |  | BIT 3 CONTROL REGISTER | REGISTER OPERATION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A2 | A1 | A0 | TPB/WR | $\overline{\mathrm{RD}}$ |  |  |
| 0 | 1 | 0 | X |  | 0 | Write Seconds Counter |
| 0 | 1 | 0 |  | X | 0 | Read Seconds Counter |
| 0 | 1 | 1 | X |  | 0 | Write Minutes Counter |
| 0 | 1 | 1 |  | $x$ | 0 | Read Minutes Counter |
| 1 | 0 | 0 | X |  | 0 | Write Hours Counter |
| 1 | 0 | 0 |  | $x$ | 0 | Read Hours Counter |
| 1 | 0 | 1 | $x$ |  | 0 | Write Date Counter |
| 1 | 0 | 1 |  | X | 0 | Read Date Counter |
| 1 | 1 | 0 | $x$ |  | 0 | Write Month Counter |
| 1 | 1 | 0 |  | $x$ | 0 | Read Month Counter |
| 0 | 1 | 0 | $x$ |  | 1 | Write Seconds Alarm Latch |
| 0 | 1 | 1 | $x$ |  | 1 | Write Minutes Alarm Latch |
| 1 | 0 | 0 | X |  | 1 | Write Hours Alarm Latch |
| 1 | 1 | 1 | x |  |  | Write Control Register |
| 1 | 1 | 1 |  | X |  | Read Int. Status Register |

## GENERAL OPERATION

The real-time clock contains seconds, minutes, and hours, date and month counters that hold time of day/calendar information (See Fig. 2). The frequency of an intrinsic oscillator is divided down to supply a once-a-second signal to the counter series string. The counters are separately addressable and can be written to or read from.

The real-time clock contains seconds, minutes and hour write only alarm latches that store the alarm time (See Fig. 3). When the value of the alarm latches and counters are equal, the interrupt output is activated. The interrupt output can also be activated by a clock output transition. The clock output is derived from the prescaler and counters and can be one of 15 square-wave signals. The value in the read only interrupt status register identifies the interrupt source.

Operational control of the real time clock is determined by the byte in a write only control register. The 8 bit value in this register determines the correct divisor for the prescaler, a data direction and alarm enable bit, clock output select, and start/stop control (See Fig. 4).
Data transfer and addressing are accomplished in two modes of operation, memory mapping and I/O mapping using the CDP1800-series microprocessors. The mode is selected by the level on an input pin ( $1-0 / \mathrm{MEM}$ ). Memory mapping implies use of the address lines as chip selects and address inputs using linear selection or partial or full decoding methods. I/O mapping with the CDP1800-series microprocessors involves use of the N line outputs in conjunction with input and output instructions to transfer data to and from memory.


Fig. 2 - Functional diagram - time counters highlighted.


Fig. 3 - Functional diagram - alarm circuit, clock output, interrupt, and status registers highlighted.

## OPERATIONAL SEQUENCE

Power is applied and the real-time clock is reset. This sets the interrupt output pin high. After the CS pin is set high and with address 7 on the address input lines, the control register is loaded via the data bus to configure the clock.
With selective addressing, the seconds through month counters are then written to and loaded to set the current time. The real-time clock will now hold the current "wall clock" time, with an accuracy determined by the crystal or external clock used. If the alarm function is desired, the control register is accessed and loaded again. This new byte will allow subsequent time data to be entered into the seconds, minutes and hours alarm latches. This sequence is also used when selecting one of the 15 available clockout signals.
If the alarm function was selected, the interrupt output pin will be set low when the values in the seconds, minutes and hour alarm latches match those in the seconds, minutes and hour counters.
If one of the 15 sub second-to-day clock outputs is selected by the byte in the control register, the clock output pin toggles at that frequency ( $50 \%$ duty cycle). The interrupt
output will also be set low on the first clock out negative transition. The interrupt source (alarm or clock out) can be determined by reading the interrupt status register. The clock output can be deselected by placing the correct value in the control register if the alarm function is selected as the only interrupt source.

## COUNTERS (See Fig. 2)

The counter section consists of an on-board oscillator, a prescaler and 5 counters that hold the time of day/calendar information.
1 of 4 possible external crystals determine the frequency of the on-board oscillator $(32,768 \mathrm{~Hz}, 1.048576 \mathrm{MHz}, 2.097152$ $\mathrm{MHz}, 4.194304 \mathrm{MHz}$ ). The oscillator output is divided down by a prescaler that supplies a once-a-second pulse to the counters. The seconds counter divides the pulse by 60 and its output clocks the minute counter every 60 seconds. Further division by the minutes, hours, day of month and month counters result in 5 counters holding data that reflects the time/calendar from seconds to months. The


Fig. 4 - Functional diagram - control register highlighted.

## COUNTERS (See Fig. 2) (Cont'd)

counters are addressed separately and BCD data is transferred to and from the via the data bus. The most significant bit of the hours counter (Bit 7) is user programmed to indicate AM or PM and will be inverted every 12 th hour. ( $0=A M, 1=P M$ ). Bit 6 of the hours counter is user programmed to enable the hours counter for 12 or 24 hour operation. ( $0=24,1=12$ ). If 24 -hour operation is selected, the AM-PM bit is "don't care", but still toggles every 12th hour. Writing to the seconds counter resets the last 7 stages of the prescaler, allowing time accuracy to approximately $1 / 100$ of a second.
The most significant bit of the month counter is a Leap Year bit. If it is set to " 1 ", the counter will count to February 29, then roll to March 1 . If set to " 0 " it will go to March 1st after February 28th.

## ALARM AND INTERRUPT STATUS REGISTER (See FIg. 3)

The alarm circuit consists of 1) seconds, minutes and hour alarm latches that hold the alarm time, 2) the outputs of the seconds, minutes and hour counters, and 3) a comparator
that drives an interrupt output. The comparator senses the counter and alarm latch values and activates the interrupt output (active low) when they are equal.
The write only alarm latches have the same addresses as their comparable counters. Bit 3 in the control register determines data direction to the latches or counters and alarm enabling. For example, during a write cycle, if bit 3 in the control register is a " 1 ", addressing the seconds counter or alarm latch will load the seconds alarm latch from the data bus and will enable the alarm function. Conversely, if bit 3 in the control register is a " 0 ", addressing the seconds counter or alarm latch during a write cycle will place the value on the data bus into the seconds counter and will disable the alarm function. The interrupt output can be activated by the alarm circuit or the clock output. When an interrupt occurs, the upper two bits of the interrupt status register identify the interrupt source. The interrupt status register has the same address as the control register. Addressing the interrupt status register with the RD line active will place these register bits on the data bus. Bits 0-5 are held low. A " 1 " in bit 6 represents a clock output transition as the interrupt source. $A$ " 1 " in bit 7 will identify the alarm circuit as the interrupt source.

## ALARM AND INTERRUPT STATUS REGISTER (See Fig. 3) (Cont'd)

Activating the reset pin (active low) resets the hour latch to " 30 " which prevents a match between alarm and time registers during an initialization procedure. Activating the reset pin or writing to the control register resets the interrupt output(high) and clears the interrupt status register.

## CLOCK OUTPUT (See Fig. 3)

One of 15 counter and prescaler overflows can be selected as a $50 \%$ duty cycle output signal that is available at the "clock out" pin. The frequency is selected by the upper nibble in the control register. For example, selecting a onesecond clock output will result in a repetitive signal that will be high for 500 ms and low for the same period. The high-to-low transition of the output signal will set the clock bit in the status register and activate the interrupt output. The level of the "clock out" signal is derived from the value in the counter. Example: if hours clock is selected and the minutes counter holds 4 minutes, the clock out will be low for 26 minutes and high for 30 minutes. Thereafter, the clock out will toggle at a $\mathbf{5 0 \%}$ duty cycle rate.

CONTROL REGISTER (See Table I and Fig. 4)

| IT |  |  |  |  |  | BIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

## CONTROL REGISTER BYTE

The 8 -bit value in the control register determines the following:

1. Bit $\mathbf{0}$ and $\mathbf{1}$ - Frequency Select - Since there are one of 4 possible crystals the oscillator in the real time clock can operate with, these bit levels determine the prescaler divisor so that an accurate one second pulse is supplied to the counter series string.

| BIT 1 | BIT 0 | FREQUENCY |
| :---: | :---: | :---: |
| 0 | 0 | $32,768 \mathrm{~Hz}$ |
| 0 | 1 | 1.048576 MHz |
| 1 | 0 | 2.097152 MHz |
| 1 | 1 | 4.194304 MHz |

2. Bit 2-Start-Stop Control - Counter enabling is controlled by the value at this location. A " 1 " will allow the counters to function and a " 0 " in this location will disable the counters.
3. Bit 3-Counter/Latch Control - The level at this location controls two functions. It is required since the counters and alarm latches have the same addresses.
1) A " 0 " in bit 3 will direct subsequent data to or from the counter selected and the alarm function will be disabled.
2) A " 1 " in bit 3 will direct subsequent data to or from the alarm latch and will enable the alarm.
4. Bits $\mathbf{4}$ to $\mathbf{7 - C l o c k}$ Select- These bits sei act one of $\mathbf{1 5}$ square wave signals that will be present at the "clockout" pin. If bits 4 to 7 are zero's, the clock output pin will be high. If a clock is selected, the first high to low clock out transition will activate the interrupt pin (active low) and place a " 1 " in bit 6 of the status register. Writing to the control register or activating the reset pin will set the interrupt pin high and reset the interrupt status register.

Normal operation requires the control register to be written to and loaded first with a control word. However, subsequent writing to a counter if a "clock out" is selected may cause an interrupt out signal. Therefore, "clock-out" should be deselected by writing zero's into bits 4 through 7 if the interrupt is used. When the counters are loaded, the control register is again written to with the value in the upper nibble selecting the "clock out" signal.

## READ AND WRITE SIGNALS

When the I-O/MEM pin is low, the real time clock is enabled for memory mapped operation. Data on the bus is placed in, or read from a counter, alarm latch or register by 1) placing the CS pin high 2) selective addressing 3) placing the TPB/WR pin low during a write cycle with the RD pin high or 4) setting the $\overline{R D}$ pin low during a read cycle with the TPB/WR pin high.
The I/O mapping mode used with the CDP1800 Series microprocessor is selected by setting the I-O/MEM pin high. The TPB/WR pin on the real time clock is connected to the TPB output pin of the microprocessor. Data on the bus is written to or read from the counters, latches and registers by 1) placing the CS pin high 2) selective addressing utilizing the microprocessor N lines and $1 / \mathrm{O}$ instructions 3) placing the TPB/WR pin high with the RD pin low during an output or write operation (data is latched on TPB's trailing edge) 4) setting the $\overline{R D}$ line high during an input or read operation. Data is placed on the bus by the real time clock between the trailing edges of TPA and TPB.

## FREEZE CIRCUIT

Since writing to or reading from the counters or alarm latches is performed asynchronously, the once-a-second signal from the prescaler may pulse the counter series string during these operations. This can result in erroneous data. To avoid this occurring, a transparent "freeze" circuit is incorporated into the real time clock. This circuit is designed to trap and hold the one second input clock transition if it occurs during access times. When the operations are completed, it is inserted into the counter series string. To utilize the "freeze" circuit, address " 1 " (A0 $=1, A 1=0, A 2=0$ ) is selected first while performing a write operation. Read or write accesses may now be performed with assurance the data is stable. All operations must be concluded within 250 ms of the address " 1 " access. If memory mapping any dummy write operation after selecting address " 1 " will set the "freeze" circuit. If using the I/O mode, a 61 output instruction will perform the same function. There is no time restriction on subsequent accesses as long as the read or write operations are preceeded by selecting address " 1 ".

## POWER DOWN

Power down operation is initiated with a low signal on the "POWER DOWN" input pin. Any inputs on the address or data bus are ignored. The clock output pin is set low. The interrupt output is tri-stated. If enabled previously, the alarm circuitry is active and will set the interrupt output pin low when alarm time occurs. The interrupt output will also go low if a clock was selected and an internal high-to-low transition occurs during power down. The clock output pin will remain low. If power down is initiated in the middle of a read or write sequence, it will not become activated until the read or write operation is completed.

## CDP1879, CDP1879C

## PIN FUNCTIONS (See Table II)

VDD, VSS - Power and ground for device.
DB0 - DB7 - DATA BUS - 8 bit bidirectional bus that transfer BCD data to and from the counters, latches and registers.

A0, A1, A2 - Address inputs that select a counter, latch or register to read from or write to.

TPA - Strobe input used to latch the value on the chip select pin. CS is latched on the trailing edge of TPA. During memory mapping, it is used to latch the high order address bit used for the chip select. When the real time clock is used with other microprocessors, or when the high order address of the CDP1800 Series microprocessor is externally latched it is connected to VDD. In the input/output mode, it is used to gate the N lines.
I-O/MEM - Tied low during memory mapping and high when the input/output mode of the CDP1800 Series microprocessor is used.

RD, TPB/WR - DIRECTION SIGNALS - Active signals that determine data direction flow. In the memory mapped mode, data is placed on the bus from the counters or status register when $\overline{R D}$ pin is active.
Data is transferred to a counter, latch or the control register when $\overline{R D}$ is high and $T P B / \overline{W R}$ is active and latched on the trailing edge (low to high) of the TPB/WR signal.

In the input/output mode, data is placed on the bus from a counter or status register when $\overline{R D}$ is not active between the trailing edges of TPA and TPB. Data on the bus is written to a counter, latch, or the control register during TPB when RD is active and latched on TPB's trailing edge. The following connections are required between the microprocessor and real time clock in the CDP1800 Series I/O mode.


CS - CHIP SELECT - Used to enable or disable the inputs and outputs. TPA is used to strobe and latch a positive level on this pin to enable the device.

XTAL AND XTAL - The frequency of the internal oscillator is determined by the value of the crystal connected to these pins. "XTAL" may be driven directly by an external frequency source.
CLOCK OUT - 1 of 15 square wave frequencies will appear at this pin when selected. During power down, this pin will be placed low, and will be high during normal operation when the clock is deselected.
$\overline{\text { POWER DOWN - POWER DOWN CONTROL - A low on }}$ this pin will place the device in the power down mode.
INT - Interrupt Output - A low on this pin indicates an active alarm time or high to low transition of the "clock out" signal.
$\overline{\text { RESET }}$ - A low on this pin clears the status register and places the interrupt output pin high

## APPLICATIONS

A Typical application for this real-time clock is as a wake-up control to a CPU to reduce total system power in intermittent-use systems. A hookup diagram illustrating this feature is shown in Fig. 5. In this configuration, the alarm and power-down features of the CDP1879 are utilized in the control of the sleep and wake-up states of the CPU. A typical shut-down/start-up sequence for this system could proceed as follows:

1. The CPU has finished a current task and will be inactive for the next six hours.
2. The CPU loads the CDP1879 alarm registers with the desired wake-up time.
3. The CDP1800 Q output is set high, which stops the CPU oscillator (as an alternative, in an NMOS system, power to all components except the clock chip could be shut off).
4. This Q output signal is received by the CDP1879 as a power-down signal.
5. The CDP1879 tri-states all pins (to accommodate powered-down chips).
6. The CDP1879 eventually times out, and sets an alarm by driving the INT output low.
7. The alarm signal resets the CPU (to avoid oscillator start-up problems) and flags the processor for a warm-start routine.
8. The CPU, once into its normal software sequence, writes to the CDP1879 control register to reset the interrupt request.


Fig. 5 - CPU wake-up circuit using the CDP1879 real-time clock.

## APPLICATIONS (Conld)



Fig. 6 - Typical CDP1802 memory-mapped system.


Fig. 7 - CDP1800-series memory-mapped write cycle timing waveforms.


Fig. 8 - CDP1800-series memory-mapped read cycle timing waveforms.


Fig. 9 - Typical CDP1802 input/output-mapped system.


N LINES


92CM-34906
Fig. 10-CDP1800-series input/output-mapping timing waveforms with output instruction.

n LINES


DATA FROM REAL TIME CLOCK TO MEMORY


Fig. 11 - CDP1800-series input/output-mapping timing waveforms with input instruction.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, Input $t_{r}, t_{f}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathbf{~ p F}$ and 1 TTL Load

| CHARACTERISTIC | LIMITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIn. $\dagger$ | Typ. | Max. |  |

Read Cycle Times (see Fig. 12)

|  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |

$\dagger$ Time required by a limit device to allow for the indicated function.
${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 12 - Read cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm \mathbf{5 \%}$, Input $t_{r}, t_{f}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathrm{pF}$ and 1 TTL Load


Write Cycle Times (see Fig. 13)

| Address Setup to Write | tAS | 450 | - | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Write Pulse Width | tWR | 150 | - | - |  |
| Data Setup to Write | tDS | 200 | - | - |  |
| Address Hold after Write | ${ }^{\text {t }} \mathrm{AH}$ | 50 | - | - |  |
| Data Hold after Write | tWH | 100 | - | - |  |
| Chip Select Setup to TPA | ${ }^{\text {t CS }}$ | 50 | - | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.
${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 13 - Write cycle timing waveforms.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $\mathrm{V}_{\mathrm{CC}}$ nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

> Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\mathrm{SS}}$, whichever is appropriate.

Output Short CIrcults
Shorting of outputs to $V_{D D}, V_{C C}$, or $\mathrm{V}_{S S}$ may damage CMOS devices by exceeding the maximum device dissipation.

# CMOS 6-Bit Latch and Decoder Memory Interfaces 

## Features

- Performs memory address latch and decoder functions multiplexed or non-multiplexed
- Interfaces directly with the CDP1800series microprocessors
- Can replace existing CDP1866 and CDP1867 (upward speed and function capability)
- Allows decoding for systems larger than 16 K


The RCA-CDP1881 and CDP1882 are CMOS 6-bit memory latch and decoder circuits intended for use in CDP1800 series microprocessor systems. They can interface directly with the multiplexed address bus of this system at maximum clock frequency, and up to four $4 \mathrm{~K} \times 8$-bit random-access memories to provide a 16 K -byte RAM system. With four 2 K x 8-bit RAMs, an 8K-byte RAM system can be decoded.
The devices are also compatible with non-multiplexed address bus microprocessors. By connecting the clock input to VDD, the latches are in the data-following mode and the decoded outputs can be used in general-purpose memory-system applications.

The CDP1881 and CDP1882 are intended for use with 2K or 4K-byte RAMs and are identical except that in the CDP1882 MWR and MRD are excluded.
The CDP1881 and CDP1882 are functionally identical to the CDP1881C and the CDP1882C. They differ in that the CDP1881 and CDP1882 have a recommended operating voltage range of 4 to 10.5 volts and their $C$ versions have a recommended operating voltage range of 4 to 6.5 volts.
The CDP1881 and CDP1882 are supplied in 20-lead and 18-lead packages, respectively. Both the CDP1881 and CDP1882 are available in hermetic, dual-in-line side-brazed ceramic (D suffix) and plastic (E suffix) packages.


Fig. 2 - Functional diagram for the CDP1882.

```
MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to VSS terminal)
```




```
INPUT VOLTAGE RANGE, ALL INPUTS ..................................................................... - . . 5 to VDD +0.5 V
```



```
POWER DISSIPATION PER PACKAGE (PD):
```






```
DEVICE DISSIPATION PER OUTPUT TRANSISTOR
    For TA=FULL PACKAGE-TEMPERATURE RANGE (All Package Types)................................................ . 100 mW
OPERATING-TEMPERATURE RANGE (TA):
```





```
    LEAD TEMPERATURE (DURING SOLDERING):
```



OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range. For maximum rellability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP1881, CDP1882 |  | CDP1881C, CDP1882C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 |  |
| Input Voltage Range | $\mathrm{V}_{\text {SS }}$ | VDD | $\mathrm{V}_{\text {SS }}$ | VDD | $\checkmark$ |

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must
not cause VDD-Vss to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

Output Short Clrcults
Shorting of outputs to Vod, Vcc, or Vss may damage CMOS devices by exceeding the maximum device dissipation.

## Preliminary Data



TERMINAL ASSIGNMENT

## CMOS Universal Asynchronous Receiver/Transmitter (UART)

## Features:

- Low-power CMOS circuitry 7.5 mW typ. at 3.2 MHz (max. freq.) at $V_{D D}=5 \mathrm{~V}$
- Baud rate - DC to 200K bits/sec (max.)

$$
\begin{aligned}
& \text { at } V_{D D}=5 \mathrm{~V} \\
& D C \text { to } 400 \mathrm{~K} \text { bits } / \text { sec (max.) } \\
& \text { at } V_{D D}=10 \mathrm{~V}
\end{aligned}
$$

- $4 V$ to 10.5 operation
- Automatic data formatting and status generation
- Fully programmable with externally selectable word length (5-8 bits), parity inhibit, even/odd parity, and 1, 1.5, or 2 stop bits
- Operating-temperature range: (CDP6402D, CD) -55 to $+125^{\circ}$ (CDP6402E, CE) -40 to $+85^{\circ} \mathrm{C}$
- Replaces industry types IM6402 and HD6402

The RCA CDP6402 and CDP6402C are silicon-gate CMOS Universal Asynchronous Receiver/Transmitter (UART) circuits for interfacing computers or microprocessors to asynchronous serial data channels. They are designed to provide the necessary formatting and control for interfacing between serial and parallel data channels. The receiver
converts serial start, data, parity, and stop bits to parallel data verifying proper code transmission, parity and stop bits. The transmitter converts parallel data into serial form and automatically adds start parity and stop bits.
The data word can be $5,6,7$ or 8 bits in length. Parity may be odd, even or inhibited. Stop bits can be 1, 1.5, or 2 (when transmitting 5-bit code).


Fig. 1 - Functional block diagram.

## CDP6402, CDP6402C

The CDP6402 and CDP6402C can be used in a wide range of applications including modems, printers, peripherals, video terminals, remote data acquisition systems, and serial data links for distributed processing systems.
The CDP6402 and CDP6402C are functionally identical. They differ in that the CDP6402 has a recommended
operating voltage range of 4 to 10.5 volts, and the CDP6402C has a recommended operating voltage range of 4 to 6.5 volts. Both types are supplied in 40-lead dual-in-line ceramic packages ( $D$ suffix), and 40 -lead dual-in-line plastic packages (E suffix).

## MAXIMUM RATINGS, Absolute-Maximum Values:

> DC SUPPLY-VOLTAGE RANGE, (VDD)
(Voltage referenced to VSS Terminal)
CDP6402
-0.5 to +11 V CDP6402C -0.5 to +7 V
INPUT VOLTAGE RANGE, ALL INPUTS -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT $\pm 100 \mu \mathrm{~A}$
POWER DISSIPATION PER PACKAGE (PD):

 Derate Lineary at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR
For $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)
100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):
PACKAGE TYPE D
-55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE (Tstg) .................................................................... -65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$
OPERATING CONDITIONS at TA = Full Package-Temperature Range. For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | CDP6402 |  | CDP6402C |  |  |
|  | Min. | Max. | Min. | Max. |  |
| DC Operating Voltage Range | 4 | 10.5 | 4 | 6.5 | V |
| Input Voltage Range | VSS | VDD | VSS | VDD |  |

STATIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 10 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & V_{0} \\ & (V) \end{aligned}$ | $\begin{aligned} & V_{I N} \\ & (V) \end{aligned}$ | $\begin{gathered} \text { VDD } \\ (V) \end{gathered}$ | CDP6402 |  |  | CDP6402C |  |  |  |
|  |  | Min. |  |  | Typ. ${ }^{\circ}$ | Max. | Min. | Typ.0 | Max. |  |
| Quiescent Device |  |  | - | 0,5 | 5 | - | 0.01 | 50 | - | 0.02 | 200 | $\mu \mathrm{A}$ |
| Current | IDD | - | 0,10 | 10 | - | 1 | 200 | - | - | - |  |  |
| Output Low Drive |  | 0.4 | 0,5 | 5 | 1.2 | 2.4 | - | 1.2 | 2.4 | - | mA |  |
| (Sink) Current | 101 | 0.5 | 0,10 | 10 | 2.5 | 5 | - |  | - | - |  |  |
| Output High Drive |  | 4.6 | 0,5 | 5 | -0.55 | -1.1 | - | -0.55 | -1.1 | - |  |  |
| (Source) Current | 10 H | 9.5 | 0, 10 | 10 | -1.3 | -2.6 | - | - | - | - |  |  |
| Output Voltage |  | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | V |  |
| Low-Level | VOL $\ddagger$ | - | 0,10 | 10 | - | 0 | 0.1 | - | - | - |  |  |
| Output Voltage |  | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - |  |  |
| High Level | VOHき | - | 0,10 | 10 | 9.9 | 10 | - | - | - | - |  |  |
| Input Low |  | 0.5, 4.5 | - | 5 | - | - | 0.8 | - | - | 0.8 |  |  |
| Voltage | $\mathrm{V}_{\text {IL }}$ | 0.5, 9.5 | - | 10 | - | - | 0.2 VDD | - | - | - |  |  |
| Tnput High |  | 0.5, 4.5 | - | 5 | VDD-2.0 | - | - | VDD-2.0 | - | - |  |  |
| Voltage | $\mathrm{V}_{1 \mathrm{H}}$ | 0.5, 9.5 | - | 10 | ${ }^{7}$ | - | - | DD- | - |  |  |  |
| Input Leakage |  | Any | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - |  | $\pm 1$ | $\mu \mathrm{A}$ |  |
| Current | 1 N | Input | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 2$ | - | - | - |  |  |
| 3-State Output Leakage |  | 0,5 | 0,5 | 5 | - | $\pm 10^{-4}$ | $\pm 1$ | - | $\pm 10^{-4}$ | $\pm 1$ |  |  |
| Current | IOUT | 0,10 | 0,10 | 10 | - | $\pm 10^{-4}$ | $\pm 10$ | - | - | - |  |  |
| Operating Current, | IDD1 $\ddagger$ | - | 0,5 | 5 | - | 1.5 | - | - | 1.5 | - | mA |  |
| Input Capacitance | CIN | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | pF |  |
| Output Capacitance | COUT | - | - | - | - | 10 | 15 | - | 10 | 15 |  |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\ddagger 1 \mathrm{OL}=1 \mathrm{OH}=1 \mu \mathrm{~A}$.
\#Operating current is measured at $200!\mathrm{kHz}$ or $V_{D D}=5 \mathrm{~V}$ and 400 kHz for $V_{D D}=10 \mathrm{~V}$, with open outputs (worst-case frequencies for CDP1802A system operating at maximum speed of 3.2 MHz ).


## DESCRIPTION OF OPERATION

## Initialization and Controls

A positive pulse on the MASTER RESET (MR) input resets the control, status, and receiver buffer registers, and sets the serial output (TRO) High. Timing is generated from the clock inputs RRC and TRC at a frequency equal to 16 times the serial data bit rate. The RRC and TRC inputs may be driven by a common clock, or may be driven independently by two different clocks. The CONTROL REGISTER LOAD (CRL) input is strobed to load control bits for PARITY INHIBIT (PI), EVEN PARITY ENABLE (EPE), STOP BIT SELECTS (SBS), and CHARACTER LENGTH SELECTS (CLS1 and CLS2). These inputs may be hand wired to VSS or VDD with CRL to VDD. When the initialization is completed, the UART is ready for receiver and/or transmitter operations.

## Transmitter Operation

The transmitter section accepts parallel data, formats it, and transmits it in serial form (Fig. 2) on the TRO terminal.


$$
92 C s-34554
$$

Fig. 2 - Serial data format.
Transmitter timing is shown in Fig. 3. (A) Data is loaded into the transmitter buffer register from the inputs TBR1 through TBR8 by a logic low on the TBRL input. Valid data must be present at least tDT prior to, and TTD following, the rising edge of TBRL. If words less than 8 bits are used, only the least significant bits are used. The character is right justified into the least significant bit, TBR1. (B) The rising edge of TBRL clears TBRE. Zero to 1 clock cyles later data is transferred to the transmitter register and TRE is cleared and transmission starts. TBREmpty is reset to a logic high. Output data is clocked by TRC. The clock rate is 16 times the data rate. (C) A second pulse on TBRL loads data into the transmitter buffer register. Data transfer to the transmitter register is delayed until transmission of the current character is complete. (D) Data is automatically transferred to the transmitter register and transmission of that character begins.


Fig. 3-Transmitter timing waveforms.

## Recelver Operation

Data is received in serial form at the RRI input. When no data is being received, RRI input must remain high. The data is clocked through the RRC. The clock rate is 16 times the data rate. Receiver timing is shown in Fig. 4.


Fig. 4 - Receiver timing waveforms.
(A) A low level on $\overline{\mathrm{DRR}}$ clears the DR line. (B) During the first stop bit data is transferred from the receiver register to the RBRegister. If the word is less than 8 bits, the unused most significant bits will be a logic low. The output character is right justified to the least significant bit RBR1. A logic high on OE indicates overruns. An overrun occurs when DR has not been cleared before the present character was transferred to the RBR. A logic high on PE indicates a parity error. (C) $1 / 2$ clock cycle later DR is set to a logic high and FE is evaluated. A logic high on FE indicates an invalid stop bit was received.

## Start Blt Detection

The receiver uses a 16 X clock for timing (Fig. 5). The start bit could have occurred as much as one clock cycle before it was detected, as indicated by the shaded portion. The center of the start bit is defined as clock count $71 / 2$. If the receiver clock is a symmetrical square wave, the center of the start bit will be located within $\pm 1 / 2$ clock cycle,$\pm 1 / 32$ bit or $\pm 3.125 \%$. The receiver begins searching for the next start bit at 9 clocks into the first stop bit.


Fig. 5 - Start bit timing waveforms.

Table I-Control Word Function

| CONTROL WORD |  |  |  |  | DATA BITS | PARITY BIT | STOP BIT $(8)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLS2 | CLS1 | PI | EPE | SRS |  |  |  |
| L | L | L | L | L | 5 | ODD | 1 |
| L | L | L | L | H | 5 | ODD | 1.5 |
| L | L | L | H | L | 5 | EVEN | 1 |
| $L$ | L | L | H | H | 5 | EVEN | 1.5 |
| L | L | H | X | L | 5 | DISABLED | 1 |
| L | L | H | X | H | 5 | DISABLED | 1.5 |
| L | H | L | L | L | 6 | ODD | 1 |
| L | H | L | L | H | 6 | ODD | 2 |
| $L$ | H | $L$ | H | L | 6 | EVEN | 1 |
| L | H | L | H | H | 6 | EVEN | 2 |
| L | H | H | $X$ | L | 6 | DISABLED | 1 |
| L | H | H | X | H | 6 | DISABLED | 2 |
| H | L | L | $L$ | L | 7 | ODD | 1 |
| H | L | L | L | H | 7 | ODD | 2 |
| H | L | L | H | L | 7 | EVEN | 1 |
| H | L | L | H | H | 7 | EVEN | 2 |
| H | $L$ | H | X | L | 7 | DISABLED | 1 |
| H | L | H | X | H | 7 | DISABLED | 2 |
| H | H | L | L | L | 8 | ODD | 1 |
| H | H | $L$ | L | H | 8 | ODD | 2 |
| H | H | $L$ | H | L | 8 | EVEN | 1 |
| H | H | L | H | H | 8 | EVEN | 2 |
| H | H | H | $X$ | L | 8 | DISABLED | 1 |
| H | H | H | X | H | 8 | DISABLED | 2 |

X = Don't Care
Table II - Function Pin Definition

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | VDD | Positive Power Supply |
| 2 | N/C | No Connection |
| 3 | GND | Ground (VSS) |
| 4 | RRD | A high level on RECEIVER REGISTER DISABLE forces the receiver holding register ouputs RBR1-RBR8 to a high impedance state. |
| 5 | RBR8 | The contents of the RECEIVER BUFFER REGISTER appear on these three-state outputs. Word formats less than 8 characters are right justified to RBR1. |
| 6 | RBR7 |  |
| 7 | RBR6 |  |
| 8 | RBR5 |  |
| 9 | RBR4 | (See Pin 5-RBR8 |
| 10 | RBR3 | ( See Pin 5 - ${ }^{\text {a }}$ |
| 11 | RBR2 |  |
| 12 | RBR1 |  |
| 13 | PE | A high level on PARITY ERROR indicates that the received parity does not match parity programmed by control bits. The output is active until parity matches on a succeeding character. When parity is inhibited, this output is low. |
| 14 | FE | A high level on FRAMING ERROR indicates the first stop bit was invalid. FE will stay active until the next valid character's stop bit is received. |


| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 15 | OE | A high level on OVERRUN ERROR indicates the data received flag was not cleared before the last character was transferred to the receiver buffer register. The Error is reset at the next character's stop bit if DRR has been performed (i.e., DRR; active low). |
| 16 | SFD | A high level on STATUS FLAGS DISABLE forces the outputs PE, FE, OE, DR, TBRE to a high impedance state. |
| 17 | RRC | The RECEIVER REGISTER CLOCK is 16X the receiver data rate. |
| 18 | $\overline{\text { DDR }}$ | A low level on DATA RECEIVED RESET clears the data received output (DR), to a low level. |
| 19 | DR | A high level on DATA RECEIVED indicates a character has been received and transferred to the receiver buffer register. |
| 20 | RRI | Serial data on RECEIVER REGISTER INPUT is clocked into the receiver register. |
| 21 | MR | A high level on MASTER RESET (MR) clears PE, FE, OE, DR, TRE and sets TBRE, TRO high. Less than 18 clocks after MR goes low, TRE returns high. MR does not clear the receiver buffer register, and is required after power-up. |
| 22 | tbre | A high level on TRANSMITTER BUFFER REGISTER EMPTY indicates the transmitter buffer register has transferred its data to the transmitter register and is ready for new data. |

Table II - Function Pin Definition (Cont'd)

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 23 | TBRL | A low level on TRANSMITTER BUFFER REGISTER LOAD transfers data from inputs TBR1-TBR8 into the transmitter buffer register. A low to high transition on TBRL requests data transfer to the transmitter register. If the transmitter register is busy, transfer is automatically delayed so that the two characters are transmitted end to end. |
| 24 | TRE | A high level on TRANSMITTER REGISTER EMPTY indicates completed transmission of a character including stop bits. |
| 25 | TRO | Character data, start data and stop bits appear serially at the TRANSMITTER REGISTER OUTPUT. |
| 26 | TBR1 | Character data is loaded into the TRANSMITTER BUFFER REGISTER via inputs TBR1-TBR8. For character formats less than 8-bits, the TBR8, 7, and 6 Inputs are ignored corresponding to the programmed word length. |
| 27 | TBR2 | ) |
| 28 | TBR3 |  |
| 29 | TBR4 | $1$ |
| 30 | TBR5 | ( See Pin $26-$ TBR1 |
| 31 | TBR6 | ( See Pin 26 TBR1 |
| 32 | TBR7 |  |
| 33 | TBR8 | $\bigcirc$ |

## OPERATING AND HANDLING CONSIDERATIONS

## 1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

| PIN | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: |
| 34 | CRL | A high level on CONTROL REGISTER LOAD loads the control register. |
| 35 | PI* | A high level on PARITY INHIBIT inhibits parity generation, parity checking and forces PE output low. |
| 36 | SBS* | A high level on STOP BIT SELECT selects 1.5 stop bits for a 5 character format and 2 stop bits for other lengths. |
| 37 | CLS2* | These inputs program the CHARACTER LENGTH SELECTED. (CLS1 Iow CLS2 low 5-bits) (CLS1 high CLS2 low 6-bits) (CLS1 low CLS2 high 7-bits) (CLS1 high CLS2 high 8-bits). |
| 38 | CLS1* | See Pin 37 - CLS2 |
| 39 | EPE* | When PI is low, a high level on EVEN PARITY ENABLE generates and checks even parity. A low level selects odd parity. |
| 40 | TRC | The TRANSMITTER REGISTER CLOCK is 16 X the transmit data rate. |

*See Table I (Control Word Function)

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{C C}$ nor less than $\mathrm{V}_{\text {SS }}$. Input currents must not exceed $100 \mu \mathrm{~A}$ even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{C C}$ or $V_{S S}$, whichever is appropriate.

Output Short Circuits
Shorting of outputs to $V_{D D}, V_{C C}$ or $V_{S S}$ may damage CMOS devices by exceeding the maximum device dissipation.

CDP6402, CDP6402C
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, V_{D D} \pm 5 \%, r_{\text {, }}$ if $=20 \mathrm{~ns}$,
$V_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, C_{L}=100 \mathrm{pF}$


System Timing (See Fig. 6)

| Minimum Pulse Width: CRL | tCRL | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{aligned} & 150 \\ & 100 \\ & \hline \end{aligned}$ | 50 | 150 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Setup Time Control Word to CRL | tewc | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 20 \\ 0 \end{gathered}$ | $\begin{aligned} & 50 \\ & 40 \end{aligned}$ | 20 | 50 |  |
| Minimum Hold Time Control Word after CRL | tccw | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | 40 | 60 |  |
| Propagation Delay Time SFD High to SOD | tsFDH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 |  |
| SFD Low to SOD | ${ }^{\text {tSFDL }}$ | 5 <br> 10 | $\begin{array}{r} 75 \\ 40 \\ \hline \end{array}$ | $\begin{array}{r} 120 \\ 60 \\ \hline \end{array}$ | 75 | 120 |  |
| RRD High to Receiyer Register High Impedance | trRDH | 5 10 | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{array}{r} 150 \\ 70 \end{array}$ | 80 | 150 |  |
| RRD Low to Receiver Register Active | trRDL | 5 10 | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | $\begin{aligned} & 150 \\ & 70 \end{aligned}$ | 80 | 150 |  |

${ }^{\bullet}$ Typical values for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\Delta_{\text {Maximum }}$ limits of minimum characteristics are the values above which all devices function.


Fig. 6 - System timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}$, $V_{I H}=0.7 V_{D D}, V_{\text {IL }}=0.3 V_{D D}, C_{L}=100 \mathrm{pF}$

| CHARACTERISTIC | $\begin{aligned} & \mathrm{vDD}_{\mathrm{o}} \\ & \hline \end{aligned}$ | Limits |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDP6402 |  | CDP6402C |  |  |
|  |  | Typ. ${ }^{\text {¢ }}$ | Max. $\Delta$ | Typ. ${ }^{\text {- }}$ | Max. ${ }^{\text {- }}$ |  |


| Minimum Clock Period (TRC) | ${ }^{t} \mathrm{CC}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 250 \\ 125 \\ \hline \end{array}$ | $\begin{array}{r} 310 \\ 155 \\ \hline \end{array}$ | 250 - | 310 - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Pulse Width: Clock Low Level | ${ }^{\text {t }}$ CL | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 125 \\ & 100 \\ & \hline \end{aligned}$ | 100 | ${ }_{125}$ |  |
| Clock High Level | ${ }^{\text {t }} \mathrm{CH}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{gathered} 100 \\ 75 \\ \hline \end{gathered}$ | $\begin{array}{r} 125 \\ 100 \\ \hline \end{array}$ | $\begin{array}{r}100 \\ - \\ \hline\end{array}$ | $\begin{array}{r}125 \\ - \\ \hline\end{array}$ |  |
| $\overline{T B R L}$ | t'HTH | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 60 \\ & 40 \\ & \hline \end{aligned}$ | $\begin{array}{r} 150 \\ 100 \\ \hline \end{array}$ | 60 | 150 |  |
| Minimum Setup Time: <br> TBRL to Clock | tTHC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 175 \\ 90 \\ \hline \end{gathered}$ | $\begin{aligned} & 275 \\ & 150 \end{aligned}$ | 175 | $\stackrel{275}{-}$ |  |
| Data to TBRL | ${ }^{\text {t }}$ T | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | 20 0 | 50 40 | 20 | 50 |  |
| Minimum Hold Time: <br> Data after TBRL | tTD | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $\begin{aligned} & 60 \\ & 30 \end{aligned}$ | 40 | 60 |  |
| Propagation Delay Time: Clock to Data Start Bit | ${ }^{t} \mathrm{CD}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | $\begin{aligned} & 450 \\ & 225 \end{aligned}$ | 300 | 450 |  |
| Clock to TBRE | ${ }^{\mathrm{t}} \mathrm{C} T$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 200 \\ 100 \\ \hline \end{array}$ | $\begin{array}{r} 300 \\ 150 \\ \hline \end{array}$ | 200 | 300 |  |
| $\overline{\text { TBR' }}$ to TBRE | t ${ }^{\text {tTHR }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 |  |
| Clock to TRE | ${ }^{\text {t }}$ TTS | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | 200 | 300 |  |

${ }^{\bullet}$ Typical values for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.
$\Delta_{\text {Maximum }}$ limits of minimum characteristics are the values above which all devices function.


CDP6402, CDP6402C
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=-40$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}} \pm 5 \%, \mathrm{t}_{\mathbf{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathrm{ns}$,
$V_{I H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V} D \mathrm{D}, C_{L}=100 \mathrm{pF}$


| Minimum Clock Period (RRC) | ${ }^{\text {t C C }}$ | 5 10 | $\begin{array}{r} 250 \\ 125 \end{array}$ | $\begin{aligned} & 310 \\ & 155 \end{aligned}$ | 250 | 310 | n |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Pulse Width: Clock Low Level | tcl | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 100 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 100 \\ & 100 \\ & \hline \end{aligned}$ | 100 | 125 |  |
| Clock High Level | ${ }^{\mathrm{t}} \mathrm{CH}$ | 5 10 | $\begin{aligned} & 100 \\ & 75 \\ & \hline \end{aligned}$ | $\begin{aligned} & 120 \\ & 100 \\ & 100 \end{aligned}$ | 100 | 125 |  |
| DATA RECEIVED RESET | tDD | 5 10 | $50$ | $75$ | 50 | 75 |  |
| Minimum Setup Time: Data Start Bit to Clock | toc | $\begin{gathered} 5 \\ 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 100 \\ 50 \\ \hline \end{array}$ | $\begin{aligned} & 150 \\ & 75 \\ & \hline \end{aligned}$ | 100 | 150 |  |
| $\qquad$ <br> DATA RECEIVED RESET to <br> Data Received | tDDA | $\begin{array}{r} 5 \\ 10 \\ \hline \end{array}$ | $\begin{array}{r} 150 \\ 75 \\ \hline \end{array}$ | $\begin{array}{r} 225 \\ 125 \\ \hline \end{array}$ | 150 | 225 |  |
| Clock to Data Valid | t ${ }^{\text {c }}$ | 5 <br> 10 | $\begin{array}{r} 225 \\ 110 \\ \hline \end{array}$ | $\begin{array}{r} 325 \\ 175 \\ \hline \end{array}$ | 225 | 325 |  |
| Clock to DR | tCDA | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{array}{r} 225 \\ 110 \\ \hline \end{array}$ | $\begin{array}{r} 325 \\ 175 \\ \hline \end{array}$ | 225 | 325 |  |
| Clock to Overrun Error | ${ }^{\text {t CoE }}$ | 5 <br> 10 | $\begin{aligned} & 210 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 300 \\ & 150 \\ & \hline \end{aligned}$ | 210 | 300 |  |
| Clock to Parity Error | tcPE | 5 <br> 10 | $\begin{array}{r} 240 \\ 120 \\ \hline \end{array}$ | $\begin{array}{r} 375 \\ 175 \\ \hline \end{array}$ | 240 | 375 |  |
| Clock to Framing Error | tCFE | 5 <br> 10 | $\begin{aligned} & 200 \\ & 100 \\ & \hline \end{aligned}$ | $\begin{aligned} & 300 \\ & 150 \\ & \hline \end{aligned}$ | 200 | 300 |  |

${ }^{-}$Typical values for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
$\Delta$ Maximum limits of minimum characteristics are the values above which all devices function.


Fig. 8 - Receiver timing waveforms.

# General-Purpose Memories Technical Data 

# COS/MOS 4-Word by 8-Bit Random-Access NDRO Memory 

Binary Addressing<br>Direct Word-Line<br>Addressing

## Special Features:

- COS/MOS logic compatibility at all input and output terminals
- Memory bit expansion
- Memory word expansion via Wire-OR capability at the 8 INPUT-BIT and 8 OUTPUT-BIT lines

RCA type CD4036A is a single monolithic integrated circuit containing a 4 -word x 8 -bit Random Access NDRO Memory. Inputs include 8 INPUT-BIT lines, CHIP INHIBIT, WRITE, READ INHIBIT, MEMORY BYPASS, and 2 ADDRESS inputs. 8 OUTPUT-BIT lines are provided.
All input and output lines utilize standard COS/MOS inverter configurations and hence can be directly interfaced with COS/MOS logic devices.
CHIP INHIBIT allows memory word expansion by WIRE-ORing of multiple CD4036A packages at either the 8 -bit input and/or output lines (see Fig. 19). With CHIP INHIBIT "high", both READ and WRITE operations are inhibited on the CD4036A. With CHIP INHIBIT "low", information can be written into and/or read continuously from one of the four words selected by the binary code on the two address lines. With CHIP INHIBIT "low", a "high" WRITE signal and a "low" READ INHIBIT signal activate WRITE and READ operations, respectively, at the addressed word location (see Fig. 4).
The MEMORY BYPASS signal, when "high", allows shunting of information from the 8 INPUT-BIT lines directly to the 8 OUTPUT-BIT lines without disturbing the state of the 4 words. During the bypass operation input information may also be written into a selected word location, provided the CHIP INHIBIT is "low" and the WRITE is "high". The READ operation is deactivated during the BYPASS operation because information is fed directly from the 8 INPUT-BIT lines to the 8 OUTPUT-BIT lines.

- Memory bypass capability for all bits
- Buffering on all outputs
- CD4036A-on-chip binary address decoding, separate READ INHIBIT and WRITE controls
- CD4039A-Direct word-line addressing
- Access Time-200 ns (typ.) at $V_{D D}=10 \mathrm{~V}$


## Applications:

Digital equipment where low power dissipation and/or high noise immunity are primary design requirements.

- Channel Preset Memory in digital frequency-synthesizer circuits
- General-purpose and scratchpad memory in COS/MOS and other lowpower systems.

RCA type CD4039A is identical to the CD4036A with the exception that individual address-line inputs have been provided for each memory word in place of the binary ADDRESS, CHIP INHIBIT, and READ INHIBIT inputs. When WireORing multiple CD4039A packages for memory word expansion, an individual CD4039A is selected by addressing one of its word locations. The READ operation is activated whenever a word location is addressed (via a "high" signal-see Fig. 5).
These devices will be supplied in two different 24 -lead ceramic packages; the CD4036AK and CD4039AK in the flatpack, and the CD4036AD and CD4039AD in the dual-in-line package.

| MAXIMUM RATINGS, Absolute-Maximum Values: |  |
| :---: | :---: |
| Storage-temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 -65to $+150^{\circ} \mathrm{C}$ |  |
| OPERATING-TEMPERATURE RANGE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to $+125^{\circ} \mathrm{C}$ |  |
| DC SUPPLY VOLTAGE RANGE (VDD-VSS) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots . .$. |  |
|  |  |
| ALLINPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathrm{V}_{\text {SS }} \leqslant \mathrm{V}_{1} \leqslant \mathrm{~V}_{\text {DD }}$ |  |
| RECOMMENDED DC SUPPLY VOLTAGE (VDD - V SS $^{\text {) } \ldots \ldots \ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . ~} 3$ to 15 V |  |
| LEAD TEMPERATURE (During Soldering) |  |
| At distance 1/16 $\pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ | $.265{ }^{\circ}$ |

STATIC ELECTRICAL CHARACTERISTICS

| CHARACTERISTIC | TEST CONDITIONS |  |  | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | CD4036AD, CD4036AK CD4039AD, CD4039AK |  |  |  |  |  |  |
|  |  | $\left[\begin{array}{c} V_{O} \\ \text { Volts } \end{array}\right.$ | $V_{D D}$Volts | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  | $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |
| Quiescent Device Current, IL |  |  | 5 | - | 5 | - | 5 | - | 300 | $\mu \mathrm{A}$ |
|  |  |  | 10 | - | 10 | - | 10 | - | 600 |  |
| Quiescent Device <br> Dissipation/Pack- <br> age, $\mathrm{PD}_{\mathrm{D}}$ |  |  | 5 | - | 25 | - | 25 | - | 1500 | $\mu \mathrm{W}$ |
|  |  |  | 10 | - | 100 | - | 100 | - | 6000 |  |
| Output Voltage: Low-Level, VOL |  |  | 5 | - | 0.01 | - | 0.01 | - | 0.05 | V |
|  |  |  | 10 | - | 0.01 | - | 0.01 | - | 0.05 |  |
| High-Levei, $\mathrm{V}_{\mathrm{OH}}$ |  |  | 5 | 4.99 | - | 4.99 | - | 4.95 | - | $\checkmark$ |
|  |  |  | 10 | 9.99 | - | 9.99 | - | 9.95 | - |  |
| Threshold Voltage: N-Channel, $\mathrm{V}_{\mathrm{TH}}$ | $\mathrm{ID}=20 \mu \mathrm{~A}$ |  |  | 1.7 typ. |  | 1.5 typ. |  | 1.3 typ. |  | V |
| P-Channel, $\mathrm{V}_{\text {TH }} \mathrm{P}$ | $\mathrm{I}_{\mathrm{D}}=-20 \mu \mathrm{~A}$ |  |  | -1.7 typ. |  | -1.5 typ. |  | -1.3 typ. |  | V |
| Noise Immunity, $V_{N L}$ <br> (All inputs except bit inputs when in memory bypass mode.) $\mathrm{V}_{\mathrm{NH}}$ |  |  | 5 | 1.5 | - | 1.5 | - | 1.4 | - | V |
|  |  |  | 10 | 3 | - | 3 | - | 2.9 | - |  |
|  |  |  | 5 | 1.4 | - | 1.5 | - | 1.5 | - |  |
|  |  |  | 10 | 2.9 | - | 3 | - | 3 | - |  |
| Output Drive Current: <br> N-Channel, IDN <br> P-Channel IDP | Nor- <br> mal <br> Read <br> Modes | 0.5 | 5 | 0.12 | - | 0.10 | - | 0.07 | - | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
|  |  | 0.5 | 10 | 0.30 | - | 0.25 | - | 0.17 | - |  |
|  |  | 4.5 | 5 | -0.12 | - | -0.10 | - | -0.07 | - |  |
|  |  | 9.5 | 10 | -0.30 | - | -0.25 | - | -0.17 | - |  |
| Output Drive Current: <br> N-Channel, IDN | Mem- <br> ory <br> By- <br> pass <br> Mode <br> + | 0.5 | 5 | 0.04 | - | 0.03 | - | 0.02 | - | mA |
|  |  | 0.5 | 10 | 0.09 | - | 0.075 | - | 0.05 | - |  |
|  |  | 4.5 | 5 | -0.04 | - | -0.03 | - | -0.02 | - | mA |
| P-Channel, IDP |  | 9.5 | 10 | -0.09 | - | -0.075 | - | -0.05 | - |  |
| Input Current, II |  | - | - | - | - | 10 typ |  | - | - | pA |

[^34]DYNAMIC ELECTRICAL CHARACTERISTICS at $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$ Typical Temperature Coefficient for all values of $\mathrm{VDD}=0.3 \% /{ }^{\circ} \mathrm{C}$

| CHARACTERISTIC | TEST CONDITIONS |  | $\begin{array}{\|l\|} \text { CD4036AD, CD4036AK } \\ \text { CD4039AD, CD4039AK } \end{array}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{array}{\|l\|} \hline \text { VDD } \\ \text { Volts } \end{array}$ | Min. | Typ. | Max. |  |
| Read Delay Time, trd: (Access time) Read Inhibit (RI) | Output tied through $100 \mathrm{k} \Omega$ to VSS for data output "high" and to $V_{D D}$ for data output "low" | 5 | - | 375 | 750 | ns |
|  |  | 10 | - | 150 | 300 | Note 4 |
| Chip Inhibit (CI) |  | 5 | - | 500 | 1000 | $\begin{gathered} \text { ns } \\ \text { Note } 4 \end{gathered}$ |
|  |  | 10 | - | 200 | 400 |  |
| Memory Bypass (MB) |  | 5 | - | 375 | 750 | ns |
|  |  | 10 | - | 150 | 300 |  |
| Address ${ }^{1}$ (ADD) |  | 5 | - | 500 | 1000 | ns |
|  |  | 10 | - | 200 | 400 |  |
| Write Set-up Time ${ }^{2}$, twS |  | 5 | 250 | 125 | - | $\mu \mathrm{S}$ |
|  |  | 10 | 100 | 50 | - |  |
| Write Removal Time ${ }^{3}$, twR |  | 5 | 0 | 0 | - | ns |
|  |  | 10 | 0 | 0 | - |  |
| Write Pulse Duration, tw |  | 5 | 150 | 75 | - | ns |
|  |  | 10 | 60 | 30 | - |  |
| Data Set-up Time ${ }^{5}$, tDS |  | 5 | - | 0 | 0* | ns |
|  |  | 10 | - | 0 | 0* |  |
| Data Overlap Time ${ }^{6}$, tDO |  | 5 | $100^{\circ}$ | 50 | - | ns |
|  |  | 10 | $40^{\circ}$ | 20 | - |  |
| Output Transition tTHL <br> Time, tTLH |  | 5 | - | 200 | 400 | ns |
|  |  | 10 | - | 100 | 200 |  |
| Input Capacitance, $\mathrm{C}_{\text {I }}$ | Any Input |  | - | 5 | - | pF |

1. For CD4036A only, remove 100-k test condition and write all 1 's in word one, and all 0's in word two, or vice versa.
2. Delay from change of ADDRESS or CHIP-INHIBIT signals to application of WRITE pulse.
3. Delay from removal of WRITE pulse to change of ADDRESS or CHIP-INHIBIT signals.
4. Values for CD4036AD and CD4036AK only.
5. The time that DATA signal must be present before the WRITE pulse removal.

* Max. indicates satisfactory operation if $t_{D S}$ equals or exceeds this value.

6. The time that DATA signal must remain present after the WHITE pulse removal.

- Min. indicates satisfactory operation if tDO equals or exceeds this value.


## HANDLING CONSIDERATIONS

Although protection against electrostatic effects is provided by built-in circuitry, the following handling precautions should be taken:

1. Soldering iron tips and test equipment should be grounded.
2. Devices should not be inserted in nonconductive containers such as conventional plastic snow or trays.

## OPERATING CONSIDERATIONS

1. Low impedance pulse generators or power supplies connected to the inputs of these devices must be disconnected before the dc power supply is turned off.
2. All unused input leads should be connected to either VSS or VDD, whichever is appropriate for the logic circuit involved.


Fig. 1-CD4036A-logic block diagram.


Fig. 3a)-CD4036AD and CD4036AK terminal assignments.


Fig. 4-CD4036A timing diagram.


Fig. 2-CD4039A-logic block diagram.

b) - CD4039AD and CD4039AK terminal assignments.


Fig. 5-CD4039A timing diagram.

## CD4036A, CD4039A



Fig. 6-Typical n-channel drain characteristics.


Fig. 8-Typical read delay time vs. $C_{L}$.


Fig. 7-Typical p-channel drain characteristics.

Fig. 9—Typical transition time vs. $C_{L}$.


Fig. 10-Typical power dissipation vs. frequency.

## TEST CIRCUITS



Fig. 11-Quiescent current (CD4036A).


Fig. 12-Quiescent current (CD4039A).


(a) n-Channel


92cs-20708

Fig. 16-Drive current.



Fig. 17-Threshold voltage.

## CD4036A, CD4039A



Fig. 18-Three-decade programmable $\div N$ counter with 4 -channel preset memory settings for frequency synthesizers.

The divide-by- N counter system shown in Fig. 18 is programmable from 2 to 999. Four counter-preset words, selected by means of the rotary switches, can be stored in the CD4039A devices and can be
read into each CD4018A by simply addressing the proper word. Note that the CD4029A (see Bulletin File No. 503) Presettable Up/Down Counter with BCD decade counting can also be used to perform the basic counting function.


Fig. 19-General-purpose memory storage-8 words $\times 16$ bits (RAM or ROM).

## COS/MOS

## 256-Word by 1-Bit Static Random-Access Memory

## Features:

- Low standby power: $10 \mathrm{nW} /$ bit (typ.) @ $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- Access time: 380 ns (max.) @ $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$
- Single 3-to-15 V power supply
- COS/MOS input/output logic compatibility
- TTL output drive capability
- Three-state data outputs for bus-oriented systems
- 1101-type pin designations*
- Separate data output and data input lines
- Noise immunity: $45 \%$ of $V_{D D}$ (typ.)
- Fully decoded addressing
- Single write/read control line


The RCA-CD4061A is a single monolithic integrated circuit containing a 256 -word by 1 -bit fully static, random-access, NDRO memory. The memory is fully decoded and requires 8 address input lines ( $A_{0}-A_{7}$ ) to select one of 256 storage locations. Additional connections are provided for a READ/ WRITE command CHIP SELECT DATA IN, and DATA OUT and DATA OUT lines.
To perform READ and WRITE operations the CHIP-SELECT signal must be low. When the CHIP-SELECT signal is high, read and write operations are inhibited and the output is a high impedance. To change addresses, the CHIP-SELECT signal must be returned to a high level, regardless of the logic level of the READ/WRITE input. In a multiple package application, the $\overline{\text { CHIP-SELECT }}$

```
MAXIMUM RATINGS,
    Absolute-Maximum Values:
STORAGE-TEMPERATURE RANGE
    . . . . . . . . . . . . . . . . . -65 to +150 ' C
OPERATING-TEMPERATURE RANGE
. . . . . . . . . . . . . . . - -55 to +125 ' C
DC SUPPLY-VOLTAGE RANGE:
    VDDA . . . . . . . . . . . . - 0.5 to +15 V
```

signal may be used to permit the selection of individual packages.

Output-voltage levels appear on the outputs only when the CHIP SELECT and $\overline{\text { READ/ }}$ WRITE signals are both low. Separate data inputs and outputs are provided; they may be tied together, or, to eliminate interaction between READ and WRITE functions, may be used separately. The circuit arrangement permits the outputs from many arrays to be tied to a common bus.

All input and output lines are buffered. The CD4061A output buffers are capable of direct interfacing with TTL devices.

The CD4061A is available in a hermetically sealed 16 -lead dual-in-line ceramic package (CD4061AD) or in chip form (CD4061AH).

DEVICE DISSIPATION (PER PACKAGE)
200 mW
ALL INPUTS . . . . . . . . . . . $V_{S S} \leqslant V_{I} \leqslant V_{D D}$
RECOMMENDED DC SUPPLY VOLTAGE
( $V_{D D}-V_{S S}$ ) . . . . . . . . . . . . . 3 to 15 V
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. $(1.59 \pm 0.79 \mathrm{~mm})$
from case for 10 s max. . . . . . . . . $+265^{\circ} \mathrm{C}$

[^35]
## CD4061A



FOR SINGLE TrAND p DEVICES $\begin{cases}\text { ALL } & 0 \text {-SUBSTRATES TIED TO VDD } \\ \text { ALL } & n \text {-SUBSTRATES TIED TO VSS }\end{cases}$
92CL-23852A1
Fig. 1 - CD4061 A logic diagram.
CD4061A OPERATIONAL MODES

| OPERATION | ADDRESS <br> LINES | $\overline{\text { CHIP- }}$ <br> SELECT | $\overline{\text { READ/ }}$ <br> WRITE | DATA <br> IN | DATA OUTPUTS |
| :--- | :--- | :---: | :---: | :---: | :--- |
| Write "0" | Stable | 0 | 1 | 0 | High-Impedance |
| Write " 1 " | Stable | 0 | 1 | 1 | High-Impedance |
| Read | Stable | 0 | 0 | X | Valid 1 or 0 |
| *Read Modify | Stable | 0 | $0 / 1$ | X | Valid 1 or 0/High- <br> Write |
| Changing | 1 | x | X | High-Impedance |  |
| Address Change | Chance |  |  |  |  |

X = Don't Care
*For a READ MODIFY WRITE operation, CHIP SELECT may be held to logic 0 for the whole operation.

STATIC ELECTRICAL CHARACTERISTICS
(AII inputs . . $V_{S S} \leqslant V_{I} \leqslant V_{D D}$ )
(Recommended DC Supply Voltage (VDD $V_{S S}$ ) . . 3 to 15 V)

| CHARACTERISTIC | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \\ \hline \end{gathered}$ |  | LIMITS |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & (V) \end{aligned}$ | $V_{\text {DD }}$ <br> (V) | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  |  |
|  |  |  | MIN. | MAX. | MIN. | TYP. | MAX. | MIN. | MAX. |  |
| Quiescent Device Current, ${ }^{\prime} \mathrm{L}$ See Fig. 14 |  | 5 | - | 5 | - | 0.12 | 5 | - | 150 | $\mu \mathrm{A}$ |
|  |  | 10 | - | 10 | - | 0.25 | 10 | - | 300 |  |
| Quiescent Device Dissipation/Package, $P_{D}$ |  | 5 | - | - | - | 0.6 | 25 | - | 750 | $\mu \mathrm{W}$ |
|  |  | 10 | - | - | - | 2.5 | 100 | - | 3000 |  |
| Output Voltage Low-Level, $V_{\mathrm{OL}}$ |  | 5 | - | 0.01 | - | 0 | 0.01 | - | 0.05 | V |
|  |  | 10 | - | 0.01 | - | 0 | 0.01 | - | 0.05 |  |
| High-Level, $\mathrm{V}_{\mathrm{OH}}$ |  | 5 | 4.99 | - | 4.99 | 5 | - | 4.95 | - |  |
|  |  | 10 | 9.99 | - | 9.99 | 10 | - | 9.95 | - |  |
| Noise Immunity, (All Inputs) See Fig. 17 $V_{\mathrm{NL}}$ | 0.8 | 5 | 1.5 | - | 1.5 | 2.25 | - | 1.4 | - | V |
|  | 1 | 10 | 3 | - | 3 | 4.5 | - | 2.9 | - |  |
| $\mathrm{V}_{\mathrm{NH}}$ | 4.2 | 5 | 1.4 | - | 1.5 | 2.25 | - | 1.5 | - |  |
|  | 9 | 10 | 2.9 | - | 3 | 4.5 | - | 3 | - |  |
| Output Drive Current: <br> (Data Out, Data Out) N -Channel (Sink), IDN See Figs. 3, 4, 12 | 0.4 | 4.5 | 2 | - | 1.6 | 2.5 | - | 1.1 | - | mA |
|  | 0.5 | 10 | 4.3 | - | 3.5 | 5 | - | 2.4 | - |  |
| P-Channel (Source), $I_{D} P$ See Figs. 5, 6, 13 | 2.5 | 5 | -1.1 | - | -0.9 | -1.8 | - | -0.65 | - |  |
|  | 4.6 | 5 | -0.5 | - | -0.4 | -0.8 | - | -0.3 | - |  |
|  | 9.5 | 10 | -1.1 | - | -0.9 | -1.8 | - | -0.65 | - |  |
| Output Off <br> Resistance (High-Impedance State), $R_{0}$ (Off) |  | 5 | 10 | - | 10 | - | - | 10 | - | $\mathrm{M} \Omega$ |
|  |  | 10 | 10 | - | 10 | - | - | 10 | - |  |

DYNAMIC ELECTRICAL CHARACTERISTICS
at $T_{A}=25^{\circ} \mathrm{C}, V_{S S}=0 \mathrm{~V}, C_{L}=50 \mathrm{pF}$, and $t_{r}, t_{f}=20 \mathrm{~ns}$


[^36]

Fig. 2 - Typical write-read waveforms.

## SYMBOL DEFINITIONS

${ }^{\text {t RC }}$ - Read Cycle Time - Time required between address changes during a read cycle. Minimum read cycle time is equal to $\mathrm{t}_{\mathrm{ADS}}(\mathrm{min})+\mathrm{t}_{\mathrm{CS}}$ $(\min )+\mathrm{t}_{\mathrm{ADH}}(\mathrm{min})$.
${ }^{t}$ ADS - Address Setup Time - Time required before the Chip-Select voltage level can be lowered after the slowest address transition.
${ }^{\text {t }}$ ADH - Address Hold Time - Time required before the earliest address transition can take place after ChipSelect voltage level has been in-
 is the minimum time required to discharge internal nodes and allow setting of address decoders during an address transition. Chip-Select level must be high during each address change, even if only read or write cycles are successively performed. However, if address is not changed, the Chip-Select may remain in its active (low) state during successive read and write cycles.
$\overline{{ }^{\mathbf{C}} \mathrm{CS}}$ - Chip Select Time - Time required for the Chip Select to be active for a valid memory cycle.
$\boldsymbol{t}_{\text {RA }}$ - Read Access Time - Measured from Chip Select negative going transition to the valid output data.
tDOA - Data-Out Active - Time required before the high-impedance state of Data Output is changed to a lowvoltage state and Data output is changed to a high-voltage state. (If the read out data from a selected storage location is logic " 1 ", then Data Output will rise and Data Output will fall. If the read out data is logic " 0 ", both Data Output and Data Output will maintain their original states.
${ }^{\text {t }} \mathrm{DOH}$ - Data-Out Hold - Time required for the Data Output and Data Output to change from an active to a highimpedance state.
twC - Write Cycle Time - Time required between address changes during a write cycle. This time sets the maximum operating speed for the memory, with a minimum cycle time equal to ${ }^{\mathrm{t} A D S}(\mathrm{~min})+\mathrm{t}^{\mathrm{CS}}$ $(\min )+{ }^{t_{A D H}}(\min )$.
${ }^{t}$ WRH - Write Hold Time - Time required before the negative transition of $\overline{\mathrm{R}} / \mathrm{W}$ pulse with respect to the negative transition of the Chip-Select signal.
tDIS - Data-In Setup Time - Time required for the data input to be valid before the negative transition of the R/W pulse.
tDIH - Data-In Hold Time - Time required for the data input to be valid after $\bar{R} / W$ pulse is returned to a low level. The minimum data-in width is equal to $t_{D I S}(\min )+t_{D I H}(\min )$.
twRW-Write Width - Time required for the $\bar{R} / W$ pulse to be high. Note that the positive transition of this signal can be made after the Chip-Select signal is high. In addition, the high state of the $\bar{R} / W$ signal shall be within the Chip-Select active state by at least a tWRH period.


Fig. 3 - Typical n-channel drain characteristics.
drain-to-source voltage (vos)-v


Fig. 5 - Typical p-channel drain characteristics.


Fig. 7 - Typical low-to-high transition time ( $\mathrm{t}_{\mathrm{TLH}}$ ) vs. $C_{L}$.


Fig. 4 - Minimum n-channel drain characteristics.


Fig. 6 - Minimum p-channel drain characteristics.


Fig. 8 - Typical high-to-low transition time ( $\mathrm{t}_{\mathrm{THL}}$ ) vs. $C_{L}$.


Fig. 9 - Typical read access time (t RA) vs. $C_{L}$.


Fig. 11 - Typical power dissipation vs. cycle time.

Note: At address 0,"1" stored in memory.


92CS-23864

Fig. 13 - P-channel drive current.


Fig. 15 - Operating life.


Fig. 10 - Typical read access time (tral vs. temperature.


Note: At address " 0 ", " 0 " stored in memory.

Fig. 12 - N-channel drive current.
Note for Fig. 12 and Fig. 13:
Power dissipation measured using random data pattern. Input pulse delays and widths set to minimum values specified on data sheet with the exception of cycle time, 15 V setups identical to 10 V data sheet values, with the exception of ${ }^{\mathrm{t}} \mathrm{CE}=400 \mathrm{~ns}$.


Fig. 14 - Quiescent device current.
Quiescent Device Current Test Conditions

| Test | A | B | Memory Cells |
| :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | All 0 |
| 2 | 1 | 1 | All 0 |
| 3 | 0 | 1 | All 0 |
| 4 | 0 | 0 | All 1 |
| 5 | 1 | 1 | All 1 |
| 6 | 0 | 1 | All 1 |

Note: Connection to all terminals in Figs. $15 \& 16$ (except 4 and 5) are made through $47 \mathrm{k} \Omega$ resistors.


## Description of Test

Functional test run with random data input. All inputs toggle between $30 \%$ and $70 \%$ of $V_{D D}$.


92Cs-23868
Fig. 17 - Noise immunity.


Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid Graduations are in Mils $\left(10^{-3}\right.$ inch $)$

Dimensions and pad layout for CD4061A.

## COS/MOS 256-Word by 1-Bit Static Random-Access Memory

## Features:

- Organization - 256-words by 1-bit
- COS/MOS compatible inputs and outputs
- Low power dissipation (typ.) @ 700 nS cycle time:
$10 \mathrm{nW} /$ Bit standby $@ \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$
$0.1 \mathrm{~mW} /$ Bit operating $@ V_{D D}=5 \mathrm{~V}$
$40 \mathrm{nW} /$ Bit standby $@ V_{D D}=10 \mathrm{~V}$
$0.4 \mathrm{~mW} /$ Bit operating @ $\mathrm{V}_{\mathrm{DD}}=10 \mathrm{~V}$


TERMINAL
ASSIGNMENT

- Access time (typ.):

265 nS @ VDD $=10 \mathrm{~V}$; 700 nS @ $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

- Noise immunity (typ.): $\mathbf{3 0 \%}$ of VDD
- TTL output drive capability
- 3-State complementary data outputs
- Separate data-in and data-out lines

The RCA-CD40061 and CD40061A are 256word by 1 -bit COS/MOS fully static random access memories. They are similar in terminal arrangement and function to the CD4061A, except that the requirement for the ChipSelect input to return to a high level between address changes in eliminated.

The CD40061AD and CD40061AE have maximum supply voltage ratings of 12 V ; the CD40061E maximum rating is 7 V . These devices are fully decoded and utilize eight Address inputs ( $A_{0}-A_{7}$ ) to select one of the 256 storage locations. Additional connections are provided for an active Low Chip-Select ( $\overline{\mathrm{C}}$ ), a $\overline{\text { Read } / W r i t e ~ c o m m a n d ~(~} \overline{\mathrm{R}} / \mathrm{W}$ ), a Data input (DATA IN), an active High 3-State Output (DATA OUT), and an active Low 3-

State Output ( $\overline{\text { DATA }}$ OUT). DATA OUT is the same voltage state as DATA IN.
The Chip-Select input must be low to enable the Read or Write operations. A high level both inhibits these functions and causes the outputs to exhibit a high impedance. Output voltage levels appear at the output only when both $\overline{\mathrm{CS}}$ and $\overline{\mathrm{R}} / \mathrm{W}$ inputs are at low levels. These outputs interface directly with TTL devices.
Both the CD40061E and CD40061AE are supplied in 16 -lead dual-in-line plastic packages. The CD40061A is supplied in a hermetically sealed 16 -lead dual-in-line ceramic side-brazed package. The CD40061 is also supplied in chip form (H suffix).

CD40061 and CD40061A OPERATIONAL MODES

| MODE $\overline{\text { CHIP-SELECT }}$ $\overline{\text { READ/WRITE }}$ DATA OUT $\overline{\text { DATA OUT }}$ <br> Write 0 1 High Impedance High Impedance <br> Read 0 0 Storage State Complement of <br> Storage State <br> Unselected 1 $X$ High Impedance High Impedance |
| :--- |
| $=$ High Level |

MAXIMUM RATINGS, Absolute-Maximum Values:



Fig. 1 - Functional block diagram for CD40061 and CD40061A.

## STATIC ELECTRICAL CHARACTERISTICS

Values shown for $V_{D D}=5 \mathrm{~V}$ apply to all types, values shown for $V_{D D}=10 \mathrm{~V}$ apply to the CD40061AD and CD40061AE only.

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS <br> Full Temp. Range |  | TYPICAL VALUES | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo(V) | VDD(V) | Min. | Max. | at $25^{\circ} \mathrm{C}$ |  |
| Quiescent Device Current, IDD |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 10 \\ & 20 \end{aligned}$ | $0.5$ | $\mu \mathrm{A}$ |
| Output Voltage, Low Level, VOL |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | V |
| Output Voltage, High Level, $\mathrm{V}_{\mathrm{OH}}$ |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 4.95 \\ & 9.95 \end{aligned}$ | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ | V |
| Output Current, Low Level, IOL | $\begin{aligned} & 0.4 \\ & 0.5 \end{aligned}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} \hline 0.85 \\ 2.1 \end{gathered}$ | - | $\begin{aligned} & 1.1 \\ & 2.8 \end{aligned}$ | mA |
| Output Current, High Level, IOH | $\begin{gathered} 4.5 \\ 9 \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & -0.3 \\ & -0.6 \end{aligned}$ |  | $\begin{gathered} -0.4 \\ -0.9 \end{gathered}$ | mA |
| Noise Immunity, All Inputs Low, VNL | $0.8$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | - | $\begin{gathered} 1.5 \\ 3 \end{gathered}$ | V |
| Noise Immunity, All Inputs High, $\mathrm{V}_{\mathrm{NH}}$ | $\begin{gathered} 4.2 \\ 9 \end{gathered}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | - | $\begin{gathered} 1.5 \\ 3 \end{gathered}$ | V |
| Output Resistance, Off State, Ro(off) |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 5 \\ & 5 \end{aligned}$ | - | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | M $\Omega$ |

DYNAMIC ELECTRICAL CHARACTERISTICS at VDD $\pm 5 \%$, Input $t_{r}$, $\mathbf{t}_{\mathbf{f}}=\mathbf{2 0} \mathbf{n s}$, and $\mathrm{C}_{\mathbf{I}}=\mathbf{5 0} \mathbf{~ p F}$, see Note 2.
Values shown for $V_{D D}=5 \mathrm{~V}$ apply to all types; values shown for $V_{D D}=10 \mathrm{~V}$ apply to the CD40061AD and CD40061AE only.
READ CYCLE TIMES (For waveforms, see Figs. 2, 3, and 4)

| CHARACTERISTIC | TEST CONDITIONS $V_{D D}(V)$ | LIMITS® <br> Full Temp. Range |  | TYPICAL VALUES at $25^{\circ} \mathrm{C}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Chip-Select, (Note 1) t $\overline{\mathrm{CS}}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & \hline 880 \\ & 380 \end{aligned}$ | - | $\begin{aligned} & 720 \\ & 290 \end{aligned}$ | ns |
| Address Setup, (Note 2) tads | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 10 \\ & \hline \end{aligned}$ | ns |
| Address Hold, t ${ }^{\text {ADH }}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | 0 | - | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Read Setup, trds | $\begin{gathered} 5 \\ 10 \end{gathered}$ | 0 | $\stackrel{-}{-}$ | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Read Hold, trDH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | 0 | - | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Data Out Hold, $\quad{ }^{\text { }} \mathrm{DOH}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 65 \\ & 40 \end{aligned}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | ns |
| Data Out Active, $\quad$ t ${ }^{\text {DOA }}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 50 \\ & 35 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \\ & \hline \end{aligned}$ | ns |
| Read Cycle, (Note 3) $\quad \mathrm{t}_{\mathrm{RC}}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 880 \\ & 380 \end{aligned}$ | - | $\begin{aligned} & 720 \\ & 290 \\ & \hline \end{aligned}$ | ns |
| Access, ${ }^{\text {a }}$ ACC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{array}{\|l\|} \hline 850 \\ 345 \\ \hline \end{array}$ | $\begin{aligned} & 700 \\ & 265 \end{aligned}$ | ns |

WRITE CYCLE TIMES (For waveforms, see Figs. 2,3, and 4)

| CHARACTERISTIC |  | TEST CONDITIONS $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | LIMITS® Full Temp. Range |  | TYPICAL VALUES at $25^{\circ} \mathrm{C}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Chip-Select, | ${ }^{1} \overline{C S}$ |  | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 420 \\ & 200 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 350 \\ & 150 \end{aligned}$ | ns |
| Address Setup, (Note 2) | ${ }^{\text {t }}$ ADS | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | ns |
| Address Hold, | ${ }^{t}$ ADH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | 0 | - | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Write Setup, | ${ }^{\text {tWRS }}$ | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 330 \\ & 190 \end{aligned}$ | - | $\begin{aligned} & 270 \\ & 140 \end{aligned}$ | ns |
| Write Width, | ${ }^{\text {t WRW }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 330 \\ & 190 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 270 \\ & 140 \end{aligned}$ | ns |
| Data In Setup, | ${ }^{\text {t }}$ DIS | $\begin{gathered} 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & -5 \\ & -5 \\ & \hline \end{aligned}$ | ns |
| Data In Hold, | ${ }^{\text {t }}$ DIH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | ns |
| Write Cycle, (Note 3) | ${ }^{t} \mathrm{WC}$ | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 480 \\ & 240 \end{aligned}$ | - | $\begin{aligned} & 400 \\ & 180 \end{aligned}$ | ns |

For footnotes, see page 4.

DYNAMIC ELECTRICAL CHARACTERISTICS (Cont'd)
READ/MODIFY/WRITE TIMES (For waveforms, see Figs. 2, 3, and 4)

| CHARACTERISTIC |  | TEST CONDITIONS VDD(V) | LIMITS ${ }^{\bullet}$ <br> Full Temp. Range |  | TYPICAL VALUES at $25^{\circ} \mathrm{C}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |  |
| Chip-Select, (Note 1) | ${ }^{t} \overline{C S}$ |  | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 1190 \\ 545 \end{gathered}$ | - | $\begin{aligned} & 980 \\ & 410 \end{aligned}$ | ns |
| Address Setup, (Note 2) | ${ }^{t}$ ADS | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | ns |
| Address Hold, | ${ }^{\text {t ADH }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | 0 | - | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Read Setup, | ${ }^{\text {tRDS }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | 0 | - | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Data Out Active, | ${ }^{\text {t }}$ DOA | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 50 \\ & 35 \end{aligned}$ | $\begin{aligned} & 35 \\ & 25 \end{aligned}$ | ns |
| Previous Data Hold, | ${ }^{\text {tPDH }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 65 \\ & 40 \end{aligned}$ | $\begin{aligned} & 50 \\ & 25 \end{aligned}$ | ns |
| Access, | ${ }^{t}$ ACC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | - | $\begin{aligned} & 850 \\ & 345 \end{aligned}$ | $\begin{aligned} & 700 \\ & 265 \end{aligned}$ | ns |
| Read Width Effective, | ${ }^{\text {t RDW }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 860 \\ & 355 \end{aligned}$ | - | $\begin{aligned} & 710 \\ & 270 \end{aligned}$ | ns |
| Write Setup, | ${ }^{\text {t WRS }}$ | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 330 \\ & 190 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 270 \\ & 140 \end{aligned}$ | ns |
| Write Width, | ${ }^{\text {t }}$ WRW | $\begin{gathered} \hline 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 330 \\ & 190 \end{aligned}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{aligned} & 270 \\ & 140 \end{aligned}$ | ns |
| Data In Setup, | ${ }^{\text {t }}$ IS | $\begin{gathered} \hline 5 \\ 10 \\ \hline \end{gathered}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | - | $\begin{aligned} & -5 \\ & -5 \end{aligned}$ | ns |
| Data In Hold, | ${ }^{\text {t }}$ DIH | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{aligned} & 40 \\ & 20 \end{aligned}$ | $-$ | $\begin{aligned} & 20 \\ & 10 \end{aligned}$ | ns |
| Read/Modify/Write Cycle, (Note 3) | ${ }^{\text {tr }}$ RWC | $\begin{gathered} 5 \\ 10 \end{gathered}$ | $\begin{gathered} 1230 \\ 570 \end{gathered}$ | - | $\begin{gathered} 1000 \\ 430 \end{gathered}$ | ns |

- The maximum and minimum limit values of the dynamic characteristics under worst operating conditions are based on the time durations expressed in Figs. 2, 3, and 4. The minimum limit indicates the shortest time generated at the output or required at the input. The maximum limit indicates the longest time generated at the output or required at the input. The typical values are for $25^{\circ} \mathrm{C}$ and nominal voltage. Timing measurements for the transition period are taken at either the $0.8 \mathrm{~V}_{\mathrm{DD}}$ or $0.2 \mathrm{~V}_{\mathrm{DD}}$ point.

Note 1 - The chip-select times specified provide an active output data time of 50 ns minimum.

Note 2 - Address rise and fall times must be equal to or less than $1 \mu$ s under all conditions and for all modes.

Note 3 - Cycle time defines the shortest time in which this memory will correctly perform its desired function.

CAPACITANCES ( $\mathrm{V}_{\mathbf{1}}=0, \mathrm{f}=1 \mathrm{MHz}$ )

| CHARACTERISTICS | Min. | Typ. | Max. | UNITS |
| :--- | :---: | :---: | :---: | :---: |
| Address Input, $\mathrm{C}_{\mathrm{A}}$ | - | 9 | - | pF |
| Chip-Select, $\mathrm{C}_{\mathrm{CS}}$ | - | 9 | - | pF |
| Read/Write Input, $\mathrm{C}_{\text {WE }}$ | - | 5 | - | pF |
| Data Input, $\mathrm{C}_{\mathrm{DI}}$ | - | 5 | - | pF |
| Data Output, $\mathrm{C}_{\mathrm{DO}}$ | - | 10 | - | pF |



Fig. 2 - Read cycle waveforms for CD40061, CD40061A.


Fig. 3 - Write cycle waveforms for CD40061, CD40061A.


Fig. 4 - Read/modify/write cycle waveforms for CD40061, CD40061A.

## Preliminary Data

## COS/MOS 64-Bit Random Access Memory

High-Voltage Types (20-Volt Rating)

## Features:

- Input address latch
- 3-state outputs
- Low-power TTL compatible
- Equivalent to and pin-compatible with National $74 \mathrm{C89}$
- Pin -compatible with 74S189
- Buffered inputs and outputs
- 100\% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- 5-V, 10-V, and $15-\mathrm{V}$ parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for description of "B" Series CMOS Devices"


Terminal Assignment

The RCA-CD40114B is a 16 -word x 4 -bit random access memory (RAM) with four address inputs, four data inputs, a WRITE ENABLE (WE) input, a MEMORY ENABLE ( $\overline{\mathrm{ME}}$ ) input, and four 3 -state data outputs. The four address inputs are decoded internally to select one of the 16 possible word locations. The address information is latched on the negative edge of the $\overline{M E}$ input by an internal address register. The selected output assumes a high-impedance condition when the device is writing or disabled. The $\overline{M E}$ input and the 3 -state outputs allow memory expansion.


| $\overline{M E}$ | $\overline{\text { WE }}$ | OPERATION | CONDITION OF <br> OUTPUTS |
| :---: | :---: | :--- | :--- |
| L | L | Write | 3-STATE |
| L | H | Read | Complement of <br> Selected Word <br> H |
| L | Inhibit, <br> 3-STATE |  |  |
| H | H | Storage <br> Inhibit, | 3-STATE |



Fig. 1 - Functional Block Diagram

## Address Operation

The high-to-low transition of $\overline{M E}$ enables the memory. Address inputs must be stable (either high or low) prior to and during this transition, but it is not necessary to hold them stable beyond it.

## Write Operation

When $\overline{W E}$ and $\overline{M E}$ are low, information present at the data inputs is written into the memory at the selected address.

## Read Operation

When $\overline{M E}$ is low and $\overline{W E}$ is high the complement of the memory contents at the selected address location are non-destructively read out at the four data outputs.
The CD40114B is supplied in 16 -lead hermetic dual-in-line ceramic packages ( $D$ and $F$ suffixes), 16-lead plastic packages ( $E$ suffix), and in chip form (H suffix).

## RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |
| Supply-Voltage Range (For TA $^{2}$ <br> Temperature Range) | 3 | 18 | V (I Package |

## MAXIMUM RATINGS, Absolute-Maximum Values:





Fig. 2 - Output low to high-impedance transition time test circuit and waveforms.

Fig. 3 - Output high to high-impedance transition time test circuit and waveforms.

## CD40114B



Fig. 4 - Read cycle waveforms.


Fig. 5 - Write cycle waveforms

fig. 6 - Read-modify-write cycle wáveforms.

STATIC ELECTRICAL CHARACTERISTICS


ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=200 \mathrm{k} \Omega, \mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathrm{ns}$ Unless Otherwise Specified

| CHARACTERISTIC | TEST CONDITIONS | $V_{\text {DD }}$ (V) | LIMITS Typ. Max. | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Access Time From Address Change, ${ }^{\text {t }} \mathrm{AA}$ |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | $\begin{array}{ll} \hline 325 & 650 \\ 140 & 280 \\ 120 & 240 \end{array}$ | ns |
| Min. Address Setup Time, ${ }_{\text {t }}$ AS |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | 75 150 <br> 30 60 <br> 25 50 | ns |
| Min. Address Hold Time, ${ }^{\text {t }}$ A |  | $\begin{array}{r} 5 \\ 10 \\ 15 \\ \hline \end{array}$ | $\begin{array}{ll} \hline 30 & 60 \\ 20 & 40 \\ 15 & 30 \\ \hline \end{array}$ | ns |
|  |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | $\begin{array}{rr\|} \hline 200 & 400 \\ 75 & 150 \\ 60 & 120 \\ \hline \end{array}$ | ns |
| Min. $\overline{\text { Write Enable Setup Time For a Read, } \mathrm{t} \text { SR }}$ |  | 5 10 15 | $\begin{array}{ll}- & 0 \\ - & 0 \\ - & 0\end{array}$ | ns |
| Min. Write Enable Setup Time for a Write, twS |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | $\begin{array}{ll} - & t_{\mathrm{ME}} \\ - & \mathrm{t}_{\mathrm{ME}} \\ - & \mathrm{t}_{\mathrm{ME}} \end{array}$ | ns |
| Min. Write Enable Pulse Width, $\mathrm{t} \overline{\mathrm{WE}}$ |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ |   <br> 150 300 <br> 50 100 <br> 40 80 | ns |
| Min. Data Input Hold Time, $\mathrm{t}_{\mathrm{H}}$ |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | $\begin{array}{ll} 25 & 50 \\ 12 & 25 \\ 10 & 20 \end{array}$ | ns |
| Min. Data Input Setup Time, ${ }^{\text {S }}$ |  | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | $\begin{array}{ll} \hline 25 & 50 \\ 12 & 25 \\ 10 & 20 \end{array}$ | ns |
| Propagation Delay Time from Output-high or Output-low too High-Impedance State from Memory Enable | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | 150 300 <br> 60 120 <br> 50 100 | ns |
| Propagation Delay Time from Output-high or Output-low to High-Impedance State from Write Enable | $\begin{aligned} & R_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \end{aligned}$ | $\begin{array}{r} 5 \\ 10 \\ 15 \end{array}$ | 150 300 <br> 60 120 <br> 50 100 | ns |
| Propagation Delay Time From $\overline{\text { Memory }}$ Enable, $_{\mathrm{t}}^{\mathrm{pd}}$ |  | $\begin{array}{r} 5 \\ 10 \\ 15 \\ \hline \end{array}$ | $\begin{array}{rr} \hline 250 & 500 \\ 100 & 200 \\ 80 & 160 \\ \hline \end{array}$ | ns |
| Input Capacitance, $\mathrm{C}_{\text {IN }}$ | Any Input |  | $\begin{array}{ll}5 & 7.5\end{array}$ | pF |
| Output Capacitance, COUT | Any Output |  | 6.513 | pF |

# CMOS 4096-Word x 8-Bit Static Read-Only Memory 

## Features:

- Low power replacement for NMOS ROMS
- Choice of two industry standard pin outs:

CDM5332 is pin compatible with INTEL 2732 and 2332A CDM5333 is pin compatible with Supertex CM3200, TI TMS 4732, Motorola MCM 68732 and MCM 68A332

- Fast access time: 450 ns at 5 V
- TTL input and output compatible
- Three state outputs
- Two programmable chip selects

The RCA CDM5332 and CDM5333 are 32,768-bit maskprogrammable CMOS Read Only Memories organized as 4096 -word $\times 8$-bits and are designed for use in general purpose microprocessor systems, such as the CDP1800series system. Two chip-select inputs (CS1, CS2) are provided for memory expansion. Chip selects CS1 and CS2 directly gate the output buffers. Chip select CS2 gates the address decoder for the standby mode. The polarity for each chip select is user mask-programmable. (See Data

Programming Instructions in this data sheet).
The CDM5332 and CDM5333 differ only in terminal assignments and are pin compatible with standard industry types. CDM5332 is pin compatible with Intel 2732 and 2332A. CDM5333 is pin compatible with Supertex CM3200, T.I. TMS4732, and Motorola MCM68732 and MCM68A332. The CDM5332 and CDM5333 are supplied in 24 -lead dual-in-line ceramic packages ( D suffix) and 24 -lead dual-in-line plastic packages ( E suffix).



CDM5333
TERMINAL ASSIGNMENT

Fig. 1 - Typical CDP1800 series microprocessor system.

## CDM5332, CDM5333

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)

| (Voltage referenced to Vss terminal) | . 5 to +7 V |
| :---: | :---: |
| INPUT VOLTAGE RANGE, ALL INPUTS | -0.5 to VDD +0.5 V |
| DC INPUT CURRENT, ANY ONE INPUT | $\pm 10 \mathrm{~mA}$ |
| POWER DISSIPATION PER PACKAGE (PD): |  |
| For TA $=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | 500 mW |
| For TA $=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E). | Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |
| For TA $=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D). | 500 mW |
| For TA $=+100$ to $125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) | Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| For TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types) | 100 mW |
| OPERATING-TEMPERATURE RANGE (TA): |  |
| PACKAGE TYPE D | -55 to $+125^{\circ} \mathrm{C}$ |
| PACKAGE TYPE E | . -40 to $+85^{\circ} \mathrm{C}$ |
| STORAGE-TEMPERATURE RANGE (Tstg) | -65 to $+150^{\circ} \mathrm{C}$ |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| At distance $1 / 16 \pm 1 / 32 \mathrm{in}$. ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max. | ...... +265 ${ }^{\circ} \mathrm{C}$ |

RECOMMENDED OPERATING CONDITIONS at TA $=-40$ to $+85^{\circ} \mathrm{C}$
For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

| LIMITS |
| :--- | :---: | :---: | :---: | :---: |

STATIC ELECTRICAL CHARACTERISTICS at $T A=-40$ to $+85^{\circ} \mathrm{C}$, VDD $=5 \mathrm{~V} \pm 10 \%$, Except as noted

| CHARACTERISTIC |  | CONDITIONS |  | LIMITS ALL TYPES |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vo <br> (V) | Vin <br> (V) | Min. | Typ. ${ }^{\bullet}$ | Max. |  |
| Quiescent Device Current | IDD $\triangle$ | - | O, VDD | - | 2 | 50 | $\mu \mathrm{A}$ |
| Output Low Drive (Sink) Current | IOL | 0.4 | $0, \mathrm{Vod}$ | 1.8 | 3.6 | - | mA |
| Output High Drive (Source) Current | IOH | Vod -0.4 | $0, \mathrm{VDD}$ | -0.4 | -0.8 | - |  |
| Output Voltage Low-Level | Vol | - | $0, \mathrm{Vdo}$ | - | 0 | 0.1 | V |
| Output Voltage High-Level | VoH | - | 0, Vdo | VDD -0.1 | Vod | - |  |
| Input Low Voltage | VIL | 0.5, VDD -0.5 | - | - | - | 0.8 |  |
| Input High Voltage | V V | 0.5, VDD -0.5 | - | 2.4 | - | - |  |
| Input Leakage Current (Any Input) | IIN | - | 0, Vod | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | lout | 0, Vod | $0, \mathrm{Vdd}$ | - | - | $\pm 1$ |  |
| Input Capacitance | Cin | - | - | - | 5 | 7.5 | pF 8 |
| Output Capacitance | Cout | - | - | - | 10 | 15 |  |
| Standby Device Current | Isby $\triangle$ | - | 0.8V,2.4V | - | 0.25 | 0.5 | rnd |
| Operating Device Current | loper $\Delta$ | - | 0.8V,2.4V | - | 7.5 | 15 |  |

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal VDD.
static Characteristic Device Current Test Conditions:

| CHARACTERISTIC | CHIP SELECT <br> STATUS | ADDRESS <br> INPUT TO TOGGLE <br> FREQUENCY | OUTPUT <br> LOADING |
| :---: | :---: | :---: | :---: |
| IDD Quiescent <br> Device Current | Any Chip <br> Select Disabled | 0 | Open Circuit |
| Isey - Standby <br> Device Current | CS2 Disabled <br> at TTL Level | 1 MHz | Open Circuit |
| Ioper - Operating <br> Device Current | CS2 Active <br> CS1 Don't Care | 1 MHz | Open Circuit |

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=-40$ to $+85^{\circ} \mathrm{C}$, VDD $=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, Input tr, t = $\mathbf{1 0} \mathbf{n s}, \mathrm{Cl}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pf}, 1$ TTL Load

| CHARACTERISTIC |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{+}$ | Typ.* | Max. |  |
| Address Access Time | tas | - | - | 450 | ns |
| Data Hold from Address or CS2 | toh | 50 | - | - |  |
| CS1/OE Enable to Bus Active | tcx | 0 | - | 150 |  |
| Data Float from CS1/OE Disabled | tDF | - | - | 120 |  |
| Output Hold from CS1/OE Disabled | tor | 0 | - | - |  |

+Time required by a limit device to allow for the indicated function.
${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal Vod.


Fig. 2 - Timing waveforms.


Fig. 3 - Functional block diagram.

## ROM ORDERING INFORMATION

All RCA mask-programmable ROM's are custom-ordered devices. ROM program patterns can be submitted to RCA by using a master device (ROM, PROM or EPROM), a floppy
diskette generated on an RCA development system, or computer punch cards.

## DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer-Card Deck - use standard 80-column computer punch cards.
2. Floppy Diskette - diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. Master Device - a ROM, PROM, or EPROM that contains the required programming information.
The requirements for each method are explained in detail in the following paragraphs:

## Computer-Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a dataformat card, and data cards. Punch the cards as specified in the following charts:

## TITLE CARD

| Column No. | Data |
| :--- | :--- |
| 1 | Punch T |
| $2-5$ | leave blank |
| $6-30$ | Customer Name (start at 6) |
| $31-34$ | leave blank |
| $35-54$ | Customer Address or Division (start at 35) |
| $55-58$ | leave blank |
| $59-63$ | RCA custom selection number (5 digits) (Obtained from RCA Sales Office) |
| 64 | leave blank |
| $65-71$ | RCA device type, without CDM prefix, e.g. 5332E |
| 72 | Punch an opening parenthesis ( |
| 73 | Punch 8 |
| 74 | Punch an closing parenthesis ) |
| $75-78$ | leave blank |
| $79-80$ | Punch a 2-digit decimal number to indicate the deck number; |
|  | the first deck should be numbered 01 |

# DATA PROGRAMMING INSTRUCTIONS (Cont'd) 

 OPTION CARD| Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type. |  |
| :--- | :--- |
| Column No. | Data |
| $1-6$ | Punch the word OPTION <br> 7 <br> leave blank <br> $8-17$ <br> $18-27$ <br> $28-29$ <br> RCA device type, including CDM prefix, e.g. CDM5332E <br> le-39 <br> $40-78$ <br> $79-80$ | | Punch P or N per ROM Information Sheet |
| :--- |
| Punch X or leave blank per ROM Information Sheet |
| leave blank |

DATA-FORMAT CARD

| The data-format card specifies the form in which the data is to be entered into ROM. |  |
| :--- | :--- |
| Column No. | Data |
| $1-11$ | Punch the words DATA FORMAT <br> 12 <br> $13-15$ <br> 16 <br> $17-19$ <br> $20-78$ <br> $79-80$ | | Punch the letters HEX |
| :--- |
|  |

DATA CARDS

| The data cards contain the hexadecimal data to be programmed into the ROM device. Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes. |  |  |  |
| :---: | :---: | :---: | :---: |
| Column No. | Data | Column No. | Data |
| 1-4 | Punch the starting address | 26-27 | 2 hex digits of 9th WORD |
|  | in hexadecimal for the | 28-29 | 2 hex digits of 10th WORD |
|  | following data.* | 30 | Blank |
| 5 | Blank | 31-32 | 2 hex digits of 11th WORD |
| 6-7 | 2 hex digits of 1st WORD | 33-34 | 2 hex digits of 12th WORD |
| 8-9 | 2 hex digits of 2nd WORD | 35 | Blank |
| 10 | Blank | 36-37 | 2 hex digits of 13th WORD |
| 11-12 | 2 hex digits of 3rd WORD | 38-39 | 2 hex digits of 14th WORD |
| 13-14 | 2 hex digits of 4th WORD | 40 | Blank |
| 15 | Blank | 41-42 | 2 hex digits of 15th WORD |
| 16-17 | 2 hex digits of 5th WORD | 43-44 | 2 hex digits of 16th WORD |
| 18-19 | 2 hex digits of 6th WORD | 45 | Blank if last card, semicolon |
| 20 | Blank |  | follow |
| 21-22 | 2 hex digits of 7th WORD | 46-78 | Blank |
| 23-24 | 2 hex digits of 8th WORD | 79-80 | Punch 2 decimal digits |
| 25 | Blank |  | as in title card |

[^37]
## CDM5332, CDM5333

To minimize power consumption, all unused ROM locations should contain zeros.

## Floppy-Diskette Method

The diskette contains the ROM address and data information. Title, option, and data-format information, which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the RCA Development System used to generate the diskette (CDP18S005, CDP18S007, or CDP18S008) and supply a track number or file name. If possible, include a printout of the program for verification purposes. The format of the address and data information is essentially the same as that described for Computer-Card method with the addition of a carriage-return character at the end of each line and an end-of-file character (DC3) at the end of the file.

## Master-Device Method

Data may be submitted on a master ROM, PROM, or EPROM device. Title, option, and data-format information,
which would otherwise be punched on computer cards, must be submitted on the ROM Information Sheet. In addition, specify the master device type; RCA will accept Intel types 1702, 2704, 2708, 2716, 2732, 2332A, 2758, Supertex CM3200, T.I. TMS4732, Motorola type: MCM68732 and MCM68A332 or their equivalents as well as RCA type CDP18U42. If the ROM to be manufactured is smaller in memory size than the master device, or if more than one ROM pattern is stored in the master device, the starting address and size of each pattern must be stated on separate ROM Information Sheets.

If the Master-Device is smaller than 4 kilobytes, the starting address of each Master-Device must be clearly identified.

For additional information refer to the following RCA publications:
"Sales Policy and Programming Instructions for RCA Custom ROMs", RPP-610.
"Programming 2732 PROMs with the CDP18S480 PROM Programmer", RCA Application Note ICAN-6847.

ROM INFORMATION SHEET
How is ROM pattern being submitted to RCA?
check one Computer Cards $\square$ (Complete part B)
Floppy Diskette $\square$ (Complete parts A, B, and D)
Master Device (PROM)
(Complete parts $A, B$, and $C$ )


|  |  | Circle the ROM type desired, then circle one letter ( $\mathbf{P}, \mathbf{N}$, or $\mathbf{X}$ ) In each column for that ROM.$P=\text { active when logic } 1, N=\text { active when logic } 0, X=\text { don't care }$ |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\boldsymbol{\omega}$ |  | CS1 | CS2 |  |  |  |  |  |  |  |  |
| $\frac{\sqrt{x}}{\mathbf{\alpha}}$ | CDM5332 <br> Polarity Options | PN | PN | X | X | X | X | X | X | X | X |
|  | CDM5333 <br> Polarity Options | PN | PN | X | X | X | X | X | X | X | X |
|  | Column \# | 28 | 29 | 30 | 31 | 32 | 34 | 36 | 37 | 38 | 39 |





TERMINAL ASSIGNMENT

## CMOS 2048-Word by 8-Bit LSI Static RAM

## Features:

- Fully static operation
- Single power supply - 4.5 V to 5.5 V
- All inputs and outputs directly TTL compatible
- 3-state outputs
- Industry standard 24 pin configuration
- Input address buffers gated off with chip deselect
- Fast access time
- Low standby and operating power-IDDS $1=1 \mu$ A typical, IOPER $=35 \mathrm{~mA}$ maximum
- Data retention voltage - 2 V min.
- Operating temperature range (Max. Rating) $-0^{\circ}$ to $70^{\circ} \mathrm{C}$

The RCA-CDM6116 is a 2048-word by 8-bit static randomaccess memory. It is designed for use in memory systems where high-speed, low power and simplicity in use are desirable. This type has common data input and data output and utilizes a single power supply of 4.5 V to 5.5 V .

The input address buffers are gated off with chip deselect for minimum standby power with inputs toggling.

The CDM6116 is supplied in 24-lead, hermetic, dual-in-line side-brazed ceramic (D suffix) and in 24-lead dual-in-line plastic packages (E suffix).


TRUTH TABLE

| $\overline{\mathbf{C S}}$ | $\overline{\mathrm{OE}}$ | $\overline{\text { WE }}$ | AO TO AIO | MODE | DATA I/O |
| :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | STANDBY | HIGH Z |
| L | L | $H$ | STABLE | READ | DATA OUT |
| L | H | L | STABLE | WRITE | DATA IN |
| L | L | L | STABLE | WRITE | DATA IN |

L=LOW $H=$ HIGH $X=$ DON'T CARE

## RCA CMOS LSI Products

CDM6116-1, CDM6116-2
MAXIMUM RATING, Absolute-Maximum Values:

| (All voltage values referenced to Vss terminal). | 3 to +7 V |
| :---: | :---: |
| INPUT VOLTAGE RANGE, ALL INPUTS | +7V |
| POWER DISSIPATION PER PACKAGE (PD): |  |
| For $\mathrm{TA}_{A}=0^{\circ}$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | 500 mW |
| For $\mathrm{T}_{\mathrm{A}}=+60$ to $+70^{\circ} \mathrm{C}$ (PACKAGE TYPE E) | . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 380 mW |
| For TA $=0^{\circ}$ to $+70^{\circ} \mathrm{C}$ (PACKAGE TYPE D) | 500 mW |
| DEVICE DISSIPATION PER OUTPUT TRANSISTOR |  |
| For TA = FULL PACKAGE-TEMPERATURE RANGE. | 100 mW |
| OPERATING-TEMPERATURE RANGE (TA): |  |
| PACKAGE TYPE D | 0 to $+70^{\circ} \mathrm{C}$ |
| PACKAGE TYPE E | 0 to $+70^{\circ} \mathrm{C}$ |
| StORAGE TEMPERATURE RANGE (Tstg) | -55 to +12 |
| LEAD TEMPERATURE (DURING SOLDERING): |  |
| distance $1 / 16 \pm 1 / 32 \mathrm{in}$. (1.59 | $+265^{\circ} \mathrm{C}$ |

OPERATING CONDITIONS at $\mathrm{TA}_{A}=0^{\circ}$ to $+70^{\circ} \mathrm{C}$
For maximum rellability, operating conditions should be selected so that operation is always within the following ranges:


STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=\mathbf{0}$ to $+\mathbf{7 0} 0^{\circ} \mathrm{C}$, Vod $=\mathbf{5 V} \pm \mathbf{1 0 \%}$, Except as noted

| CHARACTERISTIC |  | CONDITIONS | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDM6116-1 | CDM6116-2 |  |  |  |
|  |  | MIN. | TYP.• | MAX. | MIN. | TYP.* | Max. |  |
| Standby Device Current | ldos |  | $\overline{C S}=V_{I H}$ | - | 0.6 | 2 | - | 0.6 | 2 | mA |
|  | lods1 |  | $\overline{C S}=V_{D D}-0.2 \mathrm{~V}$ | - | 1 | 100 | - | 1 | 30 | $\mu \mathrm{A}$ |
| Output Voltage Low-Level | Vol Max. | $1 \mathrm{loL}=2.1 \mathrm{~mA}$ | - | - | 0.4 | - | - | 0.4 | V |
|  |  | $\mathrm{loL}=1 \mu \mathrm{~A}$ | - | 0.1 | - | - | 0.1 | - |  |
| Output Voltage High Level | Vor Min. | $1 \mathrm{IOH}=-1 \mathrm{~mA}$ | 2.4 | - | - | 2.4 | - | - | V |
|  |  | $1 \mathrm{OH}=-1 \mu \mathrm{~A}$ | - | Vdo-0.1 | - | - | Vod-0.1 | - |  |
| Input Leakage Current | IIn Max. | $\begin{aligned} & V_{D D}=5.5 \mathrm{~V} \\ & V_{I N}=0 \mathrm{~V} \text { to } \mathrm{VDD} \end{aligned}$ | - | $\pm 0.1$ | $\pm 2$ | - | $\pm 0.1$ | $\pm 2$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage Current | Iout | $\begin{aligned} & \overline{\mathrm{CS}} \text { or } \overline{\mathrm{OE}}=\mathrm{V}_{1 H} \\ & \mathrm{~V}_{1 / O}=0 \mathrm{~V} \text { to } \mathrm{V}_{D D} \end{aligned}$ | - | $\pm 0.5$ | $\pm 2$ | - | $\pm 0.5$ | $\pm 2$ |  |
| Operating Device Current | loper\# | $\mathrm{VIN}_{\text {IN }}=\mathrm{V}_{\text {IL, }} \mathrm{V}_{\text {IH }}$ | - | 20 | 35 | - | 20 | 35 | mA |
| Input Capacitance | Cin | $\begin{aligned} & V_{I N}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 4 | 6 | - | 4 | 6 | pF |
| Output Capacitance | Clo | $\begin{aligned} & V_{1 / 0}=0 \mathrm{~V}, \\ & f=1 \mathrm{MHz}, T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | - | 6 | 8 | - | 6 | 8 |  |

[^38]DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=0$ to $+70^{\circ} \mathrm{C}$, $\mathrm{VdD}=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, Input tr, then ns; CL = $\mathbf{1 0 0} \mathbf{~ p F}$ and 1 TTL Load, Input Pulse Levels: $\mathbf{0 . 8} \mathbf{V}$ to 2.4 V

Read Cycle Times See Fig. 2

| CHARACTERISTIC |  | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDM6116-1 |  | CDM6116-2 |  |  |
|  |  | MIN. $\dagger$ | MAX. | MIN. $\dagger$ | MAX. |  |
| Read Cycle Time | trc | 250 | - | 200 | - | ns |
| Address Access Time | taA | - | 250 | - | 200 |  |
| Chip Select Access Time | tacs | - | 250 | - | 200 |  |
| Chip Select to Output Active | tcx | 15 | - | 15 | - |  |
| Output Enable to Output Valid | toev | - | 150 | - | 120 |  |
| Output Enable to Output Active | toex | 15 | - | 15 | - |  |
| Chip Deselect to Output High Z | tchz | 0 | 80 | 0 | 60 |  |
| Output Disable to Output High $\mathbf{Z}$ | tohz | 0 | 80 | 0 | 60 |  |
| Output Hold from Address Change | tor | 15 | - | 15 | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.


NOTE:
WE IS HIGH DURING READ CYCLE.
TIMING MEASUREMENT REFERENCE
LEVEL IS 1.5 V

Fig. 2 - Read-cycle timing waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at TA $=0$ to $+\mathbf{7 0} \mathbf{0}^{\circ} \mathrm{C}$, $\mathrm{VDD}_{\mathrm{DD}}=5 \mathrm{~V} \pm \mathbf{1 0 \%}$, Input $\mathrm{t}, \mathrm{tt}=\mathbf{1 0} \mathbf{n s} ; \mathrm{CL}_{\mathrm{L}}=\mathbf{1 0 0} \mathrm{pF}$ and 1 TTL Load, Input Pulse Levels: $\mathbf{0 . 8} \mathbf{V}$ to 2.4 V

Write Cycle Times See Fig. 3

| CHARACTERISTIC |  | LIMITS |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CDM6116-1 |  | CDM6116-2 |  |  |
|  |  | MIN. $\dagger$ | MAX. | MIN. $\dagger$ | MAX. |  |
| Write Cycle Time | twc | 250 | - | 200 | - | ns |
| Chip Select to End of Write | tcw | 200 | - | 160 | - |  |
| Address Valid to End of Write | taw | 200 | - | 160 | - |  |
| Address Setup Time | tas | 0 | - | 0 | - |  |
| Write Pulse Width | twp | 200 | - | 160 | - |  |
| Write Recovery Time | twr | 10 | - | 10 | - |  |
| Output Disable to Output High Z | tohz | 0 | 80 | 0 | 60 |  |
| Write to Output High Z | twhz | 0 | 80 | 0 | 60 |  |
| Input Data Setup Time | tow | 100 | - | 80 | - |  |
| Input Data Hold Time | tor | 10 | - | 10 | - |  |
| Output Active from End of Write | tow | 10 | - | 10 | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.
WRITE CYCLE (1):


WRITE CYCLE (2): $\overline{O E}=$ LOW


Fig. 3 - Write cycle timing waveforms.

## DATA RETENTION CHARACTERISTICS at TA $=0$ to $\mathbf{7 0 ^ { \circ }} \mathbf{C}$; See Fig. 4.

| CHARACTERISTIC |  | TEST CONDITIONS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ALL TYPES |  |  |
|  |  |  | MIN. | MAX. |  |
| Minimum Data Retention Voltage | VDR | $\overline{\mathrm{CS}} \geq$ Vod -0.2 V | 2 | - | V |
| Data Retention Quiescent Current | IDODR |  |  |  | $\mu \mathrm{A}$ |
|  | CDM6116-1 | $V D D=3 \mathrm{~V}, \overline{\mathrm{CS}} \geq 2.8 \mathrm{~V}$ | - | 50 |  |
|  | CDM6116-2 | $V_{D D}=3 \mathrm{~V}, \overline{\mathrm{CS}} \geq 2.8 \mathrm{~V}$ | - | 15 |  |
| Chip Deselect to Data Retention Time | tCDR | See Fig. 4 | 0 | - | ns |
| Recovery to Normal Operation Time | tR | See Fig. 4 | *trc | - |  |

*trc $=$ Read Cycle Time


## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must
not cause Vod - Vss to exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than Vod nor less than Vss.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vod or Vss, whichever is appropriate.

> Output Short Circuits

Shorting of outputs to Voo, or Vss may damage CMOS devices by exceeding the maximum device dissipation.

## ORDERING INFORMATION

The RCA-CDM6116 family packages, and electrical options are identified by suffix letters indicated in the following chart. When ordering a Memory/Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## Package/Option

Dual-in-Line Side Brazed Ceramic
Dual-in-Line Plastic
Chip (When applicable)

## Suffix Letter *

D
E
E
H

## Package/Option

Suffix Letter *
EVP Screening (Extra Value Program)
i.e. Burn-In - optional for D, E package types

X Electrical Option ( $0^{\circ}$ to $70^{\circ} \mathrm{C}$ Temperature Range)

1 or 2
For example, a CDM6116 with electrical option 1, and in a dual-in-line plastic package will be identified as the CDM6116E1. A CDM6116E1 with EVP screening option will be identified as the CDM6116E1X.

* Nomenclature Guide



# 256-Word by 4-Bit LSI Static Random-Access Memory 

Features:

- Industry standard pinout
- Very low operating current - 8 mA at $V_{D D}=5 \mathrm{~V}$ and cycle time $=1 \mu \mathrm{~s}$
- Two Chip-Select inputs - simple memory expansion
- Memory retention for standby battery voltage of 2 V min.
- Output-Disable for common I/O systems
- 3-State data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-MWS5101 is a 256 -word by 4 -bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.
Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAMs to be used in common data Input/Output systems by forcing the output into a highimpedance state during a write operation independent of the Chip-Select input condition. The output assumes a high-impedance
state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2.
The high noise immunity of the CMOS technology is preserved in this design. For TTL interfacing at $5-\mathrm{V}$ operation, excellent system noise margin is preserved by using an external pull-up resistor at each input.
For applications requiring wider temperature and operating voltage ranges, the mechanically and functionally equivalent static RAM, RCA-CDP1822, may be used.
The MWS5101 types are supplied in 22-lead hermetic dual-in-line side-brazed ceramic packages ( $D$ suffix), in 22 -lead dual-in-line plastic packages ( E suffix), and in chip form (H suffix).

OPERATIONAL MODES

| MODE | INPUTS |  |  |  | OUTPUT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} \frac{\overline{\text { Chip }}}{\text { Select }} 1 \\ \overline{\mathrm{CS}}_{1} \end{gathered}$ | Chip <br> Select 2 $\mathrm{CS}_{2}$ | Output <br> Disable <br> OD | $\begin{aligned} & \frac{\text { Read/ }}{\overline{\text { Write }}} \\ & \text { R/ } \bar{W} \end{aligned}$ |  |
| READ | 0 | 1 | 0 | 1 | Read |
| WRITE | 0 | 1 | 0 | 0 | Data In |
| WRITE | 0 | 1 | 1 | 0 | High Impedance |
| STANDBY | 1 | $\times$ | $x$ | X | High Impedance |
| STANDBY | X | 0 | X | X | High Impedance |
| OUTPUT DISABLE | X | X | 1 | X | High Impedance |

Logic 1 High Logic $0=$ Low $\quad X=$ Don't Care

## MWS5101DL2, MWS5101DL3, MWS5101EL2, MWS5101EL3

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE ( $V_{D D}$ )
(All voltage referenced to $\mathrm{V}_{\text {ss }}$ terminal) . ................................................... -0.5 to -7 V
INPUT VOLTAGE RANGE, ALL INPUTS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$

POWER DISSIPATION PER PACKAGE (Po):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) . .................................................... 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E).......... . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) . . . . . . . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_{A}=F U L L$ PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . 100 mW
OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):

PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $\mathrm{T}_{\text {stg }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$
OPERATING CONDITIONS at $\mathbf{T}_{\mathbf{A}}=$ Full Package-Temperature Range For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | UNITS |
| :--- | :---: | :---: | :---: |
|  | ALL TYPES |  |  |
|  | Min. | Max. |  |
| OC Operating-Voltage Range | 4 | 6.5 | V |
| Input Voltage Range | $\mathrm{V}_{\text {SS }}$ | $\mathrm{V}_{\text {DD }}$ |  |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$.

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & \text { (V) } \end{aligned}$ | $\begin{aligned} & \text { VIN } \\ & (V) \end{aligned}$ | MWS5101D MWS5101E |  |  |  |
|  |  |  | Min. | Typ. ${ }^{\text {® }}$ | Max. |  |
| Quiescent Device | - | 0,5 | - | 25 | 50 | $\mu \mathrm{A}$ |
| Current, IDD L3 Types | - | 0,5 | - | 100 | 200 |  |
| Output Voltage: <br> Low-Level, VOL | - | 0,5 | - | 0 | 0.1 | V |
| High-Level, $\mathrm{V}_{\mathrm{OH}}$ | - | 0,5 | 4.9 | 5 | - |  |
| Input Low Voltage, $\mathrm{V}_{\text {IL }}$ | - | - | - | - | 1.5 |  |
| Input High Voltage, $\mathrm{V}_{\text {IH }}$ | - | - | 3.5 | - | - |  |
| $\begin{array}{\|ll\|} \hline \begin{array}{l} \text { Output Low (Sink) } \\ \text { Current, } \end{array} & 1 \mathrm{OL} \\ \hline \end{array}$ | 0.4 | 0,5 | 2 | 4 | - | mA |
| Output High (Source) <br> Current, IOH | 4.6 | 0,5 | -1 | -2 | - |  |
| Input Current, ${ }^{\text {a }}$ IIN | - | 0,5 | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
| $\begin{array}{\|r} \hline \begin{array}{c} \text { 3-State Output } \\ \text { Leakage Current,* } \end{array} \\ \text { IOUT } \end{array} \text { L2 Types }$ | 0,5 | 0,5 | - | - | $\pm 5$ |  |
|  | 0,5 | 0,5 | - | - | $\pm 5$ |  |
| Operating Current, IDD1 ${ }^{\text {\# }}$ | - | 0,5 | - | 4 | 8 | mA |
| Input Capacitance, $\mathrm{CIN}^{\text {l }}$ | - | - | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | 10 | 15 |  |

[^39]MWS5101DL2, MWS5101DL3, MWS5101EL2, MWS5101EL3
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, $t_{r}, t_{f}=20 \mathrm{~ns}, V_{i H}=0.7 \mathrm{~V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{IL}}=0.3 \mathrm{~V}_{\mathrm{DD}}, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$

| CHARACTERISTIC | LIMITS |  |  |  |  |  | U$N$ITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MWS5101D, MWS5101E |  |  |  |  |  |  |
|  | 12 Types |  |  | 13 Types |  |  |  |
|  | Min. ${ }^{\text {+ }}$ | Typ. ${ }^{\circ}$ | Max. | Min. ${ }^{+}$ | Typ. ${ }^{\text {¢ }}$ | Max. |  |
| Read Cycle Times (Fig. 1) |  |  |  |  |  |  |  |
| Read Cycle tr | 250 | - | - | 350 | - | - |  |
| Access from Address | - | 150 | 250 | - | 200 | 350 |  |
| Outpur Valid from Chip-Select 1 <br> tDOA1 | - | 150 | 250 | - | 200 | 350 |  |
| Output Valid from Chip-Select 2 tDOA2 | - | 150 | 250 | - | 200 | 350 |  |
| Output Active from Output Disable tDOA3 | - | - | 110 | - | - | 150 | ns |
| Output Hold from  <br> Chip-Select 1  <br> tDOH1  | 20 | - | - | 20 | - | - |  |
| $\begin{array}{\|ll\|} \hline \begin{array}{ll} \text { Output Hold from } \\ \text { Chip-Select 2 } \end{array} & \\ \mathrm{t} O \mathrm{OH} 2 \\ \hline \end{array}$ | 20 | - | - | 20 | - | - |  |
| Output Hold from  <br> Output Disable $\mathrm{tDOH}_{3}$ | 20 | - | - | 20 | - | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.
Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


92CM-30244R4

Fig. 1-Read cycle timing waveforms.

MWS5101DL2, MWS5101DL3, MWS5101EL2, MWS5101EL3
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 5 \%$,
$t_{r}, t_{f}=20 \mathrm{~ns}, V_{I H}=0.7 V_{D D}, V_{I L}=0.3 V_{D D}, C_{L}=100 \mathrm{pF}$

| CHARACTERISTIC | LIMITS |  |  |  |  |  | $U$ <br> $N$ <br> 1 <br> $T$ <br> $S$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MWS5101D, MWS5101E |  |  |  |  |  |  |
|  | 12 Types |  |  | L3 Types |  |  |  |
|  | Min. ${ }^{+}$ | Typ. ${ }^{\circ}$ | Max. | Min. ${ }^{\text { }}$ | Typ. ${ }^{\text {P }}$ | Max. |  |
| Write Cycle Times (Fig. 2) |  |  |  |  |  |  |  |
| Write Cycle twC | 300 | - | - | 400 | - | - |  |
| Address Setup t AS | 110 | - | - | 150 | - | - |  |
| Write Recovery tWR | 40 | - | - | 50 | - | - |  |
| Write Width twrw | 150 | - | - | 200 | - | - |  |
| Input Data <br> Setup Time$\quad$ tDS | 150 | - | - | 200 | - | - |  |
| Data In Hold tDH | 40 | - | - | 50 | - | - | ns |
| $\begin{array}{\|ll\|} \hline \begin{array}{l} \text { Chip-Select } 1 \\ \text { Setup } \end{array} & \text { t-्̄CS1S } \\ \hline \end{array}$ | 110 | - | - | 150 | - | - |  |
| Chip-Select 2 <br> Setup tCS2S | 110 | - | - | 150 | - | - |  |
| $\overline{\text { Chip-Select }} 1$ Hold t $\overline{\mathrm{CS}} 1 \mathrm{H}$ | 0 | - | - | 0 | - | - |  |
| Chip-Select 2 Hold tCS2H | 0 | - | - | 0 | - | - |  |
| Output Disable  <br> Setup  | 110 | - | - | 150 | - | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.


DON'T CARE
92CM-30804R4

* tods is required for common I/o

OPERATION ONLY. FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE

Fig. 2 - Write cycle timing waveforms.

DATA RETENTION CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}$; See Fig. 3

| CHARACTERISTIC | TEST CONDITIONS |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VDR <br> (V) | $V_{D D}$ (V) | All Types |  |  |  |
|  |  |  | Min. | Typ.* | Max. |  |
| Minimum Data <br> Retention Voltage, $\mathrm{V}_{\mathrm{DR}}$ | - | - | - | 1.5 | 2 | V |
|  | 2 | - | - | 2 | 10 | $\mu \mathrm{A}$ |
| $\begin{array}{\|ll\|} \text { Qurescent } \\ \text { Current, IDD } & \\ \hline \end{array}$ |  |  | - | 5 | 50 |  |
| Chip Deselect to Data Retention Time, ${ }^{\mathrm{t}} \mathrm{CDR}$ | - | 5 | 600 | -- | - | ns |
| Recovery to Normal Operation Time, | - | 5 | 600 | - | - |  |
| $V_{D D}$ to $V_{D R}$ Rise and Fall Time $t_{r}, t_{f}$ | 2 | 5 | 1 | - | - | $\mu \mathrm{s}$ |

${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 3 - Low VDD data retention timing waveforms.


Fig. 4 - Memory cell configuration.

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage. limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD-
$\mathrm{V}_{\mathrm{SS}}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either VDD or $V_{S S}$, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to VDD or VSS may damage COS/MOS devices by exceeding the maximum device dissipation.

MWS5101DL2, MWS5101DL3, MWS5101EL2, MWS5101EL3


Fig. 5 - Functional block diagram for MWS5101.


Fig. 6 - Logic diagram of controls for MWS5101.

## MWS5101DL2, MWS5101DL3, MWS5101EL2, MWS5101EL3



Fig. 7-4K byte Ram system using the CDP1858 and MWS5101.


The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils ( 0.17 mm ) larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils $\left(10^{-3}\right.$ inch $)$

MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3


TERMINAL ASSIGNMENT

256-Word by 4-Bit LSI Static Random-Access Memory

## Features:

- Industry standard pinout
- Low operating current - 8 mA at $V_{D D}=5 \mathrm{~V}$ and cycle time $=1 \mu \mathrm{~s}$
- Two Chip-Select inputs - simple memory expansion
- Memory retention for standby battery voltage of 2 Vmin .
TTL compatible
- Output-Disable for common I/O systems
- 3-state data output for bus-oriented systems
- Separate data inputs and outputs

The RCA-MWS5101A is a 256 -word by 4-bit static random-access memory designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. It has separate data inputs and outputs and utilizes a single power supply of 4 to 6.5 volts.
Two Chip-Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems. The Output Disable input allows these RAM's to be used in common data input/Output systems by forcing the output into a high-
impedance state during a write operation independent of the Chip-Select input condition. The output assumes a highimpedance state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2.
For applications requiring CMOS compatibility over wider operating voltage and temperature ranges, the mechanical and functional equivalent RCA-CDP1822 static RAM may be used.
The MWS5101A types are supplied in 22 -lead hermetic dual-in-line side-brazed ceramic packages ( $D$ suffix), in 22-lead dual-in-line plastic packages ( E suffix), and in chip form (H suffix).

OPERATIONAL MODES

| MODE | INPUTS |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :--- |
|  | Chip <br> $\frac{\text { Select }}{}$ <br> $\overline{\mathbf{C S 1}}$ | Chip <br> Select 2 <br> CS2 | Output <br> Disable <br> OD | Read/ <br> Write <br> R/W |  |
| READ | 0 | 1 | 0 | 1 | Read |
| WRITE | 0 | 1 | 0 | 0 | Data In |
| WRITE | 0 | 1 | 1 | 0 | High Impedance |
| STANDBY | 1 | $X$ | $X$ | $X$ | High Impedance |
| STANDBY | $X$ | 0 | $X$ | $X$ | High Impedance |
| OUTPUT DISABLE | $X$ | $X$ | 1 | $X$ | High Impedance |

Logic $1=$ High
Logic $0=$ Low
$X=$ Don't Care

## MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3

OPERATING CONDITIONS at $T_{A}=$ Full Package-Temperature Range
For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC |  | LIMITS |  |
| :--- | :---: | :---: | :---: |
|  |  |  |  |
|  | ALL TYPES |  | V |
| DC Operating-Voltage Range | Min. | Max. |  |
| Input Voltage Range | 4 | 6.5 | VSS |

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY-VOLTAGE RANGE ( $V_{D D}$ )
(All voltage referenced to $V_{s s}$ terminal) -0.5 to -7 V
input voltage range, All inputs -0.5 to $V_{D D}+0.5 \mathrm{~V}$
DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE ( $P_{0}$ ):
For $T_{A}=-40$ to $+60^{\circ} \mathrm{C}$ (PACKAGE TYPE E) 500 mW
For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E)........... . Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
For $T_{A}=-55$ to $+100^{\circ} \mathrm{C}$ (PACKAGE TYPE D) .500 mW
For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) ........ Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR $T_{A}=$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types) . . . . . . . . . . . . . 100 mW OPERATING-TEMPERATURE RANGE ( $T_{A}$ ):

PACKAGE TYPED -55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $T_{\text {stg }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$

| CHARACTERISTIC | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \end{gathered}$ |  | $\begin{aligned} & \text { LIMITS } \\ & \text { MWS5101AD } \\ & \text { MWS5101AE } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & V_{0} \\ & \text { (V) } \end{aligned}$ | $\begin{aligned} & \text { VIN } \\ & \text { (V) } \\ & \hline \end{aligned}$ |  |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
| Quiescent Device L2 Types | - | 0,5 | - | 25 | 50 | $\mu \mathrm{A}$ |
| Current, IDD L3Types | - | 0,5 | - | 100 | 200 |  |
| Output Voltage: |  |  |  |  |  | V |
| Low-Level, $\mathrm{VOL}_{\text {O }}$ | - | 0,5 | - | 0 | 0.1 |  |
| High-Level, VOH | - | 0,5 | 4.9 | 5 | - |  |
| Input Low Voltage, $\quad \mathrm{V}_{\text {IL }}$ | - | - | - | - | 0.65 |  |
| Input High Voltage, $\quad \mathrm{V}_{\text {IH }}$ | - | - | 2.2 | - | - |  |
| Output Low (Sink) <br> Current, | 0.4 | 0, 5 | 2 | 4 | - | mA |
| Output High (Source) Current, | 4.6 | 0,5 | -1 | -2 | - |  |
| Input Current, $\boldsymbol{A}$ IIN | - | 0,5 | - | - | $\pm 5$ | $\mu \mathrm{A}$ |
| 3-State Output Leakage ${ }^{\text {Cur }}$, |  |  |  |  |  |  |
| Current,* L2 Types | 0,5 | 0,5 | - | - | $\pm 5$ |  |
| IOUT L3 Types | 0, 5 | 0, 5 | - | - | $\pm 5$ |  |
| Operating Current, IDD1\# | - | 0,5 | - | 4 | 8 | mA |
| Input Capacitance, CIN | - | - | - | 5 | 7.5 | pF |
| Output Capacitance, COUT | - | - | - | 10 | 15 |  |

[^40]MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{VDD}=5 \mathrm{~V} \pm 5 \%$,
$\mathrm{t}_{\mathrm{r}, \mathrm{t}_{\mathrm{f}}=20 \mathrm{~ns}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \text { and } 1 \mathrm{TTL} \text { Load } .}$

| CHARACTERISTIC | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MWS5101AD, MWS5101AE |  |  |  |  |  |  |
|  | L2 Types |  |  | L3 Types |  |  |  |
|  | Min. $\dagger$ | Typ. | Max. | Min $\dagger$ | Typ. ${ }^{\text {² }}$ | Max. |  |
| Read Cycle Times (Fig. 1) |  |  |  |  |  |  |  |
| Read Cycle tRC | 250 | - | - | 350 | - | - | ns |
| Access from Address tAA | - | 150 | 250 | - | 200 | 350 |  |
| $\begin{array}{\|ll\|} \hline \text { Output Valid from } \\ \text { Chip-Select } 1 & \text { tDOA1 } \\ \hline \end{array}$ | - | 150 | 250 | - | 200 | 350 |  |
| Output Valid from  <br> Chip-Select 2 tDOA2 | - | 150 | 250 | - | 200 | 350 |  |
| Output Active from Output Disable tDOA3 | - | - | 110 | - | - | 150 |  |
| $\begin{array}{\|ll\|} \hline \text { Output Hold from } \\ \text { Chip-Select } 1 & \text { tDOH1 } \end{array}$ | 20 | - | - | 20 | - | - |  |
| Output Hold from  <br> Chip-Select 2  <br> tDOH2  | 20 | - | - | 20 | - | - |  |
| Output Hold from Output Disable tDOH3 | 20 | - | - | 20 | - | - |  |

[^41]

Fig. 1 - Read cycle timing waveforms.

MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3
DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 5 \%$, $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}=\mathbf{2 0} \mathbf{n s}, \mathrm{C}_{\mathrm{L}}=\mathbf{5 0} \mathbf{~ p F}$ and $\mathbf{1} \mathrm{TTL}$ Load

| CHARACTERISTIC | LIMITS |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MWS5101AD, MWS5101AE |  |  |  |  |  |  |
|  | L2 Types |  |  | L3 Types |  |  |  |
|  | Min. $\dagger$ | Typ. ${ }^{\circ}$ | Max. | Min $\dagger$ | Typ. ${ }^{\circ}$ | Max. |  |
| Write Cycle Times (Fig. 2) |  |  |  |  |  |  |  |
| Write Cycle tWC | 300 | - | - | 400 | - | - | ns |
| Address Setup tas | 110 | - | - | 150 | - | - |  |
| Write Recovery tWR | 40 | - | - | 50 | - | - |  |
| Write Width tWRW | 150 | - | - | 200 | - | - |  |
| Input Data <br> Setup Time <br> ${ }^{\mathrm{t}}$ DS | 150 | - | - | 200 | - | - |  |
| Data In Hold tDH | 40 | - | - | 50 | - | - |  |
| Chip-Select 1 Setup tCS1S | 110 | - | - | 150 | - | - |  |
| Chip-Select 2 Setup tCS2S | 110 | - | - | 150 | - | - |  |
| Chip-Select 1 Hold tCS1H | 0 | - | - | 0 | - | - |  |
| Chip-Select 2 Hold tCS2H | 0 | - | - | 0 | - | - |  |
| Output Disable Setup | 110 | - | - | 150 | - | - |  |

[^42]

92CM-30804R4

* tods is required for common i/o

OPERATION ONLY; FOR SEPARATE I/O OPERATIONS, OUTPUT DISABLE IS DON'T CARE

Fig. 2 - Write cycle timing waveforms.

MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3
DATA RETENTION CHARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}$; See Fig. 3.

| CHARACTERISTIC | $\begin{gathered} \text { TEST } \\ \text { CONDITIONS } \\ \hline \end{gathered}$ |  | LIMITS |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VDR <br> (V) | VDD <br> (V) | Āll Types |  |  |  |
|  |  |  | Min. | Typ. | Max. |  |
|  | - | - | - | 1.5 | 2 | V |
| Data Retention L2 Types | 2 | - | - | 2 | 10 | $\mu \mathrm{A}$ |
| Quiescent <br> Current, IDD |  | - | - | 5 | 50 |  |
| Chip Deselect to Data  <br> Retention Time, tCDR | - | 5 | 600 | - | - | ns |
| Recovery to Normal Operation Time, <br> tRC | - | 5 | 600 | - | - |  |
| VDD to VDR Rise and Fall Time | 2 | 5 | 1 | - | - | $\mu \mathrm{S}$ |

${ }^{\bullet}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Fig. 3 - Low $V_{D D}$ data retention timing waveforms.


Fig. 4 - Memory cell configuration.

## OPERATING AND HANDLING

## CONSIDERATIONS

## 1. Handling

All inputs and outputs of RCA COS/MOS devices have a network for electrostatic protection during handling. Recommended handling practices for COS/MOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD - VSS to
exceed the absolute maximum rating.

Input Signals
To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than VSS. Input currents must not exceed 10 mA even when the power supply is off.

> Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

Output Short Circuits
Shorting of outputs to VDD or VSS may damage COS/MOS devices by exceeding the maximum device dissipation.

## MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3



Fig. 5 - Functional block diagram for MWS5101A.


Fig. 6 - Logic diagram of controls for MWS5101A.

MWS5101ADL2, MWS5101ADL3, MWS5101AEL2, MWS5101AEL3


Fig. 7-4K byte RAM system using the CDP1858 and MWS5101A.


The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10-3 inch).


## CMOS

1024-Word by 4-Bit
LSI Static RAM

## Features:

- Fully static operation
- Industry standard $1024 \times 4$ pinout (same as pinouts for 6514, 2114, 9114, and 4045 types)
- Common data input and output
- Memory retention for stand-by battery voltage as low as 2 V min.
- All inputs and outputs directly TTL compatible
- 3 -state outputs
- Low standby and operating power

The RCA-MWS5114 is a 1024-word by 4-bit static randomaccess memory that uses the RCA ion-implanted silicon gate complementary MOS (CMOS) technology. It is designed for use in memory systems where low power and simplicity in use are desirable. This type has common data


| OPERATIONAL MODES |  |  |  |
| :--- | :---: | :---: | :---: |
| FUNCTION | $\overline{\mathbf{C S}}$ | $\overline{\text { WE }}$ | DATA PINS |
| Read | 0 | 1 | Output: <br> Dependent <br> on data |
| Write | 0 | 0 | Input |
| Not <br> Selected | 1 | X | High- <br> Impedance |

Fig. 1 - Functional block diagram for MWS5114

## MWS5114-1, MWS5114-2, MWS5114-3

MAXIMUM RATINGS, Absolute-Maximum Values:
DC SUPPLY VOLTAGE RANGE, (VDD)
(Voltages referenced to $\mathrm{V}_{\text {ss }}$ Terminal ....................................................................................... -0.5 to +7 V
input voltage range, ALL INPUTS
DC INPUT CURRENT, ANY ONE INPUT $\pm 10 \mathrm{~mA}$
POWER DISSIPATION PER PACKAGE (PD)

For $T_{A}=+60$ to $+85^{\circ} \mathrm{C}$ (PACKAGE TYPE E) ........................................ Derate Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW

For $T_{A}=+100$ to $+125^{\circ} \mathrm{C}$ (PACKAGE TYPE D) $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots$..................................... Linearly at $12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR

OPERATING-TEMPERATURE RANGE $\left(T_{A}\right)$ :
PACKAGE TYPE D
-55 to $+125^{\circ} \mathrm{C}$
PACKAGE TYPE E -40 to $+85^{\circ} \mathrm{C}$
STORAGE TEMPERATURE RANGE ( $T_{\text {sta }}$ )
-65 to $+150^{\circ} \mathrm{C}$
LEAD TEMPERATURE (DURING SOLDERING):
At distance $1 / 16 \pm 1 / 32$ inch ( $1.59 \pm 0.79 \mathrm{~mm}$ ) from case for 10 s max.
$+265^{\circ} \mathrm{C}$

## OPERATING CONDITIONS at $\mathrm{T}_{\mathrm{A}}=\mathbf{- 4 0 ^ { \circ }} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

For maximum reliability, operating conditions should be selected so that operation is always within the following ranges:

| CHARACTERISTIC | LIMITS |  | UNITS |
| :--- | :---: | :---: | :---: |
|  | Min. | Max. |  |
| DC Operating-Voltage Range | 4.5 | 6.5 | V |
| Input Voltage Range | $V_{S S}$ | $V_{D D}$ |  |

STATIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $+70^{\circ} \mathrm{C}, V_{D D} \pm 5 \%$, Except as noted

| CHARACTERISTIC | CONDITIONS |  |  | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Vo <br> (V) | $V_{\text {IN }}$ <br> (V) | $V_{D D}$ <br> (V) | MWS 5114-3 |  |  | MWS 5114-2 |  |  | MWS 5114-1 |  |  |  |
|  |  |  |  | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | MIN. | TYP: | MAX. |  |
| Quiescent Device Current lod Max. | - | 0,5 | 5 | - | 75 | 100 | - | 75 | 100 | - | 75 | 250 | $\mu \mathrm{A}$ |
| Output Voltage Low Level Vol Max. | - | 0,5 | 5 | - | 0 | 0.1 | - | 0 | 0.1 | - | 0 | 0.1 |  |
| High Level $\mathrm{V}_{\text {OH }}$ Min. | - | 0,5 | 5 | 4.9 | 5 | - | 4.9 | 5 | - | 4.9 | 5 | - |  |
| Input Voltage <br> Low Level $\mathrm{V}_{1 L}$ Max. | 0.5,4.5 | - | 5 | - | 1.2 | 0.8 | - | 1.2 | 0.8 | - | 1.2 | 0.8 |  |
| High Level VIH Min. | 0.5,4.5 | - | 5 | 2.4 | - | - | 2.4 | - | - | 2.4 | - | - |  |
| $\begin{aligned} & \text { Output Current } \\ & \begin{array}{ll} \text { (Sink) } \quad \text { loL Min. } \\ \hline \end{array} \end{aligned}$ | 0.4 | 0,5 | 5 | 2 | 4 | - | 2 | 4 | - | 2 | 4 | - | mA |
| (Source) Іон Max. | 4.6 | 0,5 | 5 | -0.4 | -1 | - | -0.4 | -1 | - | -0.4 | -1 | - |  |
| Input Current In Max. ${ }^{\Delta}$ | - | 0,5 | 5 | - | $\pm 0.1$ | $\pm 5$ | - | $\pm 0.1$ | $\pm 5$ | - | $\pm 0.1$ | $\pm 5$ |  |
| 3-State Output Leakage Current lout* | 0,5 | 0,5 | 5 | - | $\pm 0.5$ | $\pm 5$ | - | $\pm 0.5$ | $\pm 5$ | - | $\pm 0.5$ | $\pm 5$ |  |
| Operating Device Current 10D1\# | - | 0,5 | 5 | - | 4 | 8 | - | 4 | 8 | - | 4 | 8 | mA |
| Input Capacitance $\mathrm{C}_{\mathbb{N}}$ | - | - | - | - | 5 | 7.5 | - | 5 | 7.5 | - | 5 | 7.5 |  |
| Output Capacitance Cout | - | - | - | - | 10 | 15 | - | 10 | 15 | - | 10 | 15 |  |

[^43]
## MWS5114-1, MWS5114-2, MWS5114-3

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $+70^{\circ} \mathrm{C}, V_{D D}=5 V \pm 5 \%$,
Input $t_{r} t_{l}=10 \mathrm{~ns} ; \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ and 1 TTL Load

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MWS 5114-3 |  |  | MWS 5114-2 |  |  | MWS 5114-1 |  |  |  |
|  | MIN. $\dagger$ | TYP.® | MAX. | MIN. $\dagger$ | TYP. ${ }^{\text {\| }}$ | MAX. | MIN. $\dagger$ | TYP.' | MAX. |  |

Read Cycle Times See Fig. 2

| Read Cycle | $t_{\text {R }}$ | 200 | 160 | - | 250 | 200 | - | 300 | 250 | - | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Access | $t_{\text {A }}$ | - | 160 | 200 | - | 200 | 250 | - | 250 | 300 |  |
| Chip Selection to Output Valid | tco | - | 110 | 150 | - | 150 | 200 | - | 200 | 250 |  |
| Chip Selection to Output Active | $\operatorname{tcx}$ | 20 | 100 | - | 20 | 100 | - | 20 | 100 | - |  |
| Output 3-state from Deselection | toto | - | 75 | 125 | - | 75 | 125 | - | 75 | 125 |  |
| Output Hold from Address Change | toha | 50 | 100 | - | 50 | 100 | - | 50 | 100 | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.
${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 2 - Read cycle waveforms.

DYNAMIC ELECTRICAL CHARACTERISTICS at $T_{A}=0$ to $+70^{\circ} \mathrm{C}, V_{D D}=5 \mathrm{~V} \pm 5 \%$,
Input $t_{r}, t_{f}=10 \mathrm{~ns} ; C_{L}=50 \mathrm{pF}$ and 1 TTL Load

| CHARACTERISTIC | LIMITS |  |  |  |  |  |  |  |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MWS 5114-3 |  |  | MWS 5114-2 |  |  |  | MWS 5114-1 |  |  |  |
|  | MIN. $\dagger$ | TYP. | MAX. | MIN. $\dagger$ | TYP. | MAX. |  | MIN. $\dagger$ | TYP.' | MAX. |  |

Write Cycle Times See Fig. 3

| Write Cycle | $\mathrm{t}_{\mathrm{wC}}$ | 200 | 160 | - | 250 | 200 | - | 300 | 220 | - |  |
| :--- | ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Write | $\mathrm{t}_{\mathrm{w}}$ | 125 | 100 | - | 150 | 120 | - | 200 | 140 | - |  |
| Write Release | $\mathrm{t}_{\mathrm{wA}}$ | 50 | 40 | - | 50 | 40 | - | 50 | 40 | - |  |
| Address To Chip Select <br> Set-Up Time | $\mathrm{t}_{\text {ACS }}$ | 0 | 0 | - | 0 | 0 | - | 0 | 0 | - | ns |
| Address To Write <br> Set-up Time | $\mathrm{t}_{\overline{A W}}$ | 25 | 20 | - | 50 | 40 | - | 50 | 40 | - |  |
| Data to Write <br> Set-up Time | $\mathrm{t}_{\mathrm{DSU}}$ | 75 | 50 | - | 75 | 50 | - | 75 | 50 | - |  |
| Data Hold From Write | $\mathrm{t}_{\mathrm{DH}}$ | 30 | 10 | - | 30 | 10 | - | 30 | 10 | - |  |

$\dagger$ Time required by a limit device to allow for the indicated function.

- Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


NOTE: WE IS LOW DURING THE WRITE CYCLE
TIMING MEASUREMENT REF. LEVEL IS 1.5 V
Fig. 3 - Write cycle waveforms.

RCA CMOS LSI Products
MWS5114-1, MWS5114-2, MWS5114-3
dATA RETENTION ChARACTERISTICS at $T_{A}=0$ to $70^{\circ} \mathrm{C}$; See Fig. 4.

| CHARACTERISTIC |  | TEST CONDITIONS |  | $\frac{\text { LIMITS }}{\text { ALL TYPES }}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |
|  |  | V ${ }_{\text {DR }}$ (V) | $V_{D D}(\mathrm{~V})$ | MIN. | TYP.* | MAX. |  |
| Minimum Data Retention Voltage | $V_{\text {DR }}$ | - | - | 2 | - | - | V |
| Data Retention Quiescent Current, IDD | MWS 5114-3 | 2 | - | - | 25 | 50 | $\mu \mathrm{A}$ |
|  | MWS 5114-2 |  | - | - | 25 | 50 |  |
|  | MWS 5114-1 |  | - | - | 60 | 125 |  |
| Chip Deselect to Data Retention Time, | $t_{\text {cDR }}$ | - | 5 | 300 | - | - |  |
| Recovery to Normal Operation Time, | $t_{\text {R }}$ | - | 5 | 300 | - | - |  |
| $V_{D D}$ to $V_{D R}$ Rise and Fall Time | $t_{r}, t_{f}$ | 2 | 5 | 1 | - | - | $\mu \mathrm{s}$ |

${ }^{-}$Typical values are for $T_{A}^{\prime}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.


Fig. 4 - Low VDD data retention timing waveforms.


Fig. 5 - MWS5114 (1K $\times 4$ ) minimum system ( $1 K \times 8$ ).

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{s s}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{D D}$ nor less than $V_{\text {ss }}$. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

## Output Short Circuits

Shorting of outputs to $V_{D D}$ or $V_{S S}$ may damage CMOS devices by exceeding the maximum device dissipation.

## MWS5114-1, MWS5114-2, MWS5114-3



Dimensions and pad layout for MWS5114H

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$ inch).

## ORDERING INFORMATION

RCA Memory device packages are identified by letters indicated in the following chart. When ordering a Memory device, it is important that the appropriate suffix letter be affixed to the type number of the device.

| Package | Suffix Letter |
| :--- | :---: |
| Dual-in-Line Side-Brazed Ceramic | D |
| Dual-in-Line Plastic | E |
| Chip | H |

Chip
H

For example, a MWS5114-3 in a dual-in-line plastic package will be identified as the MWS5114E-3.

The photographs and dimensions represent a chip when it is part of the wafer. When the wafer is cut into chips, the cleavage angles are $57^{\circ}$ instead of $90^{\circ}$ with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils $(0.17 \mathrm{~mm})$ larger in both dimensions.

# 6805-Series LSI Products Technical Data 

## Objective Data

## CMOS 2048-Word x 8-Bit Static Read-Only Memory



TERMINAL ASSIGNMENT

Features

- $2 K \times 8$ CMOS ROM
- 3 to 6 volt supply
- Access time

430 ns ( 5 V) CDP65516-43 550 ns (5 V) CDP65516-55

- Low power dissipation 15 mA maximum (active) $30 \mu A$ maximum (standby)
- Directly compatible with muxed bus CMOS microprocessors

The CDP65516 is a complementary MOS mask programmable byte organized read-only memory (ROM). The CDP65516 is organized as 2048 bytes of 8 bits, designed for use in multiplex bus systems. It is fabricated using silicon gate CMOS technology, which offers low-power operation from a single 5 -volt supply.
The memory is compatible with CMOS microprocessors that share address and data lines. Compatibility is enhanced by pins $13,14,16$, and 17 which give the user the versatility
of selecting the active levels of each. Pin 17 allows the user to choose active high, active low or a third option of programming which is termed the "MOTEL" mode. If this mode is selected by the user, it provides direct compatibility with the CDP6805E2 type microprocessor series. In the MOTEL operation the ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This unique operational feature makes the ROM an extremely versatile part.


| PIN NAMES |  |
| :---: | :---: |
| AQ0-AQ7 | Address/Data Output |
| A8-A10.. | ............... Address |
| M........ | Multiplex Address Strobe |
|  | ................Chip Enable |
| S | .............Chip Select |
| G.......... | Data Strobe (Output Enable) |

Fig. 1 - Block diagram.

## ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value |
| :--- | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | -0.3 to +7 |
| Input Voltage | $\mathrm{V}_{\text {in }}$ | -0.3 to +7 |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 |
| Storage Temperature Range | $\mathrm{T}_{\text {sta }}$ | -65 to +150 |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS
(Full operating voltage and temperature range unless otherwise noted.)

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min | Nom | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage <br> ( $V_{\text {CC }}$ must be applied at least $100 \mu$ s before proper device operation is achieved) | $V_{C C}$ | 4.5 | 5 | 5.5 | V |
| Input High Voltage | $V_{\text {IH }}$ | VCC-2 | - | 5.5 | $V$ |
| Input Low Voltage | $V_{\text {IL }}$ | -0.3 | - | 0.8 | V |

## RECOMMENDED OPERATING CHARACTERISTICS

| Characteristic | Symbol | CDP65516-43 |  | CDP65516-55 |  | Unit | Test Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |  |
| Output High Voltage <br> Source Current - 1.6 mA | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{CC}}-0.4 \mathrm{~V}$ | - | $V_{C C}-0.4 \mathrm{~V}$ | - | V |  |
| Output Low Voltage <br> Sink Current +1.6 mA | VOL | - | 0.4 | - | 0.4 | V |  |
| Supply Current (Operating) | ICC1 | - | 15 | - | 15 | mA | $\begin{gathered} \mathrm{C}_{\mathrm{L}}=130 \mathrm{pF}, \mathrm{~V}_{\text {in }}=\mathrm{V}_{1 \mathrm{H}} \text { to } \mathrm{V}_{\mathrm{IL}} \\ \mathrm{t}_{\text {cyc }}=1 \mu \mathrm{~s} \end{gathered}$ |
| Supply Current (DC Active) | ICC2 | - | 100 | - | 100 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ to GND |
| Standby Current | IISB | - | 30 | - | 50 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {in }}=\mathrm{V}_{\text {CC }}$ to GND |
| Input Leakage | lin | -10 | +10 | -10 | +10 | $\mu \mathrm{A}$ |  |
| Output Leakage | 1 OL | -10 | + 10 | -10 | +10 | $\mu \mathrm{A}$ |  |

CAPACITANCE ( $f=1 \mathrm{MHz}, \mathrm{T}_{A}=25^{\circ} \mathrm{C}$, periodically sampled rather than $100 \%$ tested.)

| Characteristic | Symbol | Max |
| :--- | :---: | :---: |
| Unput Capacitance | Unit $_{\text {in }}$ | 5 |
| Output Capacitance | pF |  |

AC OPERATING CONDITIONS AND CHARACTERISTICS
(Full operating voltage and temperature range unless otherwise noted.)
READ CYCLE
$C_{L}=130 \mathrm{pF}$

| Parameter | Symbol | CDP65516-43 |  | CDP65516-55 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| Address Strobe Access Time | tMLDV | - | 430 | - | 550 | ns |
| Read Cycle Time | TMHMH | - | 1750 | - | 1000 | ns |
| Multiplex Address Strobe High to Multiplex Address Strobe Low (Pulse Width) | ${ }^{\text {t M HML }}$ | 150 | - | 175 | - | ns |
| Data Strobe Low to Multiplex Address Strobe Low | tGLML | 50 | - | 50 | - | ns |
| Multiplex Address Strobe Low to Data Strobe High | tMLGH | 100 | - | 160 | - | ns |
| Address Valid to Multiplex Address Strobe Low | taVML | 50 | - | 50 | - | ns |
| Chip Select Low to Multiplex Address Strobe Low | tSLML | 50 | - | 50 | - | ns |
| Multiplex Address Strobe Low to Chip Select High | tMLSH | 50 | - | 80 | - | ns |
| Chip Enable Low/High to Multiplex Address Strobe Low | tELML <br> tehmL | $\begin{aligned} & 50 \\ & 50 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | - | ns |
| Multiplex Address Strobe Low to Address Don't Care | tMLAX | 50 | - | 80 | - | ns |
| Data Strobe High to Data Valid | tGHDV | 175 | - | 200 | - | ns |
| Data Strobe Low to High-Z | tGLDZ | - | 160 | - | 160 | ns |

CDP65516


Fig. 2 - Read cycle timing waveforms.

## Functional Description

The 2K $\times 8$ bit CMOS ROM (CDP65516) shares address and data lines and, therefore, is compatible with the majority of CMOS microprocessors in the industry. The package size is reduced from 24 pins for standard NMOS ROMs to 18 pins because of the multiplexed bus approach. The savings in package size and external bus lines adds up to tighter board packing density which is handy for battery-powered handcarried CMOS Systems. This ROM is designed with the intention of having very low active as well as standby currents. The active power dissipation of 75 mW (at $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$, freq. $=1 \mathrm{MHz}$ ) and standby power of $150 \mu \mathrm{~W}$ (at $\mathrm{V}_{\mathrm{cc}}=5 \mathrm{~V}$ ) add up to low power for battery operation. The typical access time of the ROM is 280 ns making it acceptable for operation with today's existing CMOS microprocessors.
An example of this operation is shown in Fig. 3. Shown is a typical connection with the CDP6805E2 CMOS microprocessor. The main difference between this system and competitive process is that the data strobe (DS) on the CDP6805E2 and the read bar ( $\overline{\mathrm{RD}}$ ) on the competitive process both control the output of data from the ROM but are of opposite polarity. The 2K $\times 8$ ROM can accept either polarity signal on the data strobe input as long as the signal toggles during the cycle. This is termed the MOTEL mode of operation. This unique operational feature makes the ROM an extremely versatile part. Further operational features are explained in the following section.

## Operational Features

In order to operate in a multiplexed bus system the ROM latches, for one cycle, the address and chip-select input information on the trailing edge of address strobe (M) so the address signals can be taken off the bus.
Since they are latched, the address and chip-select signals have a setup and hold time referenced to the negative edge of address strobe. Address strobe has a minimum pulse
width requirement since the circuit is internally precharged during this time and is set up for the next cycle on the trailing edge of address strobe. Access time is measured from the negative edge of address strobe.
The part is equipped with a data strobe input (G) which controls the output of data onto the bus lines after the addresses are off the bus. The data strobe has three potential modes of operation which are programmable with the ROM array. The first mode is termed the MOTEL mode of operation. In this mode, the circuit can work with either the 6805 or 8085 type microprocessor series. The difference between the two series for a ROM peripheral is only the polarity of the data-strobe signal. Therefore, in the MOTEL mode the ROM recognizes the state of the data-strobe signal at the trailing edge of address strobe (requires a setup and hold time), latches the state into the circuit after address strobe, and turns on the data outputs when an opposite polarity signal appears on the data-strobe input. In this manner the data-strobe input can work with either polarity signal but that signal must toggle during a cycle to output data on the bus lines. If the data strobe remains at a dc level the outputs will remain off. The data-strobe input has two other programmable modes of operation and those are the standard static select modes (high or low) where a dc input not synchronous with the address strobe will turn the output on or off.
The chip-enable and chip-select inputs are all programmable with the ROM array to either a high or low select. The chip select acts as an additional address and is latched on the address-strobe trailing edge. On deselect the chip select merely turns off the output drivers acting as an output disable. It does not power down the chip. The chip-enable inputs, however, do put the chip in a power down standby mode but they are not latched with address strobe and must be maintained in a dc state for a full cycle.


Fig. 3 - Typical minimum system.

## Introduction

CBUG05 is a debug monitor program written for the CDP6805E2 Microprocessor Unit and contained in the CDP65516 $2 \mathrm{~K} \times 8$ CMOS ROM. CBUG05 allows for rapid development and evaluation of hardware and 6805 Family type software, using memory and register examine/change commands as well as breakpoint and single instruction trace commands. CBUG05 also includes software to set
and display time, using an optional CDP6818 Real-Time Clock (RTC), and routines to punch and load an optional cassette interface. Fig. 2 shows a minimum system which only requires the MPU, ROM, keypad inputs and display output interfaces. Port A of the CDP6805E2 MPU is required for the I/O; however, Port B and all other CDP6805E2 MPU features remain available to the user. A possible expanded system is shown in Fig. 3.


Fig. 4 - Minimum CBUG05 system.

## CDP65516



Fig. 5 - Expanded CBUGO5 system.

## DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM s, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer-Card Deck-use standard 80 -column computer punch cards.
2. Floppy Diskette-diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. Master Device - a ROM, PROM, or EPROM that contains the required programming information.
The requirements for each method are explained in detail in the following paragraphs:

## COMPUTER-CARD METHOD

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a dataformat card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

| Column No. | Data |
| :--- | :--- |
| 1 | Punch T |
| $2-5$ | leave blank |
| $6-30$ | Customer Name (start at 6) |
| $31-34$ | leave blank |
| $35-54$ | Customer Address or Division (start at 35) |
| $55-58$ | leave blank |
| $59-63$ | RCA custom selection number (5 digits) (Obtained from RCA Sales Office) |
| 64 | leave blank |
| $65-71$ | RCA device type, without CDP6 prefix, e.g., 5516 |
| 72 | Punch an opening parenthesis ( |
| 73 | Punch 8 |
| 74 | Punch a closing parenthesis ) |
| $75-78$ | leave blank |
| $79-80$ | Punch a 2-digit decimal number to indicate the deck number; |
|  | the first deck should be numbered 01 |

OPTION CARD

| Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type. |  |
| :--- | :--- |
| Column No. | Data |
| $1-6$ | Punch the word OPTION |
| 7 | leave blank |
| $8-17$ | RCA device type, including CDP6 prefix, e.g., CDP65516 |
| $18-27$ | leave blank |
| $28-31$ | Punch P or N per ROM Information Sheet |
| $32-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in |
|  | columns 79-80 of the title card) |

## DATA-FORMAT CARD

| The data-format card specifies the form in which the data is to be entered into ROM. |  |
| :--- | :--- |
| Column No. | Data |
| $1-11$ | Punch the words DATA FORMAT |
| 12 | leave blank |
| $13-15$ | Punch the letters HEX |
| 16 | leave blank |
| $17-19$ | Punch POS |
| $20-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in |
|  | columns 79-80 of the title card) |

# DATA PROGRAMMING INSTRUCTIONS (Cont'd) 

## DATA CARDS

The data cards contain the hexadecimal data to be programmed into the ROM device.
Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

| Column No. | Data | Column No. | Data |
| :---: | :---: | :---: | :---: |
| 1-4 | Punch the starting address | 26-27 | 2 hex digits of 9th WORD |
|  | in hexadecimal for the | 28-29 | 2 hex digits of 10th WORD |
|  | following data.* | 30 | Blank |
| 5 | Blank | 31-32 | 2 hex digits of 11th WORD |
| 6-7 | 2 hex digits of 1st WORD | 33-34 | 2 hex digits of 12th WORD |
| 8-9 | 2 hex digits of 2nd WORD | 35 | Blank |
| 10 | Blank | 36-37 | 2 hex digits of 13th WORD |
| 11-12 | 2 hex digits of 3rd WORD | 38-39 | 2 hex digits of 14th WORD |
| 13-14 | 2 hex digits of 4th WORD | 40 | Blank |
| 15 | Blank | 41-42 | 2 hex digits of 15th WORD |
| 16-17 | 2 hex digits of 5th WORD | 43-44 | 2 hex digits of 16th WORD |
| 18-19 | 2 hex digits of 6th WORD | 45 | Semicolon, blank if last card |
| 20 | Blank |  |  |
| 21-22 | 2 hex digits of 7th WORD | 46-78 | Blank |
| 23-24 | 2 hex digits of 8th WORD | 79-80 | Punch 2 decimal digits |
| 25 | Blank |  | as in title card |

[^44]OPTION DATA CARD


92CL-35188

## ROM INFORMATION SHEET

## OPTION LIST

Select the options for your ROM from the following list. A manufacturing mask will be generated from this information. Select one in each section..

PROGRAMMABLE PIN OPTIONS

|  | P( Pin Number (E) 17 (G) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Active High (1 or P) | $\square$ | $\square$ | $\square$ | $\square$ |
| Active Low (1 or P) | $\square$ | $\square$ | $\square$ | $\square$ |
| MOTEL (X) | - | - | - | $\square$ |
|  | 28 | 29 | 30 | 31 |
|  |  | Column Number ( On Option Card) |  |  |

## CUSTOMER INFORMATION

Customer Name

## Address

$\qquad$

$\qquad$
Contact Ms./Mr
Customer Part No. $\qquad$

## PATTERN MEDIA

- EPROMCard DeckOther*
*Other media require factory approval.
Signature $\qquad$
Title $\qquad$


## OPERATING AND HANDLING CONSIDERATIONS

1. Handiling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

Operating Voltage
During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause Vod - Vss to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than Vcc nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

## Unused Inputs

A connection must be provided at every input terminal. All unused input terminals must be connected to either Vcc or Vss, whichever is appropriate.

Output Short Clicults
Shorting of outputs to Vod, Vcc, or Vss may damage CMOS devices by exceeding the maximum device dissipation.

## Objective Data

## CMOS 8-Bit Microprocessor

Hardware Features


TERMINAL ASSIGNMENT

- Typical full speed operating power of 35 mW @ 5 V
- Typical WAIT mode power of 5 mW
- Typical STOP mode power of $25 \mu \mathrm{~W}$
- 112 bytes of on-chip RAM
- 16 bidirectional I/O lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- Full external and timer interrupts
- Multiplexed address/data bus
- Master reset and power-on reset
- Capable of addressing up to 8 K bytes of external memory
- Single 3- to 6-volt supply
- On-chip oscillator
- 40-pin dual-in-line package

The CDP6805E2 Microprocessor Unit (MPU) belongs to the CDP6805 Family of Microcomputers. This 8-bit fully static and expandable microprocessor contains a CPU, on-chip RAM, I/O, and TIMER. It is a low-power, low-cost processor designed for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor. The following are the major features of the CDP6805E2 MPU.

## Software Features

- Similar to the MC6800
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Two power saving standby modes


MAXIMUM RATINGS (voltages referenced to $\mathrm{V}_{\text {SS }}$ )

| Ratings | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {DD }}$ | -0.3 to +8.0 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain Per Pin Excluding V ${ }_{\text {DD }}$ and $\mathrm{V}_{\text {SS }}$ | 1 | 10 | mA |
| Operating Temperature Range CDP6805E2 CDP6805E2C | ${ }^{T}$ A | $\begin{gathered} T_{L} \text { to } T_{H} \\ 0 \text { to } 70 \\ -40 \text { to } 85 \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS 3.0 $\mathrm{V} \mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{Vdc}, \mathrm{V}_{S S}=0, \mathrm{~T}_{\mathrm{A}}=0^{\circ}$ to $70^{\circ} \mathrm{C}$, uniess otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage ${ }_{\text {L }}$ LOAD $\leq 10.0 \mu \mathrm{~A}$ | VOL <br> $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.1$ | $\begin{gathered} 0.1 \\ - \end{gathered}$ | V |
| Total Supply Current ( $C_{L}=50 \mathrm{pF}-$ no $D C$ loads) $\mathrm{t}_{\mathrm{CyC}}=5 \mu \mathrm{~s}$ Run ( $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ ) | IDD | - | 1.3 | mA |
| Wait (Test Conditions - See Note Below) | IDD | - | 200 | $\mu \mathrm{A}$ |
| Stop (Test Conditions - See Note Below) | IDD | - | 100 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Output High Voltage } \\ & \text { (ILOAD }=0.25 \mathrm{~mA} \text { ) A8-A } 12, \mathrm{~B} 0-\mathrm{B} 7 \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| ( 1 LOAD $=0.1 \mathrm{~mA}$ ) PAO-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| ( $\mathrm{LOAD}=0.25 \mathrm{~mA}$ ) DS, AS, R/W | $\mathrm{V}_{\mathrm{OH}}$ | 2.7 | - | V |
| Output Low Voltage $\text { ( } \mathrm{LOAD}=0.25 \mathrm{~mA} \text { ) A8-A12, B0-B7 }$ | VOL | - | 0.3 | V |
| ("LOAD $=0.25 \mathrm{~mA}$ ) PA0-PA7, PB0-PB7 | VOL | - | 0.3 | V |
| (1/OAD $=0.25 \mathrm{~mA}$ ) DS, AS, R/W | VOL | -- | 0.3 | V |
| Input High Voltage PA0-PA7, PBO-PB7, B0-B7 | $\mathrm{V}_{\text {IH }}$ | 2.1 | - | V |
| TIMER, $\overline{\text { RQ }}$, $\overline{\text { EESET }}$ | $\mathrm{V}_{1} \mathrm{H}$ | 2.5 | - | V |
| OSC1 | $\mathrm{V}_{\text {IH }}$ | 2.1 | - | V |
| Input Low Voltage (All inputs) | $V_{\text {IL }}$ | - | 0.5 | V |
| Frequency of Operation Crystal | ${ }^{\text {fosc }}$ | 0.032 | 1.0 | MHz |
| External Clock | fosc | DC | 1.0 | MHz |
| Input Current $\overline{\text { RESET, }} \overline{\mathrm{RQ}}$, Timer, OSC1 | I in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Output Leakage PA0-OA7, PB0-PB7, B0-B7 | ITSL | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Capacitance $\overline{\mathrm{RESET}}, \overline{\mathrm{RQ}}$, Timer | $\mathrm{C}_{\text {in }}$ | - | 8.0 | pF |
| $\begin{aligned} & \text { Capacitance } \\ & \text { DS, AS, R/W, A8-A12, PA0-PA7, PB0-PB7, B0-B7 } \end{aligned}$ | Cout | - | 12.0 | pF |

NOTE: Test conditions for Quiescent Current Values are:
Port A and B programmed as inputs.
$\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ for PA0-PA7, PB0-PB7, and B0-B7.
$V_{\text {IH }}=V_{\text {DD }}-0.2 \mathrm{~V}$ for $\overline{\text { RESET }}, \overline{\mathrm{IRO}}$, and Timer
OSC1 input is a squarewave from $\mathrm{V}_{S S}+0.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$
OSC2 output load (including tester) is 35 pF maximum.
Wait mode IDD is affected linearly by this capacitance.

## CDP6805E2

DC ELECTRICAL CHARACTERISTICS $5.0 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0, \mathrm{~T}_{A}=0^{\circ}\right.$ to $70^{\circ}$, unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage $\mathrm{I}_{\text {LOAD }} \leq 10.0 \mu \mathrm{~A}$ | VOL <br> VOH | $V_{D D}-0.1$ | $\begin{gathered} 0.1 \\ - \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{v} \end{aligned}$ |
| Total Supply Current $\mathrm{I}_{\mathrm{L}}=130 \mathrm{pF}$ - On Bus, $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ - On Ports, No DC Loads, $\mathrm{t}_{\mathrm{cyc}}=1.0 \mu \mathrm{~s}$ $\text { Run }\left(\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right)$ | IDD | - | 10 | mA |
| Wait (Test Conditions - See Note Below) | IDD | - | 1.5 | mA |
| Stop (Test Conditions - See Note Below) | IDD | - | 200 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Output High Voltage } \\ & \text { (ILOAD }=1.6 \mathrm{~mA} \text { ) A8-A12, B0-B7 } \end{aligned}$ | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| ( 1 LOAD $=0.36 \mathrm{~mA}$ ) PA0-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| ( $\mathrm{LOAD}=1.6 \mathrm{~mA}$ ) DS, AS, R/ $\bar{W}$ | V OH | 4.1 | - | V |
| $\begin{aligned} & \text { Output Low Voltage } \\ & \text { (ILOAD }=1.6 \mathrm{~mA} \text { ) A8-A } 12, \mathrm{~B} 0-\mathrm{B7} \end{aligned}$ | VOL | - | 0.4 | V |
| (ILOAD $=1.6 \mathrm{~mA}$ ) PA0-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |
| ("LOAD $=1.6 \mathrm{~mA}$ ) DS, AS, R/W | VOL | - | 0.4 | V |
| Input High Voltage PAO-PA7, PBO-PB7 | $\mathrm{V}_{\mathrm{H}}$ | $V_{D D}-2.0$ | - | V |
| TIMER, $\overline{\mathrm{RQQ}}, \overline{\mathrm{RESET}}$ | $\mathrm{V}_{\mathrm{IH}}$ | VDD -0.8 | - | V |
| OSC1 | $\mathrm{V}_{\text {IH }}$ | $V_{D D}-1.5$ | - | V |
| Input Low Voltage (All Inputs) | $V_{\text {IL }}$ | - | 0.8 | V |
| Frequency of Operation Crystal | fosc | 0.032 | 5.0 | MHz |
| External Clock | fosc | DC | 5.0 | MHz |
| $\begin{aligned} & \text { Input Current } \\ & \text {. } \overline{\text { ESSET }}, \overline{\mathrm{IRO}}, \text { Timer, OSC1 } \end{aligned}$ | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Output Leakage PA0-PA7, PBO-PB7, BO-B7 | ITSI | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Capacitance } \\ & \overline{\mathrm{RESET}}, \overline{\mathrm{IRQ}}, \text { Timer } \end{aligned}$ | $\mathrm{C}_{\text {in }}$ | - | 8.0 | pF |
| $\begin{aligned} & \text { Capacitance } \\ & \text { DS, AS, R/W, A8-A12, PAO-PA7, PB0-PB7, B0-B7 } \end{aligned}$ | Cout | - | 12.0 | pF |

NOTE: Test conditions for Quiescent Current Values are:
Port $A$ and $B$ programmed as inputs.
$V_{I L}=0.2 \mathrm{~V}$ for PA0-PA7, PB0-PB7, and B0-B7.
$V_{\text {IH }}=V_{D D}-0.2 \mathrm{~V}$ for $\overline{\mathrm{RESET}}, \overline{\mathrm{IRQ}}$, and Timer.
OSC1 input is a squarewave from $V_{S S}+0.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$.
OSC2 output load (including tester) is 35 pF maximum.
Wait mode (IDD) is affected linearly by this capacitance.

DC ELECTRICAL CHARACTERISTICS 5.0 V ( $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0, \mathrm{~T}_{A}=0^{\circ}$ to $70^{\circ}$, unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage LIOAD $\leq 10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{~V}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | $V_{D D}-0.1$ | 0.1 |  |
| $\begin{aligned} & \text { Total Supply Current } I_{C}=130 \mathrm{pF} \text { - On Bus, } \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \div \text { On Ports, } \\ & \text { No } D C \text { Loads, } \mathrm{t}_{\text {cyc }}=1.0 \mu \mathrm{~s} \\ & \text { Run }\left(\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right) \end{aligned}$ | IDD | - | 10 | mA |
| Wait (Test Conditions - See Note Below) | IDD | - | 1.5 | mA |
| Stop (Test Conditions - See Note Below) | IDD | - | 200 | $\mu \mathrm{A}$ |
| Output High Voltage $\text { ( } L \text { LOAD }=1.6 \mathrm{~mA} \text { ) A8-A12, B0-B7 }$ | VOH | 4.1 | - | V |
| ( $\mathrm{LOAD}=0.36 \mathrm{~mA}$ ) PAO-PA7, PBO-PB7 | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| ( $\mathrm{LOAD}=1.6 \mathrm{~mA}$ ) DS, AS, R/ $\bar{W}$ | VOH | 4.1 | - | V |
| Output Low Voltage ( $\mathrm{LOAD}=1.6 \mathrm{~mA}$ ) A8-A12, B0-B7 | $\mathrm{V}_{0}$ | - | 0.4 | V |
| ( 1 LOAD $=1.6 \mathrm{~mA}$ ) PAO-PA7, PB0-PB7 | VOL | - | 0.4 | V |
| (ILOAD $=1.6 \mathrm{~mA}) \mathrm{DS}, \mathrm{AS}, \mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |
| Input High Voltage |  |  |  |  |
| PAO-PA7, PBO-PB7 | $\mathrm{V}_{1 \mathrm{H}}$ | $V_{D D}-2.0$ | - | V |
| TIMER, $\overline{\mathrm{RO}}, \overline{\mathrm{RESET}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $V_{D D}-0.8$ | - | V |
| OSC1 | $\mathrm{V}_{\mathrm{IH}}$ | $V_{D D}-1.5$ | - | V |
| Input Low Voltage (All Inputs) | $\mathrm{V}_{\text {IL }}$ | - | 0.8 | V |
| $\begin{aligned} & \text { Frequency of Operation } \\ & \text { Crystal } \\ & \hline \end{aligned}$ | fosc | 0.032 | 5.0 | MHz |
| External Clock | fosc | DC | 5.0 | MHz |
| Input Current RESET, $\overline{\mathrm{RQ}}$, Timer, OSC1 | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Output Leakage PAO-PA7, PBO-PB7, B0-B7 | ITSI | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Capacitance <br> $\overline{\mathrm{RESET}}, \overline{\mathrm{RQ}}$, Timer | $\mathrm{C}_{\text {in }}$ | - | 8.0 | pF |
| ```Capacitance \[ D S, A S, R / W, A 8-A 12, ~ P A O-P A 7, ~ P B O-P B 7, B 0-B 7 \]``` | Cout | - | 12.0 | pF |

NOTE: Test conditions for Quiescent Current Values are:
Port A and B programmed as inputs.
$\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}$ for PA0-PA7, PB0-PB7, and B0-B7
$\mathrm{V}_{\text {IH }}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ for $\overline{\mathrm{RESET}}, \overline{\mathrm{IRO}}$, and Timer.
OSC1 input is a squarewave from $\mathrm{V}_{\text {SS }}+0.2 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$
OSC2 output load (including tester) is 35 pF maximum.
Wait mode ( $I_{D D}$ ) is affected linearly by this capacitance.

TABLE 1 - CONTROL TIMING (VSS $=0, T_{A}=0^{\circ}$ to $\left.70^{\circ} \mathrm{C}\right)$

|  |  | $\begin{aligned} \mathrm{V}_{\mathrm{DD}} & =3 \mathrm{~V} \\ \mathrm{fOSC} & =1 \mathrm{MHz} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \% \\ \mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz} \end{gathered}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Characteristics | Symbol | Min | Typ | Max | Min | Typ | Max | Unit |
| 1/0 Port Timing - Input Setup Time (Figure 3) | tPVASL | 500 | - | - | 250 | - | - | ns |
| Input Hold Time (Figure 3) | tASLPX | 100 | - | - | 100 | - | - | ns |
| Output Delay Time (Figure 3) | tASLPV | - | - | 0 | - | - | 0 | ns |
| Interrupt Setup Time (Figure 6) | IILASL | 2 | - | - | 0.4 | - | - | $\mu \mathrm{S}$ |
| Crystal Oscillator Startup Time (Figure 5) | toxov | - | 30 | 300 | - | 15 | 100 | ms |
| Wait Recovery Startup Time (Figure 7) | tivash | - | - | 10 | - | - | 2 | $\mu \mathrm{S}$ |
| Stop Recovery Startup Time (Crystal Oscillator) (Figure 8) | IILASH | - | 30 | 300 | - | 15 | 100 | ms |
| Required Interrupt Release (Figure 6) | tDSLIH | - | - | 5 | - | - | 1.0 | $\mu \mathrm{S}$ |
| Timer Pulse Width (Figure 7) | tTH, TTL | 0.5 | - | - | 0.5 | - | - | $\mathrm{t}_{\text {cyc }}$ |
| Reset Pulse Width (Figure 5) | tric | 5.2 | - | - | 1.05 | - | - | $\mu \mathrm{S}$ |
| Timer Period (Figure 7) | ${ }^{\text {t TLTL }}$ | 1.0 | - | - | 1.0 | - | - | ${ }^{\text {cheyc }}$ |
| Interrupt Pulse Width Low (Figure 16) | IILIH | 1.0 | - | - | 1.0 | - | - | ${ }_{\text {t }}$ |
| Interrupt Pulse Period (Figure 16) | tilil | * | - | - | * | - | - | ${ }^{\text {teyc }}$ |
| Oscillator Cycle Period ( $1 / 5$ of $\mathrm{t}_{\text {cyc }}$ ) | tolol | 1000 | - | - | 200 | - | - | ms |
| OSC1 Pulse Width High | ${ }^{\text {tor }}$ | 350 | - | - | 75 | - | - | ns |
| OSC1 Pulse Width Low | tol | 350 | - | - | 75 | - | - | ns |

* The minimum period tILIL should not be less than the number of $t_{\text {cyc }}$ cycles it takes to execute the interrupt service routine plus $20 t_{\text {cyc }}$ cycles.


Fig. 2 - Equivalent test-load circuits.
$\left(V_{\text {LOW }}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{HIGH}}=V_{D D}-2^{\prime} \mathrm{V}, \mid V_{D D}=5^{\prime} \pm 10 \%\right.$
Temp $=0^{\circ}$ to $70^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{L}}$ on Port $\left.=50 \mathrm{pF}, \mathrm{f}_{\mathrm{OSC}}=5 \mathrm{MHz}\right)$

*The address strobe of the first cycle of the next instruction as shown in Table 11.

Fig. 3 - I/O port timing waveforms.

TABLE 2 - BUS TIMING $\left(T_{A}=0^{\circ}\right.$ to $\left.70^{\circ} \mathrm{C}, \mathrm{V}_{S S}=0 \mathrm{~V}\right)$ See Figure 4

| Num | Characteristics | Symbol | $\begin{gathered} \text { fOSC }=1 \mathrm{MHz} . \\ \mathrm{VDD}=3 \mid \mathrm{V} \\ 50 \mathrm{pF} \text { Load } \end{gathered}$ |  | $\begin{gathered} \text { fOSC }=5 \mathrm{MHz} \\ \text { VDD }=5 / \mathrm{V} \pm 10 \%, \\ 1 \mathrm{TrL} \\ \text { and } 130 \mathrm{pF} \text { Load } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max |  |
| 1 | Cycle Time | ${ }^{\text {t }}$ cyc | 5000 | DC | 1000 | DC | ns |
| 2 | Pulse Width, DS Low | PWEL | 2800 | - | 560 | - | ns |
| 3 | Pulse Width, DS High or $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}$, Low | PWEH | 1800 | - | 375 | - | ns |
| 4 | Clock Transition |  | - | 100 | - | 30 | ns |
| 8 | R/ $\bar{W}$ Hold | trwh | 10 | - | 10 | - | ns |
| 9 | Non-Muxed Address Hold | ${ }^{\text {t }}$ A ${ }^{\text {d }}$ | 800 | - | 100 | - | ns |
| 11 | R/W Delay from DS Fall | taD | - | 500 | - | 300 | ns |
| 16 | Non-Muxed Address Delay from AS Rise | ${ }^{t} A D H$ | 0 | 200 | 0 | 100 | ns |
| 17 | MPU Read Data Setup | tDSR | 200 | - | 115 | - | ns |
| 18 | Read Data Hold | tDHR | 0 | 1000 | 0 | 160 | ns |
| 19 | MPU Data Delay, Write | tDDW | - | 0 | - | 120 | ns |
| 21 | Write Data Hold | tDHW | 800 | - | 55 | - | ns |
| 23 | Muxed Address Delay from AS Rise | tBHD | 0 | 250 | 0 | 120 | ns |
| 24 | Muxed Address Valid to AS Fall | ${ }^{\text {t }}$ ASL | 600 | - | 55 | - | ns |
| 25 | Muxed Address Hold | tAHL | 250 | 750 | 60 | 180 | ns |
| 26 | Delay DS Fall to AS Rise | tASD | 800 | - | 160 | - | ns |
| 27 | Pulse Width, AS High | PWASH | 850 | - | 175 | - | ns |
| 28 | Delay, AS Fall to DS Rise | tASED | 800 | - | 160 | - | ns |



* $\mathrm{V}_{\text {HIGH }}=2 \mathrm{~V}, \mathrm{~V}_{\text {LOW }}=05 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$
$\mathrm{V}_{\text {HIGH }}=\mathrm{V}_{\text {DD }}-2 \mathrm{~V}, \mathrm{~V}_{\text {LOW }}=08 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V} \pm 10 \%$


Crystal Parameters Representative Frequencies

|  | 5 MHz | $\mathbf{4} \mathbf{M H z}$ | $\mathbf{1} \mathbf{~ M H z}$ |
| :---: | :---: | :---: | :---: |
| RS max | $50 \Omega$ | $75 \Omega$ | $400 \Omega$ |
| C0 | 8 pF | 7 pF | 5 pF |
| C 1 | 0.02 pF | 0.012 pF | 0.008 pF |
| 0 | 50 k | 40 k | 30 k |
| Q | $15-30 \mathrm{pF}$ | $15-30 \mathrm{pF}$ | $15-40 \mathrm{pF}$ |
| COSC 1 | $15-25 \mathrm{pF}$ | $15-25 \mathrm{pF}$ | $15-30 \mathrm{pF}$ |



${ }^{*}{ }_{\text {DSSLIH }}$ - The interrupting device must release the IRQ line within this time to prevent subsequent recognition of the same interrupt.

Fig. 6- $\overline{I R Q}$ and $\overline{T C R} \bar{T}_{7}$ interrupt timing waveforms.


Fig. 7 - Timer interrupt after WAIT instruction timing waveforms.

${ }^{*}$ Represents the internal gating of the OSC1 input pin.
** $\mathrm{t}_{\text {cyc }}$ is one instruction cycle (for foSC $=5 \mathrm{MHz}, \mathrm{t}_{\mathrm{cyc}}=1 \mu \mathrm{~s}$ )

## CDP6805E2

## FUNCTIONAL PIN DESCRIPTION

$V_{D D}$ and $V_{S S}$ - $V_{D D}$ and $V_{S S}$ provide power to the chip. $V_{D D}$ provides power and $V_{S S}$ is ground.
$\overline{\operatorname{RO}}$ (Maskable Interrupt Request) - $\overline{\mathrm{RO}}$ is a levelsensitive and edge sensitive input which can be used to request an interrupt sequence. The MPU completes the current instruction before it responds to the request. IF $\overline{\mathrm{RQ}}$ is low and the interrupt mask bit (1-bit) in the Condition Code Register is clear, the MPU begins an interrupt sequence at the end of the current instruction. The interrupt circuit recognizes both a "Wire ORed" level as well as pulses on the $\overline{\mathrm{RO}}$ line (see Interrupt Section for more details). IRQ requires an external resistor to $V_{D D}$ for "Wire OR" operation.
$\overline{\text { RESET }}$ - The $\overline{\text { RESET }}$ input is not required for start-up but can be used to reset the MPU's internal state and provide an orderly software start-up procedure. Refer to the RESET section for a detailed description.

TIMER - The TIMER input is used for clocking the onchip timer. Refer to TIMER section for a detailed description.

AS (Address Strobe) - Address Strobe (AS) is an output strobe used to indicate the presence of an address on the 8 -bit multiplexed bus. The AS line is used to demultiplex the eight least significant address bits from the data bus. A latch controlled by Address Strobe should capture addresses on the negative edge. This output is capable of driving one standard TTL load and 130 pF and is available at fOSC + 5 when the MPU is not in the WAIT or STOP states.

DS (Data Strobe) - This output is used to transfer data to or from a peripheral or memory. DS occurs anytime the MPU does a data read or write. DS also occurs when the MPU does a data transfer to or from the MPU's internal memory. Refer to Table 2 and Figure 4 for timing characteristics. This output is capable of driving one standard TTL load and

130 pF . DS is a continuous signal at fOSC $\div 5$ when the MPU is not in WAIT or STOP state. Some bus cycles are redundant reads of op code bytes.
$R / \bar{W}$ (Read/Write) - The R/W output is used to indicate the direction of data transfer for both internal memory and I/O registers, and external peripheral devices and memories. This output is used to indicate to a selected peripheral whether the MPU is going to read or write data on the next Data Strobe (R/W low = processor write; R/W high = processor read). The R/ $\bar{W}$ output is capable of driving one standard TTL load and 130 pF . The normal standby state is Read (high).

A8-A12 (High Order Address Lines) - The A8-A12 output lines constitute the higher order non-multiplexed addresses. Each output line is capable of driving one standard TTL load and 130 pF .

B0-B7 (Address/Data Bus) - The B0-B7 bidirectional lines constitute the lower order addresses and data. These lines are multiplexed, with address present at Address Strobe time and data present at Data Strobe time. When in the data mode, these lines are bidirectional, transferring data to and from memory and peripheral devices as indicated by the $R / \bar{W}$ pin. As outputs in either the data or address modes, these lines are capable of driving one standard TTL load and 130 pF .

OSC1, OSC2 - The CDP6805E2 provides for two types of oscillator inputs - crystal circuit or external clock. The two oscillator pins are used to interface to a crystal circuit, as shown in Figure 5. If an external clock is used, it must be connected to OSC1. The input at these pins is divided by five to form the cycle rate seen on the AS and DS pins. The frequency range is specified by fOSC. The OSC1 to bus transitions relationships are provided in Figure 9 for system designs using oscillators slower than 5 MHz .


Fig. 9-0SC1 to bus transitions timing waveforms.

Crystal - The circuit shown in Figure 5 is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fOSC in the electrical characteristics table. An external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time.

External Clock - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 10.

FIGURE 10 - EXTERNAL CLOCK CONNECTION


Fig. 10 - External clock connection.

LI (Load Instruction) - This output is used to indicate that a fetch of the next opcode is in progress. LI remains low dur ing an External or Timer interrupt. The LI output is only used for certain debugging and test systems. For normal operations this pin is not connected. The LI output is capable of driving one standard TTL load and 50 pF . This signal overlaps Data Strobe.

PAO-PA7 - These eight pins constitute input/Output Port A. Each line is individually programmed to be either an input or output under software control via its Data Direction Register as shown below. An 1/O pin is programmed as an output when the corresponding DDR bit is set to a " 1 ," and as an input when it is set to a " 0 ". In the output mode the bits are latched and appear on the corresponding output pins. An MPU read of the port bits programmed as outputs reflect the last value written to that location. When programmed as an input, the input data bit(s) are not latched. An MPU read of the port bits programmed as inputs reflects the current status of the corresponding input pins. The Read/Write port timing is shown in Figure 3. See typical I/O Port Circuitry in Figure 11. During a Power-On Reset or external $\overline{\text { RESET }}$ all lines are configured as inputs (zero in Data Direction Register). The output port register is not initialized by reset. The TTL compatible three-state output buffers are capable of driving one standard TTL load and 50 pF . The DDR is a read/write register.

PB0-PB7 - These eight pins interface to Input/Output Port B. Refer to PAO-PA7 description for details of operation.


## CDP6805E2



Fig. 11 - Typical I/O port circuitry.

TABLE 3 - I/O PIN FUNCTIONS

| $R / \bar{W}$ | DDR | 1/O Pin Functions |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is written <br> into the output data latch. |
| 0 | 1 | Data is written into the output data latch and <br> output to the $/ / O$ pin. |
| 1 | 0 | The state of the $/ / O$ pin is read. |
| 1 | 1 | The $/ / O$ pin is in an output mode. The output <br> data latch is read. |

## MEMORY ADDRESSING

The CDP6805E2 is capable of addressing 8192 bytes of memory and I/O registers. The address space is divided into internal memory space and external memory space, as shown in Figure 12.

The internal memory space is located within the first 128 bytes of memory (first half of page zero) and is comprised of the $1 / O$ port locations, timer locations, and 112 bytes of RAM. The MPU can read from or write to any of these locations. A program write to on-chip locations is repeated on the external bus to permit off-chip memory to duplicate the content of on-chip memory. Program reads to on-chip locations also appear on the external bus, but the MPU accepts data only from the addressed on-chip location. Any read data appearing on the input bus is ignored.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power up, the stack pointer is set to \$7F and it is decremented as data is pushed onto the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allotted stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

All memory locations above location \$007F are part of the external memory map. In addition, ten locations in the 1/O portion of the lower 128 bytes of memory space, as shown
in Figure 12, are part of the external memory map. All of the external memory space is user definable except the highest 10 locations. Locations \$1FF6 to \$1FFF of the external address space are reserved for interrupt and reset vectors (see Figure 12).

## REGISTERS

The CDP6805E2 contains five registers as shown in the programming model in Figure 13. The interrupt stacking order is shown in Figure 14.

ACCUMULATOR (A) - This Accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

INDEX REGISTER ( X ) - The X register is an 8-bit register which is used during the indexed modes of addressing. If provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the Read/Modify/Write type of instructions and as a temporary storage register when not performing addressing operations.

PROGRAM COUNTER (PC) - The program counter is a 13-bit register that contains the address of the next instruction to be executed by the processor.


Fig. 12 - Address map.

## CDP6805E2



Fig. 13 - Programming model.


Fig. 14 - Stacking order.

STACK POINTER (SP) - The stack pointer is a 13 -bit register containing the address of the next free location on the stack. When accessing memory, the seven mostsignificant bits are permanently set to 0000001 . They are appended to the six least-significant register bits to produce an address within the range of $\$ 007 \mathrm{~F}$ to $\$ 0040$. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

CONDITION CODE REGISTER (CC) - The condition code register is a 5 -bit register in which each bit is used to indicate the results of the instruction just executed. These bits can be individually tested by a program and specific action
taken as a result of their state. Each of the five bits is explained below.

Half Carry Bit (H) - The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H -bit is useful in Binary Coded Decimal addition subroutines.

Interrupt Mask Bit (I) - When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the $I$-bit is set, the interrupt is latched and will be processed when the l -bit is next cleared.

Negative Bit (N) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logical one).

Zero Bit (Z) - When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry Bit (C) - The C-bit is set when a carry or a borrow out of the ALU occurs during an arithmetic instruction. The C-bit is also modified during bit test, shift, rotate, and branch types of instruction.

## RESETS

The CDP6805E2 has two reset modes: an active low external reset pin ( $\overline{\mathrm{RESET}}$ ) and a Power-On Reset function; refer to Figure 5.
$\overline{\text { RESET }}$ (Pin \#1) - The. $\overline{\text { RESET input pin is used to reset }}$ the MPU and provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one tcyc. The RESET pin is provided with a Schmitt Trigger to improve its noise immunity capability.

Power-On Reset - The Power-on Reset occurs when a positive transition is detected on VDD. The Power-on Reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a $1920 \mathrm{t}_{\mathrm{t}}$ cyc delay from the time of the first oscillator operation. If the external reset pin is low at the end of the $1920 \mathrm{t}_{\text {cyc }}$ time out, the processor remains in the reset condition.
Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (bit 7) is cleared to a " 0 ".
- Timer control register interrupt mask bit (bit 6) is set to a " 1 "
- All data direction register bits are cleared to a " 0 " (inputs).
- Stack pointer is set to \$007F.
- The address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a"1".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports) the timer, etc., are not cleared by the reset conditions.

## INTERRUPTS

The CDP6805E2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt) and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 14 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 15 for the interrupt sequence.
The priority of the various interrupts from highest to lowest is as follows:

RESET $\rightarrow$ * $\rightarrow$ External Interrupt $\rightarrow$ Timer Interrupt
TIMER INTERRUPT - If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zero Itransitions from $\$ 01$ to $\$ 00$ ) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt
mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I-bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9. The contents of \$1FF6 and \$1FF7 specify the service routine. Also, software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

EXTERNAL INTERRUPT - If the interrupt mask bit of the condition code register is cleared and the external interrupt pin $\overline{R Q}$ is "low," then the external interrupt occurs. The action of the external interrupt is identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. The interrupt logic recognizes both a "wire ORed" level and pulses on the external interrupt line. Figure 16 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{\mathrm{RQ}}$ ) to the processor. The first configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the $\overline{\mathrm{RQ}}$ remains low, then the next interrupt is recognized. The second method is single pulses on the interrupt line spaced far enough apart to be service. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time ( $t$ ILIL) is obtained by adding 20 instruction cycles (one cycle $t_{\text {cyc }}=5 /$ fosc) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 6.

SOFTWARE INTERRUPT (SWI) - The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 15 for Interrupt and Instruction Processing Flowchart.
The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are $\overline{R E S E T}$, STOP, WAIT
$\overline{\text { RESET }}$ - The $\overline{\text { RESET input pin and the internal Power-on }}$ Reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF. The interrupt mask of the condition code register is also set. Refer to RESET section for details.

[^45]
## CDP6805E2


*NOTE: The clear of TCR bit 7 must be accomplished with software.

Fig. 15 - Interrupt and instruction processing flowchart.
(a) Interrupt Functional Diagram

(b) Interrupt Mode Diagram
(1)

$\overline{\mathrm{RO}}$ (MPU)


Pulse Condition
The minimum pulse width $\left(t_{I} / I_{H}\right)$ is one ${ }^{\mathrm{t}}$ cyc. The period IILIL should not be less than the number of $\mathrm{t}_{\mathrm{cyc}}$ cycles it takes to execute the interrupt service routine plus $20 \mathrm{t}_{\mathrm{cyc}}$ cycles.

Fig. 16 - External interrupt.

## CDP6805E2

STOP - The STOP instruction places the CDP6805E2 in a low power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 17. The DS and AS lines go to a low state and the $\mathrm{R} / \overline{\mathrm{W}}$ line goes to a high state. The multiplexed address/data bus goes to the data input state. The high order address lines remain at the address of the next instruction. The MPU remains in the STOP mode until an external interrupt or reset occurs; refer to Figure 8 and 17.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.


Fig. 17 - Stop function flowchart.
WAIT - The WAIT instruction places the MC146805E2 in a low power consumption mode, but the WAIT mode con-
sumes somewhat more power than the STOP mode; refer to Table 1. In the WAIT function, the internal clock is disabled from all internal circuitry except the Timer circuit; refer to Figure 18. Thus, all internal processing is halted except the Timer which is allowed to count in a normal sequence. The $R / \bar{W}$ line goes to a high state, the multiplexed address/data bus goes to the data input state, and the DS and AS lines go to the low state. The high order address lines remain at the address of the next instruction. The MPU remains in this state until an external interrupt, timer interrupt, or a reset occurs; refer to Figures 7 and 18.

During the WAIT mode, the 1 -bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the WAIT mode.If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

## TIMER

The MPU timer contains a single 8-bit software programmable counter with 7 -bit software selectable prescaler. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the Timer Control Register (TCR) is set. Then if the timer interrupt is not masked, i.e., bit 6 of the TCR and the l-bit in the Condition Code Register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 in order to begin servicing the interrupt, unless it was in locations \$1FF6 and \$1FF7 the WAIT mode.

The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If this happens before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a noninterrupt mode of operation ( TCR6 $=1$ ).

The prescaler is a 7 -bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1 , and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are cleared to all " 0 ' $s$ " by the write operation into TCR when bit 3 of the written data equals 1 , which allows for truncation-free counting.
The Timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the TIMER CONTROL REGISTER section.

Timer Input Mode 1 - If TCR4 and TCR5 are both programmed to a " 0 ", the input to the Timer is from an internal clock and the Timer input is disabled. The internal clock mode can be used for periodic interrupt generation, as well


Fig. 18 - Wait function flowchart.
as a reference in frequency and event measurement. The internal clock is the instruction cycle clock and is coincident with Address Strobe (AS) except during a WAIT instruction. During a WAIT instruction the AS pin goes to a low state but the internal clock to the Timer continues to run at its normal rate.

Timer Input Mode 2 - With TCR4 $=1$ and TCR5 $=0$, the internal clock and the TIMER input pin are ANDed together to form the Timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is $\pm 1$ clock and therefore accuracy improves with longer input pulse widths.

Timer Input Mode 3 - If TCR4 $=0$ and TCR5 $=1$, then all inputs to the Timer are disabled.

Timer Input Mode 4 - If TCR4 $=1$ and TCR5 $=1$, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The external Timer pin can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts.

Figure 19 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to $\$$ FO.


NOTES:

1. Prescaler and 8 -bit counter are clocked falling edge of the internal clock (AS) or external input.
2. Counter is written to during Data Strobe (DS) and counts down continuously.

Fig. 19 - Timer block diagram.

## Timer Control Register (TCR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

All bits in this register except bit 3 are Read/Write bits.
TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic " 1 ".

1 - Set whenever the counter decrements to zero, or under prograin control.
0 - Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 " it inhibits the timer interrupt to the processor.

1 - Set on external reset, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by $\overline{R E S E T}$.)

1 - Select external clock source.
0 - Select internal clock source (AS).
TCR4 - External enable bit: control bit used to enable the external timer pin. (Unaffected by $\overline{\mathrm{RESET}}$.)

1 - Enable external timer pin.
0 - Disable external timer pin.

TCR5 TCR4

| 0 | 0 | Internal clock (AS) to Timer <br> 0 |
| :---: | :---: | :--- |
|  | AND of internal clock (AS) and TIMER <br> pin to Timer |  |
| 1 | 0 | inputs to Timer disabled |
| 1 | 1 |  |

Refer to Figure 19 for Logic Representation.

TCR3 - Timer Prescaler Reset bit: writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates a " 0 ." (Unaffected by $\overline{R E S E T}$.

TCR2, TCR1, TCR0 - Prescaler address bits: decoded to select one of eight taps on the prescaler. (Unaffected by $\overline{\text { RESET. }}$

| TCR2 | TCR1 | TCRO | Result |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | +1 |
| 0 | 0 | 1 | +2 |
| 0 | 1 | 0 | +4 |
| 0 | 1 | 1 | +8 |
| 1 | 0 | 0 | +16 |
| 1 | 0 | 1 | +32 |
| 1 | 1 | 0 | +64 |
| 1 | 1 | 1 | +128 |

## INSTRUCTION SET

The MPU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

REGISTER/MEMORY INSTRUCTIONS - Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to Table 4.

READ/MODIFY/WRITE INSTRUCTIONS - These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 5.

BRANCH INSTRUCTIONS - This set of instructions branches if a particular condition is met, otherwise no operation is performed. Branch instructions are two byte instructions. Refer to Table 6.

BIT MANIPULATION INSTRUCTIONS - The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 7 for instruction cycle timing.

CONTROL INSTRUCTIONS - These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8 for instruction cycle timing.

ALPHABETICAL LISTING - The complete instruction set is given in alphabetical order in Table 9.

OPCODE MAP SUMMARY - Table 10 is an opcode map for the instructions used on the MCU.

## ADDRESSING MODES

The MPU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scaling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Two byte
direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 9 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 10.

The term "Effective Address" or EA is used in describing the various addressing modes, which is defined as the address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes.

Inherent - In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

Immediate - In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C-P C+2
$$

Direct - In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and $1 / 0$ registers and up to 128 bytes of off-chip ROM. Direct addressing is efficient in both memory and speed.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High - 0; Address Bus Low $-(P C+1)$
Extended - In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three byte instruction. When using the CDP6805 assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing mode.

$$
E A=(P C+1):(P C+2) ; P C-P C+3
$$

Address Bus High-( $P C+1)$; Address Bus Low- $(P C+2)$
Indexed, No-Offset - In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8 -bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or 1/O location.

$$
\begin{gathered}
E A=X ; P C-P C+1 \\
\text { Address Bus High }-0 ; \text { Address Bus Low }-X
\end{gathered}
$$

TABLE 4 - REGISTER/MEMORY INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  | Indexed(16-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | Bytes | Cycles | $\begin{array}{\|c\|} \hline \text { Op } \\ \text { Code } \\ \hline \end{array}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ |  | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \stackrel{\#}{2} \\ \text { Bytes } \end{gathered}$ | $\begin{array}{c\|} \hline \begin{array}{c} * \\ \text { Cycles } \end{array} \\ \hline \end{array}$ | Op Code | Bytes |  | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} * \\ \text { Bytes } \end{gathered}$ | Cycles |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store $\mathbf{X}$ in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | AB | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | A0 | 2 | 2 | B0 | 2 | 3 | C0 | 3 | 4 | FO | 1 | 3 | EO | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare X with Memory | CPX | A3 | 2 | 2 | B3 | 2 | $3{ }^{\circ}$ | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |


|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent (A) |  |  | Inherent ( X ) |  |  | Direct |  |  | Indexed(No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | Bytes |  | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | Op Code | Bytes | $\begin{gathered} \# \\ \text { Cycles } \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Op} \\ \text { Code } \end{gathered}$ | $\begin{gathered} \begin{array}{c} \# \\ \text { Bytes } \end{array} \\ \hline \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \\ \hline \end{gathered}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \begin{array}{c} \# \\ \text { Cycles } \end{array} \\ \hline \end{gathered}$ |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4F | 1 | 3 | 5 F | 1 | 3 | 3 F | 2 | 5 | 7 F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1. | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7D | 1 | 4 | 6D | 2 | 5 |

TABLE 6 - BRANCH INSTRUCTIONS

|  |  | Relative Addreeeing Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op Code | $\begin{gathered} \prime \\ \text { Bytes } \end{gathered}$ | Cycles |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BC'S | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEQ | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | 2A | 2 | 3 |
| Branch IFF Minus | BMI | 2B | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | 2 D | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | 2 E | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | 2F | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

| Function | Mnemonic | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
|  |  | Op Code | Bytes | Cycles | Op Code | Bytes | Cycles |
| Branch IFF Bit $n$ is Set | BRSET $n(n=0 \ldots 7)$ | - | - | - | $2 \cdot n$ | 3 | 5 |
| Branch IFF Bit $n$ is Clear | BRCLR $n(n=0 \ldots 7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit $n$ | BSET $n(n=0 \ldots 7)$ | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bit $n$ | BCLR $n(n=0 \ldots 7)$ | $11+2 \bullet n$ | 2 | 5 | - | - | - |

TABLE 8 - CONTROL INSTRUCTIONS

|  |  | Inherent |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $\#$ <br> Bytes | Cycles |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | $9 F$ | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | $9 B$ | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | $9 A$ | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | 9 C | 1 | 2 |
| No-Operation | NOP | $9 D$ | 1 | 2 |
| Stop | STOP | 8 E | 1 | 2 |
| Wait | WAIT | 8 F | 1 | 2 |

TABLE 9 - INSTRUCTION SET

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed (8 Bits) | Indexed (16 Bits) | $\begin{array}{\|c\|} \hline \text { Bit } \\ \text { Set// } \\ \text { Clear } \\ \hline \end{array}$ | Bit <br> Test $\&$ <br> Branch | H | 1 | $N$ | Z | C |
| ADC |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| AND |  | X | X | X |  | X | X | X |  |  | - | - | A | $\Lambda$ | $\bullet$ |
| ASL | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ASA | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| BCC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BCLR |  |  |  |  |  |  |  |  | X |  | - | - | $\bullet$ | - | $\bullet$ |
| BCS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BEQ |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BHCC |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BHI |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | - | $\bullet$ | $\bullet$ |
| BHS |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BIH |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BIL |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BIT |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bigcirc$ |
| BLO. |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | $\bullet$ | $\bullet$ |
| BLS |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BMC |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bigcirc$ |
| BMI |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bullet$ | $\bullet$ |
| BMS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bullet$ |
| BNE |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BPL |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BRA |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | $\bullet$ | $\bullet$ |
| BRN |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| BRCLR |  |  |  |  |  |  |  |  |  | $x$ | - | $\bullet$ | - | $\bullet$ | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | - | $\bullet$ | - | $\bullet$ | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ |
| BSR |  |  |  |  | X |  |  |  |  |  | - | - | - | - | $\bullet$ |
| CLC | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | - | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | - | $\bullet$ |
| CLR | X |  | X |  |  | X | X |  |  |  | - | ${ }^{-1}$ | 0 | 1 | $\bullet$ |
| CMP |  | X | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| COM | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | 1 |
| CPX |  | X | X | X |  | X | X | $\bar{X}$ |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| DEC | X |  | X |  |  | X | x |  |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| EOR |  | X | X | X |  | X | $x$ | X |  |  | - | - | $\Lambda$ | $\bar{\Lambda}$ | $\bullet$ |
| INC | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bullet$ |
| JMP |  |  | X | $x$ |  | X | X | X |  |  | - | - | - | - | $\bullet$ |
| JSR |  |  | X | X |  | X | X | X |  |  | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| LDA |  | X | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| LDX |  | X | X | X |  | X | X | X |  |  | - | - | $\bar{\Lambda}$ | $\Lambda$ | $\bigcirc$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| LSR | X |  | X |  |  | $\times$ | $\times$ |  |  |  | - | - | 0 | $\Lambda$ | $\Lambda$ |
| NEG | X | - | X |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| NOP | X |  |  |  |  |  |  |  |  |  | - | - | $\bullet$ | $\bullet$ | $\bigcirc$ |
| ORA |  | X | $x$ | X |  | X | $\times$ | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\bigcirc$ |
| ROL | X |  | $x$ |  |  | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| ROR | X |  | X |  | , | X | X |  |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| RTI | X |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| RTS | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| SBC |  | X | X | X |  | X | X | X |  |  | - | - | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SEC | X |  |  |  |  |  |  |  |  |  | - | - | - | - | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 1 | $\bullet$ | - | $\bullet$ |
| STA |  |  | $\chi^{\prime}$ | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| STOP | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bullet$ | $\bullet$ | $\bullet$ |
| STX |  |  | X | $\underline{x}$ |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bigcirc$ |
| SUB |  | X | X | X |  | X | X | X |  |  | - | $\bullet$ | $\Lambda$ | $\Lambda$ | $\Lambda$ |
| SWI | $\times$ |  |  |  |  |  |  |  |  |  | - | 1 | - | - | $\bullet$ |
| TAX | X |  |  |  |  |  |  |  |  |  | - | - | - | - | $\bullet$ |
| TST | X |  | X |  |  | X | X |  |  |  | $\bullet$ | $\bullet$ | $\Lambda$ | $\Lambda$ | $\bullet$ |
| TXA | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | $\bullet$ | - | $\bullet$ |

Condition Code Symbois
H Half Carry (From Bit 3)
1 Interrupt Mask
$N$ Negative (Sign Bit)
Z Zero
C Carry/Borrow
$\Lambda$ Test and Set if True. Cleared Otherwise.

- Not Affected
? Load CC Register From Stack
0 Cleared
1 Set

TABLE 10 - CDP6805E2 INSTRUCTION SET OPCODE MAP

|  | Bit Manipulation |  | Branch | Road/Modity/Write |  |  |  |  | Control |  | Registor/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L^{\text {Low }}{ }^{\text {Hi }}$ | $\begin{aligned} & \text { BTB } \\ & 0,000 \end{aligned}$ | $\begin{aligned} & \text { BSC } \\ & \hline 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \frac{\text { BI }}{2} \\ & 0.0 \\ & 0.0 \end{aligned}$ | $\begin{aligned} & \text { DR1 } \\ & 3 \\ & 0.11 \end{aligned}$ | $\begin{aligned} & \text { INH } \mathrm{I}(\mathrm{~A}) \\ & { }_{0} 100 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { INH } \mathrm{X}) \\ 5 \\ \hline 101 \end{gathered}$ | $\begin{aligned} & \frac{1 \times 1}{6} \\ & 0110 \\ & \hline 0 \end{aligned}$ | $\begin{array}{r} \frac{1 X}{7} \\ 0111 \\ \hline \end{array}$ | $\begin{aligned} & \text { INH } \\ & \mathbf{8} \\ & 1000 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INH } \\ & 1001 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IMM } \\ & \text { A } \\ & \hline 1010 \end{aligned}$ | $\begin{gathered} \text { DIR } \\ \hline 1 \\ \hline 1011 \\ \hline \end{gathered}$ | $\begin{gathered} \frac{E X T}{} \\ 1100 \\ \hline 1 \end{gathered}$ | $\begin{aligned} & \frac{1 \times 2}{1} \\ & 101 \\ & \hline 10 \end{aligned}$ | $\begin{gathered} \frac{x_{1}}{E} \\ E \\ \hline 110 \end{gathered}$ | $\begin{gathered} \frac{1 X}{F} \\ 1111 \\ \hline \end{gathered}$ | ${ }^{\text {Hi }}$ Low |
| $0_{0}^{0} 0$ |  | ${ }_{2} \begin{gathered} \text { BSETO } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { SEIN } \\ \hline 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{NEG}^{5} \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \text { NEGA } \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} \text { NEGX } \\ \\ \\ \hline \end{array}$ | $2^{\text {NEG }}{ }^{6}{ }^{6}$ | ${ }^{\text {NEG }}{ }^{5}$ | $\begin{gathered} \mathrm{RTO}_{1} \\ \quad \mathrm{INH} \\ \hline \end{gathered}$ |  | $\begin{array}{\|cc\|} \hline & \text { SUVB } \\ 2 & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { SUBB }^{3} \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { SuB }^{4} \\ \hline & { }^{4 \times T} \\ \hline \end{array}$ | ${ }_{3} \mathrm{SUB}_{1 \times 2}^{5}$ | 2. SUB ${ }_{\text {IXI }}{ }^{4}$ | SUB ${ }^{3}$ | 0 0000 |
| 0001 | $\begin{array}{r} { }^{\text {BRCLRO }} \\ { }^{5} \quad 8 T B \\ \hline \end{array}$ | $\begin{array}{r} { }^{\text {BCLRO }} \\ 2^{5 S C} \\ \hline \end{array}$ |  |  |  |  |  |  | $\begin{array}{\|r\|} \hline \\ { }^{\text {RTS }} \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{CMP}^{2}$ | $\begin{array}{\|c\|c\|} \hline & \mathrm{CMP}^{3} \\ 2 & \\ \hline \end{array}$ | $\mathrm{CMP}_{\mathrm{EXT}}{ }^{4}$ | ${ }_{3} \mathrm{CMP}^{5}{ }^{5}$ |  | $\mathrm{CMP}_{1 \times}$ | 0001 |
| 0210 | $\begin{array}{\|r} { }^{\text {BRSET1 }} \\ 3 \\ 3 \\ \hline \end{array}$ | ${ }_{2}^{B S E T T^{5}}$ | $2 \mathrm{BHI}_{\mathrm{BEL}}^{3}$ |  |  |  |  |  |  |  | ${ }_{2} \mathrm{SBC}^{\text {IMM }}$ | $\mathrm{SBC}^{3}$ | ${ }^{3}{ }^{S B C}{ }^{4}$ | ${ }_{3}{ }^{\text {SBC }}$ | $\begin{array}{\|l\|l\|} \hline & \text { SBC }^{4} \\ 2 & \\ \hline \end{array}$ | $\mathrm{SBC}^{\text {- }{ }^{\text {a }} \text { ( }}$ | 0210 |
| $\stackrel{3}{3}$ | $\begin{array}{r} 8 \\ \begin{array}{r} 8 \\ 3 \\ 3 \end{array} \quad 8 \mathrm{BIB}{ }^{5} \\ \hline \end{array}$ | ${ }_{2} \quad \begin{aligned} \mathrm{BCLR} 1^{5} \\ \hline \end{aligned}$ | ${ }_{2} \mathrm{BLS}_{\mathrm{REL}}^{3}$ | $\mathrm{COM}_{\mathrm{D}} \mathrm{CO}_{\text {DiR }}$ | $\begin{array}{\|c\|} \hline \text { COMA } \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{COMx} \\ 1 \\ 1 \end{array}$ | ${ }_{2} \operatorname{com}^{6}{ }^{6}$ | $\operatorname{com}^{5}$ | $\begin{array}{r} \mathrm{SWI}^{10} \\ 1 \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{CPX}^{\text {IMM }}{ }^{2}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \mathrm{CPX}^{3} \\ 2 & \\ \hline \end{array}$ | ${ }_{3}{ }^{\text {CPX }}{ }^{\text {EXT }}$ | ${ }_{3}{ }^{\text {CPX }}{ }^{5}$ |  |  | ${ }_{0}^{3} 11$ |
| ${ }_{0}^{4}$ | $\begin{array}{\|c} \begin{array}{r} \text { BRSET2 } \\ 3 \\ 3 \\ 3 \end{array} \\ \hline \end{array}$ | $\begin{array}{r} \quad \mathrm{BSET}{ }^{5} \\ 2 \\ \hline \end{array}$ | $\begin{array}{ll} 8 & \mathrm{BCC}^{3} \\ 2 & \mathrm{BEL}_{2} \\ \hline \end{array}$ |  | $\begin{array}{\|r\|} \hline \text { LSRA } \\ , \\ \text { INH } \\ \hline \end{array}$ | $\begin{gathered} \mathrm{LSRX}^{3} \\ 1 \mathrm{INH} \\ \hline \end{gathered}$ |  | , LSR ${ }^{\text {a }}$ |  |  | $\begin{array}{ll} 2 & \mathrm{AND}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $2 A N D^{2}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline \end{array}$ | ${ }_{3} \mathrm{AND}_{1 \times 2}$ | ${ }_{2} \mathrm{AND}_{\mid \times 1}{ }^{4}$ | ${ }_{1}{ }^{\text {AND }}{ }^{3}$ | 4 0 |
| 5 <br> 0.01 | $\begin{array}{\|r} \mathrm{BRCLR}^{5} \\ 3^{5} \quad \mathrm{BTB} \\ \hline \end{array}$ | ${ }_{2}{ }^{\mathrm{BCLR} \mathrm{BS}^{5}}{ }^{5}$ | $\begin{array}{\|cc\|} \hline & \mathrm{BCS}^{3} \\ \hline & \\ \hline \end{array}$ |  |  |  |  |  |  |  | $2{ }_{2}{ }^{\text {BIT }}{ }^{\text {IMM }}$ | ${ }^{\text {BIT }}$ | ${ }^{\text {BIT }}$ EXT | ${ }^{B!T}{ }_{-1 \times 2}^{5}$ | ${ }^{\text {BIT }}{ }_{\mid 1 \times 1}$ | BIT | 5 0.101 |
| ${ }_{0}^{6}$ | BRSET3 <br> 3 | $\begin{array}{r} \text { BSET3 } \\ { }^{5} \\ \text { BSC } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{BNE}^{3} \\ \hline \mathrm{BEL} \\ \hline \end{array}$ |  | $\begin{array}{\|r\|} \hline \text { RORA } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { RORX } \\ \hline \end{array}$ | $2^{\text {ROR }^{6}} \begin{array}{r} 61 \\ \hline \end{array}$ | $\text { ROR } \begin{gathered} 5 \\ \hline \end{gathered}$ |  |  | ${ }_{2}$ LDA $^{\text {IMM }}$ | $2 \text { LDA }$ | $\begin{array}{\|l\|} \hline \\ \hline \end{array}$ | $3^{\text {LDA }}$ | $\begin{array}{\|r\|} \hline{ }^{\prime 2}{ }^{4} \\ 2 \\ \hline \end{array}$ | LDA | $\stackrel{6}{010}$ |
| ${ }_{0}^{7}$ | ${ }_{3}{ }_{3}{ }^{\text {PRCLR3 }}{ }^{5}{ }^{\text {BTB }}$ | ${ }_{2}{ }^{B C L R B^{5}}{ }^{5}$ | $\mathrm{BEO}_{\mathrm{AEL}}$ |  | $\begin{array}{\|r\|} \hline{ }^{\text {ASRA }} \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ASRX} \\ & 1 \\ & 1 \mathrm{NH} \\ & \hline \end{aligned}$ | ${ }_{2} \mathrm{ASR}_{1 \times 1}^{6}$ | $A S \mathrm{~N}_{\mathrm{ix}}^{\mathrm{o}}$ |  | $\begin{array}{r} \text { TAX } \\ 1 \\ 1 \\ \hline \end{array}$ |  | $\text { STA }_{\text {DIR }}^{4}$ | $3 \text { STA EXT }$ | $\text { STA }{ }^{\circ} \times 2$ | $\begin{array}{ll} \text { STA }^{5} \\ \hline \end{array}$ | STA ${ }_{\text {, }}$ | 7 <br> 0 <br> 111 |
| 8 1000 | $\begin{array}{\|r} \hline \text { BRSET4 } \\ \hline 3 \begin{array}{c} 5 \\ \hline \end{array}{ }^{\text {BTB }} 5 \\ \hline \end{array}$ | $2^{\text {BSET4 }}{ }^{5}$ | $2_{2}{ }^{\mathrm{BHCC}}{ }^{3}$ | ${ }_{2} \begin{aligned} & \text { LSL } \\ & \\ & \text { OIR } \\ & \hline \end{aligned}$ | $, \begin{array}{r} \text { LSLA } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|} \operatorname{LSLX}^{3} \\ 1 & \mathrm{NH}_{3} \\ \hline \end{array}$ | $\begin{array}{r} \text { LSL } \\ \hline \end{array}$ |  |  | .$^{\text {CLC }}{ }^{\text {c }}{ }^{2}$ | ${ }_{2}{ }^{\text {EOR }}$ IMM | $2 \mathrm{EOR}^{3}$ | $\begin{array}{\|c\|c\|} \hline 3 & \text { EOR } \\ \hline \end{array}$ | $\begin{aligned} & 6 \text { EOR }^{5} \\ & { }^{5} \times 2 \\ & 5 \end{aligned}$ | ${ }_{2} \operatorname{EOR}_{1 \times 1}^{4}$ | EOR ${ }^{3}$ | $\begin{array}{r}8 \\ 1000 \\ \hline\end{array}$ |
| 9 1001 | $\begin{array}{\|c\|} \hline \text { BRCLR4 } \\ 3 \\ 3 \\ \hline \end{array}$ | ${ }_{2}^{\text {BCLR4 }}{ }^{\circ}$ | ${ }_{2} \mathrm{BHCS}_{\mathrm{REL}}{ }^{3}$ | ${ }_{2} \begin{array}{rll} \mathrm{ROL}_{\mathrm{OIR}} \\ \hline \end{array}$ | $\begin{array}{r} \text { ROLA } \\ 1 \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{ROL}^{6}{ }^{6}$ | $\begin{array}{ll} \mathrm{ROL} & \mathrm{IX} \\ \hline \end{array}$ |  | $\begin{aligned} & \mathrm{SEC}^{2} \\ & \\ & \\ & \hline \end{aligned}$ | $\begin{array}{ll}  & A D C \\ 2 & \\ \hline \end{array}$ | ${ }_{2}{ }_{2} C_{D I R}^{3}$ | ${ }_{3}{ }^{A D C} C_{\text {EXT }}^{4}$ | ${ }_{3} A D C^{0}$ | ${ }_{2}{ }^{\prime}{ }^{2 D C^{4}}{ }^{4} \mid$ | $, A D C C^{3}$ | 9 1001 |
| $\stackrel{\text { A }}{\text { 1010 }}$ | $\begin{array}{\|c} { }^{\text {BRSET5 }} \\ 3^{5} \quad \text { BTB } \\ \hline \end{array}$ | ${ }_{2}{ }_{2}^{\text {BSET5 }}{ }^{5}$ | $\begin{gathered} \mathrm{BPL}_{\mathrm{AEL}} \\ \hline \end{gathered}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{DEC}^{5} \\ 2 & \\ \hline \end{array}$ | $\begin{array}{r} \text { DECA }^{3} \\ 1 \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{DECX}^{3} \\ 1 \\ \mathrm{INH} \\ \hline \end{array}$ | $2 \begin{array}{ll}  & D E C \\ \hline \end{array}$ | DEC ${ }^{\text {a }}$ |  | $\mathrm{CLI}^{2}$ | $\begin{array}{ll} 2 & O R A_{2}^{2} \\ 2 & \text { IMM } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { ORA } \\ \hline \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline{ }^{\circ} \mathrm{ORA} \\ \hline \end{array}$ | ${ }_{3} \text { ORA }^{5}{ }^{5}$ | $\begin{array}{lll} \text { ORA }^{\prime} & 4 \\ & & 1 \times 1 \\ \hline \end{array}$ | $\begin{array}{ll} \hline O R A \\ \\ \hline \end{array}$ | ${ }_{1010}$ |
| $\stackrel{8}{1011}$ | $\begin{array}{\|r\|} \hline \text { BRCLR5 } \\ \hline \end{array}$ |  | $\mathrm{BMI}_{\mathrm{REL}}{ }^{3}$ |  |  |  |  |  |  | $\begin{array}{r} \mathrm{SEI}^{2} \\ 1 \mathrm{INH} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \end{array}{ }^{A D D D^{2}} 1$ | ${ }_{2} \mathrm{ADD}^{3}{ }^{3}$ | ${ }_{3} \mathrm{ADD}_{\mathrm{EXT}}{ }^{4}$ | ${ }_{3} A D D_{1 \times 2}$ | ${ }_{2}{ }_{2}^{A D D} D_{1 \times 1}^{4}$ | $\begin{array}{r} \text { ADD } \\ 1 \end{array}$ | $\stackrel{\text { B }}{10}$ |
| $\underset{1100}{\text { C }}$ | $\begin{array}{\|l\|} \hline 3^{\text {BRSET6 }} \\ 3^{5} \\ \text { 日TB } \\ \hline \end{array}$ | ${ }_{2} \begin{array}{r} \text { BSET6 } \\ \hline \end{array}$ | ${ }_{2} \mathrm{BMC}^{\mathrm{AEL}}{ }^{3}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{INC}_{\mathrm{DiR}} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{INCA}^{3} \\ , \\ \mathrm{INH} \\ \hline \end{array}$ | $\mathrm{INCX}^{3}{ }^{3}$ | ${ }^{2}{ }^{I N C}{ }^{6}{ }^{6}$ |  |  | $\begin{array}{r} \mathrm{RSP} \\ \hline \\ \hline \end{array}$ |  | $\begin{array}{\|l\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{ll} y_{3} & J M P \\ 3 & \\ \hline \end{array}$ | ${ }_{3} \mathrm{JMP}^{4} \quad{ }^{4}$ | $\begin{array}{\|ll\|} \hline 2 & \\ \hline & J M P \\ \hline & \\ \hline \end{array}$ | JMP ${ }^{\text {a }}$ | C |
| ${ }_{101}$ |  | $2^{\text {BCLRA }}{ }^{5}$ | $2_{2}{ }_{2} \text { BMS }^{3}{ }^{3}$ | $2 \mathrm{TST}^{2} \begin{array}{ll} \mathrm{DIR} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { TSTA } \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & T_{S T X}{ }^{3} \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|rr\|} \hline & \\ \hline & \\ \hline \end{array}$ | $\text { TST }_{1 \times}^{4}$ |  | $\mathrm{NOP}^{\text {INH }}$ | $\mathrm{BSR}^{6}{ }^{6}$ | $J J R_{\text {DIR }}^{5}$ | $\begin{array}{\|l\|l\|} \hline 3 & E X I \\ \hline & \\ \hline & \text { JSR } \\ \hline \end{array}$ | JSR |  | $\mathrm{JSR}^{\text {J }}{ }^{5}$ | ${ }_{101}$ |
| ${ }_{1110}$ | $\begin{array}{\|c} 3^{\text {BRSET7 }} \\ 3^{5} \\ \text { BTB } \end{array}$ | $2_{2} \begin{gathered} \text { BSET7 } \\ \text { BSC } \\ 5 \end{gathered}$ | $\mathrm{BIL}_{\mathrm{REL}}^{2}$ |  |  |  |  |  | $\mathrm{STOP}^{2}$ |  | $\begin{array}{\|cc\|} \hline & \operatorname{LDXX}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | ${ }_{2} \mathrm{LDX}^{3}$ | $\begin{array}{\|c\|} \hline{ }^{2} \mathrm{LDX} \\ \hline \end{array}$ | ${ }_{3}{ }^{\operatorname{LDX}}{ }_{1 \times 2}^{5}$ | $\operatorname{LDX}_{1 \times 1}{ }^{4}$ | $\begin{array}{ll} \text { LDX } \\ \hline \end{array}$ | ${ }_{1 i c}^{E}$ |
| ${ }_{111}$ | $\begin{array}{r} \text { BRCLR7 }^{5} \\ { }_{3} \quad \text { BTB } \\ \hline \end{array}$ | ${ }_{2} \quad \begin{array}{r} B C L R 7^{5} \\ \hline \end{array}$ | $\mathrm{BIH}_{\mathrm{REL}}^{3}$ | ${ }_{2} \mathrm{CLR}_{\mathrm{DIR}}^{5}$ | $\mathrm{CLRA}_{\mathrm{INH}}$ | $\mathrm{C}_{\mathrm{CLRX}}^{\mathrm{INH}}$ | ${ }_{2} \mathrm{CLR}_{1 \times 1}{ }^{6}$ | $\mathrm{CLR}^{5}$ | $\text { WAIT }^{2}$ | $i^{\text {TXA }}{ }^{2}$ |  | $\begin{array}{\|c\|} \hline S T X \\ \\ \hline \end{array}$ | $\operatorname{sTx}_{E X T}^{5}$ | $\begin{array}{\|c\|} \hline s T x^{6} \\ \hline \end{array}$ | $\begin{aligned} & \text { STX } \\ & \hline \text { Bx } \end{aligned}$ | $\begin{array}{ll} \text { STX } \\ i x \end{array}$ | F |

## Abbroviations for Address Modes

| INH | Inherent |
| :--- | :--- |
| IMM | Immediate |
| DIR | Direct |
| EXT | Extended |
| REL | Relative |
| BSC | Bit Set/Clear |
| BTB | Bit Test and Branch |
| IX | Indexed (No Offset) |
| IX1 | Indexed, 1 Byte (8-Bit) Offset |
| IX2 | Indexed, 2 Byte (16-Bit) Offset <br>  <br> CMOS Versions Only |



## CDP6805E2

Indexed, 8-bit Offset - Here the EA is obtained by adaing the contents of the byte following the opcode to that of the index register. The operand is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the $m$-th element in an $n$ element table. All instructions are two bytes. The contents of the index register $(X)$ is not changed. The contents of ( $\mathrm{PC}+1$ ) is an unsigned 8 -bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C-P C+2
$$

Address Bus High $-K$; Address Bus Low $-X+(P C+1)$
Where: $K=$ The carry from the addition of $X+(P C+1)$
Indexed, 16-Bit Offset - In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8 -bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the / assembler determines the most jefficient form of indexed offset -8 or 16 bit. The content of the index register is not changed.

$$
\begin{gathered}
E A=X+[(P C+1):(P C+2)] ; P C-P C+3 \\
\text { Address Bus High }-(P C+1)+K ; \\
\text { Address Bus Low }-X+(P C+2)
\end{gathered}
$$

Where: $K=$ The carry from the addition of $X+(P C+2)$
Relative - Relative addressing is only used in branch instructions. In relative addressing the contents of the 8 -bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to see if it
is within the span of the branch.

$$
\begin{gathered}
E A=P C+2+(P C+1) ; P C-E A \text { if branch taken; } \\
\text { otherwise } P C-P C+2
\end{gathered}
$$

Bit Set/Clear - Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High -0 ; Address Bus Low $-(P C+1)$

Bit Test and Branch - Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8 -bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High-0; Address Bus Low-(PC+1)
$E A 2=P C+3+(P C+2) ; P C-E A 2$ if branch taken;
otherwise PC-PC+3

## SYSTEM CONFIGURATION

Figures 20 through 25 show in general terms how the CDP6805E2 bus structure may be utilized. Specified interface details vary with the various peripheral and memory devices employed.


Fig. 20 - Connection to CMOS peripherals.


Fig. 21 - Connection to CMOS multiplexed memories.


Fig. 22 - Connection to peripherals.


Fig. 23 - Connection to latch non-multiplexed CMOS ROM or EPROM.


Fig. 24 - Connection to static CMOS RAMs.


Fig. 25 - Connection to latched non-multiplexed CMOS RAM.

## CDP6805E2

Table 11 provides a detailed description of the information present on the Bus, the Read/Write (R/W) pin and the Load Instruction (LI) pin during each cycle for each instruction.

This information is useful in comparing actual with ex-
pected results during debug of both software and hardware as the control program is executed. The information is categorized in groups according to addressing mode and number of cycles per instruction.

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION

| $\frac{\text { Address Mode }}{\text { Instructions }}$ | Cycles | Cycle * | Address Bus | $\begin{gathered} \text { R/W } \\ \text { Pin } \end{gathered}$ | $\begin{aligned} & \mathrm{LI} \\ & \text { Pin } \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Inherent |  |  |  |  |  |  |
| LSR LSL <br> ASR NEG <br> CLR ROL <br> COM ROR <br> DEC INC TST | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Op Code Next Instruction |
| $\begin{aligned} & \hline \text { TAX CLC SEC } \\ & \text { STOP CLI SEI } \\ & \text { RSP WAIT NOP TXA } \\ & \hline \end{aligned}$ | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction |
| RTS | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer +2 <br> New Op Code Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> New Op Code |
| SWI | 10 | $\begin{gathered} \hline 1 \\ 2 \\ 3 \\ 4 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ \hline \end{gathered}$ | Op Code Address <br> Op Code Address + 1 <br> Stack Pointer <br> Stack Pointer - 1 <br> Stack Pointer - 2 <br> Stack Pointer - 3 <br> Stack Pointer - 4 <br> Vector Address 1FFC (Hex) <br> Vector Address 1FFD (Hex) <br> Interrupt Routine Starting Address | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Op Code Next Instruction Return Address (LO Byte) Return Address (HI Byte) <br> Contents of Index Register <br> Contents of Accumulator <br> Contents of CC Register <br> Address of Int. Routine (HI Byte) <br> Address of Int. Routine (LO Byte) <br> Interrupt Routine First Opcode |
| RTI | 9 | $\begin{aligned} & \hline 1 \\ & 2 \\ & 3 \\ & 4 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \\ & 8 \\ & 9 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Stack Pointer <br> Stack Pointer +1 <br> Stack Pointer +2 <br> Stack Pointer +3 <br> Stack Pointer +4 <br> Stack Pointer +5 <br> New Op Code Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> Irrelevant Data <br> New Op Code |
| Immediate |  |  |  |  |  |  |
| ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMB SUB | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Op Code Address <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code Operand Data |
| Bit Set/Clear |  |  |  |  |  |  |
| BSET n BCLR $n$ | 5 | $\begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ +5 \end{array}$ | Op Code Address Op Code Address + 1 Address of Operand Address of Operand Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand <br> Operand Data <br> Operand Data <br> Manipulated Data |
| Bit Test and Branch |  |  |  |  |  |  |
| BRSET n BRCLR $n$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Address of Operand <br> Op Code Address +2 <br> Op Code Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Address of Operand <br> Operand Data <br> Branch Offset <br> Branch Offset |
| Relative |  |  |  |  |  |  |
| BCC BHI BNE BEO BCS BPL BHCC BLS BIL BMC BRN BHCS BIH BMI BMS BRA | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | 1 0 0 | Op Code Branch Offset Branch Offset |
| BSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address +1 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Branch Offset <br> Branch Offset <br> First Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

| Address Mode Instructions | Cycles | Cycles \# | Address Bus | $\begin{gathered} R / \bar{W} \\ \text { Pin } \end{gathered}$ | $\begin{gathered} \mathrm{LI} \\ \text { Pin } \end{gathered}$ | Date Bue |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Direct |  |  |  |  |  |  |
| JMP | 2 | $\begin{aligned} & 1 \\ & 2 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 | $\begin{aligned} & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ | Op Code Jump Address |
| ADC EOR CPX ADD LDA LDX AND ORA BIT SBC CMP SUB | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand Operand Data |
| TST | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address Op Code Address + 1 Address of Operand Op Code Address + 2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand Operand Data <br> Op Code Next Instruction |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Adrress +1 <br> Op Code Address + 1 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand Address of Operand Operand Data |
| LSL LSR DEC ASR NEG INC CLR ROL COM ROR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Operand Address <br> Operand Address <br> Operand Address | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Address of Operand Current Operand Data Current Operand Data New Operand Data |
| JSR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Subroutine Address (LO Byte) <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| Extended |  |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 | $\begin{aligned} & \hline 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Jump Address (HI Byte) Jump Address (LO Byte) |
| ADC BIT ORA ADD CMP LDX AND EOR SBC CPX LDA SUB | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address + 2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address Operand (HI Byte) <br> Address Operand (LO Byte) <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address + 2 <br> Op Code Address +2 <br> Address of Operand | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Operand (HI Byte) <br> Address of Operand (LO Byte) <br> Address of Operand (LO Byte) <br> Operand Data |
| JSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Subroutine Starting Address <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Address of Subroutine (HI Byte) <br> Address of Subroutine (LO Byte) <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |
| Indexed, No-Offset |  |  |  |  |  |  |
| JMP | 2 | $\begin{aligned} & 1 \\ & 2 \end{aligned}$ | Op Code Address Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction |
| ADC EOR CPX <br> ADD LDA LDX <br> AND ORA BIT <br> SBC CMP SUB | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction Operand Data |
| TST | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Op Code Address + 1 | $\begin{array}{r} 1 \\ 1 \\ 1 \\ 1 \\ \hline \end{array}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Operand Data <br> Op Code Next Instruction |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address + 1 <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next Instruction Op Code Next Instruction Operand Data |
| LSL LSR DEC ASR NEG INC CLR ROL COM ROR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Index Register <br> Index Register | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Op Code Next Instruction <br> Current Operand Data <br> Current Operand Data <br> New Operand Data |
| JSR | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Index Register <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Op Code Next instruction <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address (HI Byte) |

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

| Address Mode Instructions | Cycles | Cycles : | Address Bus | $\begin{aligned} & \text { R/W } \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & \mathrm{LI} \\ & \text { Pin } \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Indexed 8-Bit Offset |  |  |  |  |  |  |
| JMP | 3 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \end{aligned}$ | Op Code Offset Offset |
| ADC EOR CPX ADD LDA LDX AND ORA CMP SUB BIT SBC | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code Offset Offset Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & \hline \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Offset <br> Operand Data |
| TST | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address + 1 <br> Index Register + Offset <br> Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Operand Data <br> Op Code Next Instruction |
| LSL LSR ASR NEG CLR ROL COM ROR DEC INC | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset <br> Index Register + Offset <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset <br> Offset <br> Current Operand Data Current Operand Data New Operand Data |
| JSR | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +1 <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset <br> Offset <br> 1st Subroutine Op Code <br> Return Address LO Byte <br> Return Address HI Byte |
| Indexed, 16-Bit Offset |  |  |  |  |  |  |
| JMP | 4 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \end{aligned}$ | Op Code Address <br> Oṕ Code Address +1 <br> Op Code Address +2 <br> Op Code Address +2 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & \hline \end{aligned}$ | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) |
| ADC CMP SUB ADD EOR SBC AND ORA CPX LDA BIT LDX | 5 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \end{aligned}$ | Op Code Address <br> Op Code Address + 1 <br> Op Code Address + 2 <br> Op Code Address +2 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte). <br> Offset (LO Byte) <br> Operand Data |
| $\begin{aligned} & \text { STA } \\ & \text { STX } \end{aligned}$ | 6 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Op Code Address +2 <br> Op Code Address +2 <br> Index Register + Offset | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> Operand Data |
| JSR | 7 | $\begin{aligned} & 1 \\ & 2 \\ & 3 \\ & 4 \\ & 5 \\ & 6 \\ & 7 \end{aligned}$ | Op Code Address <br> Op Code Address +1 <br> Op Code Address +2 <br> Op Code Address + 2 <br> Index Register + Offset <br> Stack Pointer <br> Stack Pointer - 1 | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | 1 0 0 0 0 0 0 | Op Code <br> Offset (HI Byte) <br> Offset (LO Byte) <br> Offset (LO Byte) <br> 1st Subroutine Op Code <br> Return Address (LO Byte) <br> Return Address ( HO Byte) |

TABLE 11 - SUMMARY OF CYCLE BY CYCLE OPERATION (CONTINUED)

| Instructions | Cycles | Cycles \# | Address Bus | $\begin{aligned} & \text { RESET } \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & \text { R/W } \\ & \text { Pin } \end{aligned}$ | $\begin{aligned} & \mathrm{LI} \\ & \text { Pin } \end{aligned}$ | Data Bus |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Other Functions |  |  |  |  |  |  |  |
| Hardware $\overline{\text { RESET }}$ | 5 |  | \$1FFE | 0 | 1 | 0 | Irrelevant Data |
|  |  |  | \$1FFE | 0 | 1 | 0 | Irrelevant Data |
|  |  | 1 | \$1FFE | 1 | 1 | 0 | Irrelevant Data |
|  |  | 2 | \$1FFE | 1 | 1 | 0 | Irrelevant Data |
|  |  | 3 | \$1FFE | 1 | 1 | 0 | Vector High |
|  |  | 4 | \$1FFE | 1 | 1 | 0 | Vector Low |
|  |  | 5 | Reset Vector | 1 | 1 | 0 | Op Code |
| Power on Reset | 1922 | 1 | \$1FFE | 1 | 1 | 0 | Irrelevant Data |
|  |  | $\bullet \bullet$ |  | $\stackrel{\bullet}{\bullet}$ | $\bullet$ | $\bullet$ | $\bullet$ |
|  |  | 1919 | \$1FFE | 1 | 1 | 0 | Irrelevant Data |
|  |  | 1920 | \$1FFE | 1 | 1 | 0 | Vector High |
|  |  | 1921 | \$1FFF | 1 | 1 | 0 | Vector Low |
|  |  | 1922 | Reset Vector | 1 | 1 | 0 | Op Code |
| Instruction | Cycles | Cycles \# | Address Bus | $\begin{aligned} & \hline \text { PRQ } \\ & \text { Pin } \end{aligned}$ | $\underset{\text { Pin }}{\text { R/W }}$ | $\begin{aligned} & \mathrm{LI} \\ & \mathrm{Pin} \\ & \hline \end{aligned}$ | Data Bus |
| $\overline{\text { IRO }}$ Interrupt <br> (Timer Vector \$1FF8, \$1FF9) | 10 |  | Last Cycle of Previous Instruction | 0 | X | 0 |  |
|  |  | 1 | Next Op Code Address | 0 | 1 | 0 | Irrelevant Data |
|  |  | 2 | Next Op Code Address | X | 1 | 0 | Irrelevant Data |
|  |  | 3 | SP | $x$ | 0 | 0 | Return Address (LO Byte) |
|  |  | 4 | SP-1 | $x$ | 0 | 0 | Return Address (HI Byte) |
|  |  | 5 | SP-2 | $x$ | 0 | 0 | Contents Index Reg |
|  |  | 6 | SP-3 | $x$ | 0 | 0 | Contents Accumulator |
|  |  | 7 | SP-4 | $x$ | 0 | 0 | Contents CC Register |
|  |  | 8 | \$1FFA | $x$ | 1 | 0 | Vector High |
|  |  | 9 | \$1FFB | $x$ | 1 | 0 | Vector Low |
|  |  | 10 | $\overline{\text { IRQ Vector }}$ | X | 1 | 0 | Int Routine First |

## APPENDIX

## CDP6805E2 INTERRUPT CLARIFICATION

Under certain circumstances, the CDP6805E2 (BP4xxx \& AW9xxxx) 8-bit Microprocessor Unit IRQ interrupt does not conform to the operation described in this Advanced Information Sheet (ADI-850R1).

1. The level sensitive $\overline{\mathrm{RQ}}$ mode, which is by far the most frequently used, is FULLY OPERATIONAL; thus, most CDP6805E2 applications are unaffected. However, the edge-triggered $\overline{\mathrm{RO}}$ interrupt mode MIGHT NOT BE SERVICED under certain programming circumstances; therefore, it is recommended that the edge-triggered mode not be used.
2. An interrupt-vector address CAN BE improperly generated in some circumstances. There is a possibility that when an external interrupt ( $\overline{\mathrm{RQ}}$ ) and timer interrupt occur during the Wait mode (following a Wait instruction), address locations \$1FF2 and \$1FF3 are selected instead of vector locations \$1FF6 and \$1FF7. There are three specific examples listed below; two of
these require no action and the third has a recommended solution.
a. Those not using the Wait mode need not take any action.
b. If the Wait mode is used without external interrupt ( $\overline{\mathrm{RO}}$ pin held high), no precautions are required.
c. When $\overline{\mathrm{RO}}$ can be active (low) during the Wait mode, the vector in locations \$1FF6 and \$1FF7 the Wait mode Timer Interrupt Vector) should be .duplicated in \$1FF2 and \$1FF3. In this way the circumstances that caused selection of the second vector do not disturb normal program execution.

On future CDP6805E2 parts, no special actions will be necessary. If you have questions, contact your Motorola distributor or Motorola sales office, or contact Motorola Microprocessor Applications Engineering in Austin, Texas.

CDP6805 FAMILY

|  | CDPee0se2 | CDPee03F2 | CDPeooes |
| :--- | :---: | :---: | :---: |
| Technology | CMOS | CMOS | CMOS |
| Number of Pins | 40 | 28 | 40 |
| On-Chip RAM (Bytes) | 112 | 64 | 112 |
| On-Chip User ROM (Bytes) | None | 1 K | 2 K |
| External Bus | Yes | None | None |
| Bidirectional I/O Lines | 16 | 16 | 32 |
| Unidirectional I/O Lines | None | 4 Inputs | None |
| Other I/O Features | Timer | Timer | Timer |
| External Interrupt Inputs | 1 | 1 | 1 |
| EPROM Version | None | None | None |
| STOP and WAIT | Yes | Yes | Yes |

## OPERATING AND HANDLING

## CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525, "Guide to Better Handling and Operation of CMOS Integrated Circuits."

## 2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

## Input Signale

To prevent damage to the input protection circuit, input signals should never be greater than VDD nor less than $V_{\text {SS }}$. Input currents must not exceed 10 mA even when the power supply is off.

Unuced Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{D D}$ or $V_{S S}$, whichever is appropriate.

Output 8hort Circults
Shorting of outputs to $V_{D D}$ or $V_{S S}$ may damage CMOS devices by exceeding the maximum device dissipation.

## Ordering Information

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocesor device, it is important that the appropriate suffix letter be affixed to the type number of the device.
$\begin{array}{lc}\text { Package } & \text { Sufflix Lettor } \\ \text { Dual-In-Line Side-Brazed Ceramic } & \text { D } \\ \text { Dual-In-Line Plastic } & \text { E }\end{array}$
For example, a CDP6805E2 in a dual-in-line plastic package will be identified as the CDP6805E2E.


# Objective Data <br> CDP6805F2 <br> CMOS High-Performance Silicon-Gate 8-Bit Microcomputer 

## Features:

- Typical full speed operating power of 10 mW at 5 V
- Typical WAIT mode power of 3 mW
- Typical STOP mode power of $25 \mu W$
- Fully static operation
- 64 bytes of on-chip RAM
- 1089 bytes of on-chip ROM
- 16 bidirectional I/O lines
- 4 input-only lines
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Self-check mode
- Master reset and power-on reset
- Single 3 to 6 volt supply
- On-chip oscillator
- $1 \mu \mathrm{~s}$ cycle time
- 28-pin dual-in-line package


## Software Features:

- Similar to the MC6800
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory-mapped I/O
- User-callable self-check routines
- Two power-saving standby modes

The CDP6805F2 Microcomputer Unit (MCU) belongs to the CDP6805 Family of Microcomputers. This 8 -bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-power
consumption. It is a low-power processor designed for lowend to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.


Fig. 1 - CDP6805F2 CMOS microcomputer block diagram.

MAXIMUM RATINGS (Voltages Referenced to $V_{S S}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +8 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain per Pin Excluding $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ | I | 10 | mA |
| Operating Temperature Range <br> CDP6805F2 <br> CDP6805F2C | $\mathrm{T}_{\mathrm{A}}$ | T to $\mathrm{T}_{\mathrm{H}}$ <br> 0 to 70 <br> -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {Stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |



Fig. 2 - Equivalent test load.


Fig. 3 - Typical operating current vs. internal frequency.

DC ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{DD}}=5 \quad \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, T_{A}=T_{L}$ to $T_{H}$, unless otherwise noted) (See Note 11

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage, ILoad $\leq 10.0 \mu \mathrm{~A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{OL}} \\ & \mathrm{VOH}_{\mathrm{OH}} \\ & \hline \end{aligned}$ | $\begin{gathered} - \\ v_{D D}-0.1 \end{gathered}$ | 0.1 | V |
| Output High Voltage ( ${ }_{\text {Load }}=-200 \mu \mathrm{~A}$ ) PA0-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OH}}$ | 4.1 | - | V |
| Output Low Voltage, ( 1 Load $=800 \mu \mathrm{~A}$ ) PAO-PA7, PB0-PB7 | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |
| Input High Voltage Ports PAO-PA7, PBO-PB7, PCO-PC3 TIMER, IRO, RESET OSC1 | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}-2 \\ & \mathrm{~V}_{\mathrm{DD}}-0.8 \\ & \mathrm{~V}_{\mathrm{DD}}-1.5 \\ & \hline \end{aligned}$ | $\begin{array}{\|c} V_{D D} \\ V_{D D} \\ v_{D D} \end{array}$ | v |
| Input Low Voltage, All Inputs | $\mathrm{V}_{\text {IL }}$ | VSS | 0.8 | V |
| Total \$upply Current ( $C_{L}=50 \mathrm{pF}$ on Ports, No dc Loads, $\mathrm{t}_{\mathrm{cyc}}=1 \mu \mathrm{~s}$ ) RUN (Measured During Self-Check, $\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ ) WAIT (See Note 2) STOP (See Note 2) | IDD | - - - | $\begin{gathered} 5 \\ 2 \\ 200 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| 1/O ${ }^{\text {b orts }}$ Input Leakage - PA0-PA7, PB0-PB7 | IIL | - | $\pm 10$ | $\mu \mathrm{A}$ |
| Input Current - $\overline{\text { RESET, TRO, TIMER, OSC1, PCO-PC3 }}$ | $\mathrm{l}_{\text {in }}$ | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Output Capacitance - Ports A and B | $\mathrm{C}_{\text {out }}$ | - | 12 | pF |
| Input Capacitance - $\overline{\text { RESET, }}$, TRD, , TIMER, OSC1, PCO-PC3 | $\mathrm{C}_{\text {in }}$ | - | 8 | pF |

NOTES:

1. Electrical Characteristics for $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ available soon.
2. Test Conditions for IDD are as follows:

All ports programmed as inputs
$\mathrm{V}_{\text {IL }}=0.2 \mathrm{~V}$ (PA0-PA7, PBO-PB7, PCO-PC3)
$\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ for $\overline{\text { RESET, }} \overline{\mathrm{RQ}}$, TIMER
OSC1 input is a square wave from 0.2 V to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$
OSC2 output load $=20 \mathrm{pF}$ (WAIT IDD is affected linearly by the OSC2 capacitance)

TABLE 1 - CONTROL TIMING CHARACTERISTICS ( $V_{D D}=5 \quad V d c \pm 10 \%, V_{S S}=0, T_{A}=T_{L}$ to $T_{H}, f_{o S c}=4 \mathrm{MHz}, \mathrm{t}_{\text {cyc }}=1 \mu \mathrm{~S}$ )

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Crystal Oscillator Startup Time (See Figure 5) | toxov | - | 100 | ms |
| Stop Recovery Startup Time - Crystal Oscillator (See Figure 6) | tILCH | - | 100 | ms |
| Timer Pulse Width (See Figure 4) | ${ }^{\text {t }}$ H, ${ }^{\text {t TLL }}$ | 0.5 | - | teyc |
| Reset Pulse Width (See Figure 5) | ${ }_{\text {t } \mathrm{RL}}$ | 1.5 | - | $t_{\text {cyc }}$ |
| Timer Period (See Figure 4) | tTLTL | 1 | - | ${ }^{\text {t cyc }}$ |
| Interrupt Pulse Width (See Figure 15) | tILIH | 1 | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Period (See Figure 15) | tILIL | * | - | ${ }^{\text {t }}$ cyc |
| OSC1 Pulse Width (See Figure 7) | $\mathrm{tOH}, \mathrm{tOL}$ | 100 | - | ns |
| Cycle Time | ${ }^{\text {c }}$ cyc | 1000 | - | ns |
| Frequency of Operation Crystal External Clock | ${ }_{\text {fosc }}$ | dc | 4 | MHz |

*The minimum period, $\mathrm{t}_{\mathrm{ILIL}}$, should not be less than the number of $\mathrm{t}_{\text {cyc }}$ cycles it takes to execute the interrupt service routines plus $20 \mathrm{t}_{\mathrm{cyc}}$ cycles.


Fig. 4 - Timer relationships.


* Internal timing signal not available externally.

Fig. 5 - Power-on RESET and $\overline{\text { RESET }}$.


* Represents the internal gatıng of the OSC1 input pin.

Fig. 6-Stop recovery.

## FUNCTIONAL PIN DESCRIPTION

## $V_{D D}$ and $V_{S S}$

Power is supplied to the MCU using these two pins. $V_{D D}$ is power and $V_{S S}$ is ground.

## $\overline{\operatorname{IRO}}$ (MASKABLE INTERRUPT REQUEST)

$\overline{\mathrm{RQ}}$ is photomask option selectable with the choice of interrupt sensitivity being both level and negative edge or negative edge only. The MCU completes the current instruction before it responds to the request. If $\overline{\mathrm{RQ}}$ is low and the interrupt mask bit (l bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.
If the photomask option is selected to include level sensitivity, then the $\overline{\mathrm{RQ}}$ input requires an external resistor to $V_{D D}$ for "wire-OR" operation. See the Interrupt section for more detail.

## RESET

The $\overline{\text { RESET }}$ input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Resets section for a detailed description.

## TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to the Timer section for a detailed description.

## NUM (NON-USER MODE)

This pin is intended for use in self-check only. User applications should leave this pin connected to ground through a 10 kilohm resistor.

## OSC1, OSC2

The CDP6805F2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived from either a divide-by-two or divide-by-four of the external frequency ( $\mathrm{f}_{\mathrm{osc}}$ ). Both of these options are photomask selectable.

RC - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between $R$ and $f_{\text {osc }}$ is shown in Figure 8.

CRYSTAL - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for $f_{\text {osc }}$ in the electical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by $V_{D D}$. Refer to Table 1 , Control Timing Characteristics, for limits.

EXTERNAL CLOCK - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. toXOV or t|LCH do not apply when using an external clock input.

## PAO-PA7

These eight $1 / O$ lines comprise Port $A$. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

## Crystal Parameters

|  | $\mathbf{1} \mathbf{~ M H z}$ | $\mathbf{4} \mathbf{M H z}$ | Units |
| :--- | :---: | :---: | :---: |
| $R_{\text {SMAX }}$ | 400 | 75 | $\boldsymbol{\Omega}$ |
| $\mathrm{C}_{0}$ | 5 | 7 | pF |
| $\mathrm{C}_{1}$ | 0.008 | 0.012 | $\mu \mathrm{~F}$ |
| $\mathrm{C}_{\mathrm{OSC}} 1$ | $15-40$ | $15-30$ | pF |
| $\mathrm{C}_{\text {OSC }}$ | $15-30$ | $15-25$ | pF |
| $\mathrm{R}_{\mathrm{p}}$ | 10 | 10 | $\mathrm{M} \boldsymbol{\Omega}$ |
| Q | 30 k | 40 k | - |

Oscillator Waveform

(a) Crystal Oscillator Connections and Equivalent Crystal Circuit

(b) RC Oscillator Connection
(c) External Clock Source Connections


Fig. 7 - Oscillator connections.


Fig. 8 - Frequency vs. resistance for RC oscillator option only.

## PBO-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

## PCO-PC3

These four lines comprise Port C , a fixed input port. When Port C is read, the four most-significant bits on the data bus are "1s". There is no data direction register associated with Port C.

## INPUT/OUTPUT PROGRAMMING

Any Port A or B pin may be software programmed as an input or output by the state of the corresponding bit in the port data direction register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic " 1 ". A pin is configured as an input if its corresponding DDR bit is cleared to a logic " 0 ". At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.

(b)


Fig. 9 - Typical I/O port circuitry.
TABLE 2 - I/O PIN. FUNCTIONS

| $\mathbf{R} / \overline{\mathbf{W}}$ | DDR | I/O Pin Function |
| :---: | :---: | :--- |
| 0 | 0 | The $1 / O$ pin is in input mode. Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the $1 / \mathrm{O}$ pin. |
| 1 | 0 | The state of the $1 / \mathrm{O}$ pin is read. |
| 1 | 1 | The $1 / \mathrm{O}$ pin is in an output mode. The output data latch is read |

## SELF-CHECK

The CDP6805F2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic " 1 " then executing a reset. After reset, the following five tests are executed automatically:

1/O - Functionally Exercise Ports A, B, C
RAM - Walking Bit Test
ROM - Exclusive OR with ODD "1s" Parity Result
Timer - Functionally Exercise Timer
Interrupts - Functionally Exercise External and Timer Interrupts

Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

TABLE 3 - SELF-CHECK RESULTS

| PB3 | PB2 | PB1 | PB0 | Remarks |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 1 | Bad Timer |
| 1 | 1 | 0 | 0 | Bad RAM |
| 1 | 1 | 0 | 1 | Bad ROM |
| 1 | 1 | 1 | 0 | Bad Interrupt or Request Flag |
| All Cycling |  |  |  | Good Part |
| All Others |  |  |  | Bad Part |

## RAM SELF-CHECK SUBROUTINE

Returns with the $Z$ bit clear if any error is detected; otherwise, the $Z$ bit is set.

The RAM test must be called with the stack pointer at \$7F and the accumulator zeroed. When run, the test checks every RAM cell except for \$7F and \$7E which are assumed to contain the return address.
$A$ and $X$ are modified. All RAM locations except the top 2 are modified. (Enter at location \$78B.)

## ROM CHECKSUM SUBROUTINE

Returns with $Z$ bit cleared if any error was found; otherwise $Z=1, X=0$ on return, and $A$ is zero it the test passed. RAM locations $\$ 40-\$ 43$ are overwritten. (Enter at location \$7A4.)

## TIMER TEST SUBROUTINE

Return with Z bit cleared if any error was found; otherwise $Z=1$.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask will not be set, so the caller must protect himself from interrupts if necessary.
$A$ and $X$ register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$7BE.)


Fig. 10-Self-check pinout configuration.

## MEMORY

The CDP6805F2 has a total address space of 2048 bytes of memory and $\mathrm{I} / \mathrm{O}$ registers. The address space is shown in Figure 11.

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 64 bytes of RAM. The next 1079 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.

The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$7F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 32 bytes of RAM are available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are available for program data storage.


* Reads of unused locations undefined

Fig. 11 - Address map.

## CDP6805F2

## REGISTERS

The CDP6805F2 contains five registers as shown in the programming model (Figure 12). The interrupt stacking order is shown in Figure 13.

## ACCUMULATOR (A)

This accumulator is an 8 -bit general purpose register used to hold operands and results of the arithmetic calculations and data manipulations.

## INDEX REGISTER (X)

The $X$ register is an 8 -bit register which is used during the indexed modes of addressing. It provides the 8 -bit operand which is used to create an effective address. The index register is also used for data manipulations with the read-modify-write type of instructions and as a temporary storage register when not performing addressing operations.

## PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next instruction to be executed by the processor.

## STACK POINTER (SP)

The stack pointer is an 11-bit register containing the address of the next free location on the stack. When accessing memory, the six most-significant bits are appended to the five least-significant register bits to produce an address within the range of $\$ 77$ to $\$ 60$. The stack area of RAM is used to store the return address on subroutine calls and the machine state during interrupts. During external or power-on reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$7F). Nested interrupts and/or subroutines may use up to 32 (decimal) locations beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.


Fig. 12 - Programming model.


NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.

## CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs

HALF CARRY BIT $(\mathrm{H})$ - The $H$ bit is set to a " 1 " when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) - When the I bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I bit is set, the interrupt is latched and is processed when the I bit is next cleared.

NEGATIVE (N) - Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical " 1 ").

ZERO (Z) - Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) - Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

## RESETS

The CDP6805F2 has two reset modes: an active low external reset pin ( $\overline{\operatorname{RESET}}$ ) and a power-on reset function; refer to Figure 5.

## RESET

The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low for a minimum of one $t_{R L}$. The $\overline{\operatorname{RESET}}$ pin is provided with a Schmitt Trigger input to improve its noise immunity.

## POWER-ON RESET

The power-on reset occurs when a positive transition is detected on VDD. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision
for a power-down reset. The power-on circuitry provides for a 1920 t cyc $^{c}$ delay from the time of the first oscillator operation. If the external RESET pin is low at the end of the 1920 time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit (TCR7) is cleared to a " 0 ".
- Timer control register interrupt mask bit (TCR6) is set to a " 1 ".
- All data direction register bits are cleared to a " 0 ". All ports are defined as inputs.
- Stack pointer is set to \$7F.
- The internal address bus is forced to the reset vector (\$7FE, \$7FF)
- Condition code register interrupt mask bit (I) is set to a " 1 ".
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

## INTERRUPTS

Systems often require that normal processing be interrupted so that some external event may be serviced. The CDP6805F2 may be interrupted by one of three different methods, either one of two maskable interrupts (external input or timer) or a non-maskable software interrupt (SWI).

Interrupts cause the processor registers to be saved on the stack and the interrupt mask set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack and return to normal processing. The stacking order is shown in Figure 13.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction execution is complete.

When the current instruction is complete, the processor checks all pending hardware interrupts and if unmasked, proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Note that masked interrupts are latched for later interrupt service.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed as any other instruction. Refer to Figure 14 for the interrupt and instruction processing sequence.

## RCA CMOS LSI Products

## CDP6805F2

## TIMER INTERRUPT

Each time the timer decrements to zero (transitions from $\$ 01$ to $\$ 00$ ), the timer interrupt request bit (TCR7) is set. The processor is interrupted only if the timer mask bit (TCR6) and interrupt mask bit (I bit) are both cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This mask prevents further interrupts until the present one is serviced. The processor now vectors to the
timer interrupt service routine. The address for this service routine is specified by the contents of \$7F8 and \$7F9 unless the processor is in a WAIT mode, in which case the contents of \$7F6 and \$7F7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.


Fig. $14-\overline{R E S E T}$ and INTERRUPT processing flowchart.

## EXTERNAL INTERRUPT

Either level- and edge-sensitive or edge-sensitive only inputs are available as mask options. If the interrupt mask bit of the condition code register is cleared and the external interrupt pin (IRQ) is "low" or a negative edge has set the internal interrupt flip-flop, then the external interrupt occurs. The action of the external interrupt is identical to the timer except that the service routine address is specified by the contents of \$7FA and \$7FB. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line (TRQ) to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (tILIL) is obtained by adding 20 instruction cycles ( $\mathrm{t}_{\text {cyc }}$ ) to the total number of cycles it takes to complete the service routine including the RTI in-
struction; refer to Figure 15. The second configuration shows many interrupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the IRQ remains low, then the next interrupt is recognized.

## SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routine address is specified by the contents of memory locations \$7FC and \$7FD.

The following three functions are not strictly interrupts, however, they are tied very closely to the interrupts. These functions are RESET, STOP, and WAIT.

RESET - The $\overline{\text { RESET input pin and the internal power-on }}$ reset function each cause the program to vector to an initialization program. This vector is specified by the contents
(a) Interrupt Functional Diagram

(b) Interrupt Mode Diagram


The minimum pulse width ( $\mathrm{t}_{\mathrm{L} / \mathrm{IH} \text { ) is one }}$ $t_{\text {cyc. }}$. The period IILIL should not be less than the number of $t_{\text {cyc }}$ cycles it takes to execute the interrupt service routine plus $20 \mathrm{t}_{\text {cyc }}$ cycles.
(2) $\overline{\operatorname{RO}}$ (MPU)

Mask Optional Level Sensitive If after servicing an interrupt the $\overline{\mathrm{RQ}}$ remains low, then the next interrupt is recognized.


Fig. 15 - External interrupt.

## CDP6805F2

of memory locations \$7FE and \$7FF. The interrupt mask of the condition code register is also set. See preceding section on Reset for details.

STOP - The STOP instruction places the CDP6805F2 in its lowest power consumption mode. In the STOP function, the internal oscillator is turned off causing all internal processing and the timer to be halted; refer to Figure 16.
During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timing interrupts. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged. The processor can only be brought out of the STOP mode by an external $\overline{\mathrm{RO}}$ or RESET .


Fig. 16 - Stop function flowchart.

WAIT - The WAIT instruction places the CDP6805F2 in a low-power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is disabled from all internal circuitry except the timer circuit; refer to Figure 17. Thus, all internal processing is halted, however, the timer continues to count normally.

During the WAIT mode, the I bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled by software prior to entering the WAIT mode to allow a periodic exit from the WAIT mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer WAIT interrupt) is serviced since the MCU is no longer in the WAIT mode.

## TIMER

The MCU timer contains an 8 -bit software programmable counter with a 7-bit software selectable prescaler. Figure 18 contains a block diagram of the timer. The counter may be preset under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit (i.e., bit 7 of the timer control register (TCR)) is set. Then, if the timer interrupt is not masked (i.e., bit 6 of the TCR and the I bit in the condition code register are both cleared) the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack and then fetches the timer vector address from locations \$7F8 and \$7F9 (or \$7F6 and \$7F7 if in the WAIT mode) in order to begin servicing.
The counter continues to count after it reaches zero allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter become stable, prior to the read portion of a cycle, and do not change during the read. The timer interrupt request bit remains set until cleared by the software. TCR7 may also be used as a scanned status bit in a non-interrupt mode of operation (TCR6 = 1).
The prescaler is a 7 -bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1 , and bit 2 of the TCR are programmed to choose the appropriate prescaler output within the range of +1 to +128 which is used as the counter input. The processor cannot write into or read from the prescaler, however, its contents are cleared to all " $0 s$ " by the write operation into TCR when bit 3 of the written data equals one. This allows for truncation-free counting.
The timer input can be configured for three different operating modes plus a disable mode depending on the value written to the TCR4 and TCR5 control bits. Refer to the Timer Control Register section.

## TIMER INPUT MODE 1

If TCR5 and TCR4 are both programmed to a " 0 ", the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for


Fig. 17 - WAIT function flowchart.
periodic interrupt generation as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.

## TIMER INPUT MODE 2

With TCR5 $=0$ and TCR4 $=1$, the internal clock and the TIMER input pin are ANDed to form the timer input signal. This mode can be used to measure external pulse widths. The external timer input pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is $\pm$ one internal clock and therefore, accuracy improves with longer input pulse widths.

## TIMER INPUT MODE 3

If TCR5 $=1$ and TCR4 $=0$, all inputs to the timer are disabled.

## TIMER INPUT MODE 4

If TCR5 $=1$ and TCR4 $=1$, the internal clock input to the timer is disabled and the TIMER input pin becomes the input to the timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.
Figure 18 shows a block diagram of the timer subsystem. Power-on reset and the STOP instruction invalidate the contents of the counter.


Fig. 18 - Programmable timer/counter block diagram.

TIMER CONTROL REGISTER (TCR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

All bits in this register except bit 3 are read/write bits.
TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic " 1 ".
1 - Set whenever the counter decrements to zero or under program control.
0 - Cleared on external RESET, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 ", it inhibits the timer interrupt to the processor.
1 - Set on external RESET, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by RESET.)

1 - Select external clock source.
0 - Select internal clock source.
TCR4 - External enable bit: control bit used to enable the external TIMER pin. (Unaffected by RESET.)

1 - Enable external TIMER pin.
0 - Disable external TIMER pin.

| TCR5 | TCR4 |  |
| :---: | :---: | :--- |
| 0 | 0 | Internal Clock to Timer |
| 0 | 1 | AND of Internal Clock and TIMER |
|  |  | Pin to Timer |
| 1 | 0 | Inputs to Timer Disabled |
| 1 | 1 | TIMER Pin to Timer |

TCR3 - Timer Prescaler Reset bit: writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates " 0 ". (Unaffected by RESET.)

TCR2, TCR1, TCRO - Prescaler select bits: decoded to select one of eight outputs on the prescaler. (Unaffected by RESET.)

Prescaler

| TCR2 | TCR1 | TCRO | Result |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | +1 |
| 0 | 0 | 1 | +2 |
| 0 | 1 | 0 | +4 |
| 0 | 1 | 1 | +8 |
| 1 | 0 | 0 | +16 |
| 1 | 0 | 1 | +32 |
| 1 | 1 | 0 | +64 |
| 1 | 1 | 1 | +128 |

## INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions is the program counter. Refer to Table 4.

## READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modifywrite sequence since it does not modify the value. Refer to Table 5.

## BRANCH INSTRUCTIONS

Most branch instructions test the state of the condition code register and, if certain criteria are met, a branch is executed. This adds an offset between -127 and +128 to the current program counter. Refer to Table 6.

## BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 128 bytes of the memory space where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within the first 256 locations. The bit set, bit clear, and bit test and branch functions are implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to Table 7.

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8.

## OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU.

## ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

## ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions while the longest instructions (three bytes) permit tables throughout memory. Short and long absolute addressing is also included. Twobyte direct addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction with the effects each instruction has on the condition code register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate
"contents of," an arrow indicates "is replaced by," and a colon indicates "concatenation of two bytes."

## INHERENT

In inherent instructions, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index registers or accumulator and no other arguments are included in this mode.

## IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C \leftarrow P C+2
$$

## DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$
E A=(P C+1) ; P C+P C+2
$$

Address Bus High -0 ; Address Bus Low $-(P C+1)$

## EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single three-byte instruction. When using the CDP6805 assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing mode.

$$
E A=(P C+1):(P C+2) ; P C \leftarrow P C+3
$$

Address Bus High $-(P C+1)$; Address Bus Low $\leftarrow(P C+2)$

## INDEXED, NO-OFFSET

In the indexed, no-offset addressing mode, the effective address of the argument is contained in the 8-bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is used to move a pointer through a table or to address a frequently referenced RAM or $1 / O$ location.

$$
\begin{gathered}
E A=X ; P C \leftarrow P C+1 \\
\text { Address Bus High } \leftarrow 0 ; \text { Address Bus Low } \leftarrow X
\end{gathered}
$$

## INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register, therefore, the operand is located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the mth element in an $n$ element table. All instructions are two bytes. The content of the index register
$(X)$ is not changed. The content of (PC +1 ) is an unsigned 8 -bit integer. One-byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=X+(P C+1) ; P C \leftarrow P C+2
$$

Address Bus High $-K$; Address Bus Low $-X+(P C+1)$ where $K=$ The carry from the addition of $X+(P C+1)$

## INDEXED, 16 -BIT OFFSET

In the indexed, 16 -bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8 -bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8-bit offset, except that this three-byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the assembler determines the most efficient form of indexed offset - 8 or 16 bit. The content of the index register is not changed.

$$
\begin{gathered}
\mathrm{EA}=\mathrm{X}+[(\mathrm{PC}+1):(\mathrm{PC}+2)] ; \mathrm{PC}-\mathrm{PC}+3 \\
\text { Address Bus High} \longrightarrow(\mathrm{PC}+1)+\mathrm{K} ; \\
\text { Address Bus Low }-\mathrm{X}+(\mathrm{PC}+2)
\end{gathered}
$$

where $K=$ The carry from the addition of $X+(P C+2)$

## RELATIVE

Relative addressing is only used in branch instructions. In relative addressing, the contents of the 8 -bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to see if it is within the span of the branch.

$$
\begin{gathered}
E A=P C+2+(P C+1) ; P C-E A \text { if branch taken; } \\
\text { otherwise, } P C-P C+2
\end{gathered}
$$

## BIT SET/CLEAR

Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 128 addressabie locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes: one for the opcode (including the bit number) and the second for addressing the byte which contains the bit of interest.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High - 0 ; Address Bus Low-(PC+1)

## BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing, and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8 -bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High-0; Address Bus Low-(PC +1 ) $E A 2=P C+3+(P C+2) ; P C-E A 2$ if branch taken; otherwise, $P C \leftarrow P C+3$

TABLE 4 - REGISTER/MEMORY INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed(8-Bit Offset) |  |  | Indexed(16-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | Op Code | $\begin{gathered} * \\ \text { Bytes } \end{gathered}$ | Cycles | Op Code | $\begin{gathered} * \\ \text { Bytes } \end{gathered}$ | Cycles | Op Code | $\begin{gathered} t \\ \text { Bytes } \end{gathered}$ | Cycles |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | AB | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | AO | 2 | 2 | B0 | 2 | 3 | CO | 3 | 4 | F0 | 1 | 3 | EO | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with $A$ | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare $X$ with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

TABLE 5 - READ-MODIFY-WRITE INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent (A) |  |  | Inherent (X) |  |  | Direct |  |  | Indexed(No Offset) |  |  | Indexed (8-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{gathered} \mathrm{Op} \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | Bytes | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | Bytes |  | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} * \\ \text { Bytes } \end{gathered}$ | Cycles |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4F | 1 | 3 | 5 F | 1 | 3 | 3F | 2 | 5 | 7 F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7D | 1 | 4 | 6D | 2 | 5 |

TABLE 6 - BRANCH INSTRUCTIONS

|  |  | Relative Addressing Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\#$ Cycles |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEQ | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | 2A | 2 | 3 |
| Branch IFF Minus | BMI | 2 B | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | 2D | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | 2 E | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | 2F | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

TABLE 7 - BIT MANIPULATION INSTRUCTIONS

| Function | Mnemonic | Addressing Modes |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit Set/Clear |  |  | Bit Test and Branch |  |  |
|  |  | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycies } \end{gathered}$ |
| Branch IFF Bit $n$ is Set | BRSET $n(n=0 . .7)$ | - | - | -- | $2 \bullet n$ | 3 | 5 |
| Branch IFF Bit n is Clear | BRCLR $n(n=0 . .7)$ | - | - | - | $01+2 \cdot n$ | 3 | 5 |
| Set Bit $n$ | BSET $n(n=0 . .7)$ | $10+2 \cdot n$ | 2 | 5 | - | - | - |
| Clear Bit $n$ | BCLR $n(n=0 \ldots 7)$ | $11+2 \cdot n$ | 2 | 5 | - | - | - |

TABLE 8 - CONTROL INSTRUCTIONS

|  |  | Inherent |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $*$ <br> Bytes | 7 <br> Cycles |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | $9 F$ | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | 98 | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | $9 A$ | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | $9 C$ | 1 | 2 |
| No-Operation | NOP | 90 | 1 | 2 |
| Stop | STOP | $8 E$ | 1 | 2 |
| Wait | WAIT | $8 F$ | 1 | 2 |


|  | Bit Manipulation |  | Branch | Read-Modity-Write |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L_{\text {Low }}{ }^{\text {Hi }}$ | $\begin{aligned} & \frac{\text { BTB }}{0} \\ & 0000 \end{aligned}$ | $\begin{aligned} & \text { BSC } \\ & 0001 \end{aligned}$ | $\begin{aligned} & \frac{\text { RI }}{}{ }^{2} \\ & 0010 \\ & \hline \end{aligned}$ | $\begin{aligned} & \frac{\mathrm{DRR}}{3} \\ & \mathbf{c} 011 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INH } \\ & 0100 \\ & 0 \end{aligned}$ | $\begin{aligned} & \frac{\mathrm{TNH}}{5} \\ & 0.101 \\ & \hline \end{aligned}$ | $\begin{aligned} & \frac{1 \times 1}{6} \\ & 0110 \end{aligned}$ | $\begin{gathered} \hline 1 \times \\ \hline 7 \\ 0111 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { INH } \\ & 8 \\ & 1000 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INH } \\ & 1001 \\ & \hline \end{aligned}$ | IMM | $\begin{gathered} \text { DIR } \\ \hline 8 \\ 1011 \\ \hline \end{gathered}$ | $\begin{gathered} \text { EXT } \\ \text { C } \\ 1100 \\ \hline \end{gathered}$ | $\begin{gathered} \frac{1 \times 2}{12} \\ 101 \\ \hline \end{gathered}$ | $\begin{aligned} & \frac{1 \times 1}{} \\ & \underline{E} 110 \\ & \hline \end{aligned}$ |  | ${ }^{\mathrm{Hi}}$ Low |
| Low | $\begin{array}{\|c\|} \hline 8 \\ \hline \end{array}{ }_{3}^{\text {BRSETO }}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & B R A^{3} \\ \hline \end{array}$ | $2_{2}{ }_{2} \text { NEG }{ }^{5}$ | $\begin{array}{\|l\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ | $2^{\text {NEG }}{ }^{\text {¢ }}$ \| ${ }^{6}$ | ${ }_{1}^{\text {NEG }{ }^{5} \text { Ix }}$ | $\begin{array}{\|c\|} \hline 1000 \\ \hline \\ \hline \\ \hline \end{array}$ |  | ${ }_{2}$SUB <br> 1 IMM | ${ }_{2} \quad \mathrm{SUB}_{\mathrm{DIR}}{ }^{3}$ | $\begin{array}{\|c\|c\|} \hline & \text { SuB }^{4} \\ \hline \end{array}$ |  | ${ }_{2}{ }^{\text {SUB }{ }^{\text {IX }}{ }^{4}}$ | SUB ${ }^{3}{ }^{\text {a }}$ | (0000 |
| ${ }_{0}^{1}$ | $\begin{array}{r}  \\ 3 \\ 3 \\ 3 \\ 3 \end{array}$ | $\begin{array}{\|r} 8 \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & { }^{3} \\ \hline & \mathrm{BRN} \\ \hline \end{array}$ |  |  |  |  |  | $\begin{array}{\|r\|r\|} \hline \\ \hline \\ \hline \end{array}$ |  | $\mathrm{CMP}^{2}$ | $\begin{array}{r} \mathrm{CMP}^{\mathrm{DII}} \\ 2 \\ \hline \end{array}$ | $\mathrm{CMP}_{\mathrm{EXI}}{ }^{\mathrm{EA}}$ | ${ }_{3} \mathrm{CMP}_{1 \times 2}^{5}$ | $\begin{aligned} &{ }^{2} \mathrm{CMP}_{1}^{4} \\ & 2 \mid \times 1 \\ & \hline \end{aligned}$ | CMP ${ }^{\text {a }}$ | ${ }_{0}^{1}$ |
| ${ }_{0}^{2} 10$ | $\begin{array}{\|r\|} \hline \text { BRSET1 } \\ \hline 3 \quad B T B \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline & \begin{array}{r} 5 \\ \hline \\ \hline \end{array} \quad \begin{array}{l} \text { BSEI } \\ \hline \end{array} \\ \hline \end{array}$ | $\begin{array}{ll} \mathrm{BHI}_{\mathrm{REL}} \\ 2 \end{array}$ |  |  |  |  |  |  |  | $\begin{array}{ll} 2 & \\ \hline & \mathrm{SBC} \\ \hline & \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{ll} 2 & \mathrm{SBC}^{3} \\ 2 & \mathrm{DIR} \\ \hline \end{array}$ | ${ }_{3} \mathrm{SBC}^{\mathrm{EXI}}$ | ${ }_{3} \mathrm{SBC}^{1 \times 2} 5$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{SBC}^{4} \\ \hline 2 & \mathrm{IX}_{1} \\ \hline \end{array}$ | , SBC ${ }^{\text {1x }}$ | 0010 |
| 3 0011 | $\begin{array}{\|c\|} \hline \text { BRCLR1 } \\ 3^{5} \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{r} \text { BCL1 }{ }^{5} \\ 2 \quad \begin{array}{r} \text { BSC } \\ \hline \end{array} \\ \hline \end{array}$ | ${ }_{2}{ }^{B L S}{ }^{3}$ | $\mathrm{COM}^{5}{ }^{5}$ | $\begin{array}{r} \mathrm{COMA}^{3} \\ 1 \\ \text { iNH } \\ \hline \end{array}$ | $\mathrm{COMX}^{3}$ | $\begin{array}{\|l\|l\|} \hline \mathrm{Com}_{1 \times 1} \\ \hline \end{array}$ | $\mathrm{Com}^{5}{ }^{5}$ | $\begin{array}{\|r\|} \hline \mathrm{SWI}^{10} \\ \hline \end{array}$ |  | $\begin{array}{ll}  & \mathrm{CPX}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{CPX}^{3} \\ 2 \\ \hline \end{array}$ | ${ }_{3} \mathrm{CPX}_{\mathrm{EXT}}{ }^{4}$ | $3^{\text {CPX }}{ }_{1 \times 2}$ | ${ }_{2}{ }^{2}{ }^{2 P x}{ }^{4}$ | ${ }_{1}{ }^{\text {CPX }}{ }^{\text {ax }}{ }^{3}$ | ${ }^{3} 1011$ |
| 4 0100 | $\begin{array}{\|r\|} \hline \text { BRSET2 } \\ 3^{5} \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r} \text { BSET2 } \\ \hline 2 \begin{array}{r} \text { BSC } \\ \hline \end{array} \\ \hline \end{array}$ | ${ }_{2} \mathrm{BCC}_{\mathrm{REL}}^{3}$ | ${ }_{\text {LSR }}^{\text {DTR }}$ | $\begin{array}{\|c\|c\|} \hline \text { LSRA } \\ \hline & \text { INH } \\ \hline \end{array}$ | $, \begin{gathered} \text { LSRX } \\ \text { INH } \\ \hline \end{gathered}$ | $\operatorname{LSR}_{\|X\|}{ }^{6}$ | LSR ${ }^{5}$ |  |  | $\begin{array}{rr} 2 & \\ 2 & \mathrm{AND}^{2} \\ \hline \end{array}$ |  | ${ }_{3} \mathrm{AND}_{\text {EXT }}{ }^{4}$ | ${ }_{3}{ }^{\text {AND }}$ | ${ }_{2}{ }^{A N D}{ }^{4}$ | AND | $0{ }_{0}{ }^{4}$ |
| 5 0101 | $\begin{array}{\|c\|} \begin{array}{\|c\|} \text { BRCLR2 } \\ 3 \\ 3 \end{array} \\ \hline \end{array}$ |  | ${ }_{2}{ }^{\text {BCS }}{ }_{\text {REL }}$ |  |  |  |  |  |  |  | ${ }_{2}{ }^{\text {BII }{ }^{\text {IMM }}{ }^{2}}$ | $\begin{array}{lll} 2 & \text { BIT } \\ 2 & & { }^{2} \\ \hline \end{array}$ | $3_{\text {EXI }}^{\text {BIT }}$ | Bit | $\mathrm{BIT}^{4}$ | ${ }^{\text {BIT }}{ }_{\text {- }} \times$ | ${ }_{0}^{5}$ |
| $\stackrel{6}{6110}$ | $\left\lvert\, \begin{array}{r} \text { BRSET3 } \\ 3 \\ 3 \\ \hline \end{array}\right.$ | $\begin{array}{r} \mathrm{BSETS}^{5} \\ 2 \\ \hline \text { BSC } \\ \hline \end{array}$ | ${ }_{2} \text { BNE }_{\text {REL }}$ | $\begin{array}{\|ll\|} \hline & \begin{aligned} & \text { ROR } 5 \\ & 2 \\ & \hline \end{aligned} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { RORA } \\ \hline \end{array}{ }^{3} \text { INH }$ | $\begin{array}{r} \text { RORX } \\ , \quad \begin{array}{l} \text { INH } \\ 3 \end{array} \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline \mathrm{ROR}^{6} \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline \text { ROR } \\ \hline & \\ \hline \end{array}$ |  |  |  |  | $\begin{array}{\|l\|} \hline \text { LDA } \\ \hline \end{array}$ | ${ }^{3}{ }^{\text {LDA }}{ }_{1 \times 2}$ | $2^{\text {LDA }}$ | ${ }^{\text {LDA }}{ }_{\text {Ix }}$ | ${ }_{0}^{6} 110$ |
| 7 011 | $\begin{array}{\|c\|} \hline \text { BRCLR3 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|r}  \\ \hline \text { BCLL3 }{ }^{5} \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline & B E O_{3}^{3} \\ 2 & \text { REL } \\ \hline \end{array}$ | $\text { ASR }^{5}{ }^{5}$ | $\begin{array}{\|r\|r\|} \hline & \\ \hline & \text { ASRA } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{lll}  & & \\ \hline & & \\ \hline \end{array}$ | , ASR ${ }^{5}$ |  | $\mathrm{TAX}^{2}$ |  | $\begin{array}{r} \text { STA } \\ 2 \\ 2 \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { STA } \\ \hline \end{array}$ | ${ }_{3} \text { STA }_{1 \times 2}^{6}$ | ${ }_{2}{ }^{\text {STA }}{ }^{\text {E }}$ [ ${ }^{5}$ | , STA ${ }_{1 \times}^{4}$ | ${ }^{7} 111$ |
| 8 <br> 1000 | $\begin{array}{\|c\|} \hline \text { BRSET4 } \\ 3 \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|c} 8 \\ { }^{\text {BSETT }} \\ 2 \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{BHCC}^{3} \\ & \mathrm{REL}^{2} \\ & \hline \end{aligned}$ | $\begin{array}{r} \mathrm{LSL}^{2} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { LSLA } \\ \hline \end{array}$ | $\begin{aligned} & \operatorname{LSLX}^{3} \\ & 1 \mathrm{INH} \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|l\|} \hline & \text { LSL } \\ \hline & \\ \hline \end{array}$ |  | ${ }_{1} \mathrm{CLC}^{\text {INH }}$ | ${ }_{2} \mathrm{EOR}^{\text {IMM }}{ }^{2}$ | ${ }_{2} \mathrm{EOR}_{\mathrm{DIR}}^{3}$ | $\begin{array}{\|c\|c\|} \hline & E_{1}{ }^{4}{ }^{4} \\ \hline \end{array}$ | $\text { EOR }_{1 \times 2}$ | $\text { EOR }_{1 \times 1}^{4}$ | ${ }^{\text {EOR }}{ }^{\text {ax }}$ | ${ }_{1000}^{8}$ |
| ${ }_{1001}$ | $\begin{array}{\|r\|} \hline \text { BRCLR4 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|c\|} \hline \text { BCLR4 } \\ \hline \end{array}$ | ${ }_{2}{ }_{2}{ }^{\text {BHCS }}{ }^{3}{ }^{3}$ | $\mathrm{ROL}_{\mathrm{DIR}}$ | $\begin{array}{\|r\|} \hline \text { ROLA } \\ , ~ \\ \hline \end{array}$ | $\begin{aligned} & \mathrm{ROLX}^{3} \\ & 1 \mathrm{iNH} \\ & \hline \end{aligned}$ | $\begin{array}{lll} { }_{2} & \mathrm{ROL}_{1 \times 1} \\ \hline \end{array}$ | $\mathrm{ROL}^{\mathrm{Ix}}$ |  | $1 \mathrm{SEC}^{2}$ | $2 \begin{array}{ll}  & A D C^{2} \\ 2 & I M M \end{array}$ | ${ }_{2}{ }_{2}{ }^{A D C} C_{D i R}^{3}$ | ${ }_{3} A D C^{4}$ | ${ }_{3}{ }^{A D C}$ | ${ }_{2}{ }_{2}{ }^{A D C} \mid$ | ${ }_{1}{ }^{\text {ADC }}{ }^{1 x}$ | 1901 |
| ${ }_{\text {A }}^{\text {A }}$ | $\begin{array}{\|c\|} \hline \text { BRSET5 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} 8 \\ \hline \text { BSET5 } \\ 2 \quad \text { BSC } \\ \hline \end{array}$ | ${ }_{2} \mathrm{BPL}^{3} \mathrm{REL}^{3}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{DEC} \\ 2 & \text { DIA } \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { DECX }^{3} \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & \\ \hline & D E C \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ |  | $\mathrm{CLI}_{\mathrm{INH}}^{2}$ | $\begin{array}{r} 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline \text { ORA }^{3} \\ 2 \\ 2 & \text { DIA } \\ \hline \end{array}$ | $\begin{gathered} \text { ORA } \\ { }^{2} \\ \hline \end{gathered}$ | $\mathrm{ORA}_{1 \times 2}^{5}$ | $\begin{array}{\|l\|l\|} \hline & \text { ORA } \\ 2 & \\ 2 & \\ \hline \end{array}$ | , ORA ${ }^{3}$ | ${ }_{1010}$ |
| ${ }_{1011}$ | $\begin{array}{\|c\|} \hline \text { BRCLR5 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} \text { BCLE5 } \\ 2 \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c} y_{2} \mathrm{BMI}^{3} \\ \hline \end{array}$ |  |  |  |  |  |  | $\begin{array}{ll}  & \mathrm{SEI}^{2} \\ 1 & \\ \hline \end{array}$ | $\begin{array}{r}  \\ \hline \end{array}$ | $2$ | $\begin{array}{\|l\|l\|} \hline & A D D^{4} \\ \hline & \text { EXI } \\ \hline \end{array}$ | ${ }^{A D D^{5}}$ | ${ }_{2}^{A D D}{ }_{1 \times 1}^{4}$ | $A D D_{1 \mathrm{x}}^{3}$ | ${ }_{1011}$ |
| $\underset{1100}{\text { C }}$ | $\begin{array}{\|r\|} \hline \text { BRSET6 } \\ \hline 3 \quad B T B \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{BMC}_{\mathrm{REL}}{ }^{3}$ | ${ }_{2}{ }^{I N C} \mathrm{DIR}^{\circ}$ | $\begin{array}{\|c\|} \hline{ }^{\prime}{ }^{\text {INCA }} \\ \hline \end{array}$ | $\begin{array}{r} \mathrm{INCx}^{3} \\ 1 \\ \hline 1 \mathrm{NH} \\ \hline \end{array}$ | $\mathrm{INC}_{\mid \times 1}{ }^{\circ}$ | ${ }^{\text {NNC }}$ |  | $\mathrm{RSP}^{2}{ }^{2}$ |  | $\begin{array}{ll}  & \mathrm{JMP}^{\text {On }} \\ 2 & \text { OIR } \\ \hline \end{array}$ | ${ }_{3}{ }^{2} M_{E X T}{ }^{\text {En }}$ |  | $\begin{array}{\|ll\|} \hline & \\ \hline & J M P \\ \hline & \\ \hline \end{array}$ | $1^{\text {J }}{ }^{\text {J }}{ }_{\text {Ix }}$ | ${ }_{100}^{\text {C }}$ |
| ${ }_{101}$ | $\begin{array}{\|r\|} \hline \text { BRCLR6 } \\ 3 \\ 3 \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{BMS}^{3}{ }^{3}$ | $\begin{array}{\|c\|} \hline{ }^{T S T}{ }^{4} \\ \hline \end{array}$ | $\begin{array}{\|r\|r\|} \hline \text { TSTA } \\ \hline & \text { INH } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { TSTX } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline & T S T & 5 \\ 2 & & \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & \mathrm{TST} \\ \hline \\ \hline & \\ \hline \end{array}$ |  | $\begin{array}{\|c\|} \hline \mathrm{NOP}^{2} \\ \hline 1 \mathrm{NH} \\ \hline \end{array}$ | ${ }^{2}{ }^{B S R}{ }^{6}{ }^{6}$ | $\begin{array}{lll}  & J S R & 5 \\ 2 & & \\ & & \\ \hline \end{array}$ | ${ }_{3} \quad \text { JSR EXT }$ | $J S R_{1 \times 2}$ | $2{ }_{2}{ }_{2}{ }^{2}{ }^{6}{ }^{6}$ | ${ }_{1}$ JSR ${ }_{1 \times}^{5}$ | ${ }_{101}$ |
| ${ }_{111}^{\mathrm{E}}$ | $\begin{array}{\|r} \hline \text { BRSET7 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{r} { }_{2}{ }_{2 S E T 7}^{5} \\ { }^{5} \\ \hline \end{array}$ | $2{ }_{2}{ }^{\text {BIL }} \text { REL }$ |  |  |  |  |  | $\mathrm{STOP}^{2}$ |  | $\begin{array}{\|c}  \\ 2 \\ 2 \end{array}$ | $\begin{array}{r} \text { LDX } \\ 2 \quad \begin{array}{l} \text { DiR } \end{array} \\ \hline \end{array}$ | ${ }^{2} \text { LDX }{ }^{4}$ | $\mathrm{LDX}_{1 \times 2}$ | $\operatorname{LDX}_{1 \times 1}$ | $\begin{array}{lll} \text { LDX } & \mathrm{ix} \\ \hline \end{array}$ | ${ }_{110}^{E}$ |
| ${ }_{111}$ | $\begin{array}{\|r\|} \hline \text { BRCLR7 } \\ 3 \\ 3 \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline 85 \\ \hline \text { BCLR7 } \\ \hline \end{array}$ | $\mathrm{BIH}_{\mathrm{REL}}$ | $\begin{array}{\|c\|c\|} \hline \mathrm{CLR}^{5} \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{CLRA}^{3} \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \text { CLRX } \\ 1 & \mathrm{INH} \\ \hline \end{array}$ | $C^{2}{ }^{6}{ }^{6}$ | $\begin{array}{ll}  \\ \hline C L R & \\ & 1 x \\ \hline \end{array}$ |  | $\therefore \operatorname{TXA}^{2}{ }^{2}$ |  | $\begin{array}{ll}  & \\ \hline & S T X \\ \hline \end{array}$ | ${ }_{3} \quad \text { STX } \quad \begin{array}{ll} 5 \\ \hline \end{array}$ | $\begin{array}{ll}  & \operatorname{STX}_{1 \times 2} \\ \hline \end{array}$ | ${ }_{2} \mathrm{STX}_{1 \times 1}{ }^{5}$ | $\left[\begin{array}{lll} 1 & \text { STX } & \\ 1 x \end{array}\right.$ | ${ }_{111}$ |



TABLE 10 - INSTRUCTION SET

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed ( 8 Bits) | Indexed (16 Bits) | $\begin{array}{\|c\|} \hline \text { Bit } \\ \text { Set/ } \\ \text { Clear } \\ \hline \end{array}$ | $\begin{gathered} \text { Bit } \\ \text { Test \& } \end{gathered}$ Branch | H | 1 | N | 2 | C |
| ADC |  | X | X | X |  | X | X | X |  |  | $\Lambda$ | - | $\Lambda$ | A | $\Lambda$ |
| ADD |  | X | X | X |  | X | X | X |  |  | I | $\checkmark$ | п | , | , |
| AND |  | X | X | X |  | X | X | X |  |  | - | - | , | , | $\bigcirc$ |
| ASL | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | - | A | A |
| ASA | X |  | X |  |  | X | X |  |  |  | $\bullet$ | $\bigcirc$ | , | A | $\Lambda$ |
| BCC |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | - | $\bullet$ |
| BCLR |  |  |  |  |  |  |  |  | X |  | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BCS |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BEO |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | $\bullet$ | - | $\bullet$ |
| BHCC |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bullet$ | $\bigcirc$ | - | $\bigcirc$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | - | $\bigcirc$ | - | $\bigcirc$ |
| BHI |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BHS |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ |
| BIH |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bigcirc$ | $\bigcirc$ |
| BIL |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | - | $\bullet$ | $\bigcirc$ | $\bigcirc$ |
| BIT |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | $\bigcirc$ | , | , | $\bigcirc$ |
| BLO |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | - | - | $\bullet$ | $\bigcirc$ |
| BLS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BMC |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BMI |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ | $\bullet$ |
| BMS |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BNE |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BPL |  |  |  |  | X |  |  |  |  |  | $\bullet$ | $\bigcirc$ | - | - | $\bigcirc$ |
| BRA |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | - | - | $\bigcirc$ |
| BRN |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | - | - | $\bigcirc$ |
| BRCLR |  |  |  |  |  |  |  |  |  | X | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\Lambda$ |
| BRSET |  |  |  |  |  |  |  |  |  | X | $\bullet$ | $\bullet$ | - | $\bullet$ | $\Lambda$ |
| BSET |  |  |  |  |  |  |  |  | X |  | $\bullet$ | $\bullet$ | - | - | $\bullet$ |
| BSA |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| CLC | X |  |  |  |  |  |  |  |  |  | - | - | - | - | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| CLR | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | - | 0 | 1 | $\bigcirc$ |
| CMP |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | - | , | , | $\Lambda$ |
| COM | X |  | X |  |  | X | X |  |  |  | $\bullet$ | $\bullet$ | A | , | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | - | , | , | , |
| DEC | X |  | X |  |  | X | X |  |  |  | - | $\bigcirc$ | A | $\Lambda$ | $\bigcirc$ |
| EOR |  | X | X | X |  | X | X | X |  |  | - | - | A | , | $\bigcirc$ |
| INC | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | - | $\Lambda$ | , | $\bigcirc$ |
| JMP |  |  | X | X |  | X | X | X |  |  | $\bullet$ | - | $\bullet$ | - | $\bigcirc$ |
| JSR |  |  | X | X |  | X | X | X |  |  | $\bullet$ | $\bigcirc$ | - | $\bullet$ | $\bigcirc$ |
| LDA |  | X | X | X |  | X | X | X |  |  | $\bullet$ | $\bigcirc$ | \ | $\Lambda$ | $\bigcirc$ |
| LDX |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | $\bigcirc$ | A | A | $\bigcirc$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | A | $\Lambda$ | $\Lambda$ |
| LSR | X |  | X |  |  | X | X |  |  |  | $\bullet$ | - | 0 | $\Lambda$ | $\Lambda$ |
| NEG | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | - | K | , | K |
| NOP | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| ORA |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | $\bigcirc$ | K | , | $\bigcirc$ |
| ROL | X |  | X |  |  | X | X |  |  |  | - | - | , | , | T |
| ROR | X |  | X |  |  | X | X |  |  |  | $\bullet$ | $\bigcirc$ | $\Lambda$ | A | $\Lambda$ |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | $\bigcirc$ | - | - | $\bigcirc$ |
| RTI | X |  |  |  |  |  |  |  |  |  | ? | ? | ? | ? | ? |
| ATS | X |  |  |  |  |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| SBC |  | $X$ | X | X |  | X | $X$ | X |  |  | $\bigcirc$ | $\bigcirc$ | A | A | A |
| SEC | X |  |  |  |  |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 1 | - | $\bullet$ | $\bigcirc$ |
| STA |  |  | X | X |  | X | X | X |  |  | - | - | A | A | $\bigcirc$ |
| STOP | X |  |  |  |  |  |  |  |  |  | $\bullet$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| STX |  |  | X | X |  | X | X | X |  |  | - | $\bigcirc$ | A | A | $\bigcirc$ |
| SUB |  | X | X | X |  | X | X | X |  |  | - | $\bigcirc$ | A | A | A |
| SWI | X |  |  |  |  |  |  |  |  |  | - | 1 | - | - | $\bigcirc$ |
| TAX | X |  |  |  |  |  |  |  |  |  | 0 | $\bigcirc$ | $\bigcirc$ | $\checkmark$ | $\square$ |
| TST | X |  | $X$ |  |  | X | $X$ |  |  |  | - | - | A | A | $\bigcirc$ |
| TXA | X |  |  |  |  |  |  | . |  |  | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |

Condition Code Symbols
H Half Carry (From Bit 3)
Interrupt Mask
$N$ Negative (Sign Bit)
Z Zero
C Carry/Borrow
$\Lambda$ Test and Set if True. Cleared Otherwise

- Not Affected
? Load CC Register From Stack
0 Cleared
1 Set

To minimize power consumption, all unused ROM locations should contain zeros.

## MASTER-DEVICE METHOD

EPROM-A 2716 EPROM, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. Note that the first 128
(0000-007F) bytes of the EPROM correspond to the CDP6805F2 internal RAM and I/O ports and will be ignored when generating ROM masks. The 831 unused and selfcheck bytes (04B7-07F5) will also be ignored when generating ROM masks. The EPROM should be placed in a conductive IC carrier and securely packed. Do not use styrofoam.


ROM INFORMATION SHEET

## OPTION LIST

Select the options for your MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section.

| Internal Oscillator Input | Column 28 of Option Card |
| :---: | :---: |
| $\square$ Crystal | 0 or N |
| $\square$ Resistor | 1 or P |
| Internal Divide | Column 29 of Option Card |
| $\square \div 4$ | 0 or |
| $\square \div 2$ | 1 or P |
| Interrupt | Column 30 of Option Card |
| $\square$ Edge-Sensitive | 0 or N |
| $\square$ Level- and Edge-Sensitive | 1 or P |

## VECTOR LIST

Timer Interrupt from Wait State Only
Timer Interrupt $\qquad$
External Interrupt $\qquad$
SWI $\qquad$
RESET
CUSTOMER INFORMATION
Customer Name
Address $\qquad$


Contact Ms./Mr. $\qquad$
Customer Part No. $\qquad$

## PATTERN MEDIA

$\square$ 6805F2
EPROM
$\square$ Card Deck
$\square$ Other*
*Other media require factory approval.

## Signature

Title

## DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM s, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer-Card Deck-use standard 80-column computer punch cards.
2. Floppy Diskette-diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. Master Device-a ROM, PROM, EPROM, or CDP6805F2 that contains the required programming information.
The requirements for each method are explained in detail in the following paragraphs:

## COMPUTER-CARD METHOD

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a dataformat card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

| Column No. | Data |
| :--- | :--- |
| 1 | Punch T |
| $2-5$ | leave blank |
| $6-30$ | Customer Name (start at 6) |
| $31-34$ | leave blank |
| $35-54$ | Customer Address or Division (start at 35). |
| $55-58$ | leave blank |
| $59-63$ | RCA custom selection number (5 digits) (Obtained from RCA Sales Office) |
| 64 | leave blank |
| $65-71$ | RCA device type, without CDP68 prefix, e.g. 05F2 |
| 72 | Punch an opening parenthesis ( |
| 73 | Punch 8 |
| 74 | Punch a closing parenthesis) |
| $75-78$ | leave blank |
| $79-80$ | Punch a 2-digit decimal number to indicate the deck number; |
|  | the first deck should be numbered 01 |

OPTION CARD

| Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type. |  |
| :--- | :--- |
| Column No. | Data |
| $1-6$ | Punch the word OPTION |
| 7 | leave blank |
| $8-17$ | RCA device type, including CDP68 prefix, e.g. CDP6805F2 |
| $18-27$ | leave blank |
| $28-30$ | Punch P or N per ROM Information Sheet |
| $31-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in |
|  | columns 79-80 of the title card) |

## DATA-FORMAT CARD

| The data-format card specifies the form in which the data is to be entered into ROM. |  |
| :--- | :--- |
| Column No. | Data |
| $1-11$ | Punch the words DATA FORMAT |
| 12 | leave blank |
| $13-15$ | Punch the letters HEX |
| 16 | leave blank |
| $17-19$ | Punch POS |
| $20-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in |
|  | columns 79-80 of the title card) |

## DATA PROGRAMMING INSTRUCTIONS (Cont'd)

## DATA CARDS

The data cards contain the hexadecimal data to be programmed into the ROM device.
Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

| Column No. | Data | Column No. | Data |
| :---: | :---: | :---: | :---: |
| 1-4 | Punch the starting address | 26-27 | 2 hex digits of 9th WORD |
|  | in hexadecimal for the | 28-29 | 2 hex digits of 10th WORD |
|  | following data.* | 30 | Blank |
| 5 | Blank | 31-32 | 2 hex digits of 11th WORD |
| 6-7 | 2 hex digits of 1st WORD | 33-34 | 2 hex digits of 12th WORD |
| 8-9 | 2 hex digits of 2nd WORD | 35 | Blank |
| 10 | Blank | 36-37 | 2 hex digits of 13th WORD |
| 11-12 | 2 hex digits of 3rd WORD | 38-39 | 2 hex digits of 14th WORD |
| 13-14 | 2 hex digits of 4th WORD | 40 | Blank |
| 15 | Blank | 41-42 | 2 hex digits of 15th WORD |
| 16-17 | 2 hex digits of 5th WORD | 43-44 | 2 hex digits of 16th WORD |
| 18-19 | 2 hex digits of 6th WORD | 45 | Semicolon, blank if last card |
| 20 | Blank |  |  |
| 21-22 | 2 hex digits of 7th WORD | 46-78 | Blank |
| 23-24 | 2 hex digits of 8th WORD | 79-80 | Punch 2 decimal digits |
| 25 | Blank |  | as in title card |

*The address block must start at 0080 and run through 04B6. Column 4 must be zero. One additional card starting at 07F0 is required to specify vectors. Note that as the sample program card shows, both the 04B0 and 07FO card must contain 16 data words. Zeros are used to fill unused locations 04B7-04BF and 07F0-07FS.

OPTION DATA CARD


## CDP6805 FAMILY

|  | CDP6805E2 Avallable Now CDP6805G2 |  |
| :--- | :---: | :---: |
| Technology | CMOS | CMOS |
| Number of Pins | 40 | 40 |
| On-Chip RAM (Bytes) | 112 | 112 |
| On-Chip User ROM (Bytes) | None | 2 K |
| External Bus | Yes | None |
| Bidirectional I/O Lines | 16 | 32 |
| Unidirectional I/O Lines | None | None |
| Other I/O Features | Timer | Timer |
| EPROM Version | None | None |
| STOP and WAIT | Yes | Yes |


|  | CDP6805F2 |
| :--- | :---: |
| Technology | CMOS |
| Number of Pins | 28 |
| On-Chip RAM (Bytes) | 64 |
| On-Chip User ROM (Bytes) | 1 K |
| External Bus | None |
| Bidirectional I/O Lines | 20 |
| Unidirectional I/O Lines | None |
| Other I/O Lines | Timer |
| EPROM Version | None |
| STOP and WAIT | Yes |

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S s}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than $V_{c c}$ nor less than Vss. Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\mathrm{ss}}$, whichever is appropriate.

Output Short Circults
Shorting of outputs to $V_{D D}, V_{c c}$, or $V_{s s}$ may damage CMOS devices by exceeding the maximum device dissipation.

## ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## Package

Suffix Letter
Dual-in-Line Side Brazed Ceramic
D Dual-in-Line Plastic

E
For example, a CDP6805F2 in a dual-in-line plastic. package will be identified as the CDP6805F2E.


TERMINAL ASSIGNMENTS

Objective Data CMOS High-Performance Silicon-Gate 8-Bit Microcomputer

## Features:

- Typical full speed operating power of 15 mW at 5 V
- Typical WAIT mode power of 4 mW
- Typical STOP mode power of $25 \mu \mathrm{~A}$
- Fully static operation
- 112 bytes of on-chip RAM
- 2106 bytes of on-chip ROM
- 32 bidirectional I/O lines
- High current drive
- Internal 8-bit timer with software programmable 7-bit prescaler
- External timer input
- External and timer interrupts
- Self-check mode
- Master reset and power-on reset
- Single 3 to 6 volt supply
- On-chip oscillator with RC or crystal mask options
- 40-pin dual-in-line package
- Similar to the MC6800
- Efficient use of program space
- Versatile interrupt handling
- True bit manipulation
- Addressing modes with indexed addressing for tables
- Efficient instruction set
- Memory mapped I/O
- Most self-check routines user callable
- Two power saving standby modes

The CDP6805G2 Microcomputer Unit (MCU) belongs to power consumption. It is a low-power processor designed the CDP6805 Family of Microcomputers. This 8 -bit MCU contains on-chip oscillator CPU, RAM, ROM, I/O, and Timer. The fully static design allows operation at frequencies down to DC, further reducing its already low-
for low-end to mid-range applications in the consumer, automotive, industrial, and communications markets where very low power consumption constitutes an important factor.


Fig. 1 - CDP6805G2 CMOS microcomputer block diagram.

## CDP6805G2

MAXIMUM RATINGS (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $V_{D D}$ | -0.3 to +8.0 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\text {SS }}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain Per Pin Excluding $\mathrm{VDD}_{\text {DD }}$ and $\mathrm{V}_{\text {SS }}$ | I | 10 | mA |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {Stg }}$ | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Current Drain Total (PD4-PD7 only) | $\mathrm{I}_{\mathrm{OH}}$ | 40 | mA |

## THERMAL CHARACTERISTICS

| Characteristics | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Plastic <br> ICeramic | - | 100 | - |
|  | $\theta \mathrm{JA}$ | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

This device contains circuitry to protect the inputs against damage due to high static voltages of electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation it is recommended that $V_{\text {in }}$ and $V_{\text {out }}$ be constrained to the range $\mathrm{V}_{S S} \leq\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right) \leq$ VDD. Reliability of operation is enhanced if unused inputs except OSC2 and NUM are tied to an appropriate logic voltage level (e.g., either $V_{S S}$ or $V_{D D}$ ).
$V_{D D}=4.5 \mathrm{~V}$

| Port | $\mathbf{R}_{\mathbf{1}}$ | $\mathbf{R}_{\mathbf{2}}$ |
| :---: | :---: | :---: |
| B and C | $24.3 \mathrm{k} \boldsymbol{\Omega}$ | $4.32 \mathrm{k} \mathbf{\Omega}$ |
| A, PD0-PD3 | $1.21 \mathrm{k} \mathbf{\Omega}$ | $3.1 \mathrm{k} \Omega$ |
| PD4-PD7 | $300 \Omega$ | $1.64 \mathrm{k} \mathbf{\Omega}$ |

Test Point


Fig. 2 - Equivalent test load.


Fig. 3-Typical operating current vs. internal frequency.

DC ELECTRICAL CHARACTERISTICS (See Note 2) $\left(\mathrm{V} D \mathrm{DD}=5.0 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Output Voltage ${ }_{\text {Load }} \leq 10.0 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{OL}}$ <br> $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.1$ | $0.1$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output High Voltage $\text { ( } \left.\mathrm{L}_{\text {Load }}=-100 \mu \mathrm{~A}\right) \text { PB0-PB7, PC0-PC7 }$ | VOH | 2.4 | - | V |
| ( 1 Load $=-2 \mathrm{~mA}$ ) PA0-PA7, PD0-PD3 | $\mathrm{V}_{\mathrm{OH}}$ | 2.4 | - | V |
| ( Load $^{\text {a }}$ - 8 mA ) PD4-PD7 | V OH | 2.4 | - | V |
| Output Low Voltage <br> ( Load $=800 \mu \mathrm{~A}$ ) All Ports <br> PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7 | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.4 | V |
| Input High Voltage <br> Ports PAO-PA7, PBO-PB7, PC0-PC7, PD0-PD7 | $\mathrm{V}_{\text {IH }}$ | $V_{D D}-2.0$ | VDD | V |
| TIMER, $\overline{\mathrm{IRO}}, \overline{\mathrm{RESET}}$ | $\mathrm{V}_{\text {IH }}$ | VDD -0.8 | VDD | V |
| OSC1 | $\mathrm{V}_{\mathrm{I}} \mathrm{H}$ | $V_{D D}-0.8$ | VDD | V |
| Input Low Voltage All Inputs | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {SS }}$ | 0.8 | V |
| Total Supply Current ( $C_{L}=50 \mathrm{pF}$ on Ports, no dc Loads, $\mathrm{t}_{\mathrm{cyc}}=1 \mu \mathrm{~s}$ ) RUN (measured during selt-check, $\left.\mathrm{V}_{\mathrm{IL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}\right)$ | IDD | S - | 6 | mA |
| WAIT (See Note 1) | IDD | - | 3 | mA |
| STOP (See Note 1) | IDD | - | 250 | $\mu \mathrm{A}$ |
| 1/O Ports Input Leakage PA0-PA7, PB0- PB7, PC0-PC7, PD0-PD7 | IIL | - | $\pm 10$ | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Input Current } \\ & \text { RESET, } \overline{\mathrm{IRQ}}, \text { TIMER, OSC1 } \end{aligned}$ | 1 in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Capacitance Ports | $\mathrm{C}_{\text {out }}$ | - | 12 | pF |
| $\overline{\text { RESET }}$, $\overline{\mathrm{RQ}}, \mathrm{TIMER}$, OSC1 | $\mathrm{C}_{\mathrm{in}}$ | - | 8 | pF |

NOTES: 1. Test conditions for IDD are as follows:
All ports programmed as inputs
$V_{I L}=0.2 \mathrm{~V}$ (PA0-PA7, PB0-PB7, PC0-PC7, PD0-PD7)
$V_{I H}=V_{D D}-0.2 \mathrm{~V}$ for $\overline{\text { RESET }}, \overline{\mathrm{IRQ}}$, TIMER
OSC1 input is a squarewave from 0.2 V to $\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$
OSC2 output load $=20 \mathrm{pF}$ (wait IDD is affected linearly by the OSC2 capacitance).
2. Electrical Characteristics for $V_{D D}=3 \mathrm{~V}$ available soon.
table 1 - CONTROL TIMING
( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0, \mathrm{~T}_{\mathrm{A}}=0^{\circ}$ to $\left.70^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{OSC}}=4 \mathrm{MHz}\right)$

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Crystal Oscillator Startup Time (Figure 5) | toxov | - | 100 | ms |
| Stop Recovery Startup Time (Crystal Oscillator) (Figure 6) | tILCH | - | 100 | ms |
| Timer Pulse Width (Figure 4) | tTH, tTL | 0.5 | - | tcyc |
| Reset Pulse Width (Figure 5) | tRL | 1.5 | - | ${ }^{\text {t }}$ cyc |
| Timer Period (Figure 4) | tTLTL | 1 | - | $\mathrm{t}_{\text {cyc }}$ |
| Interrupt Pulse Width Low (Figure 15) | tILIH | 1 | - | ${ }^{\text {teyc }}$ |
| Interrupt Pulse Period (Figure 15) | tILIL | * | - | $t_{\text {cyc }}$ |
| OSC1 Pulse Width | toh, ${ }^{\text {O }}$ OL | 100 | - | ns |
| Cycle Time | ${ }_{\text {t }}$ | 1000 | - | ns |
| Frequency of Operation Crystal | $f_{\text {Osc }}$ | - | 4 | MHz |
| External Clock | $\mathrm{f}_{\text {Ose }}$ | DC | 4 | MHz |

[^46]

Fig. 4-Timer relationships.


* Internal timing signal not available externally.

[^47]

Fig. 6 - Stop recovery and power-on RESET.

## FUNCTIONAL PIN DESCRIPTION

## $V_{D D}$ and $V_{S S}$

Power is supplied to the MCU using these two pins. VDD is power and $\mathrm{V}_{\mathrm{SS}}$ is ground

## $\overline{\text { RRO }}$ (MASKABLE INTERRUPT REQUEST)

$\overline{\mathrm{RQ}}$ is mask option selectable with the choice of interrupt sensitivity being both level- and negative-edge or negativeedge only. The MCU completes the current instruction before it responds to the request. If $\overline{\mathrm{IQQ}}$ is low and the interrupt mask bit (I bit) in the condition code register is clear, the MCU begins an interrupt sequence at the end of the current instruction.

If the mask option is selected to include level sensitivity, then the $\overline{\mathrm{RQ}}$ input requires an external resistor to $V_{D D}$ for "wire-OR" operation. See the Interrupt section for more detail.

## RESET

The $\overline{\text { RESET }}$ input is not required for start-up but can be used to reset the MCU's internal state and provide an orderly software start-up procedure. Refer to the Reset section for a detailed description.

## TIMER

The TIMER input may be used as an external clock for the on-chip timer. Refer to Timer section for a detailed description.

## NUM - NON-USER MODE

This pin is intended for use in self-check only. User applications should connect this pin to ground through a $10 \mathrm{k} \boldsymbol{\Omega}$ resistor.

OSC1, OSC2
The CDP6805G2 can be configured to accept either a crystal input or an RC network. Additionally, the internal clocks can be derived by either a divide-by-two or divide-by-four of the external frequency (fOSC). Both of these options are mask selectable.

RC - If the RC oscillator option is selected, then a resistor is connected to the oscillator pins as shown in Figure 7(b). The relationship between R and $\mathrm{f}_{\text {osc }}$ is shown in Figure 8.

CRYSTAL - The circuit shown in Figure 7(a) is recommended when using a crystal. The internal oscillator is designed to interface with an AT-cut parallel resonant quartz crystal resonator in the frequency range specified for fosc in the electrical characteristics table. Using an external CMOS oscillator is suggested when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and start-up stabilization time. Crystal frequency limits are also affected by VDD. Refer to Control Timing Characteristics for limits. See Table 1.

EXTERNAL CLOCK - An external clock should be applied to the OSC1 input with the OSC2 input not connected, as shown in Figure 7(c). An external clock may be used with either the RC or crystal oscillator mask option. toXOV or tILCH do not apply when using an external clock input.

|  | 1 MHz | $\mathbf{4} \mathbf{M H z}$ | Units |
| :--- | :---: | :---: | :---: |
| $R_{\text {SMAX }}$ | 400 | 75 | $\mathbf{\Omega}$ |
| $\mathrm{C}_{0}$ | 5 | 7 | pF |
| $\mathrm{C}_{1}$ | 0.008 | 0.012 | $\boldsymbol{\mu F}$ |
| $\mathrm{C}_{\text {OSC }} 1$ | $15-40$ | $15-30$ | pF |
| $\mathrm{C}_{\text {OSC }}$ | $15-30$ | $15-25$ | pF |
| $\mathrm{Rp}_{\mathrm{p}}$ | 10 | 10 | $\mathrm{M} \mathrm{\Omega}$ |
| Q | 30 | 40 | - |

Crystal Parameters


Crystal Oscillator Connections


Equivalent Crystal Circuit
(a)

(b) RC Oscillator Connection
(c) External Clock Source Connections

Fig. 7 - Oscillator connections.


Fig. 8 - Frequency vs. resistance for RC oscillator option only.

## PAO-PA7

These eight I/O lines comprise Port A. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

## PBO-PB7

These eight lines comprise Port B. The state of any pin is software programmable. Refer to Input/Output Programming section for a detailed description.

## PC0-PC7

These eight lines comprise Port C. The state of any pin is software programmable. Refer to the Input/Output Programming section for a detailed description.

## PD0-PD7

These eight lines comprise Port D. PD4-PD7 also are capable of driving LED's directly. The state of any pin is software programmable. Refer to the Input/Output Programing section for a detailed description.

## INPUT/OUTPUT PROGRAMMING

Any port pin may be software programmed as an input or output by the state of the corresponding bit in the port Data Direction Register (DDR). A pin is configured as an output if its corresponding DDR bit is set to a logic '1.' A pin is configured as an input if its corresponding DDR bit is cleared to a logic ' 0 .' At reset, all DDRs are cleared, which configures all port pins as inputs. A port pin configured as an output will output the data in the corresponding bit of its port data latch. Refer to Figure 9 and Table 2.

(b)

TABLE 2 - I/O PIN FUNCTIONS

| $R / \bar{W}$ | DDR | 1/O Pin Function |
| :---: | :---: | :--- |
| 0 | 0 | The I/O pin is in input mode. Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read. |
| 1 | 1 | The I/O pin is in an output mode. The output data latch is read. |

Fig. 9 - Typical port I/O circuitry.

## CDP6805G2

## SELF-CHECK

The CDP6805G2 self-check is performed using the circuit in Figure 10. Self-check is initiated by tying NUM and TIMER pins to a logic 1 then executing a reset. After reset, five subroutines are called that execute the following tests:
I/O-Functionally exercise port A, B, C, D
RAM - Walking bit test
ROM - Exclusive OR with odd 1's parity result
Timer-Functionally exercise timer
Interrupts - Functionally exercise external and timer interrupts
Self-check results are shown in Table 3. The following subroutines are available to user programs and do not require any external hardware.

## RAM SELF-CHECK SUBROUTINE

Returns with the Z-bit clear if any error is detected; otherwise the $Z$-bit is set.
The RAM test must be called with the stack pointer at \$07F. When run, the test checks every RAM cell except for \$07F and \$07E which are assumed to contain the return address.
A and $X$ are modified. All RAM locations except the top 2 are modified. (Enter at location \$1F87.)

## ROM CHECKSUM SUBROUTINE

Returns with Z-bit cleared if any was found, otherwise $Z=1$. $X=0$ on return, and $A$ is zero if the test passed. RAM locations $\$ 040-\$ 043$ are overwritten. (Enter at location 1FA1.)

## TIMER TEST SUBROUTINE

Return with Z-bit cleared if any error was found; otherwise $Z=1$.

This routine runs a simple test on the timer. In order to work correctly as a user subroutine, the internal clock must be the clocking source and interrupts must be disabled. Also, on exit, the clock will be running and the interrupt mask not set so the caller must protect himself from interrupts if necessary

A and X register contents are lost; this routine counts how many times the clock counts in 128 cycles. The number of counts should be a power of two since the prescaler is a power of two. If not, the timer probably is not counting correctly. The routine also detects if the timer is running at all. (Enter at location \$1FBB.)

MEMORY
The CDP6805G2 has a total address space of 8192 bytes of memory and I/O registers. The address space is shown in Figure 11.


Fig. 10 - Self-check circuit.

TABLE 3 - SELF-CHECK RESULTS

| PD3 | PD2 | PD1 | PD0 | Remarks |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 1 | 0 | Bad I/O |
| 1 | 0 | 1 | 1 | Bad Timer |
| 1 | 1 | 0 | 0 | Bad RAM |
| 1 | 1 | 0 | 1 | Bad ROM |
| 1 | 1 | 1 | 0 | Bad Interrupt or Request Flag |
| All Cycling |  |  |  | Good Part |
| All Others |  |  |  | Bad Part |


*Reads of unused loçations undefined.

Fig. 11 - Address map.

## CDP6805G2

The first 128 bytes of memory (first half of page zero) is comprised of the I/O port locations, timer locations, and 112 bytes of RAM. The next 2096 bytes comprise the user ROM. The 10 highest address bytes contain the reset and interrupt vectors.
The stack pointer is used to address data stored on the stack. Data is stored on the stack during interrupts and subroutine calls. At power-up, the stack pointer is set to \$007F and it is decremented as data is pushed on the stack. When data is removed from the stack, the stack pointer is incremented. A maximum of 64 bytes of RAM is available for stack usage. Since most programs use only a small part of the allocated stack locations for interrupts and/or subroutine stacking purposes, the unused bytes are usable for program data storage.

## REGISTERS

The CDP6805G2 contains five registers as shown in the programming model in Figure 12. The interrupt stacking order is shown in Figure 13.

## ACCUMULATOR (A)

This accumulator is an 8-bit general purpose register used for arithmetic calculations and data manipulations.

## INDEX REGISTER (X)

The $X$ register is an 8 -bit register which is used during the indexed modes of addressing. It provides an 8-bit operand which is used to create an effective address. The index register is also used for data manipulations with the read/modify/write type of instructions and as a temporary storage register when not performing addressing operations.

## PROGRAM COUNTER (PC)

The program counter is a 13 -bit register that contains the address of the next instruction to be executed by the processor.

## STACK POINTER (SP)

The stack pointer is a 13 -bit register containing the address of the next free location on the stack. When accessing memory, the seven most-significant bits are permanently set to 0000001 . These seven bits are appended to the six least-significant register bits to produce an address within the range of $\$ 007 \mathrm{~F}$ to $\$ 0040$. The stack area of RAM is used to store the return address on subroutine calls and the


Fig. 12 - Programming Model.


NOTE: Since the Stack Pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

Fig. 13 - Stacking order.
machine state during interrupts. During external or poweron reset, and during a "reset stack pointer" instruction, the stack pointer is set to its upper limit (\$007F). Nested interrupts and/or subroutines may use up to 64 (decimal) locations, beyond which the stack pointer "wraps around" and points to its upper limit thereby losing the previously stored information. A subroutine call occupies two RAM bytes on the stack, while an interrupt uses five bytes.

## CONDITION CODE REGISTER (CC)

The condition code register is a 5 -bit register which indicates the results of the instruction just executed. These bits can be individually tested by a program and specific action taken as a result of their state. Each bit is explained in the following paragraphs.

HALF CARRY BITS $(\mathrm{H})$ - The H-bit is set to a one when a carry occurs between bits 3 and 4 of the ALU during an ADD or ADC instruction. The H-bit is useful in binary coded decimal subroutines.

INTERRUPT MASK BIT (I) - When the I-bit is set, both the external interrupt and the timer interrupt are disabled. Clearing this bit enables the above interrupts. If an interrupt occurs while the I-bit is set, the interrupt is latched and is processed when the l-bit is next cleared.

NEGATIVE (N) - Indicates that the result of the last arithmetic, logical, or data manipulation is negative (bit 7 in the result is a logical one).

ZERO (Z) - Indicates that the result of the last arithmetic, logical, or data manipulation is zero.

CARRY/BORROW (C) - Indicates that a carry or borrow out of the arithmetic logic unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, shifts, and rotates.

## RESETS

The CDP6805G2 has two reset modes: an active low external reset pin (RESET) and a power-on reset function; refer to Figure 5.

## RESET

The RESET input pin is used to reset the MCU to provide an orderly software start-up procedure. When using the external reset mode, the RESET pin must stay low tor a minimum of one $t_{\text {cyc. }}$. The $\overline{\operatorname{RESET}}$ pin is provided with a Schmitt Trigger input to improve its noise immunity.

## POWER-ON RESET

The power-on reset occurs when a positive transition is detected on VDD. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drops in the power supply voltage. There is no provision for a power-down reset. The power-on circuitry provides for a 1920 t cyc $^{\text {chelay }}$ from the time of the first oscillator operation. If the external RESET pin is low at the end of the 1920 $t_{\text {cyc }}$ time out, the processor remains in the reset condition.

Either of the two types of reset conditions causes the following to occur:

- Timer control register interrupt request bit TCR7 is cleared to a " 0 ."
- Timer control register interrupt mask bit TCR6 is set to a "1."
- All data direction register bits are cleared to a "0." All ports are defined as inputs.
- Stack pointer is set to $\$ 007 \mathrm{~F}$.
- The internal address bus is forced to the reset vector (\$1FFE, \$1FFF).
- Condition code register interrupt mask bit (I) is set to a "1."
- STOP and WAIT latches are reset.
- External interrupt latch is reset.

All other functions, such as other registers (including output ports), the timer, etc., are not cleared by the reset conditions.

## INTERRUPTS

The CDP6805G2 is capable of operation with three different interrupts, two hardware (timer interrupt and external interrupt), and one software (SWI). When any of these interrupts occur, normal processing is suspended at the end of the current instruction execution. All of the program registers (the machine state) are pushed onto the stack; refer to Figure 13 for stacking order. The appropriate vector pointing to the starting address of the interrupt service routine is then fetched; refer to Figure 14 for the interrupt sequence.

The priority of the various interrupts from highest to lowest is as follows:
$\overline{\text { RESET }} \rightarrow$ * $\rightarrow$ External Interrupt $\rightarrow$ Timer Interrupt

## TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then each time the timer decrements to zefo (transitions from $\$ 01$ to $\$ 00$ ) an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the interrupt mask bit in the condition code register is set. This masks further interrupts until the present one is serviced. The processor now vectors to the timer interrupt service routine. The address for this service routine is specified by the contents of \$1FF8 and \$1FF9 unless the processor is in a WAIT mode in which case the contents of \$1FF6 and \$1FF7 specify the timer service routine address. Software must be used to clear the timer interrupt request bit (TCR7). At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

## EXTERNAL INTERRUPT

If the interrupt mask bit of the condition code register is cleared and the external interrupt pin is "low," then the external interrupt occurs. The action of the external interrupt is

[^48]CDP6805G2

*NOTE: The clear of TCR bit 7 must be accomplished with software.

Fig. 14 - Interrupt and instruction processing flowchart.
identical to the timer interrupt with the exception that the service routine address is specified by the contents of \$1FFA and \$1FFB. Either a level- and edge-sensitive (or edge-sensitive only) are available as mask options. Figure 15 shows both a functional diagram and timing for the interrupt line. The timing diagram shows two different treatments of the interrupt line ( $\overline{\mathrm{RQ}})$ to the processor. The first method is single pulses on the interrupt line spaced far enough apart to be serviced. The minimum time between pulses is a function of the length of the interrupt service routine. Once a pulse occurs, the next pulse should not occur until the MPU software has exited the routine (an RTI occurs). This time (tILIL) is obtained by adding 20 instruction cycles ( $t_{\text {cyc }}$ ) to the total number of cycles it takes to complete the service routine including the RTI instruction; refer to Figure 15. The second configuration shows many intertupt lines "wire ORed" to form the interrupts at the processor. Thus, if after servicing an interrupt the $\overline{\mathrm{RQ}}$ remains low, then the next interrupt is recognized.

## SOFTWARE INTERRUPT (SWI)

The software interrupt is an executable instruction. The action of the SWI instruction is similar to the hardware interrupts. The SWI is executed regardless of the state of the interrupt mask in the condition code register. The service routin address is specified by the contents of memory locations \$1FFC and \$1FFD. See Figure 14 for interrupt and instruction processing flowchart.

The following three functions are not strictly interrupts; however, they are tied very closely to the interrupts. These functions are RESET, STOP, WAIT.

## $\overline{\text { RESET }}$

The $\overline{\operatorname{RESET}}$ input pin and the internal power-on reset function each cause the program to vector to an initialization program. This vector is specified by the contents of memory locations \$1FFE and \$1FFF. The interrupt mask of the condition code register is also set. Refer to Resets section for details.
(a) Interrupt Functional Diagram

(b) Interrupt Mode Diagram

(2) $\overline{\mathrm{RO}}(\mathrm{MPU})$

Mask Optional Level Sensitive If after servicing an interrupt the $\overline{\mathrm{RQ}}$ remains low, then the next interrupt is re-
 cognized)

Fig. 15 - External interrupt.

## CDP6805G2

STOP
The STOP instruction places the CDP6805G2 in its lowest power consumption mode. In the STOP function the internal oscillator is turned off, causing all internal processing and the timer to be halted; refer to Figure 16.

During the STOP mode, timer control register (TCR) bits 6 and 7 are altered to remove any pending timer interrupt requests and to disable any further timer interrupts. The timer prescaler is cleared. External interrupts are enabled in the condition code register. All other registers and memory remain unaltered. All I/O lines remain unchanged.


Fig. 16 - Stop function flowchart.

## WAIT

The WAIT instruction places the CDP6805G2 in a low power consumption mode, but the WAIT mode consumes somewhat more power than the STOP mode. In the WAIT mode, the internal clock is diabled from all internal circuitry
except the timer circuit; refer to Figure 17. Thus, all internal processing is halted; however, the timer continues to count normally.
During the Wait mode, the I-bit in the condition code register is cleared to enable interrupts. All other registers, memory, and I/O lines remain in their last state. The timer may be enabled to allow a periodic exit from the Wait mode. If an external and a timer interrupt occur at the same time, the external interrupt is serviced first; then, if the timer interrupt request is not cleared in the external interrupt routine, the normal timer interrupt (not the timer Wait interrupt) is serviced since the MCU is no longer in the WAIT mode.

## TIMER

The MCU timer contains a 8 -bit software programmable counter with 7 -bit software selectable prescaler. The counter may be present under program control and decrements towards zero. When the counter decrements to zero, the timer interrupt request bit, i.e., bit 7 of the timer control register (TRC), is set. Then, if the timer interrupt is not masked, i.e., bit 6 of the TCR and the l-bit in the condition code register are both cleared, the processor receives an interrupt. After completion of the current instruction, the processor proceeds to store the appropriate registers on the stack, and then fetches the timer vector address from locations \$1FF8 and \$1FF9 (or \$1FF6 and \$1FF7 if in the WAIT mode) in order to beging servicing.
The counter continues to count after it reaches zero, allowing the software to determine the number of internal or external input clocks since the timer interrupt request bit was set. The counter may be read at any time by the processor without disturbing the count. The contents of the counter becomes stable prior to the read portion of a cycle and does not change during the read. The timer interrupt request bit remains set until cleared by the software. If a read occurs before the timer interrupt is serviced, the interrupt is lost. TCR7 may also be used as a scanned status bit in a noninterrupt mode of operation (TCR6=1).
The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. Bit 0 , bit 1 , and bit 2 of the TCR are programmed to choose the appropriate prescaler output which is used as the counter input. The processor cannot write into or read from the prescaler; however, its contents are clearedto all " 0 ' s " by the write operation into TCR when bit 3 of the written data equals 1 . This allows for truncation-free counting.
The timer input can be configured for three different operating modes, plus a disable mode depending on the value written to the TCR4, TCR5 control bits. Refer to the Timer Control Register section.

## TIMER INPUT MODE 1

If TCR4 and TCR5 are both programmed to a " 0, " the input to the timer is from an internal clock and the TIMER input pin is disabled. The internal clock mode can be used for periodic interrupt generation, as well as a reference in frequency and event measurement. The internal clock is the instruction cycle clock. During a WAIT instruction, the internal clock to the timer continues to run at its normal rate.


Fig. 17 - Wait function flowchart.

TIMER INPUT MODE 2
With TCR $4=1$ and TCR5 $=0$, the internal clock and the TIMER input pin are ANDed together to form the timer input signal. This mode can be used to measure external pulse widths. The external pulse simply turns on the internal clock for the duration of the pulse. The resolution of the count in this mode is $\pm 1$ clock and, therefore, accuracy improves with longer input pulse widths.

## TIMER INPUT MODE 3

If TCR4 $=0$ and TCR5 $=1$, then all inputs to the Timer are disabled.

## TIMER INPUT MODE 4

If TCR4 $=1$ and TCR5 $=1$, the internal clock input to the Timer is disabled and the TIMER input pin becomes the input to the Timer. The timer can, in this mode, be used to count external events as well as external frequencies for generating periodic interrupts. The counter is clocked on the falling edge of the external signal.

Figure 18 shows a block diagram of the Timer subsystem. Power-on Reset and the STOP instruction cause the counter to be set to $\$ F 0$.

## CDP6805G2



NOTES:

1. Prescaler and 8 -bit counter are clocked on the falling edge of the internal clock or external input.
2. Counter counts down continuously.

Fig. 18 - Timer block diagram.

## Timer Control Register (TCR)

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TCR7 | TCR6 | TCR5 | TCR4 | TCR3 | TCR2 | TCR1 | TCR0 |

All bits in this register except bit 3 are Read/Write bits.
TCR7 - Timer interrupt request bit: bit used to indicate the timer interrupt when it is logic " 1 ".

1 - Set whenever the counter decrements to zero, or under prograin control.
0 - Cleared on external reset, power-on reset, STOP instruction, or program control.

TCR6 - Timer interrupt mask bit: when this bit is a logic " 1 " it inhibits the timer interrupt to the processor.
1 - Set on external reset, power-on reset, STOP instruction, or program control.
0 - Cleared under program control.
TCR5 - External or internal bit: selects the input clock source to be either the external timer pin or the internal clock. (Unaffected by $\overline{R E S E T}$.)

1 - Select external clock source.
0 - Select internal clock source (AS).
TCR4 - External enable bit: control bit used to enable the external timer pin. (Unaffected by $\overline{\mathrm{RESET}}$.)
1 - Enable external timer pin.
0 - Disable external timer pin.

TCR5 TCR4

| 0 | 0 | Internal clock to Timer <br> AND of internal clock and TIMER <br> Ain to Timer |
| :---: | :---: | :--- |
| 0 | 1 | 0 |
| inputs to Timer disabled |  |  |
| 1 | 1 | TIMER pin to Timer |
| 1 |  |  |

Refer to Figure 18 for Logic Representation.

TCR3 - Timer Prescaler Reset bit: writing a " 1 " to this bit resets the prescaler to zero. A read of this location always indicates a " 0 ". (Unaffected by $\overline{\text { RESET.) }}$

TCR2, TCR1, TCRO - Prescaler select bits: decoded to select one of eight taps on the prescaler. (Unaffected by RESET.)

Prescaler

| TCR2 | TCR1 | TCR0 | Result |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | +1 |
| 0 | 0 | 1 | +2 |
| 0 | 1 | 0 | +4 |
| 0 | 1 | 1 | +8 |
| 1 | 0 | 0 | +16 |
| 1 | 0 | 1 | +32 |
| 1 | 1 | 0 | +64 |
| 1 | 1 | 1 | +128 |

## INSTRUCTION SET

The MCU has a set of 61 basic instructions. They can be divided into five different types: register/memory, read/modify/write, branch, bit manipulation, and control. The following paragraphs briefly explain each type. All the instructions within a given type are presented in individual tables.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The operand for the jump unconditional (JMP) and jump to subroutine (JSR) instructions are the program counter. Refer to Table 4.

## READ/MODIFY/WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read/modify/write sequence since it does not modify the value. Refer to Table 5.

## BRANCH INSTRUCTIONS

Most branch instructions test the state of the Condition Code Register and if certain criteria are met, a branch is executed. This adds an offset between +128 and -127 to the current program counter. Refer to Table 6.

## BIT MANIPULATION INSTRUCTIONS

The MPU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space, where all port registers, port DDR's, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions the value of the bit tested is also placed in the carry bit of the Condition Code Register. Refer to Table 7 for instruction cycle timing.

## CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to Table 8 for instruction cycle timing.

## ALPHABETICAL LISTING

The complete instruction set is given in alphabetical order in Table 10.

## OPCODE MAP

Table 9 is an opcode map for the instructions used on the MCU .

## ADDRESSING MODES

The MCU uses ten different addressing modes to give the programmer an opportunity to optimize the code to all situations. The various indexed addressing modes make it possible to locate data tables, code conversion tables and scalling tables anywhere in the memory space. Short indexed accesses are single byte instructions, while the longest instructions (three bytes) permit tables throughout memory. Short
and long absolute addressing is also included. One and two byte direct addressing instructions access all data bytes inmost applications. Extended addressing permits jump instructions to reach all memory. Table 10 shows the addressing modes for each instruction, with the effects each instruction has on the Condition Code Register. An opcode map is shown in Table 9.

The term "Effective Address" (EA) is used in describing the various addressing modes, which is defined as the byte address to or from which the argument for an instruction is fetched or stored. The ten addressing modes of the processor are described below. Parentheses are used to indicate "contents of," an arrow indicates "is replaced by" and a colon indicates concatenation of two bytes. For additional details and graphical illustrations, refer to the M6805 Family User Manual

## INHERENT

In inherent instructions all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator, and no other arguments, are included in this mode.

## IMMEDIATE

In immediate addressing, the operand is contained in the byte immediately following the opcode. Immediate addressing is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

$$
E A=P C+1 ; P C-P C+2
$$

## DIRECT

In the direct addressing mode, the effective address of the argument is contained in a signle byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two byte instruction. This includes all on-chip RAM and I/O registers and 128 bytes of on-chip ROM. Direct addressing is efficient in both memory and time.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High-0; Address Bus Low-(PC+1)

## EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following the opcode. Instructions with extended addressing modes are capable of referencing arguments anywhere in memory with a single thre byte instruction. When using the CDP6805 assembler, the user need not specify whether an instruction uses direct or extended addressing. The assembler automatically selects the most efficient addressing mode.

$$
E A=(P C+1):(P C+2) ; P C-P C+3
$$

Address Bus High - (PC + 1); Address Bus Low-(PC + 2)

## INDEXED, NO-OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8 -bit index register. Thus, this addressing mode can access the first 256 memory locations. These instructions are only one byte long and therefore are more efficient. This mode is used to move a pointer through a table or to address a frequency referenced RAM or I/O location.

$$
\begin{gathered}
E A=X ; P C-P C+1 \\
\text { Address Bus High }-0 \text {; Address Bus Low }-X
\end{gathered}
$$

## RCA CMOS LSI Products

## CDP6805G2

## INDEXED, 8-BIT OFFSET

Here the EA is obtained by adding the contents of the byte following the opcode to that of the index register. The operad is therefore located anywhere within the lowest 511 memory locations. For example, this mode of addressing is useful for selecting the m -th element in an n element table. All instructions are two bytes. The contents of the index register ( $X$ ) is not changed. The contents of ( $P C+1$ ) is an unsigned 8 -bit integer. One byte offset indexing permits look-up tables to be easily accessed in either RAM or ROM.

$$
E A=+(P C+1) ; P C-P C+2
$$

Address Bus High $-K$; Address Bus Low $-X+(P C+1)$
Where: $K=$ The carry from the addition of $X+(P C+1)$

## INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode the effective address is the sum of the contents of the unsigned 8 -bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed 8 -bit offset, except that this three byte instruction allows tables to be anywhere in memory (e.g., jump tables in ROM). As with direct and extended, the M6805 assembler determines the most efficient form of indexed offset - 8 or 16 bit. The content of the index register is not changed.

$$
\begin{gathered}
\mathrm{EA}=\mathrm{X}+[(\mathrm{PC}+1):(\mathrm{PC}+2)] ; \mathrm{PC}-\mathrm{PC}+3 \\
\text { Address Bus High }-(\mathrm{PC}+1)+\mathrm{K} ; \\
\text { Address Bus Low }-X+(\mathrm{PC}+2)
\end{gathered}
$$

Where: $K=$ The carry from the addition of $X+(P C+2)$

## RELATIVE

Relative addressing is only used in branch instructions. In relative addressing the contents of the 8 -bit signed byte following the opcode (the offset) is added to the PC if and only if the branch condition is true. Otherwise, control proceeds to the next instruction. The span of relative addressing
is limited to the range of -126 to +129 bytes from the branch instruction opcode location. The Motorola assembler calculates the proper offset and checks to. see if it is within the span of the branch.

## $E A=P C+2+(P C+1) ; P C-E A$ if branch taken; otherwise $P C-P C+2$ <br> <br> BIT SET/CLEAR

 <br> <br> BIT SET/CLEAR}Direct addressing and bit addressing are combined in instructions which set and clear individual memory and I/O bits. In the bit set and clear instructions, the byte is specified as a direct address in the location following the opcode. The first 256 addressable locations are thus accessed. The bit to be modified within that byte is specified with three bits of the opcode. The bit set and clear instructions occupy two bytes, one for the opcode (including the bit number) and the second to address the byte which contains the bit of interest.

$$
E A=(P C+1) ; P C-P C+2
$$

Address Bus High - 0 ; Address Bus Low - (PC +1 )

## BIT TEST AND BRANCH

Bit test and branch is a combination of direct addressing, bit addressing and relative addressing. The bit address and condition (set or clear) to be tested is part of the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte (EA1). The signed relative 8 -bit offset is in the third byte (EA2) and is added to the PC if the specified bit is set or clear in the specified memory location. This single three byte instruction allows the program to branch based on the condition of any bit in the first 256 locations of memory.

$$
E A 1=(P C+1)
$$

Address Bus High-0; Address Bus Low-(PC + 1)
$E A 2=P C+3+(P C+2) ; P C-E A 2$ if branch taken; otherwise PC-PC+3

TABLE 4 - REGISTER/MEMORY INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Immediate |  |  | Direct |  |  | Extended |  |  | Indexed (No Offset) |  |  | Indexed (8-Bit Offset) |  |  | Indexed(16-Bit Offset) |  |  |
| Function | Mnemonic | Op Code | Bytes | Cycles | Op Code | Bytes |  | Op Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ |  | Op Code | Bytes |  | $0 p$ Code | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \ddagger \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \begin{array}{c}  \\ \text { Cycles } \end{array} \\ \hline \end{gathered}$ |
| Load A from Memory | LDA | A6 | 2 | 2 | B6 | 2 | 3 | C6 | 3 | 4 | F6 | 1 | 3 | E6 | 2 | 4 | D6 | 3 | 5 |
| Load X from Memory | LDX | AE | 2 | 2 | BE | 2 | 3 | CE | 3 | 4 | FE | 1 | 3 | EE | 2 | 4 | DE | 3 | 5 |
| Store A in Memory | STA | - | - | - | B7 | 2 | 4 | C7 | 3 | 5 | F7 | 1 | 4 | E7 | 2 | 5 | D7 | 3 | 6 |
| Store X in Memory | STX | - | - | - | BF | 2 | 4 | CF | 3 | 5 | FF | 1 | 4 | EF | 2 | 5 | DF | 3 | 6 |
| Add Memory to A | ADD | AB | 2 | 2 | BB | 2 | 3 | CB | 3 | 4 | FB | 1 | 3 | EB | 2 | 4 | DB | 3 | 5 |
| Add Memory and Carry to A | ADC | A9 | 2 | 2 | B9 | 2 | 3 | C9 | 3 | 4 | F9 | 1 | 3 | E9 | 2 | 4 | D9 | 3 | 5 |
| Subtract Memory | SUB | A0 | 2 | 2 | B0 | 2 | 3 | C0 | 3 | 4 | F0 | 1 | 3 | E0 | 2 | 4 | D0 | 3 | 5 |
| Subtract Memory from A with Borrow | SBC | A2 | 2 | 2 | B2 | 2 | 3 | C2 | 3 | 4 | F2 | 1 | 3 | E2 | 2 | 4 | D2 | 3 | 5 |
| AND Memory to A | AND | A4 | 2 | 2 | B4 | 2 | 3 | C4 | 3 | 4 | F4 | 1 | 3 | E4 | 2 | 4 | D4 | 3 | 5 |
| OR Memory with A | ORA | AA | 2 | 2 | BA | 2 | 3 | CA | 3 | 4 | FA | 1 | 3 | EA | 2 | 4 | DA | 3 | 5 |
| Exclusive OR Memory with A | EOR | A8 | 2 | 2 | B8 | 2 | 3 | C8 | 3 | 4 | F8 | 1 | 3 | E8 | 2 | 4 | D8 | 3 | 5 |
| Arithmetic Compare A with Memory | CMP | A1 | 2 | 2 | B1 | 2 | 3 | C1 | 3 | 4 | F1 | 1 | 3 | E1 | 2 | 4 | D1 | 3 | 5 |
| Arithmetic Compare X with Memory | CPX | A3 | 2 | 2 | B3 | 2 | 3 | C3 | 3 | 4 | F3 | 1 | 3 | E3 | 2 | 4 | D3 | 3 | 5 |
| Bit Test Memory with A (Logical Compare) | BIT | A5 | 2 | 2 | B5 | 2 | 3 | C5 | 3 | 4 | F5 | 1 | 3 | E5 | 2 | 4 | D5 | 3 | 5 |
| Jump Unconditional | JMP | - | - | - | BC | 2 | 2 | CC | 3 | 3 | FC | 1 | 2 | EC | 2 | 3 | DC | 3 | 4 |
| Jump to Subroutine | JSR | - | - | - | BD | 2 | 5 | CD | 3 | 6 | FD | 1 | 5 | ED | 2 | 6 | DD | 3 | 7 |

TABLE 5 - READ/MODIFY/WRITE INSTRUCTIONS

|  |  | Addressing Modes |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Inherent (A) |  |  | Inherent (X) |  |  | Direct |  |  | Indexed (No Offset) |  |  | Indexed(8-Bit Offset) |  |  |
| Function | Mnemonic | $\begin{aligned} & \mathrm{Op} \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | $\begin{aligned} & \mathrm{Op} \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | $\begin{aligned} & \text { Op } \\ & \text { Code } \end{aligned}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | Cycles | $\begin{gathered} \text { Op } \\ \text { Code } \\ \hline \end{gathered}$ | $\begin{gathered} \# \\ \text { Bytes } \end{gathered}$ | $\begin{gathered} \# \\ \text { Cycles } \end{gathered}$ | $\begin{gathered} \text { Op } \\ \text { Code } \end{gathered}$ | $\begin{gathered} \ddagger \\ \text { Bytes } \end{gathered}$ | $\begin{array}{c\|} \hline \\ \text { Cycles } \\ \hline \end{array}$ |
| Increment | INC | 4C | 1 | 3 | 5C | 1 | 3 | 3C | 2 | 5 | 7C | 1 | 5 | 6C | 2 | 6 |
| Decrement | DEC | 4A | 1 | 3 | 5A | 1 | 3 | 3A | 2 | 5 | 7A | 1 | 5 | 6A | 2 | 6 |
| Clear | CLR | 4F | 1 | 3 | 5F | 1 | 3 | 3 F | 2 | 5 | 7F | 1 | 5 | 6 F | 2 | 6 |
| Complement | COM | 43 | 1 | 3 | 53 | 1 | 3 | 33 | 2 | 5 | 73 | 1 | 5 | 63 | 2 | 6 |
| Negate (2's Complement) | NEG | 40 | 1 | 3 | 50 | 1 | 3 | 30 | 2 | 5 | 70 | 1 | 5 | 60 | 2 | 6 |
| Rotate Left Thru Carry | ROL | 49 | 1 | 3 | 59 | 1 | 3 | 39 | 2 | 5 | 79 | 1 | 5 | 69 | 2 | 6 |
| Rotate Right Thru Carry | ROR | 46 | 1 | 3 | 56 | 1 | 3 | 36 | 2 | 5 | 76 | 1 | 5 | 66 | 2 | 6 |
| Logical Shift Left | LSL | 48 | 1 | 3 | 58 | 1 | 3 | 38 | 2 | 5 | 78 | 1 | 5 | 68 | 2 | 6 |
| Logical Shift Right | LSR | 44 | 1 | 3 | 54 | 1 | 3 | 34 | 2 | 5 | 74 | 1 | 5 | 64 | 2 | 6 |
| Arithmetic Shift Right | ASR | 47 | 1 | 3 | 57 | 1 | 3 | 37 | 2 | 5 | 77 | 1 | 5 | 67 | 2 | 6 |
| Test for Negative or Zero | TST | 4D | 1 | 3 | 5D | 1 | 3 | 3D | 2 | 4 | 7D | 1 | 4 | 6D | 2 | 5 |

TABLE 6 - BRANCH INSTRUCTIONS

| Function |  | Mnemonic | Op <br> Code | $n$ <br> Bytes |
| :--- | :---: | :---: | :---: | :---: |
| Relative Addressing Mode <br> Cycles |  |  |  |  |
| Branch Always | BRA | 20 | 2 | 3 |
| Branch Never | BRN | 21 | 2 | 3 |
| Branch IFF Higher | BHI | 22 | 2 | 3 |
| Branch IFF Lower or Same | BLS | 23 | 2 | 3 |
| Branch IFF Carry Clear | BCC | 24 | 2 | 3 |
| (Branch IFF Higher or Same) | (BHS) | 24 | 2 | 3 |
| Branch IFF Carry Set | BCS | 25 | 2 | 3 |
| (Branch IFF Lower) | (BLO) | 25 | 2 | 3 |
| Branch IFF Not Equal | BNE | 26 | 2 | 3 |
| Branch IFF Equal | BEQ | 27 | 2 | 3 |
| Branch IFF Half Carry Clear | BHCC | 28 | 2 | 3 |
| Branch IFF Half Carry Set | BHCS | 29 | 2 | 3 |
| Branch IFF Plus | BPL | $2 A$ | 2 | 3 |
| Branch IFF Minus | BMI | $2 B$ | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Clear | BMC | 2 C | 2 | 3 |
| Branch IFF Interrupt Mask Bit is Set | BMS | $2 D$ | 2 | 3 |
| Branch IFF Interrupt Line is Low | BIL | $2 E$ | 2 | 3 |
| Branch IFF Interrupt Line is High | BIH | $2 F$ | 2 | 3 |
| Branch to Subroutine | BSR | AD | 2 | 6 |

TABLE 7 - BIT MANIPULATION INSTRUCTIONS


TABLE 8 - CONTROL INSTRUCTIONS

|  |  | Inherent |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Function | Mnemonic | Op <br> Code | $*$ <br> Bytes | $\#$ <br> Cycles |
| Transfer A to X | TAX | 97 | 1 | 2 |
| Transfer X to A | TXA | $9 F$ | 1 | 2 |
| Set Carry Bit | SEC | 99 | 1 | 2 |
| Clear Carry Bit | CLC | 98 | 1 | 2 |
| Set Interrupt Mask Bit | SEI | $9 B$ | 1 | 2 |
| Clear Interrupt Mask Bit | CLI | $9 A$ | 1 | 2 |
| Software Interrupt | SWI | 83 | 1 | 10 |
| Return from Subroutine | RTS | 81 | 1 | 6 |
| Return from Interrupt | RTI | 80 | 1 | 9 |
| Reset Stack Pointer | RSP | $9 C$ | 1 | 2 |
| No-Operation | NOP | $9 D$ | 1 | 2 |
| Stop | STOP | $8 E$ | 1 | 2 |
| Wait | WAIT | $8 F$ | 1 | 2 |

TABLE 9 - INSTRUCTION SET OPCODE MAP

|  | Bit Menipulation |  | Branch | Road/Modity/Write |  |  |  |  | Control |  | Register/Memory |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L_{\text {Low }}$ | $\begin{array}{l\|} \hline \frac{81 B}{0} \\ 0,00 \\ \hline \end{array}$ | $\begin{gathered} \frac{8 S C}{1} \\ 0001 \end{gathered}$ | $\begin{aligned} & \frac{1}{\text { HFL }} \\ & 0010 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{DR1} \\ & 3 \\ & 0011 \end{aligned}$ | $\begin{aligned} & \text { INH } \\ & 0100 \\ & 0 \end{aligned}$ | $\begin{aligned} & \frac{1 N H}{5} \\ & 0.101 \end{aligned}$ | $\begin{aligned} & \frac{1 \times 1}{6} \\ & 0110 \end{aligned}$ | $\begin{array}{r} 1 \mathrm{IX} \\ 7 \\ \hline 111 \\ \hline \end{array}$ | $\begin{aligned} & \text { INH } \\ & 8 \\ & 1000 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { INH } \\ & 1001 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { IMM } \\ & \text { A } \\ & \hline 1010 \\ & \hline \end{aligned}$ | $\begin{gathered} \text { DIR } \\ \hline 1 \\ 1011 \\ \hline \end{gathered}$ | $\begin{aligned} & \text { EXT } \\ & 1100 \\ & \hline \end{aligned}$ | $\begin{aligned} & \frac{1 \times 2}{1} \\ & 1101 \\ & \hline \end{aligned}$ | $\begin{gathered} \frac{\mathrm{X}_{1}}{E 1} \\ \underline{1110} \\ \hline 1 \end{gathered}$ | $\begin{aligned} & \frac{\text { DX }}{f} \\ & 111 \\ & \hline 1 \end{aligned}$ | ${ }^{\text {Hi Low }}$ |
| ${ }_{0}^{0} 0$ | $$ | $\begin{array}{\|c\|} \hline \text { BSETO } \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|c\|} \hline & B_{2} \\ \hline \end{array}$ | $\mathrm{NEG}_{\mathrm{OIR}}{ }^{5}$ | $\begin{array}{\|r\|} \hline N E G \\ \\ \hline \end{array}$ | $\mathrm{NEG}^{3}{ }^{3}$ | ${ }_{2}{ }^{\text {NEG }}{ }_{\|x\|}{ }^{6}$ | NEG ${ }^{5}$ | $\text { RTI }{ }^{9}$ |  | $\begin{array}{\|c\|c\|} \hline & \text { SUB } \\ 2 & \text { IMM } \end{array}$ | $\mathrm{SUB}_{\mathrm{DiR}}^{3}$ | $\begin{array}{\|l\|l\|} \hline & { }^{3} \text { SUB } \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { SUB }^{5} \\ \hline \end{array}$ | ${ }_{2} \mathrm{SUB}_{1 \times 1}{ }^{4}$ | SUB ${ }^{3}$ | ${ }_{0}^{0} 0$ |
| ${ }_{0}^{1}$ |  | $\begin{array}{r} 8 \\ \hline \\ \hline \\ \hline \end{array}$ | ${ }_{2} \mathrm{BRN}^{\mathrm{MEL}}$ |  |  |  |  |  | $\begin{array}{r} \text { RTS }^{\text {Nn }} \\ \hline \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{CMP}^{\text {I }}{ }^{2}$ | ${ }_{2} \mathrm{CMP}^{\text {DIR }}$ | ${ }_{3} \mathrm{CMP}^{\text {EXI }}$ | ${ }_{3} \mathrm{CMP}^{\text {I }}{ }^{5}$ | ${ }_{2} \mathrm{CMP}^{\text {Ix1 }}$ | CMP ${ }^{\text {a }}$ | ${ }^{1}$ |
| 2010 | $\begin{array}{\|c} { }^{\text {BRSET1 }} \\ { }^{5} \quad \text { BTB } \\ \hline \end{array}$ | $\begin{array}{r} \text { BSET }{ }^{5} \\ 2 \\ \hline \end{array}$ | $\mathrm{BH}_{\mathrm{BEL}}{ }^{3}$ |  |  |  |  |  |  |  | $\begin{array}{\|cc} 2 & \mathrm{SBC}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & \mathrm{SBC}^{3} \\ 2 & \\ \hline & \mathrm{DIR} \\ \hline \end{array}$ | ${ }_{3} \mathrm{SBC}_{\text {EXT }}{ }^{4}$ | ${ }_{3} S B C^{X_{1 \times 2}^{5}}$ |  | $\mathrm{S}^{\mathrm{SBC}}{ }^{\mathrm{Ix}}$ | 0210 |
| $\stackrel{3}{3}$ | ${ }_{3}^{\text {BRCLR1 }}$ ETB ${ }^{\text {E }}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ | $\text { BLS }_{\text {REL }}^{3}$ | $\begin{array}{\|c\|c\|} \hline \mathrm{COM}^{5} \\ \hline \end{array}$ | , COMA ${ }^{3}$ | $\text { comx }{ }^{3}$ | $\operatorname{com}_{1 x_{1}}{ }^{6}$ | $\operatorname{com}^{5}$ | $\begin{gathered} \text { SWI }_{10}^{10} \\ \text { INH } \end{gathered}$ |  | $\begin{array}{\|cc\|} \hline & \mathrm{CMM} \\ \hline & \mathrm{CPX} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{CPX}^{3} \\ 2 & \\ 2 & \text { DIR } \\ \hline \end{array}$ | $\begin{array}{r} \text { EXX } \\ C P X T \\ \hline \end{array}$ |  | $\begin{array}{r} { }^{\|x\|} \mid \\ \operatorname{CPX}_{1 \times 1} \\ \hline \end{array}$ | $\begin{aligned} & 1 \\ & \hline \\ & \hline \end{aligned}$ | ${ }_{0}^{3}$ |
| ${ }^{4}$ | ${ }_{3}^{\text {BRSET2 }}{ }^{\text {ETP }}$ | $\begin{array}{\|c\|} \hline \\ \hline \\ \hline \end{array}$ | $\mathrm{BCC}_{\mathrm{AEL}}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \text { LSR }^{5} \\ 2 & \text { DTR } \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { LSRA } \\ \hline \text { LSRH } \\ \hline \end{array}$ |  |  | , LSR ${ }^{5}$ |  |  | ${ }_{2}$ AND $^{\text {IMM }}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \mathrm{AND}_{\mathrm{DIH}} \\ \hline \end{array}$ | ${ }_{3} \text { AND } \begin{aligned} \\ \hline \end{aligned}$ | ${ }_{3}{ }^{\text {AND }}{ }_{1 \times 2}$ |  | , AND ${ }_{\text {Ix }}$ | ${ }_{0}^{4} 100$ |
| ${ }_{0}^{5}$ | $\begin{array}{\|r\|} \hline \text { BRCLR2 } \\ 3 \\ 3 \end{array}$ | $\begin{array}{\|c\|} \hline \\ \hline 2 \\ \hline \end{array}$ | $\mathrm{BCS}^{2}{ }^{3}$ |  |  |  |  |  |  |  | ${ }_{2}{ }^{81 T}{ }^{\text {IMM }}{ }^{2}$ | ${ }^{B I T}{ }_{\text {DIR }}$ | BIT EXT | ${ }_{3}{ }^{\text {BIT }}{ }^{5}$ | ${ }_{2}{ }^{\text {BIT }}{ }^{4}{ }_{\mid x 1}^{4}$ | $)^{\text {BIT }}{ }^{\text {a }}{ }^{\text {a }}$ | ${ }_{0}^{5} 101$ |
| ${ }_{0}^{6}$ | $3_{3}{ }^{\text {BRSET3 } 3^{5}}{ }^{5}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ |  | $\begin{array}{\|l\|l\|} \hline R_{2}{ }^{5} \\ \hline \end{array}$ | , RORA ${ }^{3}$ | $\begin{array}{r} \text { RORX } \\ \hline 1 \mathrm{NH} \\ \hline \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{ROR}^{6} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { ROR } \\ \hline \end{array}$ |  |  | $2{ }^{\text {LDA }}{ }^{2}$ | $2{ }_{2}^{\text {LDA }}{ }_{\text {DIA }}$ | $\begin{array}{\|c\|c\|} \hline & \\ \hline & \text { LDA } \\ \hline & 4 \\ 3 & \\ \hline \end{array}$ | $\begin{aligned} & \text { LDA } \\ & \hline \end{aligned}$ |  | $\begin{array}{\|l\|l\|} \hline & { }^{\text {I }} \\ \hline \end{array}$ | ${ }_{0110}^{6}$ |
| ${ }_{0}^{7} 11$ |  | $\begin{array}{\|c\|c\|c\|} \hline & \text { BCLR }{ }^{5} \\ \hline 2 & \text { BSC } \\ \hline \end{array}$ | ${ }_{2} B E Q^{3}$ | $\begin{array}{\|c\|c\|} \hline & \\ \hline & A S R \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { ASRA } \\ \hline \\ \hline \\ \hline \end{array}$ | $\begin{aligned} & \\ & \\ & 1 \end{aligned} \begin{array}{r} \text { ASRX } \\ \\ \hline \end{array}$ | ${ }_{2}{ }^{2} \begin{aligned} & \text { ASR } \\ & \\ & \\ & \hline 1 \times 1 \\ & 6 \end{aligned}$ |  |  | $\begin{array}{\|l\|l\|} \hline & T^{2} \\ 1 & I N H \\ \hline \end{array}$ |  | $\begin{array}{r} 2 \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \text { EXI } \\ \hline & \text { STA } \\ 3 & \text { EXT } \end{array}$ | STA | $\begin{array}{lll} 2 & & \\ \hline & S_{1} & 5 \\ 2 & & 1 x_{1} \\ \hline \end{array}$ |  | ${ }^{7} 111$ |
| ${ }_{1000}^{8}$ | ${ }_{3}^{\text {BRSET }{ }^{5}}$ | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ | $\mathrm{BHCC}^{3}$ | $\begin{array}{ll}  & \text { LSL }^{\text {Oin }} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { LSLA }^{3} \\ 1 \\ 1 \\ \hline \end{array}$ | $1 \begin{gathered} \operatorname{LSLX}^{3} \\ \mathrm{INH}^{2} \\ \hline \end{gathered}$ | ${ }_{2}{ }^{2} \text { LSL }_{1 \times 1}{ }^{6}$ | , LSL ${ }_{\text {IX }}^{5}$ |  | , $\mathrm{CLC}^{\text {in }}{ }^{\text {2 }}$ | $\begin{array}{ll} \mathrm{EOR}^{2} \\ 2 & \mathrm{IMM} \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & \\ \hline & \text { EOR } \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & E X X \\ \hline & E O R \\ \hline & \\ \hline \end{array}$ |  |  | ${ }_{1}$ EOR $^{\text {a }}$ | 8 1000 |
| 9 1001 | BRCLR4 <br> 3 <br> 3 | $\begin{array}{r} \text { BCLR } \\ 2 \\ 2 \end{array}$ | $2_{2}^{B H C S}$ | ${ }_{2}{ }^{\mathrm{ROL}}{ }_{\mathrm{piR}}$ | $\begin{array}{\|c\|} \hline \text { ROLA } \\ 1 \\ \hline \end{array}$ | ${ }_{1}^{\text {ROLX }} \begin{array}{r} \text { INH } \\ \hline \end{array}$ | ${ }^{2} \quad \begin{array}{r} \mathrm{ROL}^{6} \\ \\ \hline \end{array}$ | $\mathrm{ROL}^{\begin{array}{r} 5 \\ 1 \times \\ \hline \end{array} \mathrm{L}}$ |  | ${ }_{1} \mathrm{SEC}^{\text {INH }}{ }^{2}$ | $\begin{array}{ll}  & A D C^{2} \\ 2 & I M M \end{array}$ | $\begin{array}{lll}  & A D C & \\ 2 & & D R R \\ \hline \end{array}$ | ${ }_{3}{ }_{3} A D C_{\text {EXT }}^{4}$ | ${ }_{3} \quad A D C$ | ${ }_{2} A D C^{4}$ | ${ }_{1} A D C^{3}$ | 9 1001 |
| A | $\begin{array}{\|r\|r\|} \hline & 8 \\ 3 R S E T 5 \\ 3 \\ 3 & \text { BIB } \end{array}$ | $\begin{array}{\|r} 6 \\ \hline \\ \hline \end{array} \begin{array}{r} \text { BSET5 } \\ \hline \end{array}$ | $\mathrm{BPL}_{\mathrm{BEL}}^{3}$ | $\mathrm{C}_{2} \quad \mathrm{DEC} \mathrm{DIR}^{5}$ | $\begin{array}{r} \text { DECA } \\ 1 \\ \hline \end{array}$ | $\begin{array}{\|} \mathrm{DECX}^{3} \\ \mathrm{INH} \\ \hline \end{array}$ | $\left.D E C^{6}{ }^{6}\right\|_{1} \mid$ | ${ }^{D^{D E C}}{ }_{1 \times}^{5}$ |  | $\begin{array}{\|r\|} \hline \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|lll} 2 & & \text { IMM } \\ & \text { ORA } \\ 2 & \text { IMM } \end{array}$ | $\begin{aligned} & \text { ORA } \\ & \hline 2 \\ & \hline \end{aligned}$ | $\begin{array}{\|c\|c\|} O_{3} \text { ORA } \\ \hline \end{array}$ | $\text { ORA }_{1 \times 2}$ | $\begin{array}{ll} 2 & O R A_{1 \times 1} \\ 2 \end{array}$ | $\begin{array}{\|r\|} \hline \text { ORA }^{3} \\ 1 \\ \hline \end{array}$ | $\underset{1010}{ }$ |
| ${ }_{1011}$ | $\begin{array}{\|c\|} \hline \text { BRCLR } 5 \\ 3 \\ 3 \\ \hline \end{array}$ |  | $\begin{array}{\|c\|c\|} \mathrm{BMI}^{3} \\ \substack{3 E L \\ 3} \end{array}$ |  |  |  |  |  |  | $\begin{array}{\|c\|c\|} \hline & \mathrm{SEE}^{2} \\ 1 & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & A D D^{2} \\ \hline 2 & I M M \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & A D D^{3} \\ 2 & D D R \\ \hline \end{array}$ | $\begin{array}{\|ll\|} \hline & \mathrm{ADD}^{4} \\ \mathrm{EXT}^{4} \\ \hline \end{array}$ | ${ }_{3} \begin{array}{ll}  & A D D_{2}{ }^{\circ} \\ \hline \end{array}$ | ${ }_{2} \begin{array}{r} A D D_{1}^{4} \\ { }^{4} \\ \hline \end{array}$ | $A D D_{1}^{3}$ | ${ }_{1011}^{8}$ |
| C 1100 | BRSET6 ${ }^{5}$ <br> 3 <br> BTB | $\begin{array}{\|r} \text { BSET6 } \\ \hline \quad \begin{array}{r} 5 \\ \hline \end{array} \\ \hline \end{array}$ | $2^{B M C^{3}}{ }^{3}$ | ${ }^{\prime N C_{D I A}}$ | $\begin{array}{\|c\|} \hline{ }^{\prime} \mathrm{INCA}^{3} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|}  \\ & \begin{array}{l} \text { INCX } \\ \hline \end{array} \\ \hline \end{array}$ | $\begin{array}{\|lll\|} \hline & & \\ \hline \end{array}$ | $\text { INC }{ }^{5}$ |  | $\begin{array}{\|r\|} \hline{ }^{R S P}{ }^{2} \\ 1 \\ \hline \end{array}$ |  | ${ }_{2} \mathrm{JMP}^{2}{ }^{2}$ | ${ }_{3} \quad \mathrm{JMP}{ }^{3}$ | $\begin{array}{lll}  & & \\ \hline & & \\ \hline \end{array}$ | $\begin{array}{ll}  \\ J M P \\ \\ \hline \end{array}$ | ${ }_{1}$ JMP ${ }^{2}$ | $\underset{1100}{ }$ |
| D 1101 | ${ }_{3}^{\text {BRCLR }{ }^{\text {BTB }}}$ | $\begin{array}{\|c} 8 \\ \hline \\ \hline \end{array}$ | ${ }_{2} \mathrm{BMS}_{\mathrm{REL}}{ }^{3}$ | $\begin{array}{\|l\|l\|} \hline & \mathrm{TST}^{4} \\ \hline \end{array}$ | $\begin{array}{\|r\|} \hline \text { TSTA } \\ \hline \\ \hline \end{array}$ | $\begin{array}{r} \text { TSTX } \\ 1 \begin{array}{l} \text { INH } \end{array} \\ \hline \end{array}$ | $\begin{array}{\|lll} \hline & & \\ \hline & & \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \text { TST } \\ \hline \end{array}$ |  | $\mathrm{NOP}_{1}{ }^{2}$ | $\begin{array}{\|cc\|} \hline & \mathrm{BSR}^{6} \\ 2 & \mathrm{REL} \\ \hline \end{array}$ | $\begin{array}{\|l\|l\|} \hline & \\ \hline & \\ \hline \end{array}$ |  | $\begin{array}{ll}  & J S R \\ & \\ 1 \times 2 \end{array}$ | $2 \begin{array}{ll}  & \\ \hline & \\ \hline \end{array}$ | $\begin{array}{\|c\|c\|} \hline \frac{5}{2} \\ \hline \end{array}$ | ${ }_{101}$ |
| ${ }_{1110}$ | $\begin{array}{\|c\|} \hline \text { BRSET7 } \\ { }_{3}^{5} \text { BTB } \\ \hline \end{array}$ | $\begin{array}{\|r} 8 \\ \hline \\ \hline \end{array} \begin{aligned} \text { BSET7 } \\ \hline \end{aligned}$ | $\mathrm{BIL}_{\mathrm{REL}}$ |  |  |  |  |  | $\begin{array}{\|c} \text { STOP }^{2} \\ 1 \\ \text { INH } \end{array}$ |  | $\begin{array}{\|cc\|} \hline & L D S_{2}^{2} \\ 2 & \text { IMM } \\ \hline \end{array}$ | ${ }^{2} \quad{ }^{2} X^{3}$ | $\begin{array}{c\|c\|} \operatorname{LDX}_{\text {EXT }}^{4} \\ \hline \end{array}$ | $\operatorname{LDX}_{1 \times 2}^{5}$ | $\operatorname{LDX}_{\mid \times 1}{ }^{4}$ | $\operatorname{LDX}^{3}$ | ${ }_{1110}$ |
| ${ }_{111}$ | $\begin{array}{\|c\|} \hline \\ \hline \text { BRCLR } \\ 3 \\ 3 \end{array}$ | $\begin{array}{\|c} 8 \\ \hline \\ \hline \end{array}$ | $\begin{array}{\|cc\|} \hline & \\ \hline & \mathrm{BIH}_{\mathrm{REL}} \\ \hline \end{array}$ | $\mathrm{CLR}_{\mathrm{DIR}}{ }^{5}$ | $\mathrm{CLRA}_{\mathrm{INH}}{ }^{3}$ | $\text { CLRX }{ }^{3}$ | $\operatorname{CLR}{ }^{6}{ }^{6}$ | $C^{\prime}{ }_{1 \times}^{5}$ | $\text { WAIT }{ }^{2}$ | $\text { TXA }{ }^{2}$ |  | $\begin{array}{ll} \hline S T X \\ \\ & { }_{D I R}^{4} \\ \hline \end{array}$ | $\operatorname{sTX}_{\text {EXT }}^{\text {En }}$ | $\operatorname{six}$ | STX | $1 . \operatorname{STX}{ }_{1 x}^{4}$ | ${ }_{111}$ |


| Abbreviations for Address Modes |  |
| :--- | :--- |
| INH | Inherent |
| A | Accumulator |
| X | Index Register |
| IMM | Immediate |
| DIR | Direct |
| EXT | Extended |
| REL | Relative |
| BSC | Bit Set/Clear |
| BTB | Bit Test and Branch |
| IX | Indexed (No Offset) |
| IX1 | Indexed, 1 Byte (8-Bit) Offset |
| IX2 | Indexed, 2 Byte (16-Bit) Offset |

RCA CMOS LSI Products
CDP6805G2
TABLE 10 - INSTRUCTION SET

|  | Addressing Modes |  |  |  |  |  |  |  |  |  | Condition Codee |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | Inherent | Immediate | Direct | Extended | Relative | Indexed (No Offset) | Indexed (8 Bits) | Indexed (16 Bits) | $\begin{array}{\|c\|} \hline \text { Bit } \\ \text { Set/ } \\ \text { Cloar } \\ \hline \end{array}$ |  | H | 1 | N | 2 | C |
| ADC |  | X | X | X |  | X | X | $\bar{X}$ |  |  | A | - | A | A | A |
| ADD |  | X | X | X |  | X | X | X |  |  | K | $\checkmark$ | A | , | A |
| AND |  | X | X | X |  | $x$ | X | X |  |  | - | - | A | A | $\bigcirc$ |
| ASL | $x$ |  | X |  |  | X | X |  |  |  | $\bigcirc$ | - | A | A | A |
| ASR | X |  | X |  |  | $\underline{ }$ | X |  |  |  | $\bigcirc$ | 0 | A | A | 1 |
| BCC |  |  |  |  | X |  |  |  |  |  | - | - | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| BCLR |  |  |  |  |  |  |  |  | X |  | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BCS |  |  |  |  | $x$ |  |  |  |  |  | $\bigcirc$ | 0 | 0 | $\bigcirc$ | $\bigcirc$ |
| BEQ |  |  |  |  | X |  |  |  |  |  | $\bullet$ | - | $\bullet$ | - | $\bullet$ |
| BHCC |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bullet$ | - | $\bigcirc$ | $\bigcirc$ |
| BHCS |  |  |  |  | X |  |  |  |  |  | - | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BHI |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | - | - | $\bullet$ |
| BHS |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\sigma$ |
| BIH |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BIL |  |  |  |  | X |  |  |  |  |  | - | - | - | $\bigcirc$ | $\bigcirc$ |
| BIT |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | $\bigcirc$ | A | A | 6 |
| BLO |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | - | $\bigcirc$ | $\bigcirc$ |
| BLS |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BMC |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BMI |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| BMS |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ |
| BNE |  |  |  |  | X |  |  |  |  |  | $\bigcirc$ | 0 | $\bigcirc$ | $\sigma$ | 0 |
| BPL |  |  |  | , | X |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | - | $\bigcirc$ |
| BRA |  |  |  |  | X |  |  |  |  |  | - | $\bullet$ | $\bigcirc$ | - | $\bigcirc$ |
| BRN |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| BRCLR |  |  |  |  |  |  |  |  |  | X | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\checkmark$ | A |
| BRSET |  |  |  |  |  |  |  |  |  | X | - | $\bullet$ | $\bullet$ | $\bullet$ | A |
| BSET |  |  |  |  |  |  |  |  | X |  | - | $\bullet$ | $\bullet$ | $\bullet$ | $\bigcirc$ |
| BSA |  |  |  |  | X |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | 6 | $\sigma$ |
| CLC | X |  |  |  |  |  |  |  |  |  | - | $\bigcirc$ | - | $\bullet$ | 0 |
| CLI | X |  |  |  |  |  |  |  |  |  | - | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| CLR | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | 0 | 1 | $\bigcirc$ |
| CMP |  | X | X | X |  | X | X | X |  |  | - | $\bigcirc$ | , | A | A |
| COM | X |  | X |  |  | X | X |  |  |  | - | $\bigcirc$ | A | A | 1 |
| CPX |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | 0 | I | A | K |
| DEC | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | $\bigcirc$ | A | A | $\bigcirc$ |
| EOR |  | X | X | X |  | X | X | X |  |  | - | $\bigcirc$ | A | A | $\bigcirc$ |
| INC | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | - | A | A | $\bigcirc$ |
| JMP |  |  | X | X |  | X | X | X |  |  | - | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| JSR |  |  | X | X |  | X | X | X |  |  | $\bullet$ | $\bullet$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| LDA |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | - | A | A | $\bigcirc$ |
| LDX |  | X | X | X |  | X | X | X |  |  | - | $\checkmark$ | A | A | $\bigcirc$ |
| LSL | X |  | X |  |  | X | X |  |  |  | - | - | A | A | A |
| LSR | X |  | X |  |  | X | X |  |  |  | - | $\bullet$ | 0 | A | A |
| NEG | X |  | X |  |  | X | X |  |  |  | - | $\checkmark$ | K | त | A |
| NOP | X |  |  |  |  |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\checkmark$ | $\bigcirc$ |
| ORA |  | X | X | X |  | X | X | X |  |  | - | $\bigcirc$ | I | I | $\bigcirc$ |
| ROL | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | $\checkmark$ | I | A | A |
| ROR | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | $\bullet$ | A | A | A |
| RSP | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bullet$ | $\bigcirc$ | $\bullet$ | $\bigcirc$ |
| ATI | X |  |  |  |  |  |  |  |  |  | 7 | 7 | 7 | 7 | 7 |
| RTS | X |  |  |  |  |  |  |  |  |  | 0 | $\theta$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| SBC |  | X | $\bar{X}$ | X |  | X | X | $X$ |  |  | - | $\bigcirc$ | A | A | A |
| SEC | X |  |  |  |  |  |  |  |  |  | - | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 1 |
| SEI | X |  |  |  |  |  |  |  |  |  | - | 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| STA |  |  | X | X |  | X | X | X |  |  | 0 | - | A | A | $\bigcirc$ |
| STOP | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | 0 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| STX |  |  | X | X |  | X | X | X |  |  | $\bigcirc$ | - | A | A | $\bigcirc$ |
| SUB |  | X | X | X |  | X | X | X |  |  | $\bigcirc$ | $\bullet$ | A | A | A |
| SWI | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | 1 | O | $\checkmark$ | $\bigcirc$ |
| TAX | X |  |  |  |  |  |  |  |  |  | - | $\checkmark$ | $\sigma$ | $\checkmark$ | $\square$ |
| TST | X |  | X |  |  | X | X |  |  |  | $\bigcirc$ | $\bigcirc$ | A | A | $\bigcirc$ |
| TXA | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |
| WAIT | X |  |  |  |  |  |  |  |  |  | $\bigcirc$ | 0 | $\bigcirc$ | 0 | 6 |

Condition Code Symbols

H Half Carry (From Bit 3 )
Interrupt Mask
$N$ Negative (Sign Bit)
Z Zero
C Carry/Borrow
a Test and Set if True. Cleared Otherwise

- Not Affected
? Load CC Register From Stack
0 Cleared
1 Set


## CDP6805G2

To minimize power consumption, all unused ROM locations should contain zeros.

## Master-Device Method

EPROMs - 2716 EPROMs, programmed with the customer program (positive logic sense for address and data), may be submitted for pattern generation. Fill out Customer Information of ROM Information Sheet. The EPROMs must be clearly marked to indicate which EPROM corresponds to which
address mapping. Note that the first 128 (0000-007F) bytes of EPROM 1 correspond to the CDP6805G2 internal RAM and I/O ports and will be ignored when generating ROM masks. Only the first 176 (0000-00AF) bytes of EPROM 2 represent user ROM in the CDP6805G2 and all other locations are ignored. EPROM 3 may be replaced by filling out vector list on ROM Information Sheet since there are only 10 bytes. After the EPROMs are marked they should be placed in conductive IC carriers and securely packed. Do not use styrofoam.


## XXX = Customer ID

Fig. A-1-EPROM marking.

ROM INFORMATION SHEET

## OPTION LIST

Select the options for your MCU from the following list. A manufacturing mask will be generated from this information. Select one in each section.

| Internal Oscillator Input | Column 28 of Option Card |
| :---: | :---: |
| $\square$ Crystal | 0 or N |
| $\square$ Resistor | 1 or P |
| Internal Divide | Column 29 of Option Card |
| $\square \div 4$ | 0 or N |
| $\square \div 2$ | 1 or P |
|  |  |
| Interrupt | Column 30 of Option Card |
| $\square$ Edge-Sensitive | 0 or N |
| $\square$ Level- and Edge-Sensitive | 1 or P |

## VECTOR LIST

Timer Interrupt from Wait State Only
Timer Interrupt
$\qquad$

External Interrupt $\qquad$
SWI $\qquad$
RESET $\qquad$
CUSTOMER INFORMATION
Customer Name
Address $\qquad$
City $\qquad$ _State_ Zip

Phone ( )__ Extension $\qquad$
Contact Ms./Mr
Customer Part No. $\qquad$
PATTERN MEDIA
$\square$ 6805G2
$\square$ EPROM
$\square$ Card Deck
$\square$ Other*
*Other media require factory approval.
Signature
$\qquad$

## DATA PROGRAMMING INSTRUCTIONS

When a customer submits instructions for programming RCA custom ROM's, the customer must also complete the relevant parts of the ROM information sheet and submit this sheet together with the programming instructions. Programming instructions may be submitted in any one of three ways, as follows:

1. Computer-Card Deck-use standard 80 -column computer punch cards.
2. Floppy Diskette-diskette information must be generated on an RCA CDP1800-series microprocessor development system.
3. Master Device-a ROM, PROM, EPROM or CDP6805G2
that contains the required programming information.
The requirements for each method are explained in detail in the following paragraphs:

## Computer-Card Method

Use standard 80-column computer cards. Each card deck must contain, in order, a title card, an option card, a dataformat card, and data cards. Punch the cards as specified in the following charts:

TITLE CARD

| Column No. | Data |
| :--- | :--- |
| 1 | Punch T |
| $2-5$ | leave blank |
| $6-30$ | Customer Name (start at 6) |
| $31-34$ | leave blank |
| $35-54$ | Customer Address or Division (start at 35) |
| $55-58$ | leave blank |
| $59-63$ | RCA custom selection number (5 digits) (Obtained from RCA Sales Office) |
| 64 | leave blank |
| $65-71$ | RCA device type, without CDP68 prefix, e.g. 05G2 |
| 72 | Punch an opening parenthesis ( |
| 73 | Punch 8 |
| 74 | Punch a closing parenthesis ) |
| $75-78$ | leave blank |
| $79-80$ | Punch a 2-digit decimal number to indicate the deck number; |
|  | the first deck should be numbered 01 |

OPTION CARD

| Use the ROM Information Sheet to select the polarity options, P, N, or X, for the desired ROM type. |  |
| :--- | :--- |
| Column No. | Data |
| $1-6$ | Punch the word OPTION |
| 7 | leave blank |
| $8-17$ | RCA device type, including CDP68 prefix, e.g. CDP6805G2 |
| $18-27$ | leave blank |
| $28-30$ | Punch P or N per ROM Information Sheet |
| $31-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in |
|  | columns 79-80 of the title card) |

## DATA-FORMAT CARD

| The data-format card specifies the form in which the data is to be entered into ROM. |  |
| :--- | :--- |
| Column No. | Data |
| $1-11$ | Punch the words DATA FORMAT |
| 12 | leave blank |
| $13-15$ | Punch the letters HEX |
| 16 | leave blank |
| $17-19$ | Punch POS |
| $20-78$ | leave blank |
| $79-80$ | Punch the deck number (the 2-digit number in |
|  | columns 79-80 of the title card) |

## DATA PROGRAMMING INSTRUCTIONS (Cont'd)

## DATA CARDS

The data cards contain the hexadecimal data to be programmed into the ROM device.
Each card must contain the starting address plus sixteen words of data in clusters of four Hex Bytes.

| Column No. | Data | Column No. | Data |
| :---: | :---: | :---: | :---: |
| 1-4 | Punch the starting address | 26-27 | 2 hex digits of 9th WORD |
|  | in hexadecimal for the | 28-29 | 2 hex digits of 10th WORD |
|  | following data.* | 30 | Blank |
| 5 | Blank | 31-32 | 2 hex digits of 11th WORD |
| 6-7 | 2 hex digits of 1st WORD | 33-34 | 2 hex digits of 12th WORD |
| 8-9 | 2 hex digits of 2nd WORD | 35 | Blank |
| 10 | Blank | 36-37 | 2 hex digits of 13th WORD |
| 11-12 | 2 hex digits of 3rd WORD | 38-39 | 2 hex digits of 14th WORD |
| 13-14 | 2 hex digits of 4th WORD | 40 | Blank |
| 15 | Blank | 41-42 | 2 hex digits of 15th WORD |
| 16-17 | 2 hex digits of 5th WORD | 43-44 | 2 hex digits of 16th WORD |
| 18-19 | 2 hex digits of 6th WORD | 45 | Semicolon, blank if last card |
| 20 | Blank |  |  |
| 21-22 | 2 hex digits of 7th WORD | 46-78 | Blank |
| 23-24 | 2 hex digits of 8th WORD | 79-80 | Punch 2 decimal digits |
| 25 | Blank |  | as in title card |

*The address block must start at 0080 and run through 08AF. Column 4 must be zero. One additional card starting at 1FF0 is required to specify vectors. Note that as the sample program card shows, the 1FF0 card must contain 16 data words. Zeros are used to fill unused locations 1FFO - 1FFS.

OPTION DATA CARD


## CDP6805 FAMILY

|  | CDP6805E2 Avallable Now CDP6805G2 |  |
| :--- | :---: | :---: |
| Technology | CMOS | CMOS |
| Number of Pins | 40 | 40 |
| On-Chip RAM (Bytes) | 112 | 112 |
| On-Chip User ROM (Bytes) | None | 2 K |
| External Bus | Yes | None |
| Bidirectional I/O Lines | 16 | 32 |
| Undirectional I/O Lines | None | None |
| Other I/O Features | Timer | Timer |
| EPROM Version | None | None |
| STOP and WAIT | Yes | Yes |


|  | CDP6805F2 |
| :--- | :---: |
| Technology | CMOS |
| Number of Pins | 28 |
| On-Chip RAM (Bytes) | 64 |
| On-Chip User ROM (Bytes) | 1 K |
| External Bus | None |
| Bidirectional I/O Lines | 20 |
| Undirectional I/O Lines | None |
| Other I/O Lines | Timer |
| EPROM Version | None |
| STOP and WAIT | Yes |

## OPERATING AND HANDLING CONSIDERATIONS

1. Handling

All inputs and outputs of RCA CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525. "Guide to Better Handling and Operation of CMOS Integrated Circuits."
2. Operating

## Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause $V_{D D}-V_{S S}$ to exceed the absolute maximum rating.

## Input Signals

To prevent damage to the input protection circuit, input signals should never be greater than VCC nor less than $\mathrm{V}_{\text {SS }}$. Input currents must not exceed 10 mA even when the power supply is off.

Unused Inputs
A connection must be provided at every input terminal. All unused input terminals must be connected to either $V_{C C}$ or $V_{S S}$, whichever is appropriate.

Output Short CIrcults
Shorting of outputs to $V_{D D}$, $V_{C C}$, or V SS may damage CMOS devices by exceeding the maximum device dissipation.

ORDERING INFORMATION
RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## Package

Suffix Letter
Dual-in-Line Side Brazed Ceramic Dual-in-Line Plastic
For example, a CDP6805G2 in a dual-in-line plastic package will be identified as the CDP6805G2E.

## Objective Data

CDP6818


TERMINAL ASSIGNMENT

## CMOS Real-Time Clock with RAM

## Features:

- Low-Power, High-Speed, High-Density CMOS
- Internal Time Base and Oscillator
- Counts Seconds, Minutes, and Hours of the Day
- Counts Days of the Week, Date, Month, and Year
- 3 V to 6 V Operation
- Time Base Input Options: $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 kHz
- Time Base Oscillator for Parallel Resonant Crystals
- 40 to $200 \mu \mathrm{~W}$ Typical Operating Power at Low Frequency Time Base
- 4.0 to 20 mW Typical Operating Power at High Frequency Time Base
- Binary or BCD Representation of Time, Calendar, and Alarm
- 12- or 24 -Hour Clock with AM and PM in 12 -Hour Mode
- Daylight Savings Time Option
- Automatic End of Month Recognition
- Automatic Leap Year Compensation
- Microprocessor Bus Compatible
- MOTEL Circuit for Bus Universality
- Multiplexed Bus for Pin Efficiency
- Interfaced with Software as 64 RAM Locations
- 14 Bytes of Clock and Control Registers
- 50 Bytes of General Purpose RAM
- Status Bit Indicates Data Integrity
- Bus Compatible Interrupt Signals (IVQ)
- Three Interrupts are Separately Software Maskable and Testable - Time-of-Day Alarm, Once-per-Second to Once-per-Day
- Periodic Rates from $30.5 \mu \mathrm{~s}$ to 500 ms
- End-of-Clock Update Cycle
- Programmable Square-Wave Output Signal
- Clock Output May Be Used as Microprocessor Clock Input
- At Time Base Frequency +1 or +4
- 24-Pin Dual-In-Line Package
- Chip Carrier Also Available



## CDP6818

MAXIMUM RATINGS (Voltages referenced to $\mathrm{V}_{\text {SS }}$ )

| Ratings | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 to +8 | V |
| All Input Voltages Except OSC1 | $\mathrm{V}_{\text {in }}$ | $\mathrm{V}_{\mathrm{SS}}-0.5$ to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| Current Drain per Pin Excluding <br> $V_{\text {DD }}$ and $\mathrm{VSS}_{\text {S }}$ | I | 10 | mA |
| Operating Temperature Range | $\mathrm{T}_{\mathrm{A}}$ | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $\mathrm{T}_{\text {stg }}$ | -55 to +150 | .$^{\circ} \mathrm{C}$ |

DC ELECTRICAL CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{A}=0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Frequency of Operation | fosc | 32.768 | 4194.304 | kHz |
| Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | - | 0.1 | $v$ |
| ${ }_{\text {Load }}<10 \mu \mathrm{~A}$ | VOH | $\mathrm{V}_{\text {DD }}-0.1$ | - |  |
| ```IDD - Bus Idle \(C K O U T=f_{\text {osc }}, C_{L}=15 \mathrm{pF} ;\) SOW Disabled, \(\overline{C E}=V_{D D}-0.2 ; C_{L}(O S C 2)=10 \mathrm{pF}\) \(\mathrm{f}_{\mathrm{osc}}=4.194304 \mathrm{MHz}\) \(\mathrm{f}_{\mathrm{osc}}=1.048516 \mathrm{MHz}\) \(\mathrm{f}_{\mathrm{osc}}=32.768 \mathrm{kHz}\)``` | $\begin{aligned} & \text { IDD1 } \\ & \text { 'DD2 } \\ & \text { 'DD3 } \end{aligned}$ | - - - - | $\begin{gathered} 5 \\ 2 \\ 200 \end{gathered}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \\ & \mu \mathrm{~A} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \hline \mathrm{DD}-\text { Quiescent } \\ & \mathrm{f}_{\mathrm{OSC}}=\mathrm{DC} ; \mathrm{OSC1}=\mathrm{DC} ; \\ & \text { All Other Inputs }=\mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V} \text {; } \\ & \text { No Clock } \\ & \hline \end{aligned}$ | 'DD4 | - | 100 | $\mu \mathrm{A}$ |
| Output High Voltage <br> ( Load $=-1.6 \mathrm{~mA}$, All Outputs Except $\overline{\mathrm{RQ}}, \mathrm{OSC} 2$, and SQW , $\mathrm{I}_{\text {Load }}=-1.0 \mathrm{~mA}$ ) | VOH | 4.1 | - | V |
| Output Low Voltage <br> ( ${ }_{\text {Load }}=1.6 \mathrm{~mA}$, All Outputs Except OSC2, $\overline{\mathrm{RO}}$, and SQW, $\mathrm{I}_{\text {Load }}=1.0 \mathrm{~mA}$ ) | VoL | - | 0.4 | V |
| Input High Voltage CKFS, ADO-AD7, DS, AS, R/ $\overline{\text { W }},$$\overline{C E}, ~ P S$ <br> RESET <br> OSC1 <br>   | $\mathrm{V}_{1 \mathrm{H}}$ | $\begin{aligned} & \hline V_{D D}-2 \\ & V_{D D}-0.8 \\ & V_{D D}-1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline V_{D D} \\ & V_{D D} . \\ & V_{D D} \end{aligned}$ | $\checkmark$ |
| Input Low Voltage ADO-AD7, DS, AS, R/W, $\bar{W}$ <br> CKFS,  <br>  PS, $\overline{\text { RESET }}$ <br> OSC1  | $V_{\text {IL }}$ | $\begin{aligned} & \mathrm{v}_{\mathrm{SS}} \\ & \mathrm{v}_{\mathrm{SS}} \\ & \mathrm{v}_{\mathrm{SS}} \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \\ & 0.8 \end{aligned}$ | V |
| Input Current All Inputs | in | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Three-State Leakage AD0-AD7 | ITSL | - | $\pm 10$ | $\mu \mathrm{A}$ |

BUS TIMING $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{A}=0^{\circ}\right.$ to $70^{\circ} \mathrm{C}$ unless otherwise noted)

| Ident. <br> Number | Characteristics | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Cycle Time | $\mathrm{t}_{\mathrm{cyc}}$ | 953 | DC | ns |
| 2 | Pulse Width, DS/E Low or $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ High | PWEL | 300 | - | ns |
| 3 | Pulse Width, DS/E High or $\overline{\mathrm{RD}} / \overline{\mathrm{WR}}$ Low | PWEH | 325 | - | ns |
| 4 | Clock Rise and Fall Time | $\mathrm{tr}_{\mathrm{r}}, \mathrm{tf}^{\text {f }}$ | - | 30 | ns |
| 8 | R/W Hold Time | tRWH | 10 | - | ns |
| 13 | R/产 Setup Time Before DS/E | trws | 15 | - | ns |
| 14 | Chip Enable Setup Time Before AS/ALE Fall | tes | 55 | - | ns |
| 15 | Chip Enable Hold Time | ${ }^{\text {t }} \mathrm{CH}$ | 0 | - | ns |
| 18 | Read Data Hold Time | tDHR | 10 | 100 | ns |
| 21 | Write Data Hold Time | tDHW | 0 | - | ns |
| 24 | Muxed Address Valid Time to AS/ALE Fall | tASL | 50 | - | ns |
| 25 | Muxed Address Hold Time | ${ }^{\text {t }}$ AHL | 50 | - | ns |
| 26 | Delay Time DS/E to AS/ALE Rise | tASD | 50 | - | ns |
| 27 | Pulse Width, AS/ALE High | PWASH | 100 | - | ns |
| 28 | Delay Time, AS/ALE to DS/E Rise | tASED | 90 | - | ns |
| 30 | Peripheral Output Data Delay Time From DS/E or $\overline{\mathrm{RD}}$ | tDDR | 20 | 240 | ns |
| 31 | Peripheral Data Setup Time | tDSW | 220 | - | ns |

Note: Designations E, ALE, $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ refer to signals from non-6805 type microprocessors.


NOTE: $V_{\text {HIGH }}=V_{D D}-2.0 \mathrm{~V}, V_{\text {LOW }}=0.8 \mathrm{~V}$, for $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$

Fig. 2 - CDP6818 bus timing waveforms.


Fig. 3 - Bus-read timing competitor multiplexed bus.


NOTE: $V_{\text {HIGH }}=V_{D D}-2.0 \mathrm{~V}, V_{\text {LOW }}=0.8 \mathrm{~V}$, for $V_{D D}=5.0 \mathrm{~V} \pm 10 \%$

Fig. 4 - Bus-write timing competitor multiplexed bus.

TABLE 1 - SWITCHING CHARACTERISTICS $\left(V_{D D}=5 \mathrm{Vdc} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{Vdc}, \mathrm{T}_{\mathrm{A}}=0^{\circ}\right.$ to $\left.70^{\circ} \mathrm{C}\right)$

| Description | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Oscillator Startup | trc | - | 100 | ms |
| Reset Pulse Width | trwL | 5 | - | $\mu \mathrm{S}$ |
| Reset Delay Time | ${ }_{\text {trin }}$ | 5 | - | $\mu \mathrm{S}$ |
| Power Sense Pulse Width | tPWL | 5 | - | $\mu \mathrm{S}$ |
| Power Sense Delay Time | tPLH | 5 | - | $\mu \mathrm{S}$ |
| IRQ Release from DS | t/RDS | 2 | - | $\mu \mathrm{S}$ |
| $\overline{\text { IRO }}$ Release from $\overline{\mathrm{RESET}}$ | tIRR | 2 | - | $\mu \mathrm{S}$ |
| VRT Bit Delay | tVRTD | 2 | - | $\mu \mathrm{S}$ |



NOTE: $\mathrm{V}_{\text {HIGH }}=\mathrm{V}_{\text {DD }}-2.0 \mathrm{~V}, \mathrm{~V}_{\text {LOW }}=0.8 \mathrm{~V}$, for $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$

Fig. $5-\overline{\mathbb{R Q}}$ release delay timing waveforms.


All Outputs Except OSC2 (See Figure 10)

Fig. 6 - TTL equivalent test load.


Fig. 7 - Power-up timing waveforms.

(1) The VRT bit is set to a " 1 " by reading Control Register \#D. There is no additional way to clear the VRT Bit (see section on VRT).

Fig. 8 - Conditions that clear VRT bit timing waveforms.

## MOTEL

The MOTEL circuit is a new concept that permits the C IJP6818 to be directly interfaced with many types of microprocessors. No external logic is needed to adapt to the differe:Inces in bus control signals from common multiplexed bus rricroprocessors.

Practically all microprocessors interface with one of two syynchronous bus structures.

The MOTEL circuit is built into peripheral and memory ICs to permit direct connection to either type of bus. An industry standard bus structure is now available. The MOTEL concept is shown logically in Figure 9.

MOTEL selects one of two interpretations of two pins. In the 6805 case, DS and R/W are gated together to produce the internal read enable. The internal write enable is a similar gating of the inverse of $R / \bar{W}$. With competitor buses, the inversion of $\overline{R D}$ and $\overline{W R}$ create functionally identical internal read and write enable signals.

The CDP6818 automatically selects the processor type by using AS/ALE to latch the state of the DS/FD pin. Since DS is always low and $\overline{R D}$ is always high during AS and ALE, the latch automatically indicates which processor type is connected..


Fig. 9 - Functional diagram of MOTEL circuit.

## SIIGNAL DESCRIPTIONS

The block diagram in Figure 1, shows the pin connection with the major int:ernal functions of the CDP6818 Real-Time Clock plus RAM. The following paragraphs describe the function of each pin.

## VDD. VSS

DC power is provided to the part on these two pins, $\mathrm{V}_{\mathrm{DD}}$ being the most positive voltage. The minimum and maximum voltages are listed in the Electrical Characteristics tables.

## OSC1, OSC2 - TIME BASE, INPUTS

The time base for the time functions may be an external signal or the crystal oscillator. External square waves at $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 kHz may be connected to OSC1 as shown in Figure 10. The time-base frequency to be used is chosen in Register A.

The on-chip oscillator is designed for a parallel resonant

AT cut crystal at 4.194304 MHz or 1.048576 MHz frequencies. The crystal connections are shown in Figure 11 and the crystal characteristics in Figure 12.

## CKOUT - CLOCK OUT, OUTPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4 . A major use for CKOUT is as the input clock to the microprocessor; thereby saving the cost of a second crystal. The frequency of CKOUT depends upon the time-base frequency and the state of the CKFS pin as shown in Table 2.

## CKFS - CLOCK OUT FREQUENCY SELECT, INPUT

The CKOUT pin is an output at the time-base frequency divided by 1 or 4 . CKFS tied to $\mathrm{V}_{\text {DD }}$ causes CKOUT to be the same frequency as the time base at the OSC1 pin. When CKFS is at $\mathrm{V}_{\text {SS }}$, CKOUT is the OSC1 time-base frequency divided by four. Table 2 summarizes the effect of CKFS.


Fig. 10 - External Time-base connection.


Fig. 11 - Crystal oscillator connection.
Crystal Equivalent Circuit


3


| $\mathrm{f}_{\text {Osc }}$ | $\mathbf{4 . 1 9 4 3 0 4 \mathrm { MHz }}$ | 1.048576 MHz |
| :---: | :---: | :---: |
| Rs max | $75 \Omega$ | $400 \Omega$ |
| C 0 max | 7 pF | 5 pF |
| Cl | 0.012 pF | 0.008 pF |
| $\mathrm{C}_{\text {in }} / \mathrm{C}_{\text {out }}$ | $15-30 \mathrm{pF}$ | $15-40 \mathrm{pF}$ |
| Q | 50 k | 35 k |

Fig. 12 - Crystal parameters.

TABLE : 2 - CLOCK OUTPUT FREQUENCIES

| Time Bas <br> (OSC1) <br> Frequency | Clock Frequericy <br> Select Pin <br> (CKFS) | Clock Frequency <br> Output Pin <br> (CKOUT) |
| :---: | :---: | :---: |
| 4.194304 MH z z | High | 4.194304 MHz |
| 4.194304 MHz | Low | 1.048576 MHz |
| 1.048576 MHz | High | 1.048576 MHz |
| 1.048576 MHz | Low | 262.144 kHz |
| 32.768 kHz | High | 32.768 kHz |
| 32.768 kHz | Low | 8.192 kHz |

## SQW - SQUARE V VAVE, OUTPUT

The SQW pin can output a signal one of 15 of the 22 internal-divider stage! 3 . The frequency arid output enable of the SQW may be altere $d$ by programming Riegister $A$, as shown in Table 5. The SQW si! Jnal may be turned on añd off using a bit in Register B.

## ADO-AD7 - MULTIPL .EXED BIDIRECTIONAL ADDRESS/DATA BUS:

Multiplexed bus proct zssors save pins by presenting the address during the first $p$ ortion of the bus cycle and using the same pins during the sec :ond portion for data. Address-thendata multiplexing does ( not slow the access time of the CDP6818 since the bus ri эversal from address to data is occurring during the internal RAM access time.
The address must be va. lid just prior to the fall of AS/ALE at which time the CDP6818 latches the address ifrom ADO to AD5. Valid write data must $b_{1}$ e presented and held s table during the latter portion of the DS cor $\overline{W R}$ pulses. In a reaid cycle, the CDP6818 outputs 8 bits of $d$ ata during the latter portion of the DS or $\overline{\mathrm{RD}}$ pulses, then cea ses driving the bus (returns the output drivers to three-state ) when DS falls in this case of MOTEL or $\overline{R D}$ rises in the oth ler case.

## AS - MULTIPLEXED ADDF IESS STROBE, INPU T

A positive going multiplexed; address strobe pulse se rves to demultiplex the bus. The falling edge of AS or ALE causies the address to be latched within tine CDP6818. The autcimatic MOTEL circuitry in the CDP681; 8 also latches the state of the DS pin with the falling edge of $\mu \mathrm{S}$ or ALE.

## DS - DATA STROBE OR REAID, INPUT

The DS pin has two interpretations via the MOTEL circl lit. When emanating from a 6800 type processor, DS is a positi /e pulse during the latter portion of the: bus cycle, and is various. ly called DS (data strobe), E (enable), and $\boldsymbol{\phi} 2$ ( $\boldsymbol{\phi} 2$ clock). Durin! ${ }^{3}$ read cycles, DS signifies the time ti hat the RTC is to drive the bidirectional bus. In write cycles, the trailing edge of DS causes the Real-Time Clock plus RAM to latch the written data.
The second MOTEL interpretatio on of DS is that of $\overline{R D}$, $\overline{M E M R}$, or $\overline{T O R}$ ema. .ating from a co ompetitor type processor. In this case, DS identifies the time $p$ eriod when the real-time clock plus RAM drives the bus with re :ad data. This interpretation of DS is also the same as an ol.tput-enable signal on a typical memory.
The MOTEL circuit, within the CDPE 1818, latches the state of the DS pin on the falling edge of AS/AL E. When the 6800 mode of MOTEL is desired DS must be low di uring AS/ALE, which is
the case with the CDP6805 family of multiplexed buts processors. To insure the competitor mode of MOTEL, the DS pin must remain high during the time AS/ALE is high.

## R/W - READ/WRITE, INPUT

The MOTEL circuit treats the R/W pin in one of two ways. When a 6805 type processor is connected, $\mathrm{R} / \overline{\mathrm{Z}}$ is a level which indicates whether the current cycle is a read or write. A read cycle is indicated with a high level on R/W while DS is high, whereas a write cycle is a low on R/W during DS.
The second interpretation of $R / \bar{W}$ is as a negative write pulse, $\overline{W R}, \overline{M E M W}$, and $\overline{\Pi O W}$ from competitor type processors. The MOTEL circuit in this mode gives $R / \bar{W}$ pin the same meaning as the write $(\bar{W})$ pulse on many generic RAMs.

## $\overline{C E}$ - CHIP ENABLE, INPUT

The chip-enable ( $\overline{\mathrm{CE}}$ ) signal must be asserted (low) for a bus cycle in which the CDP6818 is to be accessed. CE is not latched and must be stable during DS and AS (in the 6805 mode of MOTEL) and during $\overline{R D}$ and $\overline{W R}$ (in the competitor mode). Bus cycles which take place without asserting $\overline{\mathrm{CE}}$ cause no actions to take place within the CDP6818. When CE is high, the multiplexed bus output is in a high-impedance state.
When $\overline{C E}$ is high, all address, data, $D S$, and $R / \bar{W}$ inputs from the processor are disconnected within the CDP6818. This permits the CDP6818 to be isolated from a powered-down processor. When $\overline{C E}$ is held high, an unpowered device cannot receive power through the input pins from the real-time clock power source. Battery power consumption can thus be reduced by using a pullup resistor or active clamp on $\overline{C E}$ when the main power is off.

## $\overline{I R Q}$ - INTERRUPT REQUEST, OUTPUT

The $\overline{\mathrm{RQ}} \mathrm{pin}$ is an active low output of the CDP6818 that may be used as an interrupt input to a processor. The $\overline{\mathrm{RQ}}$ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt-enable bit is set. To clear the $\overline{\mathrm{RQ}}$ pin, the processor program normally reads Register C. The RESET pin also clears pending interrupts.

When no interrupt conditions are present, the $\overline{\mathrm{RQ}}$ level is in the high-impedance state. Multiple interrupting devices may thus be connected to an $\overline{\mathrm{RQ}}$ bus with one pullup at the processor.

## $\overline{\text { RESET }}$ - RESET, INPUT

The $\overline{\text { RESET }}$ pin does not affect the clock, calendar, or RAM functions. On the powerup, the RESET pin must be held low for the specified time, trlm, in order to allow the power supply to stabilize. Figure 13 shows a typical representation of the RESET pin circuit.

When RESET is low the following occurs:
a) Periodic Interrupt Enable (PIE) bit is cleared to zero,
b) Alarm Interrupt Enable (AIE) bit is cleared to zero,
c) Update ended Interrupt Enable (UIE) bit is cleared to zero,
d) Update ended Interrupt Flag (UF) bit is cleared to zero,
e) Interrupt Request status Flag (IRQF) bit is cleared to zero,
f) Periodic Interrupt Flag (PF) bit is cleared to zero,

## CDP6818

g) Alarm Interrupt Flag (AF) bit is cleared to zero,
h) $\overline{\mathrm{RQ}}$ pin is in high-impedance state, and
i) Square Wave output Enable (SOWE) bit is cleared to zero.


Note: If the RTC is isolated from the MPU or MCU power by a diode drop, care must be taken to meet $\mathrm{V}_{\text {in }}$ requirements.

Fig. 13 - Typical power-up delay circuit for $\overline{R E S E T}$.


Fig. 14 - Typical power-up delay circuit for POWER SENSE.

## PS - POWER SENSE, INPIJT:

The power-sense pin is usied in the control of the valid RAM and time (VRT) bit in Flegister C. When t.Ine PS pin is low the VRT bit is cleared to zero.
During powerup, the PS pin must be exterrially held low for the specified time, tPL. As power is applie 1 the VTR bit remains low indicating that the contents of the RAM, time registers, and calendar are not guaranteed. 'When normal operation commences PS, should be permitt/sid to go high. Figure 14 shows a typical circuit connection fior the powersense pin.

## POWER-DIOWN CONSIDERAT"IONS

In most systems, the CDP6818 must CC) ntinue to keep time when system power is removed. In such systems, a conversion from system povver to an alternate po ver supply, usually a battery, must be madie. During the trans;ition from system to battery power, the designer of a battery ls acked-up RTC system must protect da ta integrity, minimize; power consumption, and ensure hardware reliability.

The chip enable ( $\overline{\mathrm{CE}}$ ) pin controls all bi is inputs (R/W, DS, AS, ADO-AD7). CFE, when negated, dis allows any unintended modification of the RTC data by the "bus. $\overline{C E}$ also reduces power consumption by reducing the riumber of transitions seen internally.
Power consunnption may be further reduced by removing resistive and ca pacitive loads from the clock out (CKOUT) pin and the squarewave (SOW) pin.
During and after the power sourc e conversion, the VIN maximum spersification must never $t$, e exceeded. Failure to meet the $\mathrm{V}_{I N}$, maximum specification can cause a virtual SCR to appe:ar which may result in excessive current drain and destruction of the part.

## ADDRESS MAP

Figure 15 shows the address; map of the CDP6818. The memory consists of 50 general if urpose RAM bytes, 10 RAM bytes which normally contain thie time, calendar, and alarm data, and four control and status bytes. All 64 bytes are directly readable and writable by the pror jessor program except Registers $C$ and $D$ which are read cirlly. Bit 7 of Register $A$ and the secorids byte are also read only. Bit 7 , of the second byte, alway/s reads " 0 ". The content:s of the four control and status regis,t.ers are described in the Register section.

## TI'NAE, CALENDAR, AND AI. ARM LOCATIONS

The processor program olstains time and calendar information by reading the appris)priate locations. The program may initialize the time, cale ndar, and alarm by writing to t. hese RAM locations. The contents of the 10 time, calendar, and alarm byte may be eitherr binary or binary-coded decimal (BCD).

Before initializing the internal registers, the SET bit in Register B should be set to a " 1 " to prevent time/calendar updates from occurring. The program initializes the 10 locations in the selected format (binary or BCD), then indicates the format in the data mode (DM) bit of Register B. All 10 time, calendar, and alarm bytes must use the same data mode, either binary or BCD. The SET bit may now be cleared to allow updates. Once initialized the real-time clock makes all updates in the selected data mode. The data mode cannot be changed without reinitializing the 10 data bytes.
Table 3 shows the binary and BCD formats of the 10 time, calendar, and alarm locations. The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or

0 -to-23. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12 -hour format is selected the high-order bit of the hours byte represents PM when it is a " 1 ".
The time, calendar, and alarm bytes are not always accessable by the processor program. 'Once-per-second the 10 bytes are switched to the update logic to be advanced by one second and to check for an alarm condition. If any of the 10 bytes are read at this time, the data outputs are undefined. The update lockout time is $248 \mu \mathrm{~s}$ at the 4.194304 MHz and 1.048567 MHz time bases and $1948 \mu \mathrm{~s}$ for the 32.768 kHz time base. The Update Cycle section shows how to accommodate the update cycle in the processor program.


Fig. 15 - Address map.
TABLE 3 - TIME, CALENDAR, AND ALARM DATA MODES

| Address <br> Location | Function | Decimal Range | Range |  | Example* |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Binary Data Mode | BCD Data Mode | Binary <br> Data Mode | $\begin{gathered} \text { BCD } \\ \text { Data Mode } \\ \hline \end{gathered}$ |
| 0 | Seconds | 0-59 | \$00-\$3B | \$00-\$59 | 15 | 21 |
| 1 | Seconds Alarm | 0-59 | \$00-\$3B | \$00-\$59 | 15 | 21 |
| 2 | Minutes | 0-59 | \$00-\$3B | \$00-\$59 | 3A | 58 |
| 3 | Minutes Alarm | 0-59 | \$00-\$3B | \$00-\$59 | 3A | 58 |
| 4 | Hours <br> (12 Hour Mode) <br> Hours <br> (24 Hour Mode) | $1-12$ $0-23$ | $\begin{gathered} \$ 01-10 C(A M) \text { and } \\ \$ 81-\$ 8 C(P M) \\ \$ 00-\$ 17 \end{gathered}$ | $\begin{gathered} \$ 01-\$ 12(\mathrm{AM}) \text { and } \\ \$ 81-\$ 92(\mathrm{PM}) \\ \$ 00-\$ 23 \end{gathered}$ | 05 05 | 05 05 |
| 5 | Hours Alarm (12 Hour Mode) <br> Hours Alarm (24 Hour Mode) | $\begin{aligned} & 1-12 \\ & 0-23 \end{aligned}$ | $\begin{gathered} \text { \$01-\$0C (AM) and } \\ \$ 81-\$ 8 C(P M) \\ \$ 00-\$ 17 \end{gathered}$ | $\begin{gathered} \$ 01-\$ 12(\mathrm{AM}) \text { and } \\ \$ 81-\$ 92(\mathrm{PM}) \\ \$ 00-23 \end{gathered}$ | 05 <br> 05 | 05 05 |
| 6 | Day of the Week Sunday = 1 | 1-7 | \$01-\$ 07 | \$01-\$07 | 05 | 05 |
| 7 | Day of the Mo.th | 1-31 | \$01-\$1F | \$01-\$31 | OF | 15 |
| 8 | Month | 1-12 | \$01-\$0C | \$01-\$12 | 02 | 02 |
| 9 | Year | 0-99 | \$00-\$63 | \$00-\$99 | 4F | 79 |

[^49]
## CDP6818

The three alarm bytes may be used in two ways. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The alternate usage is to insert a "don't care" state in one or more of three alarm bytes. The "don't care" code is any hexadecimal byte from CO to FF . That is, the two mostsignificant bits of each byte, when set to " 1 ", create a "don't care" situation. An alarm interrupt each hour is created with a "don't care" code in the hours alarm location. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minutes alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second.

## STATIC CMOS RAM

The 50 general purpose RAM bytes are not dedicated within the CDP6818. They can be used by the processor program, and are fully available during the update cycle.

When time and calendar information must use battery back-up, very frequently there is other non-volatile data that must be retained when main power is removed. The 50 user RAM bytes serve the need for low-power CMOS batterybacked storage, and extend the RAM available to the program.

When further CMOS RAM is needed, additional CDP6818s may be included in the system. The time/calendar functions may be disabled by holding the dividers, in Register $A$, in the reset state by setting the SET bit in CR2 or by removing the oscillator: Holding the dividers in reset prevents interrupts or SQW output from operating while setting the SET bit allows these functions to occur. With the dividers clear, the available user RAM is extended to 59 bytes. Bit 7 of Register A, Registers C and D, and the high-order Bit of the seconds byte cannot effectively be used as general purpose RAM.

## INTERRUPTS

The RTC plus RAM includes three separate fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at rates from once-per-second to one-a-day. The periodic interrupt may be selected for rates from half-a-second to $30.517 \mu \mathrm{~s}$. The update-ended interrupt may be used to indicate to the program that an update cycle is completed. Each of these independent interrupt conditions are described in greater detail in other sections.

The processor program selects which interrupts, if any, it wishes to receive. Three bits in Register B enable the three interrupts. Writing a " 1 " to a interrupt-enable bit permits that interrupt to be initiated when the event occurs. $A$ " 0 " in the interrupt-enable bit prohibits the IRQ pin from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the $\overline{\mathrm{RQ}}$ pin is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before first enabling new interrupts.

When an interrupt event occurs a flag bit is set to a " 1 " in Register C. Each of the three interrupt sources have separate flag bits in Register C , which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.
In the software scanned case, the program does not enable the interrupt. The "interrupt" flag bit becomes a status bit, which the software interrogates, when it wishes. When the software detects that the flag is set, it is an indication to software that the "interrupt" event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register $C$ are cleared (record of the interrupt event is erased) when Register $C$ is read. Double latching is included with Register $C$ so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One, two, or three flag bits may be found to be set when Register $C$ is read. The program should inspect all utilized flag bits every time Register $C$ is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt-flag bit is set and the corresponding interrupt-enable bit is also set, the $\overline{\mathrm{RQ}}$ pin is asserted low. $\overline{\mathrm{IRQ}}$ is asserted as long as at least one of the three interrupt sources has its flag and enable bits both set. The IRQF bit in Register $C$ is a " 1 " whenever the $\overline{R Q}$ pin is being driven low.
The processor program can determine that the RTC initiated the interrupt by reading Register C. A " 1 " in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register $C$ clears all the then-active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt-mask bits set and service each interrupt which is set. Again, more than one interrupt-flag bit may be set.

## DIVIDER STAGES

The CDP6818 has 22 binary-divider stages following the time base as shown in Figure 1. The output of the dividers is a 1 Hz signal to the update-cycle logic. The dividers are controlled by three divider bits (DV2, DV1, and DV0) in Register A.

## DIVIDER CONTROL

The divider-control bits have three uses, as shown in Table 4. Three usable operating time bases may be selected ( $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, or 32.768 kHz ). The divider chain may be held reset, which allows precision setting of the time. When the divider is changed from reset to an operating time base, the first update cycle is one second later. The divider-control bits are also used to facilitate testing the CDP6818.

TABLE 4 - DIVIDER CONFIGURATIONS

| Time-Base <br> Frequency | Divider Bits <br> Register A |  |  | Operation <br> Mode | Divider <br> Reset | Bypass First <br> N-Divider Bits |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DV2 | DV1 | DV0 |  | Y |  |
| 4.194304 MHz | 0 | 0 | 0 | Yes | - | $\mathrm{N}=0$ |
| 1.048576 MHz | 0 | 0 | 1 | Yes | - | $\mathrm{N}=2$ |
| 32.768 kHz | 0 | 1 | 0 | Yes | - | $\mathrm{N}=7$ |
| Any | 1 | 1 | 0 | No | Yes | - |
| Any | 1 | 1 | 1 | No | Yes | - |

Note: Other combinations of divider bits are used for test purposes only.

## SQUARE-WAVE OUTPUT SELECTION

Fifteen of the 22 divider taps are made available to a 1 -of- 15 selector as shown in Figure 1. The first purpose of selecting a divider tap is to generate a square-wave output signal on the SQW pin. Four bits in Register A establish the square-wave frequency as listed in Table 5. The SQW frequency selection shares the 1-of-15 selector with periodic interrupts.

Once the frequency is selected, the output of the SQW pin may be turned on and off under program control with the square-wave enable (SQWE) bit in Register B. Altering the divider, square-wave output selection bits, or the SQW output-enable bit may generate an asymetrical waveform at the time of execution. The square-wave output pin has a number of potential uses. For example, it can serve as a frequency standard for external use, a frequency synthesizer, or could be used to generate one or more audio tones under program control.

## PERIODIC INTERRUPT SELECTION

The periodic interrupt allows the $\overline{\mathrm{RQ}}$ pin to be triggered from once every 500 ms to once every $30.517 \mu \mathrm{~s}$. The periodic interrupt is separate from the alarm interrupt which may be output from once-per-second to once-per-day.

Table 5 shows that the periodic interrupt rate is selected with the same Register $A$ bits which select the square-wave frequency. Changing one also changes the other. But each function may be separately enabled so that a program could switch between the two features or use both. The SQW pin is enabled by the SQWE bit. Similarly the periodic interrupt is enabled by the PIE bit in Register B.

Periodic interrupt is usable by practically all real-time systems. It can be used to scan for all forms of inputs from contact closures to serial receive bits on bytes. It can be used in multiplexing displays or with software counters to measure inputs, create output intervals, or await the next needed software function.

TABLE 5 - PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY

| Rate Select Control Register 1 |  |  |  | 4.194304 or 1.048576 MHz Time Base |  | $\begin{aligned} & 32.768 \mathrm{kHz} \\ & \text { Time Base } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Periodic Interrupt Rate tpl | SQW Output Frequency | Periodic Interrupt Rate tpl | SQW Output Frequency |
| RS3 | RS2 | RS1 | RS0 |  |  |  |  |
| 0 | 0 | 0 | 0 | None | None | None | None |
| 0 | 0 | 0 | 1 | $30.517 \mu \mathrm{~s}$ | 32.768 kHz | 3.90625 ms | 256 Hz |
| 0 | 0 | 1 | 0 | $61.035 \mu \mathrm{~s}$ | 16.384 kHz | 7.8125 ms | 128 Hz |
| 0 | 0 | 1 | 1 | $122.070 \mu \mathrm{~s}$ | 8.192 kHz | $122.070 \mu \mathrm{~s}$ | 8.192 kHz |
| 0 | 1 | 0 | 0 | $244.141 \mu$ s | 4.096 kHz | $244.141 \mu \mathrm{~S}$ | 4.096 kHz |
| 0 | 1 | 0 | 1 | $488.281 \mu \mathrm{~s}$ | 2.048 kHz | $488.281 \mu \mathrm{~s}$ | 2.048 kHz |
| 0 | 1 | 1 | 0 | $976.562 \mu \mathrm{~s}$ | 1.024 kHz | $976.562 \mu \mathrm{~s}$ | 1.024 kHz |
| 0 | 1 | 1 | 1 | 1.953125 ms | 512 Hz | 1.953125 ms | 512 Hz |
| 1 | 0 | 0 | 0 | 3.90625 ms | 256 Hz | 3.90625 ms | 256 Hz |
| 1 | 0 | 0 | 1 | 7.8125 ms | 128 Hz | 7.8125 ms | 128 Hz |
| 1 | 0 | 1 | 0 | 15.625 ms | 64 Hz | 15.625 ms | 64 Hz |
| 1 | 0 | 1 | 1 | 31.25 ms | 32 Hz | 31.25 ms | 32 Hz |
| 1 | 1 | 0 | 0 | 62.5 ms | 16 Hz | 62.5 ms | 16 Hz |
| 1 | 1 | 0 | 1 | 125 ms | 8 Hz | 125 ms | 8 Hz |
| 1 | 1 | 1 | 0 | 250 ms | 4 Hz | 250 ms | 4 Hz |
| 1 | 1 | 1 | 1 | 500 ms | 2 Hz | 500 ms | 2 Hz |

## CDP6818

## UPDATE CYCLE

The CDP6818 executes an update cycle once-persecond, assuming one of the proper time bases is in place, the divider is not clear, and the SET bit in Register B is clear. The SET bit in the " 1 " state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the seconds byte, check for overflow, increment the minutes byte when appropriate and so forth through to the year of the century byte. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code (11 $\mathrm{P} \times \mathrm{XXXX}$ ) is present in all three positions.

With a 4.194304 MHz or 1.048576 MHz time base the update cycle takes $248 \mu \mathrm{~s}$ while a 32.768 kHz time base update cycle takes $1984 \mu \mathrm{~s}$. During the update cycle, the time, calendar, and alarm bytes are not accessable by the processor program. The CDP6818 protects the program from reading transitional data. This protection is provided by switching the time, calendar, and alarm portion of the RAM off the microprocessor bus during the entire update cycle. If the processor reads these RAM locations before the update is complete the output will be undefined. The update in progress (UIP) status bit is set during the interval.

A program which randomly accesses the time and date information finds data unavailable statistically once every 4032 attempts. Three methods of accommodating nonavailability during update are usable by the program. In discussing the three methods it is assumed that at random points user programs are able to call a subroutine to obtain the time of day.

The first method of avoiding the update cycle uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle which indicates that over 999 ms are available to read valid time and date information. During this time a display could be updated or the information could be transfered to continuously available RAM. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A to determine if the update cycle is in progress or not. The UIP bit will pulse once-per-second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 2032 attempts. After the UIP bit goes high, the update cycle begins $244 \mu$ s later. Therefore, if a low is read on the UIP bit, the user has at least $244 \mu$ s before the time/calendar data will be changed. If a " 1 " is read in the

UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed $244 \mu \mathrm{~s}$.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register $A$ is set high between the setting of the PF bit on Register C (see Figure 16). Periodic interrupts that occur at intervals greater than tBUC + tUC allow valid time and date information to be read at each occurrence of the periodic interrupt. The reads should be completed within $(T P 1+2)+t_{B U C}$ to insure that data is not read during the update cycle.

## REGISTERS

The CDP6818 has four registers which are accessible to the processor program. The four registers are also fully accessible during the update cycle.

## REGISTER A (\$0A)

| MSB |
| :--- |
| b7 b6 b5 b4 b3 b2 b1 b0 <br> UIP DV2 DV1 DV0ad/Write RS3 RS2 RS1 RS0 <br> Register        <br> except UIP        |

UIP - The update in progress (UIP) bit is a status flag that may be monitored by the program. When UIP is a " 1 " the update cycle is in progress or will soon begin. When UIP is a " 0 " the update cycle is not in progress and will not be for at least $244 \mu \mathrm{~s}$ (for all time bases). This is detailed in Table 6. The time, calendar, and alarm information in RAM is fully available to the program when the UIP bit is zero - it is not in transition. The UIP bit is a read-only bit, and is not affected by Reset. Writing the SET bit in Register B to a "1" -inhibit any update cycle and then clear the UIP status bit.

TABLE 6 - UPDATE CYCLE TIMES

| UIP Bit | Time Base <br> (OSC1) | Update Cycle Time <br> (tUC) | Minimum Time <br> Before Update <br> Cycle (tBUC) |
| :---: | :---: | :---: | :---: |
| 1 | 4.194304 MHz | $248 \mu \mathrm{~s}$ | - |
| 1 | 1.048576 MHz | $248 \mu \mathrm{~s}$ | - |
| 1 | 32.768 kHz | $1984 \mu \mathrm{~s}$ | - |
| 0 | 4.194304 MHz | - | $244 \mu \mathrm{~s}$ |
| 0 | 1.048576 MHz | - | $244 \mu \mathrm{~s}$ |
| 0 | 32.768 kHz | - | $244 \mu \mathrm{~s}$ |


tpl $=$ Periodic Interrupt Time Interval $1500 \mathrm{~ms}, 250 \mathrm{~ms}, 125 \mathrm{~ms}, 62.5 \mathrm{~ms}$, etc.)
t UC $=$ Update Cycle Time ( $248 \mu \mathrm{~S}$ or $1984 \mu \mathrm{~S}$ )
${ }^{\text {t }} \mathrm{BUC}=$ Delay Time Before Update Cycle ( $244 \mu \mathrm{~s}$ )

Fig. 16 - Update-ended and periodic interrupt relationships.

DV2, DV1, DV0 - Three bits are used to permit the program to select various conditions of the 22 -stage divider chain. The divider selection bits identify which of the three time-base frequencies is in use. Table 4 shows that time bases of $4.194304 \mathrm{MHz}, 1.048576 \mathrm{MHz}$, and 32.768 kHz may be used. The divider selection bits are also used to reset the divider chain. When the time/calendar is first initialized, the program may start the divider at the precise time stored in the RAM. When the divider reset is removed the first update cycle begins one second later. These three read/write bits are never modified by the RTC and are not affected by RESET.

RS3, RS2, RS1, RS0 - The four rate selection bits select one of 15 taps on the 22-stage divider, or disable the divider output. The tape selected may be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The program may do one of the following: 1) enable the interrupt with the PIE bit, 2) enable the SQW output pin with the SQWE bit, 3) enable both at the same time at the same rate, or 4) enable neither. Table 5 lists the periodic interrupt rates and the square-wave frequencies that may be chosen with the RS bits. These four bits are read/write bits which are not affected by $\overline{\text { RESET }}$ and are never changed by the RTC.

## REGISTER B (\$OB)

MSB

| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SET | PIE | AIE | UIE | SQWE | DM | $24 / 12$ | DSE |

Read/Write Register

SET - When the SET bit is a " 0 ", the update cycle functions normally by advancing the counts once-per-second. When the SET bit is written to a " 1 ", any update cycle in progress is aborted and the program may initialize the time and calendar bytes without an update occurring in the midst of initializing. SET is read/write bit which is not modified but $\overline{R E S E T}$ or internal functions of the CDP6818.

PIE - The periodic interrupt enable (PIE) bit is a read/write bit which allows the periodic-interrupt flag (PF) bit to cause the $\overline{\mathrm{RQ}}$ pin to be driven low. A program writes a " 1 " to the PIE bit in order to receive periodic interrupts at the rate specified by the RS3, RS2, RS1, and RS0 bits in Control Register A. A zero in PIE blocks $\overline{\mathrm{RQ}}$ from being initiated by a periodic interrupt, but the periodic flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal CDP6818 functions, but is cleared to " 0 " by a RESET.

AIE - The alarm interrupt enable (AIE) bit is a read/write bit which when set to a " 1 " permits the alarm flag (AF) to assert $\overline{\mathrm{RQ}}$. An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes (including a "don't care" alarm code of binary $11 \times X X X X X$ ). When the AIE bit is a " 0 '", the AF bit does not initiate an $\overline{\mathrm{RQ}}$ signal. The RESET pin clears AIE to " 0 ". The internal functions do not affect the AIE bit.

UIE - The UIE (update-ended interrupt enable) bit is a read/write bit which enables the update-end flage (UF) bit to assert IRQ. The RESET pin going low or the SET bit going high clears the UIE bit.

SQWE - When the square-wave enable (SQWE) bit is set to a " 1 " by the program, a square-wave signal at the fre-
quency specified in the rate selection bits (RS3 to RSO) appears on the SQW pin. When the SQWE bit is set to a zero the SQW pin is held low. The state of SQWE is cleared by the $\overline{R E S E T}$ pin. SQWE is a read/write bit.

DM - The data mode (DM) bit indicates whether time and calendar updates are to use binary or BCD formats. The DM bit is written by the processor program and may be read by the program, but is not modified by any internal functions or RESET. A " 1 " in DM signifies binary data, while a " 0 " in DM specifies binary-coded-decimal (BCD) data.

24/12 - The 24/12 control bit establishes the format of the hours bytes as either the 24 -hour mode ( $a$ " 1 ") or the 12 -hour mode ( $a^{\prime \prime} 0$ '). This is a read/write bit, which is affected only by the software.

DSE - The daylight savings enable (DSE) bit is a read/write bit which allows the program to enable two special updates (when DSE is a " 1 "). On the last Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a " 0 ". DSE is not changed by any internal operations or RESET.

## REGISTER C (\$0C)

MSB

| b 7 | b 6 | b 5 | b 4 | b 3 | b | b 1 | b 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| IRQF | PF | AF | UF | 0 | 0 | 0 | 0 |
| Read-Only |  |  |  |  |  |  |  |
| Register |  |  |  |  |  |  |  |

IRQF - The interrupt request flag (IRQF) is set to a " 1 "" when one or more of the following are true:
$P F=P I E=" 1 "$
$\mathrm{AF}=\mathrm{AIE}=" 1$ "
$U F=U I E=" 1 "$
i.e., $I R Q F=P F \cdot P I E+A F \cdot A I E+U F \cdot U I E$

Any time the IRQF bit is a " 1 ", the $\overline{\mathrm{IQ}}$ pin is driven low. All flag bits are cleared after Register $C$ is read by the program or when the $\overline{R E S E T}$ pin is low. A program write to Status Register 2 does not modify any of the flag bits.

PF - The periodic interrupt flag (PF) is a read-only bit which is set to a " 1 " when a particular edge is detected on the selected tap of the divider chain. The RS3 to RSO bits establish the periodic rate. PF is set to a " 1 " independent of the state of the PIE bit. PF being a " 1 " initiates an $\overline{R Q}$ signal and the IRQF bit when PIE is also a " 1 ." The PF bit is cleared by a RESET or a software read of Register $C$.

AF - A " 1 " in the AF (alarm interrupt flag) bit indicates that the current time has matched the alarm time. $A$ " 1 " in the AF causes the $\overline{\mathrm{RQ}}$ pin to go low, and a " 1 " to appear in the IRQF bit, when the AIE bit also is a "1." A RESET or a read of Register C clears AF

UF - The update-ended interrupt flag (UF) bit is set after each update cycle. When the UIE bit is a " 1 ", the " 1 " in UF causes the IRQF bit to be a " 1 ", asserting $\overline{\mathrm{IRQ}}$. UF is cleared by a Register $C$ read or a $\overline{R E S E T}$.
b3 TO b0 - The unused bits of Status Register 1 are read as " 0 ' $s$ ". They can not be written.

REGISTER D (\$OD)
MSB

| b7 | b 6 | b 5 | b 4 | b 3 | b 2 | b 1 | b 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VRT | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Read Only Register
VRT - The valid RAM and time (VRT) bit indicates the condition of the contents of the RAM, provided the power sense (PS) pin is satisfactorily connected. A " 0 " appears in the VRT bit when the power-sense pin is low. The processor program can set the VRT bit when the time and calendar are initialized to indicate that the RAM and time are valid. The VRT is a read/only bit which is not modified by the RESET pin. The VRT bit can only be set by reading the Register $D$.
b6 TO b0 - The remaining bits of Register $D$ are unused. They cannot be written, but are always read as "0's."

## TYPICAL INTERFACING

The CDP6818 is best suited for use with microprocessors which generate an address-then-data multiplexed bus. Figures 17 and 18 show typical intertaces to bus-compatible processors. These interfaces assume that the address decoding can be done quickly. However, if standard metal-gate CMOS gates are used the CE setup time may be violated. Figure 19 illustrates an alternative method of chip selection which will accommodate such slower decoding.
The CDP6818 can be interfaced to single-chip microcomputers (MCU) by using eleven port lines as shown in Figure 20. Non-multiplexed bus microprocessors can be interfaced with additional support.


[^50]Fig. 17 - CDP6818 interfaced to CDP6805E2 compatible multiplexed bus microprocessors.


Fig. 18 - CDP6818 interfaced to competitor compatible multiplexed bus microprocessors.


This illustrates the use of CMOS gatıng for address decoding.
Fig. 19 - CDP6818 interface to CDP6805E2 CMOS multiplexed microprocessor with slow address decoding.


Fig. 20 - CDP6818 interfaced with the ports of a typical single-chip microcomputer.

## ORDERING INFORMATION

RCA Microprocessor device packages are identified by letters indicated in the following chart. When ordering a Microprocessor device, it is important that the appropriate suffix letter be affixed to the type number of the device.

## Package

Suffix Letter
Dual-In-Line Side-Brazed Ceramic Dual-In-Line Plastic

D
For example, a CDP6818 in a dual-in-line plastic package will be identified as the CDP6818E.


TERMINAL ASSIGNMENT

## CMOS Parallel Interface

## Features:

- 24 Individual Programmed I/O Pins
- MOTEL Circuit for Bus Compatibility with Many Microprocessors
- Multiplexed Bus Compatible with: CDP6805E2 and Competitive Microprocessors
- Data Direction Registers for Ports A, B, and C
- Port C may also be Control Lines for:

Four Interrupt Inputs
Input Byte Latch
Output Pulse

- 16 Registers Addressed as Memory Locations
- Handshake Control Logic for Input and Output Peripheral Operation
- Interrupt Output Pin
- Reset Input to Clear Interrupts and Initialize Internal Registers
- 40-Pin Package

The CMOS CDP6823 Parallel Interface ( PI ) provides a universal means of interfacing external signals with the CDP6805E2 CMOS microprocessor, and other multiplexed bus microprocessors. The unique MOTEL circuit on-chip allows direct interfacing to most industry CMOS microprocessors, as well as many NMOS MPUs.
The CDP6823 PI includes three bidirectional 8-bit ports, or 24

1/O pins. Each I/O line may be separately established as an input or an output under program control via data direction registers associated with each port. Using the bit change and test instructions of the CDP6805E2, each individuall/O pin can be separately accessed. All port registers are read/write bytes to accommodate read/modify/write instructions.


Fig. 1 - Functional diagram.


An 8-Chip CMOS Microprocessor System Includes:
Powerful. 8-Bit Processor
6 K Bytes of ROM
162 Bytes of RAM
64 Parallel I/O Pins

Up to 12 System Interrupts:
Timer Interrupt
Periodic Interrupt
Alarm Time Interrupt
Update Cycle 11 Second) Interrupt
Up to 8 External Event Interrupts
Time-Of-Day and Calendar
8-Bit Programmable Counter with 7-Bit Prescaler

Fig. 2 - A typical CMOS microprocessor system.

Four of the $24 \mathrm{I} / \mathrm{O}$ pins have multiple functions. The mode of these four lines is selected by programming the Port C Pin Function Select Register. Any of the four control pins may be configured to initiate interrupts to the microprocessor via the $\overline{\mathrm{RQ}}$ pin. All four interrupts have separate programmable enables, status bits, methods of clearing the interrupt, and over-run detection.

The interrupts are enabled and the port handshaking controls are established via the content of Control Registers associated with Ports A and B . The interrupt conditions are indicated in a Status Register and the $\overline{R Q}$ pin is asserted. The interrupts are normally cleared by reading or writing the associated port data. Ports $A$ and $B$ each have three addresses for reading/writing data. Two addresses access the data and clear an interrupt while the third accesses the data without modifying the interrupt status.

CDP6823 Registers

|  | Port A Data, Clear CA1 Interrupt |
| :---: | :---: |
|  | Port A Data, Clear CA2 Interrupt |
| 2 | Port A Data |
| 3 | Port B Data |
| 4 | Port C Data |
| 5 | Not Used |
| 6 | Data Direction Register for Port A |
| 7 | Data Direction Register for Port B |
| 8 | Data Direction Register for Port C |
| 9 | Control Register for Port A |
| A | Control Register for Port B |
| B | Pin Function Select Register for Port C |
| C | Port B Data, Clear CB1 Interrupt |
| D | Port B Data, Clear CB2 Interrupt |
| E | Interrupt Status Register |
| F | Interrupt Over-Run Warning Register |

## Supplementary Information

# RCA High-Reliability IC Capability 

RCA Solid State is a leading supplier of high-reliability integrated circuits to the military and aerospace community. Years of commitment, dedication, experience, and know-how make possible shipment of hundreds of thousands of quality high-reliability microcircuits annually.

RCA specialists fully understand the needs of component and systems engineers in the design of high-reliability equipment, are thoroughly familiar with the objective and requirements of MIL-STD-883 and MIL-M-38510, and work closely with governmental agencies in the establishment of detailed specifications for high-reliability microcircuits. Moreover, RCA provides complete facilities for processing and testing integrated circuits to these specifications. RCA is justly proud of its many significant accomplishments with respect to the development, production and shipment of high-reliability integrated circuits, including:

- First supplier of MIL-M-38510 to attain QPL Class S Part One Radiation-Hardness Listing
- First supplier of MIL-M-38510 CMOS integrated circuits
- Leader in the production of radiation-resistant CMOS microcircuits [to $1 \times 10^{6} \mathrm{rad}(\mathrm{Si})$ ]
- Initiator of scanning-electron-microscope (SEM) inspections in the production of high-reliability microcircuits - in use at RCA since 1972
- Initiator of MIL-STD-883, Condition A inspections - in use at RCA since 1972
- A leading supplier of dielectrically isolated circuits


## Standard-Product High-Reliability IC's

RCA offers high-reliability versions of virtually its entire line of standard-product integrated circuits from the CD4000 series of CMOS digital logic types, the CDP1800 series of microprocessor and associated memory and input/output (I/O) types, and the CA3000 series of bipolar linear types. These integrated circuits are processed and screened to MIL-STD-883 Class B requirements. Extensive inventories are maintained for rapid, off-the-shelf delivery.

RCA also offers high-reliability versions of standardproduct types that are processed and screened to special customized specifications, especially for the aerospace user and others who procure types to Class S specifications.

RCA maintains an extensive computer file of customer specifications and has the methodology required to translate these customized specifications into internal RCA standards and factory operating procedures. In addition to the detailed device specifications, the computer file lists the customer specification number, any revision number, and the RCA custom number assigned to a specific device type.

## Radiation-Hardened High-Reliability IC's

RCA also offers radiation-hardened versions of highreliability (Class S and Class S format) CD4000-series CMOS integrated circuits. Radiation-hardened types, which are identified by additon of a " $Z$ " or " $J$ " suffix to the device type number, are electrically and mechanically identical to their prototype with the exception that they are processed and screened to withstand a total gamma-
radiation dosage of $10^{5}$ rads( Si ) for Z -suffix types or $10^{6}$ rads(Si) for J-suffix types. Selected CDP1800-series CMOS integrated circuits are available to various levels of radiation hardness. In addition, RCA offers a spectrum of radiation-hardened bipolar integrated circuits that employ dielectric isolation and diode-photocurrent compensation.

## High-Reliability Custom IC's

RCA has complete custom-circuit capabilities for various CMOS and bipolar integrated-circuit technologies. Custom circuits are offered whenever this approach to integratedcircuit design is determined to be economically feasible. RCA high-reliability custom integrated circuits can be processed and screened to MIL-STD-883 Class S and Class B specifications. These custom circuits, which are described in detail in later sections of this DATABOOK, include:

- Gate universal arrays
- EPIC 8-bit slice microcomputer family and associated memory (RAM) complement
- Radiation-hardened linear IC's
- Radiation-hardened high-speed bipolar IC's.


Sample pages of RCA's computer file on standard-product highreliability IC's processed to special custom specifications. The flle can be accessed by device specification number, by customer or by the RCA custom number assigned to the device.

RCA also provides a broad line of high-reliability discrete solid-state power devices (power transistors, triacs, and silicon controlled rectifiers). These devices include types qualified as JAN or JANTX devices in accordance with MIL-STD-19500 General Specifications and MIL-STD-750 Test Methods, types that are not yet covered by military specifications but that are processed and screened to specifications patterned after the military standards, and types that are specially designed and processed to withstand high radiation enviroments.

## Dimensional Outlines

## Dual-In-Line Plastic Packages

E SUFFIX


16-Lead (E \& F) (JEDEC MO-001-AC)

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.155 | 0.200 |  | 3.94 | 5.08 |
| $A_{1}$ | 0.020 | 0.050 |  | 0.51 | 1.27 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.745 | 0.785 |  | 18.93 | 19.93 |
| E | 0.300 | 0.325 |  | 7.62 | 8.25 |
| $E_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| $e_{1}$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.300 \mathrm{TP} \end{aligned}$ |  | 2 | 2.54 TP <br> 7.62 TP |  |
| ${ }^{\mathbf{e}} \mathbf{A}$ |  |  | 2, 3 |  |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.000 | 0.76 |
| $a$ | $0{ }^{0}$ | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| N | $\begin{array}{r} 16 \\ 0 \end{array}$ |  | 5 | $\begin{array}{r} 16 \\ 0 \end{array}$ |  |
| $\mathrm{N}_{1}$ |  |  | 6 |  |  |
| $Q_{1}$ | 0.040 | 0.075 |  | 1.02 | 1.90 |
| S | 0.015 | 0.060 |  | 0.39 | 1.52 |

18-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.155 | 0.200 |  | 3.94 | 5.08 |
| $A_{1}$ | 0.020 | 0.050 |  | 0.508 | 1.27 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.845 | 0.885 |  | 21.47 | 22.47 |
| E1 | 0.240 | 0.260 |  | 6.10 | 6.60 |
| ${ }_{1} 1$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.300 \mathrm{TP} \\ & \hline \end{aligned}$ |  | 2 | $\begin{aligned} & 2.54 \mathrm{TP} \\ & 7.62 \mathrm{TP} \\ & \hline \end{aligned}$ |  |
| ${ }_{\text {e }}{ }_{\text {A }}$ |  |  | 2,3 |  |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| a | $0^{\circ}$ | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| $\begin{aligned} & \hline \mathbf{N} \\ & \mathbf{N}_{1} \end{aligned}$ | $\begin{gathered} 18 \\ 0 \end{gathered}$ |  | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | $\begin{gathered} 18 \\ 0 \end{gathered}$ |  |
| S | 0.015 | 0.060 |  | 0.39 | 1.52 |



NOTES:

1. Refer to JEDEC Publication No. 95 JEDEC Reglstered and Standard Outilines for Solld State Products, for rules and general information concerning reglstered and standard outlines.
2. Protrusions (flash) on the base plane surface shall not exceed $.25 \mathrm{~mm}(.010 \mathrm{In}$ ).
3. The dimension shown is for full leads. "Half" leads
are optional at lead positions $1, \mathrm{~N}, \frac{\mathrm{~N}}{2}, \frac{\mathrm{~N}}{2}+1$.
4. Dimension D does not include mold flash or protrusions. Mold flash or protrusions shall not exceed .25 mm (. 010 ln .).
5. This dimension ls controlling when a particular combination of body length, lead width and lead spacing dimensions would allow lead material to overhang the ends of the package.
6. $E$ is the dimension to the outside of the leads and is measured with the leads perpendicular to the base plane (zero lead spread).
7. Dimension $\mathbf{E}_{1}$ does not include mold flash or protrusions.

20-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | Max. |
| A | - | 0.210 | 10 | - | 5.33 |
| $A_{1}$ | 0.010 | - | 10 | 0.254 | - |
| $A_{2}$ | 0.115 | 0.195 |  | 2.93 | 4.95 |
| B | 0.014 | 0.022 |  | 0.356 | 0.558 |
| $\mathrm{B}_{1}$ | 0.045 | 0.070 | 3 | 1.15 | 1.77 |
| C | 0.008 | 0.015 |  | 0.204 | 0.381 |
| D | 0.925 | 1.040 | 4 | 23.49 | 26.42 |
| $\mathrm{D}_{2}$ | 0.005 | - | 5 | 0.13 | - |
| E | 0.300 | 0.325 | 6 | 7.62 | 8.25 |
| $E_{1}$ | 0.240 | 0.280 | 7, 8 | 6.10 | 7.11 |
| $\mathrm{e}_{1}$ | 0.090 | 0.110 | 9 | 2.29 | 2.79 |
| ${ }^{\text {e }}$ A | 0.30 | TP | 10 | 7.62 | TP |
| ${ }^{\text {e }}$ | - | 0.410 | 11 | - | 10.41 |
| $L$ | 0.115 | 0.150 | 10 | 2.93 | 3.81 |
| N |  |  | 12 |  | 0 |
| S | - | - | 13 | - | - |

8. Package body and leads shall be symmetrical around center line shown in end view within $\mathbf{. 2 5 ~ m m ~ ( . 0 1 0}$ In.).
9. Lead spacing e1 shall be non-cumulative and shall be measured at the leadtip. This measurement shall be made before insertion Into gauges, boards or sockets.
10. This is a basic Installed dimension. Measurement shall be made with the device installed In the seating plane gauge (JEDEC Outline No. GS-3, seating plane gauge). Leads shall be in true position within $.25 \mathrm{~mm}\left(.010 \mathrm{in}\right.$.) diameter for dimension $\mathrm{eA}^{\mathrm{A}}$.
11. eB is the dimension to the outside of the leads and is measured at the lead tips betore the device is installed. Negative lead spread is not permitted.
12. N is the maximum number of lead positions.
13. Dimension $S$ at the left end of the package must equal dimension S at the right end of the package within $.76 \mathrm{~mm}(.030 \mathrm{in}$.$) .$

E SUFFIX


22-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.155 | 0.200 |  | 3.94 | 5.08 |
| $\mathrm{A}_{1}$ | 0.020 | 0.050 |  | 0.508 | 1.27 |
| B | 0.015 | 0.020 |  | 0.381 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D |  | 1.120 |  |  | 28.44 |
| E | 0.390 | 0.420 |  | 9.91 | 10.66 |
| $E_{1}$ | 0.345 | 0.355 |  | 8.77 | 9.01 |
| ${ }^{1} 1$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.400 \mathrm{TP} \end{aligned}$ |  | 2 | $2.54 \mathrm{TP}$$10.16 \mathrm{TP}$ |  |
| ${ }^{\bullet} \mathrm{A}$ |  |  | 2,3 |  |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $L_{2}$ | 0 | 0.030 |  | 0 | 0.762 |
| $\alpha$ | 20 | $15^{\circ}$ | 4 | 20 | $15^{\circ}$ |
| N | 22 |  | 5 | 0 |  |
| $\mathrm{N}_{1}$ |  |  | 6 |  |  |
| $\mathrm{O}_{1}$ | 0.055 | 0.085 |  | 1.40 | 2.15 |
| S | 0.015 | 0.060 |  | 0.381 | 1.27 |

24-Lead
92CS-30830
(JEDEC MO-015-AA)

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.120 | 0.250 |  | 3.10 | 6.30 |
| $A_{1}$ | 0.020 | 0.070 |  | 0.51 | 1.77 |
| B | 0.016 | 0.020 |  | 0.407 | 0.508 |
| B1 | 0.028 | 0.070 |  | 0.72 | 1.77 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 32.76 |
| D | 1.20 | 1.29 |  | 30.48 | 32.76 |
| E | 0.600 | 0.625 |  | 15.24 | 15.87 |
| E1 | 0.515 | 0.580 |  | 13.09 | 14.73 |
| e1 | 0.10 | 0 TP | 2 | 2.54 | TP |
| eA | 0.60 | 0 TP | 2,3 | 15.24 | TP |
| L | 0.100 | 0.200 |  | 2.54 | 5.00 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.00 | 0.76 |
| $a$ | 00 | 150 | 4 | 00 | 150 |
| $\begin{gathered} \mathbf{N} \\ \mathbf{N}_{1} \end{gathered}$ |  | 0 | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | 2 0 |  |
| 01 | 0.040 | 0.075 |  | 1.02 | 1.90 |
| S | 0.040 | 0.100 |  | 1.02 | 2.54 |

28-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| $\begin{aligned} & A_{1} \\ & \mathbf{A}_{1} \\ & \hline \end{aligned}$ | $\begin{gathered} 0.120 \\ 0.020 \end{gathered}$ | $\begin{aligned} & 0.250 \\ & 0.070 \end{aligned}$ |  | $\begin{array}{r} 3.10 \\ 0.51 \\ \hline \end{array}$ | $\begin{aligned} & 6.30 \\ & 1.77 \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \mathbf{B} \\ & \mathbf{B}_{1} \end{aligned}$ | $\begin{aligned} & 0.016 \\ & 0.028 \end{aligned}$ | $\begin{aligned} & 0.020 \\ & 0.070 \end{aligned}$ |  | $\begin{aligned} & 0.407 \\ & 0.72 \end{aligned}$ | $\begin{aligned} & 0.508 \\ & 1.77 \end{aligned}$ |
| $\begin{aligned} & \mathbf{C} \\ & \mathbf{D} \end{aligned}$ | $\begin{aligned} & 0.008 \\ & 1.400 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.012 \\ & 1.490 \end{aligned}$ | 1 | $\begin{gathered} 0.204 \\ 35.56 \\ \hline \end{gathered}$ | $\begin{gathered} 0.304 \\ 37.85 \\ \hline \end{gathered}$ |
| $\mathrm{E}_{1}$ | 0.515 | 0.580 |  | 13.09 | 14.73 |
| ${ }^{0} 1$ ${ }^{e} A$ | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.600 \mathrm{TP} \end{aligned}$ |  | $\begin{gathered} 2 \\ 2,3 \end{gathered}$ | $\begin{array}{r} 2.54 \mathrm{TP} \\ 15.24 \mathrm{TP} \end{array}$ |  |
| $\begin{aligned} & \mathrm{L} \\ & \mathrm{~L}_{2} \end{aligned}$ | $\begin{aligned} & 0.100 \\ & 0.000 \end{aligned}$ | $\begin{aligned} & 0.200 \\ & 0.030 \end{aligned}$ |  | $\begin{aligned} & 2.54 \\ & 0.00 \end{aligned}$ | $\begin{aligned} & 5.00 \\ & 0.76 \\ & \hline \end{aligned}$ |
| $a$ | 00 | $15^{\circ}$ | 4 | 00 | $15^{\circ}$ |
| $\begin{aligned} & \hline N \\ & N_{1} \end{aligned}$ | $\begin{gathered} 28 \\ 0 \\ \hline \end{gathered}$ |  | $\begin{aligned} & 5 \\ & 6 \end{aligned}$ | $\begin{gathered} 28 \\ 0 \\ \hline \end{gathered}$ |  |
| $\begin{aligned} & \mathrm{a}_{1} \\ & \mathrm{~S} \end{aligned}$ | $\begin{aligned} & 0.045 \\ & 0.040 \end{aligned}$ | $\begin{aligned} & 0.080 \\ & 0.100 \end{aligned}$ |  | $\begin{array}{r} 1.14 \\ 1.02 \\ \hline \end{array}$ | $\begin{aligned} & 2.03 \\ & 2.54 \\ & \hline \end{aligned}$ |

NOTES:
Nofer to Rules for Dimensioning (JEDEC Publication
Refer to Rules for Dimensioning (JEDEC Publication
No. 95) for Axial Lead Product Outlines.

1. When this device is supplied solder dipped, the maximum lead thickness (narrow portion) will not exceed 0.013' ( 0.33 mm )

92CS26938R3

40-Lead

| SYMBOL | INCHES. |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| $\begin{aligned} & A_{1} \\ & A_{1} \end{aligned}$ | $\begin{aligned} & 0.120 \\ & 0.020 \end{aligned}$ | $\begin{aligned} & 0.250 \\ & 0.070 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 3.10 \\ & 0.51 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.30 \\ & 1.77 \\ & \hline \end{aligned}$ |
| B $B_{1}$ | 0.016 | 0.020 0.070 |  | 0.407 0.72 | 0.508 |
| $\frac{B_{1}}{\text { C }}$ | 0.028 | 0.070 |  | 0.72 |  |
| C | $\begin{aligned} & 0.008 \\ & 2.000 \end{aligned}$ | $\begin{aligned} & 0.012 \\ & 2.090 \end{aligned}$ | 1 | $\begin{array}{\|c\|} \hline 0.204 \\ 50.80 \end{array}$ | $\begin{aligned} & 0.304 \\ & 53.09 \end{aligned}$ |
| E 1 | 0.515 | 0.580 |  | 13.09 | 14.73 |
| ${ }^{1}$ | 0.10 | 0 TP | 2 |  | TP |
| ${ }^{\text {a }}$ | 0.60 | 0 TP | 2,3 | 15.2 |  |
| L | 0.100 | 0.200 |  | 2.54 | 5.00 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.00 | 0.76 |
| $\alpha$ | 0 | 150 | 4 | 0 | $15^{\circ}$ |
| ${ }_{N}^{N}$ |  | 0 | 5 |  |  |
| $\mathrm{N}_{1}$ |  |  | 6 |  |  |
| $\mathrm{O}_{1}$ | 0.065 | 0.095 |  | 1.66 | 2.41 |
| S | 0.040 | 0.100 |  | 1.02 | 2.54 |

92Cs-30959
2. Leads within $0.005^{\prime \prime}(\mathbf{0 . 1 2} \mathbf{~ m m})$ radius of True

Position (TP) at gauge plane with maximum material condition and unit instalied.
3. $e_{A}$ applies in zone $L_{2}$ when unit installed.
4. $a$ applies to spread leads prior to installation.
5. $N$ is the maximum quantity of lead positions.
6. $N_{1}$ is the quantity of allowable missing leads.

## Dimensional Outlines (Cont'd)

Dual-In-LIne Side-Brazed Ceramic Packages

## D SUFFIX



16-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | - | 0.830 |  | - | 21.08 |
| C | - | 0.200 |  | - | 5.08 |
| D | 0.015 | 0.021 |  | 0.381 | 0.533 |
| F | 0.045 | 0.070 | 1 | 1.143 | 1.778 |
| G | 0.100 | BSC | 1 | 2.54 | BSC |
| H | 0.015 | 0.090 |  | 0.381 | 2.286 |
| J | 0.008 | 0.012 | 3 | 0.203 | 0.304 |
| K | 0.125 | 0.150 |  | 3.175 | 3.810 |
| L | 0.290 | 0.310 | 2 | 7.366 | 7.874 |
| M | $0^{\circ}$ | $15^{\circ}$ |  | $0^{\circ}$ | $15^{\circ}$ |
| P | 0.020 | - |  | 0.508 | - |
| N | 16 |  |  | 16 |  |

18-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |  | MIN. | MAX. |
| A | 0.890 | 0.915 |  | 22.606 | 23.241 |  |
| C | - | 0.200 |  | - | 5.080 |  |
| D | 0.015 | 0.021 |  | 0.381 | 0.533 |  |
| F | 0.054 | REF. | 1 | 1.371 |  | REF. |
| G | 0.100 | BSC | 1 | 2.54 | BSC |  |
| H | 0.035 | 0.065 |  | 0.889 | 1.651 |  |
| J | 0.008 | 0.012 | 3 | 0.203 | 0.304 |  |
| K | 0.125 | 0.150 |  | 3.175 | 3.810 |  |
| L | 0.290 | 0.310 | 2 | 7.366 | 7.874 |  |
| M | 00 | 150 |  | 00 | 150 |  |
| P | 0.025 | 0.045 |  | 0.635 | 1.143 |  |
| N | 18 |  |  | 18 |  |  |

92CS-27231R1

20-Lead

| SYMBO4 | INCHES |  | NOTE | Millimeters |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.105 | 0.175 | 6 | 2.667 | 4.445 |
| $\mathrm{A}_{1}$ | 0.025 | 0.055 | 6 | 0.635 | 1.397 |
| B | 0.015 | 0.021 | - | 0.381 | 0.533 |
| $\mathrm{B}_{1}$ | 0.038 | 0.060 | - | 0.965 | 1.524 |
| C | 0.008 | 0.015 | - | 0.203 | 0.381 |
| D | 0.970 | 1.020 | - | 24.638 | 25.908 |
| E | 0.290 | 0.325 | - | 7.366 | 8.255 |
| $E_{1}$ | 0.280 | 0.310 | 5 | 7.112 | 7.874 |
| ${ }^{-1}$ | 0.090 | 0.110 | 1 | 2.286 | 2.794 |
| ${ }_{\text {e }}$ |  | TP | 1,2 | 7.62 | TP |
| $L$ | 0.125 | 0.175 | 6 | 3.175 | 4.445 |
| $L_{2}$ | 0.000 | 0.030 | - | 0.000 | 0.762 |
| $\boldsymbol{\alpha}$ | $0^{\circ}$ | $15^{\circ}$ | 3 | $0{ }^{\circ}$ | $15^{\circ}$ |
| N | 20 |  | 4 | 20 |  |
| $\mathrm{a}_{1}$ | 0.005 | - | - | 0.127 | - |
| S | 0.030 | 0.065 | - | 0.762 | 1.651 |

92CM-35139

## NOTES

1. Leads within $0.005^{\prime \prime}(0.13 \mathrm{~mm})$ radius of True Position (T.P.) at gauge plane with maximum materlal condition and unit installed. Lead spacing ey shall be noncumulative and shall be measured at the lead tip. This measurement shall be made before Insertion into gauges, boards, or sockets.
2. ex applies in zone $L_{2}$ when unit is instalied.
3. $\alpha$ applies to spread leads prior to installation.
4. $N$ is the number of terminal positions.
5. E1 does not include particles of package matorials.
6. This dimension shall be measured with the device seated in the seating plane gauge JEDEC Outine No CS-3.

## Dimensional Outlines (Cont'd) <br> Dual-In-Line Side-Brazed Ceramic Packages

D SUFFIX
22-Lead


| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 1.065 | 1.085 |  | 27.06 | 27.55 |
| C | 0.090 | 0.150 |  | 2.29 | 3.81 |
| D | 0.017 | 0.023 |  | 0.44 | 0.58 |
| F | 0.040 REF. |  |  | 1.02 REF. |  |
| G | 0.100 BSC |  | 1 | 2.54 BSC |  |
| H | 0.030 | 0.045 |  | 0.77 | 1.14 |
| $J$ | 0.008 | 0.012 | 3 | 0.21 | 0.30 |
| K | 0.125 | 0.145 |  | 3.18 | 3.68 |
| $L$ | 0.390 | 0.420 | 2 | 9.91 | 10.66 |
| M | - | 70 |  | - | 70 |
| P | 0.025 | 0.050 |  | 0.64 | 1.27 |
| N | 22 |  |  | 22 |  |

92CS-25186R3

24-Lead

| SYMBOL | INCHES |  |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |  | MIN. | MAX. |
| A | 1.180 | 1.220 |  | 29.98 | 30.98 |  |
| C | 0.085 | 0.146 |  | 2.16 | 3.68 |  |
| D | 0.015 | 0.023 |  | 0.39 | 0.58 |  |
| F | 0.040 REF. |  |  | 1.02 REF. |  |  |
| G | 0.100 BSC |  | 1 | 2.54 BSC |  |  |
| H | 0.030 | 0.070 |  | 0.77 | 1.77 |  |
| J | 0.008 | 0.012 | 3 | 0.21 | 0.30 |  |
| K | 0.125 | 0.175 |  | 3.18 | 4.44 |  |
| L | 0.580 | 0.620 | 2 | 14.74 | 15.74 |  |
| M | - | $7^{\circ}$ |  | - | $7^{\circ}$ |  |
| P | 0.025 | 0.050 |  | 0.64 | 1.27 |  |
| N | 24 |  |  |  | 24 |  |

92CS-30986R1

28-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |  | MIN. | MAX. |
| A | 1.380 | 1.420 |  | 35.06 | 36.06 |  |
| C | 0.085 | 0.145 |  | 2.16 | 3.68 |  |
| D | 0.017 | 0.023 |  | 0.43 |  | 0.56 |
| F | 0.050 REF. |  | 1 | 1.27 |  | REF. |
| G | 0.100 |  | BSC | 1 | 2.54 BSC |  |
| H | 0.030 | 0.070 |  | 0.76 | 1.78 |  |
| J | 0.008 | 0.012 | 3 | 0.20 | 0.30 |  |
| K | 0.125 | 0.175 |  | 3.18 | 4.45 |  |
| L | 0.580 | 0.620 | 2 | 14.74 | 15.74 |  |
| M | - | 70 |  | - | 70 |  |
| P | 0.025 | 0.050 |  | 0.64 | 1.27 |  |
| N | 28 |  |  |  | 28 |  |

92CM-26419R1

## 40-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 1.980 | 2.020 |  | 50.30 | 51.30 |
| C | 0.095 | 0.155 |  | 2.43 | 3.93 |
| D | 0.017 | 0.023 |  | 0.43 | 0.58 |
| $F$ | 0.050 REF. |  |  | 1.27 REF. |  |
| G | 0.100 BSC |  | 1 | 2.54 BSC |  |
| H | 0.030 | 0.070 |  | 0.76 | 1.78 |
| $J$ | 0.008 | 0.012 | 3 | 0.20 | 0.30 |
| K | 0.125 | 0.175 |  | 3.18 | 4.45 |
| $L$ | 0.580 | 0.620 | 2 | 14.74 | 15.74 |
| M | - | 70 |  | - | 70 |
| P | 0.025 | 0.050 |  | 0.64 | 1.27 |
| N | 40 |  |  | 40 |  |

NOTES:

1. Leads within $0.005^{\prime \prime}(\mathbf{0 . 1 3} \mathbf{~ m m})$ radius of True

Position at maximum material condition.
2. Center to center of leads when formed parallel.
3. When this device is supplied solder dipped, the
maximum lead thickness (narrow portion) will not exceed $0.013^{\prime \prime}(0.33 \mathrm{~mm})$.

## Dimensional Outlines (Cont'd)

## Dual-In-Llne Ceramic Package

## D SUFFIX



NOTES:
Refer to JEDEC Publication No. 95 for Rules for Dimensioning Axial Leed Product Outlines.

1. When this device is supplied solder-dipped, the maximum load thickness (narrow portion) will not exceed $0.013^{\prime \prime}(0.33 \mathrm{~mm})$.
2. Leads within 0.005 " $(0.127 \mathrm{~mm})$ radius of True Position (TP) at geuge plane with maximum material condition.
3. e1 and eA apply in zone $\mathrm{L}_{2}$ whon unit is instelled.
4. Applies to sproad leads prior to installation.
5. $N$ is the maximum quantity of lead positions.
6. $N_{1}$ is the quantity of allowable missing leack.

16-Lead

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.120 | 0.160 |  | 3.05 | 4.06 |
| $A_{1}$ | 0.020 | 0.065 |  | 0.51 | 1.65 |
| B | 0.014 | 0.020 |  | 0.356 | 0.508 |
| $\mathrm{B}_{1}$ | 0.035 | 0.065 |  | 0.89 | 1.65 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 0.745 | 0.785 |  | 18.93 | 19.93 |
| E | 0.300 | 0.325 |  | 7.62 | 8.25 |
| $\mathrm{E}_{1}$ | 0.240 | 0.260 |  | 6.10 | 6.60 |
| $\mathrm{e}_{1}$ | 0.100 TP |  | 2 | 2.54 TP |  |
| $e_{A}$ | 0.300 TP |  | 2, 3 | 7.62 TP |  |
| L | 0.125 | 0.150 |  | 3.18 | 3.81 |
| $L_{2}$ | 0.000 | 0.030 |  | 0.000 | 0.76 |
| $a$ | 00 | $15^{\circ}$ | 4 | $0^{\circ}$ | $15^{\circ}$ |
| N | 160 |  | 5 | 16 |  |
| $\mathrm{N}_{1}$ |  |  | 6 | 0 |  |
| $\mathrm{O}_{1}$ | 0.050 | 0.085 |  | 1.27 | 2.15 |
| S | 0.015 | 0.060 |  | 0.39 | 1.52 |

92SS-4286R5

24-Lead
(JEDEC MO-015-AG)

| SYMBOL | INCHES |  | NOTE | MILLIMETERS' |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  | MIN. | MAX. |
| A | 0.090 | 0.200 |  | 2.29 | 5.08 |
| A1 | 0.020 | 0.070 |  | 0.51 | 1.78 |
| B | 0.015 | 0.020 |  | 0.381 | 0.508 |
| B1 | 0.045 | 0.055 |  | 1.143 | 1.397 |
| C | 0.008 | 0.012 | 1 | 0.204 | 0.304 |
| D | 1.15 | 1.22 |  | 29.21 | 30.98 |
| E | 0.600 | 0.625 |  | 15.24 | 15.87 |
| E1 | 0.480 | 0.520 |  | 12.20 | 13.20 |
| e1 | $\begin{aligned} & 0.100 \mathrm{TP} \\ & 0.600 \mathrm{TP} \end{aligned}$ |  | 2 | $\begin{array}{r} 2.54 \mathrm{TP} \\ 15.24 \mathrm{TP} \\ \hline \end{array}$ |  |
| eA |  |  | 2,3 |  |  |
| L | 0.100 | 0.180 |  | 2.54 | 4.57 |
| $\mathrm{L}_{2}$ | 0.000 | 0.030 |  | 0.00 | 0.76 |
| a | 00 | $15^{\circ}$ | 4 | 00 | $15^{\circ}$ |
| N | 24 |  | 5 | 24 |  |
| $\mathrm{N}_{1}$ | 0 |  | 6 | 0 |  |
| $\mathrm{O}_{1}$ | 0.020 | 0.080 |  | 0.51 | 2.03 |
| S | 0.020 | 0.060 |  | 0.51 | 1.62 |

92CS-19948R4

## Ceramic Flat Pack

K SUFFIX*


92CS-19949R2

| SYMBOL | INCHES |  | NOTE | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN. | MAX. |  |  | MIN. | MAX. |
| A | 0.075 | 0.120 |  | 1.91 | 3.04 |  |
| B | 0.018 | 0.022 | 1 | 0.458 | 0.558 |  |
| C | 0.004 | 0.007 | 1 | 0.102 | 0.177 |  |
| e | 0.050 TP |  | 2 | 1.27 TP |  |  |
| E | 0.600 | 0.700 |  | 15.24 | 17.78 |  |
| H | 1.150 | 1.350 |  | 29.21 | 34.29 |  |
| L | 0.225 | 0.325 |  | 5.72 | 8.25 |  |
| N | 24 |  | 3 | 24 |  |  |
| Q | 0.035 | 0.070 |  | 0.89 | 1.77 |  |
| S | 0.060 | 0.110 | 1 | 1.53 | 2.79 |  |
| $Z$ | 0.700 |  | 4 | 17.78 |  |  |
| $Z_{1}$ | 0.750 |  | 4 | 19.05 |  |  |

NOTES:

1. Refer to JEDEC Publication No. 95 for Rules for Dimensioning Peripheral Lead Outlines.
2. Leads within $0.005^{\prime \prime}(0.12 \mathrm{~mm})$ radius of True Position (TP) at maximum material condition.
3. N is the maximum quantity of lead positions.
4. $Z$ and $Z_{1}$ determine a zone within which all body and lead irregularities lie.
*This package is used for CD4036K and CD4039AK types only.

## Application Notes - Abstracts

ICAN-6315<br>COS/MOS Interfacing Simplified . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 Example of practical circuits for a wide variety of interfacing situations are given in this Note; design constraints are included in each case.

## ICAN-6416

An Introduction to Microprocessors and the
RCA COSMAC COS/MOS Microprocessor
This Note is an introduction to the fundamentals of microprocessors and to the specific capabilities of the RCA COSMAC microprocessor.

## ICAN-6525

Guide to Better Understanding and Operation of

## COS/MOS Integrated CIrcuits

...................... 6 practices that minimize the pro保 integrated circuits in the manufacturing operation and the field environment.

## ICAN-6536

Use of CMOS ROMs CDP1831 and CDP1832 with the
RCA Microprocesssor Evaluation Kit CDP18S020* 4

This application note describes the operation and design of CDP1831- and CDP1832-based read-only memory systems in the CDP18S020 Evaluation Kit.

## ICAN-6537

Use of CMOS RAM CDP1824 with the
RCA Microprocessor Evaluation Kit CDP18s020*4

This Note describes the CDP1824, its application in the CDP18S020 Evaluation Kit, and presents examples of how the CDP1824 can be combined with the CDP1831 ROM to form efficient ROM-RAM systems.

## ICAN-6538

## Use of the CDP1852 8-Bit I/O Port with the

RCA Microprocessor Evaluation KIt CDP185020* 4

This Note describes several applications of the CDP1852 I/O port and especially explains its use in the CDP18S020 Evaluation Kit.

## ICAN-6539

Use of CMOS-SOS RAM CDP1822 with the
RCA Microprocessor Evaluation Kit CDP18S020* $\qquad$4

This application note describes the CDP1822, its operation, and its application in the CDP18S020 Evaluation Kit.

## ICAN-6562

Register-Based Output Function for
RCA COSMAC Microprocessors
This Note describes a circuit for informat information from any of the 16 general-purpose scratchpad registers contained within the CPU.

## ICAN-6565

Design of Clock Generators for use with the
RCA COSMAC Microprocessor CDP1802.
 various applications.

## ICAN-6581

## Power-On Reset/Run Circults for the

RCA CDP1802 COSMAC Microprocessor .
This Note describes several circuits which enable a power-on reset/run capability for COSMAC microprocessor systems.

## ICAN-6595

Interfacing Analog and Digital Displays with
CMOS Integrated Circults
This Note describes some of the COS/MOS integrated circuits most suitable for interfacing the electronic circuit display.

## ICAN-6602

Interiacing COS/MOS with
Other Logic Familles 12
This Note describes the conditions governing the interface of COS/MOS logic circuits with other logic families.

ICAN-6611
Keyboard Scan Routine for Use with the
RCA COSMAC Microterminal CDP18S021

$$
.4
$$

This Note contains the code for such a keyboard reading routine which can be added as a subroutine to the user program, thereby making the Microterminal useful as a
general-purpose input as well as output device.

## ICAN-6632

Use of the CDP1854 UART with RCA Microprocessor
Evaluation KIt CDP18S020 or EK/Assembler-Editor
Design Kit CDP18S024*
. 6
This application note describes several methods of interfacing the CDP1854 with the CDP1802 microprocessor and specifically explains the use of the CDP1854 in the CDP18S020 and CDP18S024 kits.

## ICAN-6635

Use of CMOS ROMs CDP1833 and CDP1834 with the
RCA Microprocessor Evaluation Kit CDP18S020
and the EK/Assembler-Editor Design KIt CDP18S024*
.4
The CDP18S020 Evaluation Kit and the CDP18S024 EK/As-sembler-Editor Design Kit are designed to accept the CDP1833 and CDP1834 as described in this application note.

## ICAN-6657

Use of the CDP1856 and CDP1857 Buffer/Separator In
CDP1802 Microprocessor Sysfems
This Note describes the uses of the CDP1856 and CDP1857 and, more specifically, how they may be utilized in the RCA
Evaluation Kit, CDP18S020, and the EK/Assembler-Editor Design Kit, CDP18S024.

## ICAN-6693

CDP1802-Based Designs Using the 8253 Programmable
Counter/TImer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
The 8253 programmable interval timer, manufactured by Intel Corp., is an integrated circuit containing three independent 16-bit counters, each programmable in any of six modes. This Note describes methods by which it can be incorporated in
RCA COSMAC-based microprocessor systems.
ICAN-6704
Optimizing Hardware/Software Trade-offs in
RCA CDP1802 Microprocessor Applications
12
This Note will develop some examples of processor interfaces that not only minimize external hardware but, through judicious programming techniques, also minimize speed requirements on the CPU.

## ICAN-6834

Microprocessor Control for Color-TV Recelvers12

This Note describes a microprocessor control for a color-TV receiver, a control that supports a large number of features and options.

## ICAN-6842

16-Bit Operations in the CDP1802 Microprocessor
This paper describes various software routines and a few interface circuits that can be used to manipulate full 16-bit values in the CDP1802.

## ICAN-6847

Programming 2732 PROMs with the CDP185480
PROM Programmer
This Note describes the techniques utilizing the PROM
Programmer to program Intel 2732 PROMs.

## ICAN-6883

Simplified Design of Astable RC Oscillators Using the
CD4060B or Two CMOS Inverters .
Application notes are available that deal with theoretical approaches to oscillator design; this Note stresses practical aspects of design and provides easy-to-use algebraic equations that permit values of $R$ and $C$ for a given oscillator frequency to be quickly determined.
"Note: The information in this Application Note is useful here; the Evaluation Kit, however, is no longer available.

# Application Notes - Abstracts (Cont'd) 

## ICAN-6889

Using Slower Memorles with the VIS Display System $\qquad$
The scheme described in this Note, while requiring a few more parts, very nearly doubles the memory access-time requirement of the system and permits the use of memories approximately half as fast as those normally required with the VIS system.

## ICAN-6901

CDP1802 Microprocessor-Based Setback Thermostat
. 8
This Note describes an inexpensive, programmable, setback thermostat circuit, based on the RCA CDP1802 microprocessor that can be used to control both heating and air-conditioning systems.

## ICAN-6918

A Methodology for Programming COSMAC 1802
Applications Using Higher-Level Languages
.................... 4 This Note defines a method of optimizing the time-critical portions of programs written in higher-level languages for COSMAC 1802 applications by recording those portions in assembly language.

## ICAN-6925

Understanding and Using the CDP18U42 EPROM 8 This Note describes the design and programming characteristics of the RCA CDP18U42 nonvolatile ultraviolet-erasable /programmable read-only memory.

## ICAN-6928

Interfacing PLM Code to CDOS System Functions . 6 This application note defines a method for interfacing PLM programs to CDOS system functions without the need for assembly language; the interface is an array of PLM procedures (which can be included in a PLM library) and supportive macro definitions, all of which are described in detail and used in a sample program.

## ICAN-6934

Cassette Tape I/O for COSMAC Mlcroprocessor Systems. . . 12 This Note describes a circuit and the software needed to add a low-cost cassette-tape input and output to the COSMAC Evaluation Kit (CDP18S020, CDP18S024, and CDP18S025), the COSMAC Developmental System (CDP18S005 and CDP18S007), or the Microboard Prototyping Kit (CDP18S691).

## ICAN-6943

Designing Minimum/Nonvolatile Memory Systems with
CMOS Static RAMs This Note details the system considerations and circuit requirements for CDP1800-series RAM operation and data retention in CDP1802-based systems.

## ICAN-6948

Parallel Clocking of Sequential CMOS Devices $\qquad$ This Note shows the equations for modeling the maximum permitted clock input rise time, $t_{\text {RcL }}$ for sequential devices.

## ICAN-6953

An Introduction to the Video Interface System (VIS)
Devices-CDP1869 and CDP1870


This Note describes a circuit and the software required to mate the RCA-CDP1869 and CDP1870 VIS (Video Interface System) chip set to the Evaluation Kit, CDP18S020.

## CAN-6955

Using the COSMAC Microboard Battery-Backup RAM,
CDP185622
OSMAC Microboard Battery-Backup RAM,
This Note discusses the application of the board as a ............................. 6 power backup medium, a nonvolatile transport medium, and as an efficient means of aiding the testing of new or prototype boards.
ICAN-6957
CDP1804 and CDP1805 Processors Improve System
Periormance and Lower Chip Count. $\qquad$ This Note describes thescribes the CDP1804 and CDP1805 enhancement o the capability of the CDP1802 microprocessor, both in higher performance and additional system functions, while maintaining upward software and hardware capability.

## ICAN-6988

Now CMOS CDP1800-Series Processors Reduce
Chip Count
This Note describes the CDP1804 and CDP1805 devices having combined CPU, memory, and peripheral functions on a single chip, and provide a compact system design with the additional portability offered by battery-operation.

## ICAN-6970

## Understanding and Using the CDP1855

Multiply/Divide Unit
This Note describes the CDP1855 MDU as an efficient hardware replacement for the software-only implementation of arithmetic and signal-processing algorithms.

## ICAN-6971

## New CMOS CDP1800-Series Processors Enhance

System Performance
This Note is devoted to a discussion of the attributes of the CDP1804 and CDP1805, both of which are hardware and software upward-compatible with the CDP1802.

## ICAN-6991

A Slave CDP1802 Serial Printer Buffer Syatem
This Note describes a CDP1802-based stand-alone line printer buffer that links a master processor system to a serial printer through an RS232C interface.

## ICAN-7009

## New CDP1805 Microprocessor Upgrades

CDP1800-Based Systems6

This Note describes specific CDP1805 features and explains how they are optimally applied in microcomputer systems. ICAN-7020
Multimicroprocessor-based Transistor Test Equipment . . . . . . 8 This Note discusses a modern test system that meets these demands through its ability to perform multiple-temperature testing of traditional and custom parameters in one insertion.

## ICAN-7023

CDP1800-Series Peripherals - Bullding Blocks of a
Complete Processor Family .

- Bullding Blocks of a

This Note discusses the host of peripheral chips available from RCA that make available to the system designer the functions, flexibility, and performance levels that once were only achieved with NMOS.

## ICAN-7026

Microboard Equipment Control $\qquad$
This Note discusses the project to build a piece of equipment to demonstrate the use of RCA Microboards in specialized manufacturing-test equipment. The specific example selected was the testing of some active parameters of power transistors.

## ICAN-7029

Low-Power Techniques for Use with
CMOS CDP1800-Based Systems
This Note describes various power requirements of microcomputer systems since battery life is so important in most portable applications and in systems having RAM battery-back-up provision.

## ICAN-7032

CDP1800-Based Video Terminal Using the
RCA Video Interface System, VIS
This Note discusses the RCA Video Interface System, VIS, chip set CDP1869, CDP1870, and CDP1876 for use in video terminals, industrial displays, and broadcast-TV text overlays.

## ICAN-7038

A CDP1800-Based CRT Controller . 8 This Note discusses the addition of the Video Interface System, VIS, to the peripheral support line for the CDP1800series microprocessors.

## ICAN-7063

Understanding the CDP1851 Programmable I/O
This Note discusses the general-purpose programmable I/O port, CDP1851, having 20 I/O pins which may be used in several different modes of operation.

## ICAN-7067

VIS - A Commerclally Competitive CRT Controller
Chip Set
.4
This Note discusses the VIS as an economical solution to a variety of CRT display applications.

## Related Technical Publications

Microsystem and Microboard Product Descriptions
$\begin{array}{ll}\text { MB-601 } & \text { Microboard Computer, CDP18S601 } \\ \text { MB-602 } & \text { Microboard Computer, CDP18S602 }\end{array}$
MB-603 Microboard Computer, CDP18S603
MB-604B Microboard Computer, CDP18S604B
MB-620 Microboard 4-Kilobyte RAM, CDP18S620
MB-621 Microboard 16-Kilobyte RAM, CDP18S621
MB-622 Microboard 8-Kilobyte Battery-Backup RAM, CDP18S622
MB-623 Microboard 8-Kilobyte RAM, CDP18S623
MB-623A Microboard 8-Kilobyte RAM CDP18S623A
MB-624 Microboard 4-Kilobyte Battery-Backup RAM, CDP18S624
MB-625 Microboard 8/16/32-Kilobyte ROM/PROM, CDP18S625
MB-626 Microboard 32/64-Kilobyte EPROM/ROM/RAM
MB-627 Microboard 4-Kilobyte CMOS EPROM CDP18S627
MB-629 Microboard 32-Kilobyte RAM
MB-640 Microboard Control and Display Module, CDP18S640
MB-640V1 Microboard Control and Display Module, CDP18S640V1
MB-641 Microboard UART Interface, CDP18S641
MB-642 Microboard D/A Converter, CDP18S642
MB-643 Microboard A/D Converter, CDP18S643
MB-644 Microboard A/D and D/A Converters, CDP18S644 and CDP18S654
MB-647 Microboard D/A Converters, CDP18S647 and CDP18S657
MB-648 Microboard A/D Converters, CDP18S648 and CDP18S658
MB-659 Microboard Breadboard, CDP18S659
MB-660 Microboard Combination Memory and I/O Module, CDP185660
MB-661 Microboard Video-Audio-Keyboard Interface, CDP18S661V1 and CDP185661V3
MB-661B Microboard Video/Audio/Keyboard Interface CDP18S661B
MB-670 Microboard 22-Card Chassis with Integral Power Supply CDP185670
MB-675 Microboad 5-Card Chassis, CDP18S675 and CDP18S676 (with case)
MB-691 Microboard Prototyping System, CDP18S691 and CDP18S691V3
MB-692 Microboard Prototyping System, CDP18S692
MPM-920B CDP1802 Microprocessor Instruction Summary
PD8 Fixed-Point Arithmetic Subroutine
PD7 Floating-Point Arithmetic Subroutine
PD8 COSMAC Development System IV CDP18S008
PD10 COSMAC Dictionary
PD12 COSMAC Microterminal
PD13 Microboard Computer Development Systems (MCDS) CDP18S693 and CDP18S684
PD14 Color Microboard Computer Development System CDP18S695
PD16C COSMAC Development Systems
PD17B COSMAC Floppy Disk System II
PD18C COSMAC Micromonitor
PD19 COSMAC UART Interface Module
PD20 COSMAC Byte I/O Module
PD22B PROM Programmer
PD24 EK/Assembler-Editor
PD30 ROM Purchase Policy and Programming Instructions
PD31 Micromonitor Operating System (MOPS)
PD34 BASIC1 Compiler/Interpreter (CDP18S834)
PD37A Disk Operating System Upgrade Package (CDP18S837)
PD39 PLM 1800 High-Level-Language Compiler (CDP18S839)
PD40 BASIC2 High-Level-Language Interpreter CDP18S840
PD44 Micro Concurrent PASCAL Cross-Compiler CDP18S844 and
Interpreter/Kernel CDP18S852 and CDP18S853

## Product Guides

CMB-250B COSMAC Microboard Computer Systems
MPG-180D COSMAC Microprocessor Product Guide
MPL-200 Microsystems Product Guide and Price List

## DATABOOKS

| SSD-270 | Microsystems |
| :--- | :--- |
| SSD-280 | LSI Products - Applications |
| SSD-230A | High-Reliability IC Products |

# RCA Sales Offices, Authorized Distributors and Manufacturers' Representatives 

## RCA Sales Offices



## RCA Authorized Distributors

| Argentina | Eneka S.A.I.C.F.I. <br> Tucuman 299, <br> 1049 Buenos Aires <br> Tel: 31-3363 |  |
| :---: | :---: | :---: |
|  | Radiocom S.A. <br> Conesa 1003, <br> 1426 Buenos Aires <br> Tel: 551-2780 |  |
|  | Tecnos S.R.L. <br> Independencia 1861 1225 Buenos Aires Tel: 37-0239 |  |
|  | Galli Hnos, S.A.C.I. e Inm. Entre Rios 628 Buenos Aires |  |
|  | L.A.D.E., S.R.L. <br> Sequrola 1879 <br> Buenos Aires 1407 |  |
| Australia | AWA Microelectronics 348 Victoria Road Rydalmere N.S.W. 2116 |  |
|  | Amtron Tyree <br> 176 Botany Street, Waterloo, <br> N.S.W. 2017 |  |
| Austria | Bacher Elektronische Gerate <br> GmbH <br> Rotenmuhlgasse 26, <br> A-1120 Vienna <br> Tel: 0222/8356460 |  |
| Bahamas | Home Furniture Company Ltda. P.O. Box 331, Nassau |  |
| Belgium | Inelco Belgium S.A. <br> Avenue des Croix de Guerre 94 1120 Bruxelles <br> Tel: 02/216.01.60 |  |
| Bermuda | DeFontes TV Centre <br> Steed Building <br> Parliament Street <br> Hamilton <br> Tel: (809) 2-0050 |  |
| Brazil | Commercial Bezerra Ltda. Rua Costa Azevedo, 139, CEP-69.000 Manaus/AM Tel: (092) 232-5363 |  |
|  | Organizacao Distribuidora E Representacoes Ltda. Rua Vigario Tenorio, 105-Conj. 102/402, CEP-50.000 Recife/PE Tel: (081) 224-2229 | Chile |
|  | Panamericana Comercial Importadora Ltda. Rua Aurora, 263, 01209, Sao Paulo, SP Tel: (011) 222-3211 |  |
|  | Saturno Brasileiro Importacao Exportacao Ltda. <br> Rua Sacadura Cabral, 120, <br> Sala 509, CEP-20.081 <br> Rio de Janeiro/RJ <br> Tel: (021) 243-4744- | Colombia |
| Canada | Cesco Electronics, Ltd. 4050 Jean Talon Street, West Montreal, Quebec H4P 1W1 Tel: (514) 735-5511 |  |

Cesco Electronics, Ltd.
909 Blvd., Charest Quest
Quebec City,
Quebec G1K 6W8
Tel: (418) 524-4641
Electro Sonic, Inc.
1100 Gordon Baker Road
Willowdale, Ontario M2H 3B3
Tel: (416) 494-1666
Hamilton Avnet (Canada) Ltd.
210 Colonnade Street
Nepean, Ontario K2E 7L5
Tel: (613) 226-1700
Hamilton Avnet Elec.
2816 2Ist St. N.E., Calgary
Alberta, T2E 6Z2
Tel: (403) 230-3586
Hamilton Avnet (Canada) Ltd.
6845 Rexwood Drive
Units 3,4,5
Mississauga, Ontario L4V 1M5
Tel: (416) 677-7432
Hamilton Avnet (Canada) Ltd.
2670 Sabourin Street, St.
Laurent, Quebec H4S 1M2
Tel: (514) 331-6443
L. A. Varah, Ltd.

1832 King Edward Street
Winnipeg, Manitoba R2R 0N1
Tel: (204) 633-6190
L. A. Varah, Ltd.

2077 Alberta Street,
Vancouver, B.C. V5Y 1C4
Tel: (604) 873-3211
L. A. Varah, Ltd.

4742 14th Street, NE Calgary,
Alberta T2E 6L7
Tel: (403) 276-8818
L. A. Varah, Ltd.

505 Kenara Avenue, Hamilton,
Ontario L8E 3P2
Tel: (416) 561-9311
R.A.E. Industrial Electronics,

Ltd.
3455 Gardner Court, Burnaby,
B.C. V5G 4J7

Tel: (604) 291-8866
Raylex Ltda.
Av Providencia 1244
Depto.D, 3er, Piso
Casilla 13373, Santiago

## Tel: 749835

Amplitel Ltda.
Pedro Leon Ugalde 1464
Santiago
Tel: (2) 568074
Industria de Radio y
Television S.A. (IRT)
Vic. MacKenna 3333
Casilla 170-D, Santiago
Tel: 561667
Miguel Antonio Pena Pena
Y Cia. S. En C.
Carrera 12 \#1906
Bogota

Electronica Moderna
Carrera 9A, NRO 19-52
Apartado Aereo 5361
Bogota, D.E. 1
Jose E Marulanda Montoya
Carrera 10, NRO 15-39 Of. 701
Apartado Aereo 3697
Bogota, D.E.
Costa Rica
Electro-Impex, S.A.
Avenida 10, Calles 10 Y 12
San Jose
Tel: 21-59-54
Gallito Tecnico, S.A.
Av. 2 Calles 4 Y 6
Apartado 10069, San Jose
Tel: 21-31-31
J. G. Valldeperas, S.A.

Calle 1, Avenidas 1-3,
Apartado Postal 3923
San Jose
Tel: 32-36-14
Tage Olsen A/S
P.O. Box 225

DK - 2750 Ballerup
Tel: 02/65 8111
Humberto Garcia, C. por A.
El Conde 366
Apartado de Correos 771
Santo Domingo
Tel: 682-3645
Elecom, S.A.
Padre Solano 202-OF. 8, P.O.
Box 9611 , Guayaquil
Sakrco Enterprises
P.O. Box 1133,

37 Kasr El Nil Street, Apt. 5
Cairo
Tel: 744440
Radio Electrica, S.A.
4A Avenida Sur Nb. 228
San Salvad or
Tel: 21-5609
Radio Parts, S.A.
2A C. O. No. 319 Postal la
Dalia, P.O. Box 1262
San Salvador
Tel: 21-3019
Telercas OY
P.O. Box 33

SF - 04201 Kerava
Tel: 0/248.055
France Almex S.A.
48, rue de l'Aubepine,
F - 92160 - Antony
Tel: (01) 6662112

## Radio Equipments

Antares S.A.
9, rue Ernest Cognacq,
F - 92301 - Levallois Perret
Tel: (01) 7581111
Tekelec Airtronic S.A.
Cite des Bruyeres,
Rue Carle Vernet,
F-92310-Sevres
Tel: (01) 534.75.35

RCA Authorized Distributors

| Greece | Semicon Co. 104 AeoLou Str TT. 131 Athens | Italy | DEDO Elettronica SpA <br> Strada Statale 16 Km 403-550 <br> 64019 Tortoreto Lido (Te) | Netherland Antilles | El Louvre, S.A. <br> P.O. Box 138, Curacao <br> Tel: 54004 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Tel: 3253626 |  | Tel: 861/78.134 | New Zealand | AWA NZ Ltd. |
| Guatemala | Electronics Guatemalteca <br> 13 Calle 5-59, Zona 1 <br> P.O. Box 514 <br> Guatemala City <br> Tel: 25-649 <br> Tele-Equipos, S.A. 10A Calle 5-40, Zona 1 Apartado Postal 1798 Guatemala City Tel: 29-805 |  | Eledra 3S SpA Viale Elvezia 18, I-20154, Milano |  | 36-44 Adelaide Road <br> P.O. Box 830 <br> Wellington 2 |
|  |  |  | Tel: (02) 349751 <br> IDAC Elettronica SpA | Nicaragua | Comercial F. A. Mendieta, S.A. Apartado Postal No. 1956 |
|  |  |  | Via Verona 8 <br> I-35010 Busa di Vigonza Tel: (049) 72.56.99 |  | C.S.T. 5c Al Sur 2c 1/2 Abajo Managua |
|  |  |  | LASII Elettronica SpA Viale Lombardia 6, I-20092 Cinisello | Norway | National Elektro A/S Ulvenveien 75, P.O. Box 53 Okern, Oslo 5 |
| Haiti | Societe Haitienne D'Automobiles, S.A. P.O. Box 428, Port-Au-Prince Tel: 2-2347 |  | Balsamo (M1) <br> Tel: (02) 61.20.441-5 <br> Silverstar Ltd. <br> Via dei Gracchi 20, | Panama | Tel: (472) 644970 <br> Tropelco, S.A. <br> Via Espana 20-18, Panama 7 <br> Rep. de Panama |
| Holland | Inelco Nederland BV <br> Turfstekerstraat 63, <br> N-1431 GD Aalsmeer <br> Tel: (02977) $2 \mathbf{8 8 5 5}$ <br> Vekano BV <br> Postbus 6115, <br> N - 5600 HC Eindhoven <br> Tel: (40) 810975 | Japan | 1-20146 Milano Tel: (02) 49.96 <br> Okura \& Company Ltd. |  | Paraguay, S.A. <br> Casilla de Correo 344 Chile 877, Asuncion |
|  |  | Korea | 3-6 Ginza Nichome, Chuo-Ku <br> Tokyo 104 <br> Panwest Company, Ltd. <br> Room 312, Sam Duk Building <br> 131, Da-Dong, Chung-Ku | Peru | Arven S.A. <br> PSJ Adan Mejia 103, OF. 33 <br> Lima 11 <br> Tel: 716229 |
| Honduras | Francisco J. Yones 3A Avenida S.O. 5 |  | Seoul, Republic of South Korea C.P.O. Box 3358 |  | Apartado Postal 1574 Lima |
|  | San Pedro Sula, Honduras, Central America Tel: 52-00-10 |  | Tong Jin Trading Co. Room 1003, Bock-Chang Bldg. Sokong-Dong, Chung-Ku | Philippines | Philippine Electronic Industries, Inc. 3rd Floor, Rose |
| Hong Kong | Gibb Livingston \& Co., Ltd. <br> 77 Leighton Road <br> Leighton Centre <br> P.O. Box 55 <br> Chinam Associates <br> Suite 602-3 Ritz Building <br> 625 Nathan Road <br> Kowloon <br> Hong Kong Electronic <br> Components Co. <br> Flat A Yun Kai Bldg. 1/F1 <br> 466-472 Nathan Road <br> Kowloon | Mexico | Electronica Remberg, S.A. de C.V. <br> Republica del Salvador No. 30-102, Mexico City 1, D.F. <br> Tel: 510-47-49 <br> Mantenimiento E Instalaciones Internacionales, S.A. Calle 15 No. 79, Col. San Pedro de Los Pinos, Mexico 18, D.F. Tel: 516-10-74 |  | Industrial Bldg., 11 Pioneer St. <br> Pasig, Metro Manila <br> Semitronics <br> 216 Ortego Street <br> San Juan, Metro Manila 3134 <br> P.O. Box 445 |
|  |  |  |  | Portugal | Telectra Sarl <br> Rua Rodrigo da Fonseca, 103 <br> Lisbon 1 <br> Tel: 68.60.72-75 |
|  |  |  | Mexicana de Bulbos, S.A. <br> Michoacan No. 30 <br> Mexico 11, D.F. | Puerto Rico | Kelvinator Sales of Puerto Rico, Inc. <br> P.O. Box BG, Rio Piedras, |
| Hungary | Hungagent <br> P.O. Box 542 <br> H-1374 Budapest <br> Tel: 01/669-385 |  | Tel: 564-92-33 <br> Sprint S.A. <br> San Juan de Letran \#55 | Singapore | Puerto Rico 00928 <br> Edware Eu \& Co., Ltd. <br> 1 Orchard Road Singapore |
| Iceland | Georg Amundason P.O. Box 698,Reykjavik Tel: 81180 |  | Pasaje Lopez Mexico 1, D.F. Tel: 521-4292 | South Africa | Allied Electronic Components (PTY) Ltd. P.O. Box 6387 |
| India | Photophone (Comel) 179-5 Second Cross Road Lower Palace Orchards Bangalore 3 |  | Partes Electronicas, S.A. <br> Republica Del Salvador 30-501 <br> Mexico City <br> Tel: (905) 585-3640 | Spain | Dunswart 1508 <br> Tel: (011) 528-661 <br> Kontron S.A. |
| Indonesia | NVPD Soedarpo Corp. <br> Samudera Indonesia Building JL Letten S. Parman KAV. 35/Slipi <br> Jakarta Barat |  | Enrique Devesa Ramos San Juan de Letran \#55 Local E, Mexico, D.F. Tel: 510-2536 Raytel, S.A. |  | Madrid 34 <br> Tel: 1/729.11.55 <br> Novolectric <br> Valencia 109-111, |
| Israel | Aviv Electronics Kehilat Venezia Street 12 69010 Tel-Aviv |  | Sullivan 47 Y 49 <br> Mexico 4, D.F. <br> Tel: 566-67-86 |  | $\begin{aligned} & \text { Barcelona } 11 \\ & \text { Tel: (03) } 253.20 .07 \end{aligned}$ |
|  | Tel: 03-494450 | Nepal | Continental Commercial <br> Distributors <br> Durbar Marg <br> Kathmandu |  |  |

## RCA Authorized Distributors

| Sri Lanka | ```CeyIon SVC & Sup. Co. Uruguay c/o P.A. Silva P.O. Box }8 Colombo``` | American Products S.A. <br> (APSA) <br> Av. Italia 4230 <br> Montevideo | Hamilton Avnet Electronics 4103 Northgate Boulevard, Sacramento, CA 95834 Tel: (916) 920-3150 |
| :---: | :---: | :---: | :---: |
| Surinam | Kirpalani's Ltd. <br> 17-27 Maagdenstreet, <br> P.O. Box 251, Paramaribo <br> Tel: 71-400 | Tel: 594210 <br> ALABAMA <br> Hamilton Avnet Electronics 4692 Commercial Drive, NW | Kierulff Electronics, Inc. 2585 Commerce Way Los Angeles, CA 90040 Tel: (213) 725-0325 |
|  | Surinam Electronics <br> Keizerstreet 206 <br> P.O. Box 412 <br> Paramaribo <br> Tel: 76-555 | Huntsville, AL 35805 <br> Tel: (205) 837-7210 <br> ARIZONA <br> Hamilton Avnet Electronics 505 South Madison Drive | Kierulff Electronics, Inc. 3969 E. Bayshore Road Palo Alto, CA 94303 Thil: (415) 968-6292 <br> Kierulff Electronics, Inc. |
| Sweden | Ferner Electronics AB <br> Snormakarvagen 35, <br> P.O. Box 125, <br> S-161 26 Bromma Stockholm <br> Tel: 08/80 2540 | Tempe, AZ 85281 <br> Tel: (602) 231-5100 <br> Kierulff Electronics, Inc. 4134 East Wood Street Phoenix, AZ 85040 | 8797 Balboa Avenue <br> San Diego, CA 92123 <br> Tel: (714) 278-2112 <br> Kierulff Electronics, Inc. <br> 14101 Franklin Avenue |
| Switzerland | Baerlocher AG <br> Forrlibuckstrasse 110 <br> 8005 Zurich <br> Tel: (01) 42.99 .00 | Tel: (602) 243-4101 <br> Kierulff Electronics, Inc. <br> 1806 West Grant Road, Suite 102, <br> Tucson, AZ 85705 | Tustin, CA 92680 <br> Tel: (714) 731-5711 <br> Schweber Electronics Corp. <br> 17811 Gillette Avenue |
| Taiwan | Haw Sheng Electric Co., Ltd. 5th Floor Pong Lai Building 245 Min Chuan East Road Taipei <br> Delta Engineering Ltd. No. 42 Hsu Chang Street 8th Floor, Taipei | Tel: (602) 624-9986 <br> Sterling Electronics, Inc. 2001 East University Drive, Phoenix, AZ 85034 <br> Tel: (602) 258-4531 <br> Wyle Distribution Group 8155 North 24th Avenue | Irvine, CA 92714 <br> Tel: (714) 556-3880 <br> Schweber Electronics Corp. <br> 3110 Patrick Henry Drive <br> Santa Clara, CA 95050 <br> Tel: (408) 748-4700 <br> Wyle Distribution Group |
| Thailand | Anglo Thai Engineering Ltd. 2160 Klongton-Bangkapi Hwy. Hua Mark, Bangkok | Phoenix, AZ 85021 <br> Tel: (602) 249-2232 <br> CALIFORNIA | 124 Maryland Avenue El Segundo, CA 90245 Tel: (213) 322-8100 |
| Trinidad | Kirpalani's Limited <br> Kirpalani's Komplex Churchill Roosevelt Highway <br> San Juan, Port-of-Spain <br> Tel: 638-2224/9 | Arrow Electronics, Inc. 9511 Ridge Haven Court San Diego, CA 92123 Tel: (714) 565-6928 | Wyle Distribution Group 9525 Chesapeake Drive <br> San Diego, CA 92123 <br> Tel: (714) 565-9171 <br> Wyle Distribution Group |
| Turkey | Teknim Company Ltd. <br> Riza Sah Pehlevi Caddesi 7 <br> Kavaklidere Ankara <br> Tel: 27.58.00 | Arrow Electronics, Inc. <br> 521 Weddell Drive <br> Sunnyvale, CA 94086 <br> Tel: (408) 745-6600 | 3000 Bowers Avenue <br> Santa Clara, CA 95052 <br> Tel: (408) 727-2500 <br> Wyle Distribution Group |
| U.K. | ACCESS Electronic Components Ltd. <br> Austin House, Bridge Street <br> Hitchin, Hertfordshire SG5 2DE <br> Tel: Hitchin (0462) 31221 | Arrow Electronics, Inc. <br> 19748 Dearborn Street <br> North Ridge Business Center <br> Chatsworth, CA 91311 <br> Tel: (213) 701-7500 | 17872 Cowan Avenue <br> Irvine, CA 92714 <br> Tel: (714) 641-1600 <br> COLORADO |
|  | Crellon Electronics Ltd. <br> 380 Bath Road, Slough, <br> Berks, SL1 6JE <br> Tel: Burnham (06286) 4434 | Avnet Electronics 350 McCormick Avenue Costa Mesa, CA 92626 Tel: (714) 754-6051 | Arrow Electronics Inc. <br> 2121 S. Hudson <br> Denver, CO 80222 <br> Tel: (303) 758-2100 |
|  | I.T.T. Electronic Services Edinburgh Way, Harlow Essex, CM20 2DE Tel: Harlow (0279) 26777 | Hamilton Avnet Electronics 3170 Pullman Street Costa Mesa, CA 92626 Tel: (714) 641-4107 | Kierulff Electronics, Inc. <br> 10890 East 47th Avenue <br> Denver, CO 80239 <br> Tel: (303) 371-6500 |
|  | Jermyn Distribution <br> Vestry Industrial Estate <br> Sevenoaks, Kent <br> Tel: Sevenoaks (0732) 450144 | Hamilton Avnet Electronics <br> 1175 Bordeaux Drive Sunnyvale, CA 94086 <br> Tel: (408) 743-3300 | Hamilton Avnet Electronics 8765 E. Orchard Road, Suite 708, Englewood, CO 80111 Tel: (303) 740-1000 |
|  | Macro Marketing Ltd. <br> Burnham Lane, <br> Slough, Berkshire SL1 6LN <br> Tel: Burnham (06286) 4422 | Hamilton Avnet Electronics 4545 Viewridge Avenue San Diego, CA 92123 Tel: (714) 571-7510 | Wyle Distribution Group 451 East 124th Avenue <br> Thornton, CO 80241 <br> Tel: (303) 457-9953 |
|  | VSI Electronics (U.K.) Ltd. <br> Roydonbury Industrial Park <br> Horsecroft Road, Harlow <br> Essex CM195 BY <br> Tel: Harlow (0279) 29666 | Hamilton Electro Sales 10912 W. Washington Blvd. Culver City, CA 90230 Tel: (213) 558-2020 | CONNECTICUT <br> Arrow Electronics, Inc. <br> 12 Beaumont Road <br> Wallingford, CT 06492 <br> Tel: (203) 265-7741 |

## RCA Authorized Distributors

U.S.

Hamilton Avnet Electronics
Commerce Drive, Commerce
Industrial Park,
Danbury, CT 06810
Tel: (203) 797-1100
Kierulff Electronics, Inc.
169 North Plains Industrial Road
Wallingford, CT 06492
Tel: (203) 265-1115
Schweber Electronics Corp.
Finance Drive,
Commerce Industrial Park,
Danbury, CT 06810
Tel: (203) 792-3500
FLORIDA
Arrow Electronics, Inc.
1001 NW 62nd Street, Suite
108, Ft. Lauderdale, FL 33309
Tel: (305) 776-7790
Arrow Electronics, Inc.
50 Woodlake Dr., West-Bldg. B
Palm Bay, FL 32905
Tel: (305) 725-1480
Hamilton Avnet Electronics
6801 NW 15th Way
Ft. Lauderdale, FL 33068
Tel: (305) 971-2900
Hamilton Avnet Electronics
3197 Tech Drive, No.
St. Petersburg, FL 33702
Tel: (813) 576-3930
Kierulff Electronics, Inc.
3247 Tech Drive
St. Petersburg, FL 33702
Tel: (813) 576-1966
Milgray Electronics, Inc.
1850 Lee World Center
Suite 104
Winter Park, FL 32789
Tel: (305) 647-5747
Schweber Electronics Corp.
2830 North 28th Terrace
Hollywood, FL 33020
Tel: (305) 927-0511

## GEORGIA

Arrow Electronics, Inc.
2979 Pacific Drive
Norcross, GA 30071
Tel: (404) 449-8252
Hamilton Avnet Electronics
5825D Peach Tree Corners
Norcross, GA 30071
Tel: (404) 447-7503
Schweber Electronics Corp.
303 Research Drive
Suite 210
Norcross, GA 30092
Tel: (404) 449-9170

## ILLINOIS

Arrow Electronics, Inc.
2000 Algonquin Road
Schaumburg, IL 60193
Tel: (312) 893-9420
Hamilton Avnet Electronics
1130 Thorndale Avenue
Bensenville, IL 60166
Tel: (312) 860-7700

Kierulff Electronics, Inc.
1536 Landmeier Road
Elk Grove Village, IL 60007
Tel: (312) 640-0200
Newark Electronics
500 North Pulaski Road
Chicago, IL 60624
Tel: (312) 638-4411
Schweber Electronics Corp.
904 Cambridge Drive
Elk Grove Village, IL 60007
Tel: (312) 364-3750
INDIANA
Arrow Electronics, Inc.
2718 Rand Road
Indianapolis, IN 46241
Tel: (317) 243-9353
Graham Electronics Supply, Inc.
133 S. Pennsylvania Street
India napolis, IN 46204
Tel: (317) 634-8202
Hamilton Avnet Electronics, Inc.
485 Gradle Drive
Carmel, IN 46032
Tel: (317) 844-9333

## KANSAS

Hamilton Avnet Electronics
9219 Quivira Road
Overland Park, KS 66215
Tel: (913) 888-8900
LOUISIANA
Sterling Electronics, Inc.
3005 Harvard St., Suite 101
Metairie, LA 70002
Tel: (504) 887-7610
MARYLAND
Arrow Electronics, Inc.
4801 Benson Avenue
Baltimore, MD 21227
Tel: (301) 247-5200
Hamilton Avnet Electronics
6822 Oakhall Lane
Columbia, MD 21045
Tel: (301) 995-3500
Pyttronic Industries, Inc.
Baltimore/ Washington Ind.Pk.
8220 Wellmoor Court
Savage, MD 20863
Tel: (301) 792-0780
Schweber Electronics Corp.
9218 Gaithers Road
Gaithersburg, MD 20877
Tel: (301) 840-5900
Zebra Electronics, Inc.
2400 York Road
Timonium, MD 21093
Tel: (301) 252-6576
MASSACHUSETTS
Arrow Electronics, Inc.
Arrow Drive
Woburn, MA 01801
Tel: (617) 933-8130
Hamilton Avnet Electronics
50 Tower Office Park
Woburn, MA 01801
Tel: (617) 935-9700

Kierulff Electronics, Inc.
13 Fortune Drive
Billerica, MA 01821
Tel: (617) 667-8331
A. W. Mayer Co.

34 Linnell Circle
Billerica, MA 01821
Tel: (617) 229-2255
Schweber Electronics Corp.
25 Wiggins Avenue
Bedford, MA 01730
Tel: (617) 275-5100
Sterling Electronics, Inc.
411 Waverly Oaks Road
Waltham, MA 02154
Tel: (617) 894-6200
MICHIGAN
Arrow Electronics, Inc.
3810 Varsity Drive
Ann Arbor, MI 48104
Tel: (313) 971-8220
Hamilton Avnet Electronics
2215 29th Street
Grand Rapids, MI 49503
Tel: (616) 243-8805
Hamilton Avnet Electronics
32487 Schoolcraft Road
Livonia, MI 48150
Tel: (313) 522-4700
Schweber Electronics Corp.
12060 Hubbard Avenue
Livonia, MI 48150
Tel: (313) 525-8100
MINNESOTA
Arrow Electronics, Inc.
5230 West 73rd Street
Edina, MN 55435
Tel: (612) 830-1800
Hamilton Avnet Electronics
10300 Bren Road, East
Minnetonka, MN 55343
Tel: (612) 932-0600
Kierulff Electronics, Inc.
7667 Cahill Road
Edina, MN 55435
Tel: (612) 941-7500
Schweber Electronics Corp.
7422 Washington Avenue, So.
Eden Prairie, MN 55344
Tel: (612) 941-5280
MISSOURI
Arrow Electronics, Inc.
2380 Schuetz Road
St. Louis, MO 63141
Tel: (314) 567-6888
Hamilton Avnet Electronics
13743 Shoreline Court East
Earth City, MO 63045
Tel: (314) 344-1200
Kierulff Electronics, Inc.
2608 Metro Park Boulevard
Maryland Heights, MO 63043
Tel: (314) 739-0855

## RCA Authorized Distributors

U.S.

NEW HAMPSHIRE
Arrow Electronics, Inc.
One Perimeter Drive
Manchester, NH 03103
Tel: (603) 668-6968
NEW JERSEY
Arrow Electronics, Inc.
Pleasant Valley Avenue
Moorestown, NJ 08057
Tel: (609) 235-1900
Arrow Electronics, Inc.
Two Industrial Road
Fairfield, NJ 07006
Tel: (201) 575-5300
Hamilton Avnet Electronics
Ten Industrial Road
Fairfield, NJ 07006
Tel: (201) 575-3390
Hamilton Avnet Electronics
One Keystone Avenue Cherry Hill, NJ 08003 Tel: (609) 424-0110
Kierulff Electronics, Inc.
37 Kulick Road
Fairfield, NJ 07006
Tel: (201) 575-6750
Schweber Electronics Corp.
18 Madison Road Fairfield, NJ 07006
Tel: (201) 227-7880
NEW MEXICO
Arrow Electronics, Inc.
2460 Alamo, SE
Albuquerque, NM 87106
Tel: (505) 243-4566
Hamilton Avnet Electronics
2524 Baylor S.E.
Albuquerque, NM 87106
Tel: (505) 765-1500
Sterling Electronics, Inc.
3540 Pan American
Freeway, N.E.
Albuquerque, NM 87107
Tel: (505) 884-1900
NEW YORK
Arrow Electronics, Inc. 900 Broad Hollow Road Route 110, Farmingdale, LI, NY 11735
Tel: (516) 694-6800
Arrow Electronics, Inc.
7705 Maltlage Drive Liverpool, NY 13088
Tel: (315) 652-1000
Arrow Electronics, Inc.
3000 South Winton Road
Rochester, NY 14623
Tel: (716) 275-0300
Hamilton Avnet Electronics Five Hub Drive
Melville, NY 11746
Tel: (516) 454-6000
Hamilton Avnet Electronics
333 Metro Park
Rochester, NY 14623
Tel: (716) 475-9130
Hamilton Avnet Electronics
16 Corporate Circle
East Syracuse, NY 13057
Tel: (315) 437-2641

Milgray Electronics, Inc.
191 Hanse Avenue
Freeport, LI, NY 11520
Tel: (516) 546-6000
Schweber Electronics Corp.
Three Townline Circle
Rochester, NY 14623
Tel: (716) 424-2222
Schweber Electronics Corp.
Jericho Turnpike
Westbury, LI, NY 11590
Tel: (516) 334-7474
Summit Distributors, Inc.
916 Main Street
Buffalo, NY 14202
Tel: (716) 884-3450
NORTH CAROLINA
Arrow Electronics, Inc.
938 Burke Street,
Winston-Salem, NC 27101
Tel: (919) 725-8711
Hamilton Avnet Electronics
2803 Industrial Park
Raleigh, NC 27609
Tel: (919) 829-8030
Kierulff Electronics Inc.
1800 \#E Fairfax Road
Greensboro, NC 27407
Tel: (919) 852-9440
OHIO
Arrow Electronics, Inc.
7620 McEwen Road
Centerville, OH 45459
Tel: (513) 435-5563
Arrow Electronics, Inc.
6238 Cochran Road
Solon, OH 44139
Tel: (216) 248-3990
Hamilton Avnet Electronics, Inc.
4588 Emery Industrial Parkway
Cleveland, OH 44128
Tel: (216) 831-3500
Hamilton Avnet Electronics
954 Senate Drive
Dayton, OH 45459
Tel: (513) 433-0610
Hughes-Peters, Inc.
481 East 1lth Avenue
Columbus, OH 43211
Tel: (614) 294-5351
Kierulff Electronics, Inc.
23060 Miles Road
Cleveland, OH 44128
Tel: (216)587-6558
Schweber Electronics Corp.
23880 Commerce Park Road
Beachwood, OH 44122
Tel: (216) 464-2970
OKLAHOMA
Kierulff Electronics, Inc.
Metro Park 12318 East 60th
Tulsa, OK 74145
Tel: (918) 252-7537

## OREGON

Hamilton Avnet Electronics
6024 S.W. Jean Ruad,
Bldg. B-Suite J,
Lake Oswego, OR 97034
Tel: (503) 635-8157

Wyle Distribution Group
5289 N.E. Ezam Young Parkway
Hillsboro, OR 97123
Tel: (503) 640-6000
PENNSYLVANIA
Arrow Electronics, Inc.
650 Seco Road
Monroeville, PA 15146
Tel: (412) 856-7000
Herbach \& Rademan, inc.
401 East Erie Avenue
Philadelphia, PA 19134
Tel: (215) 426-1700
Schweber Electronics Corp.
231 Gibralter Road
Horsham, PA 19044
Tel: (215) 441-0600
TEXAS
Arrow Electronics, Inc.
13715 Gamma Road
Dallas, TX 75240
Tel: (214) 386-7500
Arrow Electronics, Inc.
10700 Corporate Drive \#100
Stafford, TX 77477
Tel: (713) 491-4100
Hamilton Avnet Electronics
2401 Rutland Drive
Austin, TX 78758
Tel: (512) 837-8911
Hamilton Avnet Electronics
2111 West Walnut Hill Lane
Irving, TX 75060
Tel: (214) 659-4111
Hamilton Avnet Electronics
8750 Westpark
Houston, TX 77063
Tel: (713) 975-3515
Kierulff Electronics, Inc.
3007 Longhorn Blvd., Suite 105
Austin, TX 78758
Tel: (512) 835-2090
Kierulff Electronics, Inc.
9610 Skillman Avenue
Dallas, TX 75243
Tel: (214) 343-2400
Kierulff Electronics, Inc.
10415 Landsbury Drive, Suite 210
Houston, TX 77099
Tel: (713) 530-7030
Schweber Electronics Corp.
4202 Beltway,
Dallas, TX 75234
Tel: (214) 661-5010
Schweber Electronics Corp.
10625 Richmond Ste. 100
Houston, TX 77042
Tel: (713) 784-3600
Sterling Electronics, Inc.
2335A Kramer Lane, Suite A
Austin, TX 78758
Tel: (512) 836-1341
Sterling Electronics, Inc.
11090 Stemmons Freeway
Stemmons at Southwell
Dallas, TX 75229
Tel: (214) 243-1600
Sterling Electronics, Inc.
4201 Southwest Freeway
Houston, TX 77027
Tel: (713) 627-9800

## RCA Authorized Distributors

| U.S. | UTAH | WISCONSIN | West Indies | Da Costa and Musson Ltda. |
| :---: | :---: | :---: | :---: | :---: |
|  | Hamilton Avnet Electronics | Arrow Electronics, Inc. |  | Carlisle House |
|  | 1585 West 2100 South | 430 West Rawson Avenue |  | Hincks Street |
|  | Salt Lake City, UT 84119 | Oak Creek, WI 53154 |  | P.O. Box 103 |
|  | Tel: (801) 972-2800 | Tel: (414) 764-6600 |  | Bridgetown, Barbados |
|  | Kierulff Electronics, Inc. | Hamilton Avnet Electronics |  | Tel: 608-50 |
|  | 2121 S. 3600 West Street | 2975 South Moorland Road | West Germany | Alifed Neye Enatechnik GmbH |
|  | Salt Lake City, UT 84119 | New Berlin, W1 53151 |  | Schillerstrasse 14, |
|  | Tel: (801) 973-6913 | Tel: (414) 784-4510 |  | 2085 Quickborn |
|  | Wyle Distribution Group | Kierulff Electronics, Inc. |  | 6/6121 |
|  | 1959 South 4130 West Unit B | 2212 East Moreland Blvd. |  | ECS Hilmar Frehsdorf GmbH |
|  | Salt Lake City, UT 84104 | Waukesha, WI 53186 |  | Electronic Components Service |
|  | Tel: (801) 974-9953 | Tel: (414) 784-8160 |  | Carl-Zeiss Strasse 3 |
|  | WASHINGTON | Taylor Electric Company 1000 W. Donges Bay Road Mequon, WI 53092 Tel: (414) 241-4321 |  | 2085 Quickborn |
|  | Arrow Electronics, Inc. |  |  |  |
|  | 14320 N.E. 21st Street |  |  | Beck GmbH \& Co. |
|  | Bellevue, WA 98005 |  |  | Elektronik Bauelemente KG |
|  | Tel: (206) 643-4800 Venezuela | Dinaradio, C.A. |  | trasse |
|  | Hamilton Avnet Electronics | Conjunto Industrial El |  | Tel: 0911/34961-66 |
|  | 14212 N.E. 21st Street | K M3, Carretera |  | Elkose GmbH |
|  | Tel: (206) 453-5874 | Petare-Guarenas, Caracas |  | Bahnhofstrasse 44, |
|  | Kierulff Electronics, Inc. 1005 Andover Park E. Tukwila, WA 98188 Tel: (206) 575-4420 | MAIL ADDRESS: Apartado Postal 60429 Chacao |  | 7141 Moglingen <br> Tel: 07141/4871 |
|  |  | Tele-Cuba, S.A. |  | Sasco GmbH |
|  |  | Av. Este O, No. 164, Ferrenquin |  | Hermann-Oberth-Strasse 16 |
|  | Robert E. Priebe Company | a la Cruz, La Candelaria, Caracas |  | 8011 Putzbrunn bei Munche <br> Tel: 089/46111 |
|  | 2211 Sth Avenue Seattle, WA 98121 | Tel: 55-62-71 |  | Spoerle Electronic KG |
|  | Tel: (206) 682-8242 | P. Benavides, P., S.R.L. |  | Max-Planck Strasse 1-3, |
|  | Wyle Distribution Group 1750 132nd Avenue, N.E | Residencies Camarat, Local 7 <br> La Candelaria, Caracas |  | 6072 Dreieich bei Frankfurt <br> Tel: 06103/3041 |
|  | 1750 132nd Avenue, N.E. Bellevue, WA 98005 | MAIL ADDRESS: Apartado Postal 20.249 | Yugoslavia | Avtotehna |
|  |  | San Martin, Caracas |  | P.O. Box 593, Celovska 175 |
|  | Tel. (206) 453-830 |  |  | Ljubljana 61000 <br> Tel: 552341 |

## RCA Manufacturers' Representatives

\begin{tabular}{|c|c|c|c|c|c|}
\hline Arizona \& \begin{tabular}{l}
Thom Luke Sales, Inc. 2940 North 67th Place Suite H \\
Scottsdale, AZ 85251 \\
Tel: (602) 941-1901
\end{tabular} \& Massachusetts \& \begin{tabular}{l}
New England Technical Sales Corp. \\
135 Cambridge Street \\
Burlington, MA 01803 \\
Tel: (617) 272-0434
\end{tabular} \& South Carolina

Texas \& | CSR Electronics |
| :--- |
| 111 Greenhouse Court |
| Columbia, SC 29210 |
| Tel: (404) 396-3720 |
| Southern States Marketing, Inc. | <br>

\hline California \& | C \& K Assocs. |
| :--- |
| 8333 Clairemont Mesa Blvd. |
| Suite 105 |
| San Diego, CA 92111 |
| Tel: (714) 279-0420 | \& New York \& | Astrorep, Inc. |
| :--- |
| 300 Sunrise Highway |
| Suite 2B |
| West Babylon, NY 11704 |
| Tel: (516) 422-2500 | \& Washington \& | 16910 Dallas Parkway |
| :--- |
| Suite 222 |
| Dallas, TX 75248 |
| Tel: (214) 387-2489 |
| Western Technical Sales, Inc. | <br>


\hline Florida \& Bohman Assocs., Inc. 130 North Park Avenue Apopka, FL 32703 Tel: (305) 886-1882 \& Ohio \& | Lyons Corp. |
| :--- |
| 4812 Frederick Road Suite 101 |
| Dayton, OH 45414 |
| Tel: (513) 278-0714 | \& \& | P.O. Box 3923 |
| :--- |
| Bellevue, WA 98009 |
| Tel: (206) 641-3900 | <br>

\hline
\end{tabular}

## DATABOOK Series—SSD－260A

























 $T$
 $+$ $\qquad$
$\qquad$


[^0]:    ${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    $\mathbf{\Xi}_{\text {Maximum }}$ limits of minimum characteristics are the values above which all devices function.

[^1]:    ${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

[^2]:    *Equals 2 machine cycles - one,Fetch and one Execute operation for all instructions except Long Branch,-Long Skip, NOP, and " 68 " family instructions, which are more than two cycles.

[^3]:    -This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[^4]:    -Previous contents of T register are destroyed during Instruction Execution.
    +See page 12.
    AThis instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[^5]:    ©This instruction is associated with more than one mnemonic, each mnemonic is individually listed.
    $\mathrm{Cl}=$ counter interrupt
    XI = external interrupt
    $\bullet$ ETQ cleared by LDC, reset of CPU, or $\mathrm{BCI} \bullet(\mathrm{Cl}=1)$

[^6]:    \#An IDLE instruction initiates a repeating S 1 cycle. The processor will continue to idle until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and then normal operation is resumed.
    $\bullet E T Q$ cleared by LDC, reset of CPU , or $\mathrm{BCl} \bullet(\mathrm{CI}=1)$.

[^7]:    ${ }^{\bullet}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

[^8]:    - Previous contents of $T$ register are destroyed during instruction execution.
    ©This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.

[^9]:    ©This instruction is associated with more than one mnemonic. Each mnemonic is individually listed.
    \#An IDLE instruction initiates an S1 cycle. All external signals, except the oscillator, are stopped on the low-to-high transition of TPB. All outputs remain in their previous states, $\overline{\text { MRD }}$ is set to a logic ' 1 ' and the data bus floats. The processor will continue to IDLE until an I/O request (INTERRUPT, DMA-IN, or DMA-OUT) is activated. When the request is acknowledged, the IDLE cycle is terminated and the I/O request is serviced, and then normal operation is resumed. (To respond to an INTERRUPT during an IDLE, MIE must be enabled.)

    - ETQ cleared by LDC, reset of CPU or BCI • (CI = 1).
    $\mathrm{CI}=$ Counter Interrupt, XI = External Interrupt.

[^10]:    ${ }^{\bullet}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

[^11]:    †Outputs open circuited; cycle time $=1 \mu \mathrm{~s}$. *Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

[^12]:    Logic $1=$ High Logic $0=$ Low $X=$ Don't Care

[^13]:    †Outputs open circuited; cycle time $=1 \mu \mathrm{~s}$.

[^14]:    ${ }^{*}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

[^15]:    $\dagger$ Outputs open circuited; cycle time $=1 \mu \mathrm{~s}$.
    *Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

[^16]:    - Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{o o}$.
    $\dagger$ Outputs open circuited; cycle times $=1 \mu \mathrm{~s}$.

[^17]:    $\dagger$ Time required by a limit device to allow for the indicated function.

    - Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

[^18]:    "Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM \#1 was maskedprogrammed for memory locations 0000-03FF16 and ROM

[^19]:    ${ }^{*}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}}$.

[^20]:    "Daisy Chaining" with CEI inputs and CEO outputs is used to avoid memory conflicts between ROM and RAM in a user system. In the above configuration, if ROM No. 1 was masked-programmed for memory locations 0000-07FF16

[^21]:    ${ }^{-}$Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal voltages.
    ${ }^{+}$Maximum limits of minimum characteristics are the values above which all devices function.

[^22]:    * WRITE is the overlap of RD/WE $=0$ and $W R / \overline{R E}=1$.
    ${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
    ${ }^{+}$Maximum limits of minimum characteristics are the values above which all devices function.

[^23]:    * Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    ${ }^{4} \mathrm{I}_{\mathrm{OL}}=\mathrm{I}_{\mathrm{OH}}=1 \mu \mathrm{~A}$
    \# Operating current is measured at 2 MHz in an 1800 system with open outputs and a program of $6 \mathrm{~N} 55,6 \mathrm{NAA}$, 6N55, 6NAA, … .

[^24]:    "Interrupts will occur only after the IE bit in the Control Register (see Table IV) has been set.
    *THRE will cause an interrupt only after the TR bit in the Control Register (see Table IV) has been set.

[^25]:    $\dagger^{\dagger}$ ypical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal voltages.
    *Maximum limits of minimum characteristics are the values above which all devices function.

[^26]:    *Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
    $\dagger$ Measured with CLK1 $=2 \mathrm{MHz}$, total divide rate of $8, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$.
    $\ddagger$ Measured with CLK1 $=4 \mathrm{MHz}$, total divide rate of $8, C_{L}=50 \mathrm{pF}$.

[^27]:    * $10 \leq 1 \mu \mathrm{~A}$.

[^28]:    *Typical values are for $T_{A}=25^{\circ} \mathrm{C}$.

[^29]:    CMWR-CHARACTER-MEMORY WRITE (Output):
    CMWR is an active low output signal that is connected to the WRITE input of the

[^30]:    * $=$ NO BKG VIDEO, NO BURST

    NA $=$ NOT APPLICABLE

[^31]:    *Typical Values are for $T_{A}=+25^{\circ} \mathrm{C}$ and nominal $V_{D D}$
    Note 1: $\quad t_{c c}=t_{\mathrm{cwH}}+\mathrm{t}_{\mathrm{cWL}}$
    $\mathrm{t}_{\mathrm{CWL}}=\mathrm{t}_{\mathrm{CD} 1}+\mathrm{KC}$
    $\mathrm{k}=0.9 \times 10^{-9} \Omega$
    $c=$ keyboard capacitance $(\mathrm{pF})$

[^32]:    - Formerly RCA-Dev. Type No. TA10911 and TA10911C, respectively.

[^33]:    ${ }^{\circ}$ Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal $\mathrm{V}_{\mathrm{DD}} . \quad{ }_{\mathrm{I}}^{\mathrm{OL}} \mathrm{=}=1 \mathrm{OH}=1 \mu \mathrm{~A}$.

[^34]:    ${ }^{+}$Bit inputs driven from low-impedance driver.

[^35]:    *The pin designations are compatible with other static 256 -bit memories and are, therefore, not compatible with standard COS/MOS CD4000A-series devices; i.e., $V_{D D}$ is pin 5 and $V_{S S}$ is pin 4.

[^36]:    * See Symbols Definitions.

[^37]:    *The address block must be contiguous starting at an even-numbered address.
    Column 4 must be zero.

[^38]:    - Typical values are for $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ and nominal Vdo.
    \#Outputs open circuited; cycle time $=$ Min. teycle, duty $=100 \%$

[^39]:    Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    All inputs in parallel.
    *All outputs in parallel.
    \# Outputs open-circuited; cycle time=1 $\mu \mathrm{s}$.

[^40]:    ${ }^{\circ}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    All inputs in parallel.
    *All outputs in parallel.
    \#Outputs open-circuited; cycle time $=1 \mu \mathrm{~s}$.

[^41]:    tTime required by a limit device to allow for the indicated function.
    ${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

[^42]:    tTime required by a limit device to allow for the indicated function.
    ${ }^{\text {- }}$ Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.

[^43]:    ${ }^{-}$Typical values are for $T_{A}=25^{\circ} \mathrm{C}$ and nominal $V_{D D}$.
    $\Delta$ All inputs in parallel.
    \#Outputs open circuited; cycle time $=1 \mu \mathrm{~s}$.
    *All outputs in parallel.

[^44]:    *The address block must be contiguous starting at an even-numbered address.
    Column 4 must be zero.

[^45]:    *Any current instruction including SW!.

[^46]:    *The minimum period IILIL should not be less than the number of $t_{\text {cyc }}$ cycles it takes to execute the interrupt service routines plus $20 t_{\text {cyc }}$ cycles

[^47]:    Fig. 5 - Power-on RESET and $\overline{\text { RESET. }}$

[^48]:    *Any current instruction including SWI.

[^49]:    -Example: 5:58:21 Thursday February 1979

[^50]:    -High-Speed Silicon-
    Gate CMOS or TTL
    Address Decoding

