# Linear Integrated Circuits 

Precision Monolithics Incorporated

Copyright© 1981
Precision Monolithics Incorporated
PMI reserves the right to make changes to the products contained in this data book to improve performance, reliability, or manufacturability.

Although every effort has been made to insure accuracy of the information contained in this data book, PMI assumes no responsibility for inadvertent errors.

PMI assumes no responsibility for the use of any circuits described herein and makes no representation that they are free of patent infringement.

The products in this catalog are manufactured under one or more of the following patents: 4,055,773; 4,056,740; 4,092,639; 4,088,905; 4,118,699; 4,131,884; 4,138,671; 4,168,528; 4,109,215; 4,142,117; 4,068,254; 4,228,367; 4,210,830; 4,260,911; 4,272,656; 4,285,051.

## PRECISION MONOLITHICS, INC. LIFE SUPPORT APPLICATION POLICY

As a general policy, Precision Monolithics Inc. does not recommend the use of its components of any type in "Life Support Applications" wherein failure or malfunction of the PMI component threatens life or makes injury probable. Any manufacturer which incorporates PMI's components within a life support system must obtain PMI's prior consent based upon assurance to PMI that a malfunction of PMI's component does not pose direct or indirect threat of injury or death, and (even if such consent is given) shall indemnify PMI from any claim, loss, liability, and related expenses arising from any injury or death resulting from use of PMI components in a life support application. PMI's warranty is limited to replacement of defective components and does not cover injury to persons or property or other consequential damages.

| ORDERING INFORMATION | 2 |
| :--- | :--- |
| O.A.PROGRAM |  |

I.C.CROSS REFERENCE

## OPERATIONAL AMPLIFIERS

5


|  | COMPARATORS |
| :---: | :---: |

MATCHED TRANSISTORS

## TABLE

OF
CONTENTS
$\square$
VOLTAGE REFERENCES

D/A CONVERTERS

MULTIPLEXERSIANALOG SWITCHES 11

SAMPLE AND HOLD AMPLIFIERS
12
TELECOMMUNICATIONS 13
CUSTOM WAFER FAB

APPLICATION NOTES

## SECTION 2 • ORDERING INFORMATION

Ordering Information ..... 2-2
SECTION 3 • Q.A. PROGRAM
Q.A. Program ..... 3-3
SECTION 4 • IC CROSS REFERENCE
Analog Devices ..... 4-3
Advanced Micro Devices ..... 4-4
Burr Brown ..... 4-5
Datel ..... 4-6
Fairchild ..... 4-7
Harris ..... 4-7
Hybrid ..... 4-8
Intersil ..... 4-8
Micro Networks ..... 4-9
Motorola ..... 4-9
National Semiconductor ..... 4-10
Raytheon ..... 4-11
RCA ..... 4-12
Signetics ..... 4-12
Siliconix ..... 4-13
Texas Instruments ..... 4-13
SECTION 5 - OPERATIONAL AMPLIFIERS
OP-01 Inverting High-Speed Operational Amplifier ..... 5-8
OP-02 High-Performance General-Purpose Operational Amplifier ..... 5-14
OP-03 Dual-Matched High-Performance Operational Amplifiers ..... 5-22
OP-04 Dual-Matched High-Performance Operational Amplifiers (See OP-03) ..... 5-22
OP-05 Instrumentation Operational Amplifier ..... 5-30
OP-06 High-Gain Instrumentation Operational Amplifier ..... 5-39
OP-07 Ultra-Low Offset Voltage Operational Amplifier ..... 5-47
OP-08 Precision Low Input Current Operational Amplifier ..... 5-57
OP-09 Quad-Matched 741-Type Operational Amplifier ..... 5-65
OP-10 Dual-Matched Instrumentation Operational Amplifier ..... 5-74
OP-11 Quad-Matched 741-Type Operational Amplifier (See OP-09) ..... 5-65
OP-12 Precision Low Input Current Operational Amplifier ..... 5-85
OP-14 Dual-Matched High-Performance Operational Amplifier (See OP-03) ..... 5-22
OP-15 Precision JFET Input Operational Amplifier ..... 5-90
OP-16 Precision JFET Input Operational Amplifier ..... 5-90
OP-17 Precision JFET Input Operational Amplifier ..... 5-90
OP-18 High Performance General Purpose Externally Compensated Operational Amplifier ..... 5-104
OP-19 High-Performance General-Purpose Operational Amplifier (See OP-02) ..... 5-14
OP-20 Micropower Precision Operational Amplifier ..... 5-112
OP-21 High-Speed Low-Power Precision Operational Amplifier ..... 5-118
OP-24 Ultra-Low Noise Operational Amplifier ..... 5-122
OP-27 Ultra-Low Noise Precision Operational Amplifier ..... 5-131
OP-34 Ultra-Low Noise Operational Amplifier (See OP-24) ..... 5-122
OP-37 Ultra-Low Noise Precision High-Speed Operational Amplifier ..... 5-140
OP-207 Ultra-Low $\mathrm{V}_{\text {OS }}$ Dual Instrumentation Operational Amplifier ..... 5-148
OP-215 Dual Precision JFET Input Operational Amplifier ..... 5-155
OP-220 Micropower Precision Dual Operational Amplifier ..... 5-162
OP-227 Ultra-Low Noise, Low Offset Dual Instrumentation Operational Amplifier ..... 5-171
PRODUCT TITLE
SECTION 5 - OPERATIONAL AMPLIFIERS (continued)PAGE
OP-420 Quad Micropower Operational Amplifier ..... 5-182
OP-421 High Speed, Quad Micropower Operational Amplifier ..... 5-188
PM108A Low Input Current Operational Amplifier ..... 5-194
PM155A Monolithic JFET Input Operational Amplifier ..... 5-197
PM156A Monolithic JFET Input Operational Amplifier ..... 5-197
PM157A Monolithic JFET Input Operational Amplifier ..... 5-197
PM725 Instrumentation Operational Amplifier ..... 5-203
PM741 Compensated Operational Amplifier ..... 5-206
PM747 Dual Compensated Operational Amplifier ..... 5-208
PM1458/1558 Dual Compensated Operational Amplifier ..... 5-208
PM2108A Low Input Current Operational Amplifier (See PM108A) ..... 5-194
PM4136 Quad 741-Type Operational Amplifier ..... 5-211
JM38510/10104 JAN Single Low Input Current Operational Amplifier ..... 5-214
JM38510/10106 JAN Single Low Input Current Operational Amplifier ..... 5-217
JM38510/11401
JM11402/11403/JM11404/11405/11406 JAN JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-220
SECTION 6 • BUFFERS (VOLTAGE FOLLOWERS)
BUF-01 Precision Buffer/Voltage-Follower ..... 6-3
BUF-02 High-Speed BIFET Buffer/Voltage-Follower ..... 6-8
BUF-03 Very High-Speed Buffer/Voltage-Follower ..... 6-12
SECTION 7 • COMPARATORS
CMP-01 Fast Precision Comparator ..... 7-5
CMP-02 Low Input Current Precision Comparator ..... 7-14
CMP-04 Low Power Precision Quad Comparator ..... 7-22
CMP-05 High-Speed Precision Comparator With Latch Circuit ..... 7-30
PM139/239/339
PM139A/239A/339A Low Power Quad Voltage Comparator ..... 7-37
SECTION 8 - MATCHED TRANSISTORS
MAT-01 Ultra-Matched Monolithic Dual Transistor ..... 8-4
SECTION 9 • VOLTAGE REFERENCES
REF-01 +10 V Precision Voltage Reference ..... 9-3
REF-02 +5 V Precision Voltage Reference/Temperature Transducer ..... 9-10
REF-05 +5 V Precision Voltage Reference With Guaranteed Long-Term Stability ..... 9-19
REF-10 +10 V Precision Voltage Reference With Guaranteed Long-Term Stability ..... 9-26
SECTION 10 • D/A CONVERTERS
DAC-01 6-Bit Voltage Output D/A Converter ..... 10-12
DAC-02 10-Bit Plus Sign Voltage Output D/A Converter ..... 10-16
DAC-03 10-Bit Plus Sign Voitage Output D/A Converter (See DAC-02) ..... 10-16
DAC-04 Two's Complement 10-Bit D/A Converter ..... 10-21
DAC-05 10-Bit Plus Sign Voltage Output D/A Converter (See DAC-02) ..... 10-16
DAC-06 Two's Complement 10-Bit D/A Converter (See DAC-04) ..... 10-21
DAC-08 8-Bit High-Speed Multiplying D/A Converter ..... 10-26
DAC-10 10-Bit High-Speed Multiplying D/A Converter ..... 10-36
DAC-20 2-Digit BCD High-Speed Multiplying D/A Converter ..... 10-44
DAC-76 COMDAC® Companding D/A Converter ..... 10-52
DAC-78 COMDAC® Companding D/A Converter ..... 10-69

## TABLE OF CONTENTS

PRODUCT TITLE PAGE
SECTION 10 • D/A CONVERTERS (continued)
DAC-100 10-Bit D/A Converter ..... 10-79
DAC-101 10-Bit D/A Converter ..... 10-79
DAC-206 6-Bit Voltage Output D/A Converter ..... 10-87
DAC-208 9-Bit Digital-to-Analog Converter (8 Bits Plus Sign) ..... 10-91
DAC-210 11-Bit Digital-to-Analog Converter ( 10 Bits Plus Sign) ..... 10-94
DAC-312 12-Bit High-Speed Multiplying D/A Converter ..... 10-99
DAC-808 8-Bit High-Speed "Microprocessor Compatible" Multiplying D/A Converter ..... 10-111
DAC-888 8-Bit High-Speed "Microprocessor Compatible" Multiplying D/A Converter ..... 10-122
DAC-1508A/1408A $\quad 8$-Bit Multiplying D/A Converter ..... 10-134
JM38510/11301/11302 JAN 8-Bit Digital-to-Analog Converter ..... 10-140
SECTION 11 • MULTIPLEXERS/ANALOG SWITCHES
MUX-08 8 Channel BI-FET Analog Multiplexer ..... 11-5
MUX-16 16 Channel BI-FET Analog Multiplexer ..... 11-14
MUX-24 Dual 4-Channel BI-FET Analog Multiplexer ..... 11-5
MUX-28 Dual 8-Channel BI-FET Analog Multiplexer ..... 11-14
SW01/02 Quad SPST BI-FET Analog Switches ..... 11-24
SW03/04 Quad SPST BI-FET Analog Switches ..... 11-24
SW06 Quad SPST BI-FET Analog Switch ..... 11-30
SW201 Quad SPST BI-FET Analog Switches ..... 11-40
SW202 Quad SPST BI-FET Analog Switches ..... 11-40
SW7510/7511 Quad SPST BI-FET Analog Switches ..... 11-47
SECTION 12 • SAMPLE AND HOLD AMPLIFIERS
SMP-10/11 Low Droop Rate/Accurate Sample and Hold Amplifiers ..... 12-5
GAP-01 Analog Signal Processing Subsystem ..... 12-14
PKD-01 Monolithic Peak Detector ..... 12-29
SECTION 13 • TELECOMMUNICATION
DAC-86 COMDAC® Companding D/A Converter ..... 13-3
DAC-87 COMDAC® Companding D/A Converter ..... 13-11
DAC-88 COMDAC® Companding D/A Converter ..... 13-18
DAC-89 COMDAC® Companding D/A Converter ..... 13-25
DMX-88 8-Channel Analog De-Multiplexer for PCM Codecs ..... 13-32
MUX-88 8-Channel Analog Multiplexer for PCM Codecs ..... 13-37
RPT81/82 PCM Carrier Repeaters ..... 13-42
SMP-81 Telecommunications Sample and Hold Amplifier ..... 13-52
SECTION 14 • CUSTOM WAFER FAB
PMI's Custom Wafer Fabrication Facility ..... 14-2
SECTION 15 • APPLICATION NOTES
AB-1 Strobing the DAC-08 Under Logic Control ..... 15-3
$A B-2 \quad$ OP-10 Instrumentation Amplifier CMRR vs Frequency Improvement ..... 15-4
AB-3 Digital Nulling of OP-05, OP-07 and OP-07 ..... 15-5
AB-4 REF-02 Temperature Controller ..... 15-6
AB-5 The DAC-03 $\mu$ P Controlled D/A ..... 15-7
AB-6 Single Supply Operation of the DAC-08 and DAC-20 ..... 15-8
AB-7 Negative Supply Loss Protection for PMI Multiplexers ..... 15-9
AB-8 3-Digit BCD D/A Converter ..... 15-10
AN-6 A Low Cost, High-Performance Tracking A/D Converter ..... 15-11

## SECTION 15 • APPLICATION NOTES (continued)

AN-10 Simple Precision Millivolt Reference Uses No Zeners ..... 15-16
AN-11 A Low Cost, Easy-to-Build Successive ApproximationAnalog-to-Digital Converter15-17
AN-12 Temperature Measurement Method Based On Matched Transistor Pair Requires No Reference ..... 15-24
AN-13 The OP-07 Ultra-Low Offset Voltage OP AMP - A Bipolar OP AMP that Challenges Choppers, Eliminates Nulling ..... 15-29
Interfacing Precision Monolithics Digital-to-Analog Converters with CMOS Logic ..... 15-39
AN-14 Minimization of Noise in Operational Amplifier Applications ..... 15-43
AN-16 Low Cost, High Speed Analog-to-Digital Conversion with the DAC-08 ..... 15-52
AN-17 DAC-08 Applications Collection ..... 15-59
AN-18 Thermometer Applications of the REF-02 ..... 15-70
AN-19 Differential and Multiplying Digital-to-Analog Converter Applications ..... 15-73
AN-20 Exponential Digitally Controlled Oscillator Using DAC-76 ..... 15-81
AN-21 3 IC 8-Bit Binary Digital-to-Process Current Converter with 4-20mA Output ..... 15-85
AN-22Software Controlled Analog-to-Digital Conversion Using DAC-08and the 808A Microprocessor15-87
AN-23 Digital-to-Analog Converter Generates Hyperbolic Functions ..... 15-91
AN-24 The OP-17, OP-16, OP-15 as Output Amplifiers for High-Speed D/A Converters ..... 15-93
AN-25 The 725 OP AMP as a Low Level Comparator ..... 15-95
AN-26 Low Cost Four Channel DAC Gives BCD or Binary Coding ..... 15-99
AN-27 Polarity Programmable Peak Detector ..... 15-103
AN-28 Audio Applications for the DAC-76 Companding D/A Converter ..... 15-105
AN-29 Getting Started in Active Filters ..... 15-112
AN-30 Data Conversion Interfacing with the 8080 Microprocessor ..... 15-119
AN-31 Successive Approximation Register Design for Multi-Channel CODECs ..... 15-130
AN-32 Single Supply Operation of PMI Multiplexers ..... 15-134
AN-33 A Guide to Hybrid Integrated Circuit Design ..... 15-136
AN-34 BCD DAC's Simplify Intelligent Instrument Design ..... 15-140
AN-35 Understanding Crosstalk in Analog Multiplexers ..... 15-149
AN-36 DAC-08 Control of 555 Timers ..... 15-157
AN-37 Eight-Channel CODEC Demonstrator ..... 15-161
AN-38 Four-Channel Shared Codec ..... 15-168
AN-39 Companding Digital-to-Analog Converter ..... 15-174
AN-40 A Buffer Applications Collection ..... 15-186
AN-41 Improved Shared-Channel CODEC Design with PMI's New Companding DACs ..... 15-190
AN-42 A 1kHz, 0 dBmO Standard Signal Generator ..... 15-198
AN-43 The DAC-76 in Control Applications ..... 15-200
AN-44 Composite Buffer Provides Speed, Accuracy ..... 15-204
AN-45 Time Sharing Permits Design of Controller with Single DAC ..... 15-206
AN-47 BCD DAC Makes Programming of Function Generator Simple ..... 15-210
AN-48 Designing Digital Repeaters with IC's ..... 15-214
AN-49 Designing a Multiple-Channel Coder/Decoder with Bipolar Devices ..... 15-221
AN-50 A Variable-Frequency, Clock Recovery Circuit Using the RPT-81 or RPT-82 ..... 15-230
AN-53 Sample/Hold Circuit Monitors Two Input Signals and Tracks the Smaller or Larger Signal ..... 15-232
SECTION 16 • PACKAGE INFORMATION
Mechanical Dimensions - CANS
TO-78 (H) ..... 16-3
TO-99 (J) ..... 16-3
TO-100 (K) ..... 16-3PRODUCT TITLE
SECTION 16 • PACKAGE INFORMATION (continued)
18-Pin Hermetic Dual-in-Line (X) ..... 16-5
Mechanical Dimensions - FLATPACKS10-Pin Hermetic Flatpack (L)
24-Pin Hermetic Flatpack (N) ..... 16-7
SECTION 17 • SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORSPAGE
Mechanical Dimensions - DIP's
8-Pin Epoxy B Mini-DIP ..... 16-4
8-Pin Hermetic DIP (Z) ..... 16-4
14-Pin Hermetic Dual-in-Line ( $Y$ ) ..... 16-5
16-Pin Hermetic Dual-in-Line (Q) ..... 16-5
20-Pin Hermetic Dual-in-Line (R) ..... 16-6
24-Pin Hermetic Dual-in-Line (V) ..... 16-6
28-Pin Hermetic Dual-in-Line (T) ..... 16-616-7
14-Pin Hermetic Flatpack (M) ..... 16-7

| ORDERING INFORMATION |  |
| :---: | :---: |
| 2 \% O.A.PROGRAM | 3 |
| - I.C. CROSS REFERENCE | 4 |
| [ O OPERATIONAL AMPLIFIERS | 5 |
| BUFFERS (VOLTAGE FOLLOWERS) | 6 |
| COMPARATORS | 7 |
| MATCHED TRANSISTORS | 8 |
| VOLTAGE REFERENCES | 9 |
| D/A CONVERTERS | 10 |
| - MULTIPLEXERS/ANALOG SWITCHES | 11 |
| SAMPLE AND HOLD AMPLIFIERS | 12 |
| - TELECOMMUNICATIONS | 13 |
| CUSTOM WAFER FAB | 14 |
| APPLICATION NOTES | 15 |
| PACKACE INFORMATION | 16 |
| SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS | 17 |

## ORDERING INFORMATION

How to order standard product.

1. Select device type from catalog:

| BUF | Buffer |
| :---: | :---: |
| CMP | Comparator |
| DAC | Digital-to-Analog Converter |
| DMX | DeMultiplexer |
| GAP | General Purpose Analog Processor |
| MAT | Matched Transistor |
| MUX | Multiplexer |
| OP | Proprietary Operational Amplifier |
| PKD | Peak Detector |
| PM | Second-Source Industry Specs |
| REF | Voltage Reference |
| RPT | PCM Line Repeater |
| SMP | Sample and Hold |
| SW | Analog Switch |

2. Select Model Number from Catalog (see Device Section and Selection Guides)
3. Select Electrical Grade from Catalog. See Data Sheet for specific suffix, DAC-02, DAC-03, DAC-04, DAC-05, DAC-06 and DAC-100 have multi-letter electrical grades.
4. Select package from appropriate data sheet in catalog.
H............... . 6 lead TO-78
J.............. . 8 lead TO-99

K . . . . . . . . . . . . . 10 lead TO-100
L . . . . . . . . . . . . . 10 lead Hermetic Flatpack
M. .............. 14 lead Hermetic Flatpack
N............... 24 lead Hermetic Flatpack

SPECIAL ORDER
P.............. Epoxy B DIP (ALL)
Q............... 16 lead Hermetic DIP
R............... 20 lead Hermetic DIP
T............... 28 lead Hermetic DIP
V............... 24 lead Hermetic DIP
X............... 18 lead Hermetic DIP
Y................ 14 lead Hermetic DIP
Z............... 8 lead Hermetic DIP

All PMI $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ devices are available with Class B, MIL-STD-883 screening as standard products. To order an 883B part, simply include the designation " 833 " in the part number after the package suffix. For example, the DAC-08AQ screened to $883 B$ requirements would be ordered as a DAC-08AQ/883. The DAC-100 data sheet is an exception to this procedure. Consult the DAC-100 data sheet for MIL-STD-883 ordering information.
PMI's factory is certified to produce JAN parts per MIL-$\mathrm{M}-38510$. Consult the factory for availability of specific slash sheet parts not listed in this catalog.

## DICE ORDERING INFORMATION

All PMI chips are available with either plain backing or，at extra cost，1－micron thick eutectic－bonded gold backing． Electrical performance is specified at $25^{\circ} \mathrm{C}$ for all products in the data sheet section of this catalog．Visual inspection criteria is as listed below．
For price and delivery information or quotations for gold backed dice or special devices，contact the nearest PMI sales office or representative listed in the back of this Catalog．

1．Select device type from catalog：

| BUF． | Buffer |
| :---: | :---: |
| CMP | Comparator |
| DAC | Digital－to－Analog Converter |
| DMX | DeMultiplexer |
| GAP | General Purpose Analog Processor |
| MAT | Matched Transistor |
| MUX | Multiplexer |
| OP | Proprietary Operational Amplifier |
| PKD | Peak Detector |
| PM | Second－Source Industry Specs |
| REF． | Voltage Reference |
| RPT． | PCM Line Repeater |
| SMP | Sample and Hold |
| SW | Analog Switch |

2．Select Model Number from Catalog（see Device Section and Selection Guides）．

3．Select electrical grade from data sheet．
4．Add $125^{\circ} \mathrm{C}$ Testing Option（＂T＂）if desired．
5．Select visual screening level．
6．Select backing suffix．

## BURNED－IN DEVICES

PMI now offers all commercial and industrial grade parts with 160 hour or equivalent（at our option）burn－in．Parts with this option are specified with the letters BI added between the model number and the electrical grade．For example，to order a DAC－08AQ with burn－in，the part number will be：DAC－ 08BIAQ．This service provides customers with the extra mar－ gin of safety required in various programs where early life failures must be reduced as much as possible．

## SPECIAL DEVICES

Precision Monolithics，Inc．will be pleased to furnish quota－ tions on requirements for devices with special electrical test－ ing，extra reliability processing and／or qualification data per MIL－STD－883，condition A or MIL－M－38510．Please refer these requests to the authorized representatives or PMI sales office listed in Section 17 of this Catalog．


## FEATURES

- Highest yields ........... $25^{\circ}$ C Parameters Guaranteed
- Highest Performance $\qquad$ Tight Specifications
- Highest Reliability-Exclusive "Triple Passivation "Process
- Wide Temperature Range Operations
- Excellent Die Attach .....Thick Gold or Standard Backing
- 100\% Visually Inspected to MIL-STD-883 Criteria
- Tight Distributions Precision Process Control
- Carefully Packaged ........ No Loss During Shipment
- Guaranteed Dimensions .......................... $\pm 3$ mils
- Guaranteed Pad Size .............................. 4 mils


## GENERAL DESCRIPTION

The superior performance of most Precision Monolithics products is available to the hybrid microcircuit designer. All chips are $100 \%$ electrically tested for all guaranteed DC parameters at $25^{\circ} \mathrm{C}$ and are $100 \%$ visually inspected to MIL-STD-883 visual criteria. Each die is protected with our "Triple Passivation" Process incorporating an advanced Silicon Nitride ion barrier plus a thick glass coating over the metallization. Dice are packaged in waffle-pack carriers with an anti-static shield and cushioning strip placed over the active surface to assure extra protection during shipment. Precision Monolithics dice provide the highest performance available coupled with lowest overall finished costs.

## TRIPLE PASSIVATION

Triple Passivation is a three-step process which provides superior reliability and protection for all Precision Monolithics integrated circuits. First, a specially treated thermal silicon dioxide layer is grown. This protects the junctions and also attracts any residual ionic impurities to the top surface of the oxide, where they are held fixed. Next, a layer of silicon nitride is applied to prevent the entry of any poten-

tial contamination or impurities. The third step is the thick glass overcoat layer which leaves only the bonding pads exposed. This "glassivation" protects the die from damage during assembly and is especially important in minimizing yield loss during shipment and assembly of dice for hybrid circuits.

## ORDERING INFORMATION

All PMI dice are available with either plain backing, or at extra cost, 3000 Å minimum alloyed gold backing. Electrical performance is specified at $25^{\circ} \mathrm{C}$ for all products in the data sheet section of this catalog. Visual inspection criteria is as listed below:

| DAC-08 | N | B | C |
| :---: | :---: | :---: | :---: |
| 4 | 1 |  | $\frac{4}{}$ |
| Device Type \& Model Number |  |  | Backing Suffix $\begin{aligned} & C=\text { Plain } \\ & C G=\text { Gold } \\ & \text { Backed } \end{aligned}$ |

For price and delivery information or quotations for special devices, contact the nearest PMI sales office or representative listed in the back of this catalog.

## MECHANICAL INFORMATION dimensions

All dimensions are nominal and in mils (10-3 inches). Die thickness is $\mathbf{8}$ mils min. to $\mathbf{2 2}$ mils max.

## METALLIZATION

Aluminum metallization with a nominal thickness of 10,000 angstroms is standard for all devices.

## BONDING PADS

Minimum bonding pad size is 4.0 mils $\times 4.0$ mils for all devices.

## TESTING

## VISUAL INSPECTION

All dice are $100 \%$ visually inspected to the applicable visual criteria per MIL-STD-883, Method 2010, Test Condition B.
Devices with visual inspection to MIL-STD-883 Method 2010 Test Condition A are available on special order only.

## ELECTRICAL TESTING

All dice are $100 \%$ tested to the $+25^{\circ} \mathrm{C}$ DC specifications listed in the data sheet section of this catalog. Sample assembly and testing in standard packages to specified LTPD of units from customer's dice lot are available at extra cost.

## ASSEMBLY PROCEDURES

Proper shipping and storage, die attachment, and bonding are required to take advantage of the full performance built into PMI devices, PMI provides this information but cannot assume responsibility for technology and interface problems in applying dice, nor guarantee results in using the suggested processing methods; this information is for user assistance only and is to be used at the user's own discretion.

## STORAGE

Assembly begins with storage，because dice which are metallized with aluminum will slowly oxidize if exposed to air．This action is very slow，but eventually a thin layer of aluminum oxide will form on the bonding pads．To keep oxidation to a minimum，PMI dice are stored in a temperature and humidity controlled nitrogen atmosphere at the factory until shipment．

Oxidation is a more serious problem with thermal compres－ sion gold ball bonding than it is with ultrasonic aluminum wire bonding．Ultrasonic aluminum wire bonding can pene－ trate a thicker layer of aluminum oxide than gold ball bond－ ing．If thermal compression gold ball bonding is used，the devices should be bonded within a few weeks after shipment． Storage under dry nitrogen conditions is highly recom－ mended for dice to be used with either type of bonding．

## SHIPPING

Protection during shipment is provided by the waffle－pack carrier and its antistatic shield and cushioning strip．In addi－ tion the waffle pack is vacuum－sealed in a polyethylene bag．

## EUTECTIC DIE ATTACHMENT CONDITIONS

The die－attach area of the package should be gold plated． While preforms are not generally required，they may be necessary in some cases depending on die size and the thickness of the package＇s gold plating．If required，preforms of approximately 0.65 or 0.90 mm diameter with a composi－ tion of gold－silicon $98 / 2$ are recommended．
The heater－block used should have a sufficiently large ther－ mal mass plus adequate control to assure a constant pack－ age temperature of $420^{\circ} \mathrm{C} \pm 10^{\circ} \mathrm{C}$ during the die－attach operation．Inert gas protection，nitrogen with a flow of approximately 30 liters／hour，is also recommended．

## EUTECTIC DIE ATTACHMENT PROCEDURE

For ease of handling in die attachment，dice should first be transferred from their waffle packs to flat glass or metal plates．Allow the package to soak a sufficient time to acquire a uniform temperature．（Where necessary place a preform on the mounting surface．）

Using suitable tweezers，carefully pick up the die from the supply plate，orient properly and gently scrub in a circular or back－and－forth motion until eutectic melt is visible com－ pletely around the die．Eutectic melt should be visible com－ pletely around the periphery of the die．There should be no
evidence of balling or flaking of die－attach material．After completing the die－attach operation remove the package from the heater block．

The die should be level and flat with respect to the package surface．Die attach material should not touch the top surface of the die or stand vertically above the edge of the die．

## CONDUCTIVE EPOXY DIE ATTACHMENT

A solvent and other contaminant－free conductive epoxy should be used，specifically designed for die－attach use． Manufacturer＇s instructions should be carefully followed． While PMI uses eutectic die－attach exclusively，conductive epoxy die－attach can be used，although this technique is not as well－established．

## ULTRASONIC ALUMINUM WIRE BONDING

PMI uses ultrasonic aluminum wire bonding and recom－ mends its use for best performance．It is also more economi－ cal than gold－ball bonding．For specific procedures with either method，the detailed operation instructions of the manufacturer of the specific bonding equipment used should be carefully followed．A suitable wire for ultrasonic bonding is Aluminum－Silicon alloy 99／1，Diameter 0．001＂，elongation $0.5-2 \%$ tensile strength $14-16 \mathrm{~g}$ ；but again，specific instruc－ tions／recommendations related to the bonding equipment used should be observed．An average bond pull strength of 4 -6 g ，and a minimum limit of 2 g should be maintained to assure mechanical bond quality．

## UNUSED PADS

All pads marked with（ + ）are not to be bonded to by user． These pads are used by the factory for testing or adjusting （zener zap）electrical parameters．

## QUALITY ASSURANCE

Precision Monolithics believes that quality and reliability must be built into the product；no amount of testing can replace these inherent properties．For this reason，devices are fabricated and processed to MIL－STD－883 requirements as standard practice with many exclusive processes and controls added to improve quality and reliability．The integ－ rity of aluminum metallization is confirmed by sampling wafer lots using a Scanning Electron Microscope（SEM） examination per Method 2018 specifications．QA testing of dice is provided by normal production testing of packaged devices．
4 ORDERING INFORMATION : 2

Q.A. PROGRAM

## INDEX

PRODUCT
TITLE
PAGE
Q.A. Program

3-3

# QUALITY ASSURANCE PROGRAM DOCUMENTATION 

By Howard Autry, VP/QA

## INTRODUCTION

Precision Monolithics, Inc., in establishing standard procedures for Manufacturing, Screening, Qualification, and Conformance, has incorporated the requirements of both MIL-STD-883, and MIL-Q-9858. Devices meeting Class B screening requirements of MIL-STD-883, are available off-the-shelf as standard catalog items. Requests for devices with Class $S$ or other special requirements are invited. The internal procedures designed to control and guarantee production of these devices are described herein.

PMI standard " 883 " parts designate devices which have been subjected to $100 \%$ screening in accordance with Method 5004 of MIL-STD-883, Class B, and have been subjected to Group A Quality Conformance Testing per Method 5005.
Complete Quality Conformance Testing (Groups A, B, C, D) in accordance with Method 5005 of MIL-STD-883 is available on special order.

1) Generic Group C \& D Quality Conformance Data is available on special order. Generic Test Data is defined in accordance with D.E.S.C. selected item drawings as data

CLASS B - Devices inteded for use where maintenance and replacement can be performed, but are difficult and expensive, and where reliability is vital.

- CLASS C - Devices intended for use where maintenance and replacement can be readily accomplished and down time is not a critical factor.

Screening procedures for all 3 classes and for Precision Monolithics standard devices are shown on the following page.
All PMI standard products (except PM series and plastics) are screened In accordance with Method 5004 of MIL-STD883, class C or better.*

## QUALIFICATION AND QUALITY CONFORMANCE PROCEDURES

MIL-STD-883 Method 5005 establishes Qualification and Quality Conformance Procedures for the 3 classes of devices and divides these procedures into group A, B, C and D tests: "The full requirements of group $A, B, C$ and $D$ tests and

## STANDARD MANUFACTURING PROCEDURE FOR ALL DEVICES


from devices in the same microcircuit group (3.1.3(h) of MIL-M-38510) and package type, produced within 180 days of the deliverable devices.

## SCREENING LEVELS

## MIL-STD-883 DEFINES 3 LEVELS OF MICROELECTRONIC SCREENING:

- CLASS S - Devices intended for use where maintenance and replacement are extremely difficult or impossible, and reliability is imperative.
inspections are intended for use in initial device qualification, requalification in the event of product or process change and periodic testing for retention of qualification. Group $A$ and $B$ tests and inspections are intended for quality conformance inspection of individual inspection lots as a condition for acceptance for delivery."

Group A, B, C and D quality conformance tests are performed using a sample size determined from the LTPD table below. An initial sample size corresponding to zero rejects (an acceptance number of 0 ) is normally used; if necessary the sample size will be increased once to a higher number to meet the LTPD requirement for the class of device under test.


LOT TOLERANCE PERCENT DEFECTIVE (LTPD) TABLE (per MIL-M-38510)

| ACCEPTANCE <br> NUMBER* $^{*}$ | LTPD 20 | LTPD 15 | LTPD 10 <br> Minimum Sample Size | LTPD 7 | LTPD 5 | LTPD 3 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 11 | 15 | 22 | 32 | 45 | 76 |
| 1 | 18 | 25 | 38 | 55 | 77 | 129 |
| 2 | 25 | 34 | 52 | 75 | 105 | 176 |
| 3 | 32 | 43 | 65 | 94 | 132 | 221 |
| 4 | 38 | 52 | 78 | 113 | 158 | 265 |

[^0]|  |  | CLASS S \& B |  |
| :---: | :--- | :---: | :---: |
| SUBGROUP | TEST DESCRIPTION | CLASS C <br> LTPD |  |
| 1 | Static tests at $25^{\circ} \mathrm{C}$ | 5 |  |
| 2 | Static tests at maximum rated operating temperature | 7 |  |
| 3 | Static tests at minimum rated operating temperature | 7 | 10 |
| 4 | Dynamic tests at $25^{\circ} \mathrm{C}$ | 5 | 10 |
| 7 | Functional tests at $25^{\circ} \mathrm{C}$ | 5 | 7 |
| 9 | Switching tests at $25^{\circ} \mathrm{C}$ | 5 | 10 |

## GROUP B TESTS FOR CLASS S DEVICES 1/




## GROUP B TEST FOR CLASSES B AND C 1/



|  |  | MIL-STD-883 |  |
| :---: | :---: | :---: | :---: |
| TEST | METHOD | CONDITION | LTPD |
| Subgroup 1 |  |  |  |
| Steady state life test 1/ | 1005 | Test Condition B ( 1000 hours, $+125^{\circ} \mathrm{C}$ ) or ( 184 hours, $+150^{\circ} \mathrm{C}$ ) | 5 |
| End point electrical parameters |  | As specified in the applicable device specification |  |
| Subgroup 2 |  |  |  |
| Temperature cycling | 1010 | Test Condition C | 15 |
| Constant acceleration | 2001 | Test Condition Emin. $\mathrm{Y}_{1}$ axis |  |
| Seal | 1014 | Test Condition $\mathrm{A}_{1}$ and $\mathbf{C}$ |  |
| (a) Fine |  |  |  |
| (b) Gross |  |  |  |
| Visual examination | 2/ |  |  |
| End point electrical parameters |  | As specified in the applicable device specification |  |

## GROUP D (PACKAGE RELATED TESTS) FOR ALL CLASSES



GROUP D (PACKAGE RELATED TESTS) FOR ALL CLASSES (Continued)


## Subgroup 7

Adhesion of lead finish $2025 \quad 1010$ or 1011

## NOTES:

1. Devices used in subgroup 3, "Thermal and Moisture Resistance" may be used in subgroup 4, "Mechanical".
2. Visual examination shall be in accordance with method 1010 at a magnification of 5 X to 10X.
3. Visual examination shall be performed in accordance with method 2007 for evidence of defects or damage to case, leads, or seals resulting from testing (not fixturing). Such damages shall constitute a failure.

## PMI STANDARD PRODUCT FLOW FOR:

PM SERIES AND PLASTIC PACKAGED DEVICES.


PMI MIL-STD-883 CLASS B SCREENING AND QUALITY CONFORMANCE TESTING*


[^1]| ORDERING INFORMATION | 2 |
| :---: | :---: |
| O.A. PROGRAM | 3 |


| I.C. CROSS REFERENCE |  |
| :---: | :---: |
| OPERATIONAL AMPLIFIERS | 5 |
| BUFFERS (VOLTAGE FOLLOWERS) | 6 |
| COMPARATORS | 7 |
| MATCHED TRANSISTORS | 8 |
| VOLTAGE REFERENCES | 9 |
| d/a Converters | 10 |
| MULTIPLEXERS/ANALOG SWITCHES | 11 |
| SAMPLE AND HOLD AMPLIFIERS | 12 |
| TELECOMMUNICATIONS | 13 |
| CUSTOM WAFER FAB | 14 |
| APPLICATION NOTES | 15 |
| PACKAGE INFORMATION | 16 |
| SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS | 17 |

## I.C. CROSS REFERENCE

INDEX
PRODUCT TITLE PAGE
Analog Devices ..... 4-3
Advanced Micro Devices ..... 4-4
Burr Brown ..... 4-5
Datel ..... 4-6
Fairchild ..... 4-7
Harris ..... 4-7
Hybrid ..... 4-8
Intersil ..... 4-8
Micro Networks ..... 4-9
Motorola ..... 4-9
National Semiconductor ..... 4-10
Raytheon ..... 4-11
RCA ..... 4-12
Signetics ..... 4-12
Siliconix ..... 4-13
Texas Instruments ..... 4-13

## IC CROSS REFERENCE

The following tables show both direct and functional equivalents to other manufacturers' devices. Performance and functionality are similar for functional replacements although electrical and mechanical specifications differ. Pin-for-pin equivalents are similar in electrical performance and are direct, plug-in replacements.

| ANALOG <br> DEVICES | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT | PMI <br> DIFFERENCES |
| :--- | :--- | :--- | :--- |
| AD DAC08 | DAC-08 |  |  |
| OP-07 | OP-18 |  | No DC balance capability. Prime grade has $0.5 \mathrm{mV} \mathrm{V}_{\mathrm{OS}}$ <br> and $8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ TCV |
| AD101 |  |  |  |


| ANALOG DEVICES | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI <br> DIFFERENCES |
| :---: | :---: | :---: | :---: |
| AD741 | OP-02 |  |  |
| AD810 | MAT-01 |  | See MAT-01 Selection Guide. |
| AD818 |  | MAT-01 | Log amplitude. |
| AD1408/1508 | DAC-1408/1508 |  |  |
| AD2700 |  | REF-01 | IC and low power. |
| AD7110 |  | DAC-78 | DAC-78 has higher resolution. |
| AD7501 |  | MUX-08 | Immune to static electricity. |
| AD7502 |  | MUX-08 | Immune to static electricity. |
| AD7503 |  | MUX-08 | Immune to static electricity. Inverted enable logic. |
| AD7506 | MUX-16 |  | Immune to static electricity. |
| AD7507 | MUX-28 |  | Immune to static electricity. |
| AD7510 | SW-7510 |  | Immune to static electricity. |
| AD7511 | SW-7511 |  | Immune to static electricity. |
| AD7516 |  | SW-7510 | Wider analog signal range. |
| AD7520/7530/7533 |  | DAC-10 | Bipolar, high compliance. |
| AD7524 |  | DAC-808/DAC-888 | Bipolar. |
| HDH 0802 |  | DAC-208 | Monolithic, low cost, slower. |
| HDH 1003 |  | DAC-210 | Monolithic, low cost, slower. |
| HDH 1025 |  | DAC-10 | Monolithic, low cost, slower. |
| FET Op-Amps |  | OP-15/OP-16/OP-17 | Select according to application. |


| ADVANCED |  |  |
| :--- | :--- | :--- |
| MICRO DEVICES | PIN-FOR-PIN | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT |
| AM1408 | DAC-1408 |  |
| AM1508 | DIFFERENCES |  |
| AM6012 | DAC-1508 |  |
| AM6070 | DAC-76 |  |
| DAC-08 | DAC-08 |  |
| SSS725 | OP-06 |  |
| SSS741 | OP-02 |  |


| ADVANCED <br> MICRO DEVICES | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT | PMI <br> DIFFERENCES |
| :--- | :--- | :--- | :--- |
| SSS747 | OP-03/OP-04 |  |  |
| SSS1508 | DAC-1508 |  | Lower Error. |
| AM685 |  | CMP-05 | Lower Error. |
| AM686 |  | CMP-05 | Lower Error. |
| AM687 |  | DAC-89 | Improved Specs. |
| AM6071 | DAC-88 | Improved Specs. |  |
| AM6072 | DAC-888 | Faster. |  |
| AM6080 |  |  |  |


| BURR-BROWN | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI DIFFERENCES |
| :---: | :---: | :---: | :---: |
| BB3500 |  | OP-15 | $V_{\text {OS }} 0.5 \mathrm{mV}, \mathrm{TCV}_{\text {OS }} 5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. |
| BB3501 |  | OP-15 | Null to V,$+ \mathrm{f}_{\mathrm{t}}=4 \mathrm{MHz}$ |
| BB3505 |  | OP-16 | Highest speed applications. |
| BB3506 |  | OP-15/OP-16/OP-17 | Medium speed application. Depends on configuration. |
| BB3510 |  | OP-07 | Pin compatible, $25 \mu \mathrm{~V}$, $\mathrm{V}_{\text {OS }}$. |
| BB3521 |  | OP-15 | Null to $\mathrm{V}+, 10 \mathrm{~V} / \mu \mathrm{s}$ slew rate. |
| BB3522 |  | OP-15 | Null to $\mathrm{V}+, 10 \mathrm{~V} / \mu \mathrm{s}$ slew rate. |
| BB3542 |  | OP-15 | Null to $\mathrm{V}+, 10 \mathrm{~V} / \mu \mathrm{s}$ slew rate. |
| BB3550 |  | OP-15 | Null to V+, $10 \mathrm{~V} / \mu \mathrm{s}$ slew rate. |
| DAC-82 |  | DAC-208 | Different REF, faster response. |
| MPC4D | MUX-24 |  | High immunity to static electricity. |
| MPC8D | MUX-28 |  | High immunity to static electricity. |
| MPC8S | MUX-08 |  | High immunity to static electricity. |
| MPC16S | MUX-16 |  | High immunity to static electricity. |
| SHC298 |  | SMP-10/SMP-11 | Specified zero-scale error. |


| DATEL | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI <br> DIFFERENCES |
| :---: | :---: | :---: | :---: |
| MV-808 | MUX-08 |  | High immunity to static electricity. |
| MV-1606 | MUX-16 |  | High immunity to static electricity. |
| MVD-409 | MUX-24 |  | High immunity to static electricity. |
| MVD-807 | MUX-28 |  | High immunity to static electricity. |
| MX-808 | MUX-08 |  | High immunity to static electricity. |
| MX-1606 | MUX-16 |  | High immunity to static electricity. |
| MXD-409 | MUX-24 |  | High immunity to static electricity. |
| MXD-807 | MUX-28 |  | High immunity to static electricity. |
| SHM-IC-1 |  | SMP-10/11 | Pin-for-pin replacement in unity gain configuration. |
| SHM-LM-2 |  | SMP-10/11 | Improved input specifications. |
| DAC-198B |  | DAC-208 | Monolithic, faster. |
| DAC-98BIR |  | DAC-100 | Monolithic, faster. |
| DAC-98BI |  | DAC-10 | Monolithic, faster. |
| DAC-198BI |  | DAC-08 | Monolithic, faster. |
| DAC-298B |  | DAC-208 | Monolithic, faster. |
| DAC-4910B |  | DAC-210 | Monolithic, faster. |
| DAC-4910BI |  | DAC-10 | Monolithic, faster. |
| DAC-18B |  | DAC-08 | Monolithic, faster. |
| DAC-I10B |  | DAC-10 | Monolithic, faster. |
| DAC-IC8BC/BM | DAC-1508/1408 |  |  |
| DAC-08BC/BM | DAC-08 |  |  |
| DAC-UP8B |  | DAC-888 | Multiplying, faster. |
| DAC-IC10B |  | DAC-10 | Faster. |
| DAC-V8B |  | DAC-208 | Faster, monolithic. |
| DAC-V10B |  | DAC-210 | Faster, monolithic. |


| FAIRCHILD | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI <br> DIFFERENCES |
| :---: | :---: | :---: | :---: |
| LM108 | PM-108/OP-08 |  |  |
| LM208 | PM-208/OP-08 |  |  |
| LM308 | PM-308/OP-08 |  |  |
| 725 | OP-06 |  |  |
| 741 | PM-741/OP-02 |  |  |
| 747 | PM-747/OP-04 |  |  |
| 801 | DAC-08 |  |  |
| 802 | DAC-1508 |  |  |
| 714 | OP-07 |  |  |
| $\mu$ A155/6/7 | $\begin{aligned} & \text { PM-155/6/7 } \\ & \text { OP-15/16/17 } \end{aligned}$ |  |  |
| $\mu$ A255/6/7 | $\begin{aligned} & \text { PM-255/6/7 } \\ & \text { OP-15/16/17 } \end{aligned}$ |  |  |
| $\mu \mathrm{A} 355 / 6 / 7$ | $\begin{aligned} & \text { PM-355/6/7 } \\ & \text { OP-15/16/17 } \end{aligned}$ |  |  |
| HARRIS SEMICONDUCTOR | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI <br> DIFFERENCES |
| HA-2420 |  | SMP-10/SMP-11 | Pin compatible in unity gain configurations. |
| HA-2425 |  | SMP-10/SMP-11 | Pin compatible in unity gain configurations. |
| HA-2510 |  | OP-16 | PMI's OP-15/16/17 replaces several Harris types in some applications. |
| HA-2720 |  | OP-20 | Improved DC specs. |
| HA-2900 |  | OP-07 | See also AN-13. |
| HA-4950 |  | CMP-05 | Superior input specifications. |
| HA-4900 |  | CMP-04 | Single supply operation |
| HA-4905 |  | CMP-04 | Single supply operation |
| HI-201 | SW-201 |  | Use SW-01 for temperature compensated $\mathrm{R}_{\mathrm{ON}}$. |
| HI-200 | SW-05 |  | Over voltage protected. |
| HI-506 | MUX-16 |  | Over voltage protected. |
| HI-506A | MUX-16 |  | Lower R ${ }_{\text {ON }}$. |


| HARRIS SEMICONDUCTOR | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI <br> DIFFERENCES |
| :---: | :---: | :---: | :---: |
| HI-507 | MUX-28 |  | Over voltage protected. |
| HI-507A | MUX-28 |  | Lower $\mathrm{R}_{\text {ON }}$. |
| HI-508 | MUX-08 |  | Over voltage protected. |
| HI-508A | MUX-08 |  | Lower $\mathrm{R}_{\mathrm{ON}}$. |
| HI-509 | MUX-24 |  | Over voltage protected. |
| HI-509A | MUX-24 |  | Lower $\mathrm{R}_{\mathrm{ON}}$. |
| HI-1828A |  | MUX-24 | Lower leakage currents. |
| HI-5610 |  | DAC-10 | 18-Pin package, similar specs/speed. |
| HI-1818A |  | MUX-08 | Lower leakage currents. |
| HI-5618 |  | DAC-08 | 16-Pin package, similar specs/speed. |


| HYBRID <br> SYSTEMS | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT |
| :--- | :--- | :--- |
| DAC221M-10 | DAC-10 | PMI <br> DIFFERENCES |
| DAC337C | DAC-03 | Monolithic, faster. |
| DAC331-8 | DAC-08 | Monolithic, faster, flexible supplies. |
| DAC337 | DAC-208 | Faster, better specs. |
| DAC371 | DAC-100 | Faster, better specs. |
| DAC371V | DAC-208 | Faster, better specs, monolithic. |
| DAC372 | DAC-208 | Faster, better specs, monolithic. |
| DAC3851 | DAC-100 | Faster, better specs, monolithic. |
| DAC331-10 | DAC-10 | Faster, better specs, monolithic. |
| DAC3721-10 | DAC-100 | Faster, better specs, monolithic. |
| DAC371-10 | DAC-210 | Faster, better specs, monolithic. |


|  | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT | PMI <br> DIFFERENCES |
| :--- | :--- | :--- | :--- |
| ADTERSIL |  | DAC-10 | Bipolar, high compliance/speed. |
| IH200 | SW-05 |  | Break-before-make switching. |
| IH201 | SW-201 |  | Use SW-01 for temperature compensated R $\mathrm{R}_{\mathrm{ON}}$. |


| INTERSIL | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI <br> DIFFERENCES |
| :---: | :---: | :---: | :---: |
| 1H202 | SW-202 |  | Use SW-02 for temperature compensated $\mathrm{R}_{\mathrm{ON}}$. |
| IH6006 | MUX-16 |  | Full TTL/CMOS logic compatibility. |
| IH6108 | MUX-08 |  | Full TTL/CMOS logic compatibility. |
| IH6208 | MUX-08/MUX-24 |  | Full TTL/CMOS logic compatibility. |
| 1H6216 | MUX-28 |  | Full TTL/CMOS logic compatibility. |
| MICRO NETWORKS | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI DIFFERENCES |
| MN3013/3014 |  | DAC-208 | Monolithic, better specs. |
| MN3008/9 |  | DAC-208 | Monolithic. |
| MN3000/1/2/6 |  | DAC-208 | Monolithic, faster. |
| MN3003/4/5/7 |  | DAC-210 | Monolithic, faster. |
| MN3015 |  | DAC-10/DAC-101 | Monolithic, faster. |
| MN3020 |  | DAC-808 | Current output. |
| MN3005 |  | DAC-03 | Monolithic, faster, flexible supplies. |
| MN3010 |  | DAC-20 | Monolithic, faster, more accurate. |
| MN3100 |  | DAC-10 | Monolithic, faster, flexible supplies. |

$\left.\begin{array}{lll}\hline & \begin{array}{l}\text { PIN-FOR-PIN } \\ \text { EQUIVALENT }\end{array} & \begin{array}{l}\text { PMI NEAREST } \\ \text { FUNCTIONAL } \\ \text { EQUIVALENT }\end{array} \\ \text { MOTOROLA } & \text { PMI } \\ \hline \text { MC15FERENCES }\end{array}\right]$

|  | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT | PMI <br> DIFFERENCES |
| :--- | :--- | :--- | :--- |
| MOTOROLA | REF-02 |  |  |
| MC1400U5 | REF-01 |  |  |
| MC3502 |  | OP-15/OP-16 |  |
| MC3510 |  | DAC-100/DAC-10 | Faster, higher compliance. |
| MC34022 |  |  |  |
| MC3302 |  |  | Improved specs. |


| NATIONAL SEMICONDUCTOR | PIN-FOR-PIN EQUIVALENT | PMI NEAREST FUNCTIONAL EQUIVALENT | PMI DIFFERENCES |
| :---: | :---: | :---: | :---: |
| AD7520 |  | DAC-10 | Bipolar, high speed/compliance. |
| DAC0800/0801/0802 | DAC-08 |  |  |
| DAC0808/0807/0806 | DAC-1408/1508 |  |  |
| DAC1020 |  | DAC-10 | Bipolar, high speed. |
| DAC1220 |  | DAC-312 | Bipolar, high speed. |
| DAC1201 |  | DAC-312 | Current output, ext. ref. |
| LF155 | PM-155 |  |  |
| LF156 | PM-156 |  |  |
| LM139 | PM-139/CMP-04 |  | Improved specs. |
| LM161 |  | CMP-05 | Improved input specs. |
| LF157 | PM-157 |  |  |
| LF198/298/398 |  | SMP-10/11 | Low zero scale error. |
| LM199 |  | REF-01/02 | Lower power consumption. |
| LF255 | PM-255 |  |  |
| LF256 | PM-256 |  |  |
| LF257 | PM-257 |  |  |
| LF356 | PM-356 |  |  |
| LF357 | PM-375 |  |  |
| LF11202/12201/13201 | SW-01 |  | Use SW-02 for temperature compensated $\mathrm{R}_{\mathrm{ON}}$. |
| LF11202/12202/13202 | SW-02 |  | Use SW-02 for temperature compensated $\mathrm{R}_{\mathrm{ON}}$. |
| LF11331/12331/13331 |  | SW-04 | Temperature compensated $\mathrm{R}_{\mathrm{ON}}$. |



| RAYTHEON | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT |
| :--- | :--- | :--- |
| RC4136 | PM-4136/OP-09 | PMI <br> DIFFERENCES |
| RM725 | PM-725/OP-06 |  |
| RM741 | PM-741/OP-02 |  |
| RM747 | PM-747/OP-03/OP-04 |  |
| RM1558 | PM-1558/OP-14 |  |
| RM4136 | PM-4136/OP-09 |  |
| RM4132 | OP-20 |  |
| DAC08 | DAC-08 |  |


| RCA | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT |
| :--- | :--- | :--- |
| CA108 | PM-108 |  |
| CA208 | PM-208 |  |
| CA308 | PM-308 |  |
| CA741 | PM-741/OP-02 |  |
| CA747 | PM-747/OP-03/OP-04 |  |
| CA1458 | OP-14 |  |
| CA1558 | PM-1558/OP-14 |  |


| SIGNETICS | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT | PMI <br> DIFFERENCES |
| :--- | :--- | :--- | :--- |
| MC1408/1508 | DAC-1408/1508/ <br> DAC-08 |  | Improved replacement. |
| NE5537 |  | SMP-11 | Improved performance. |
| NE/SE5007/5008 | DAC-08 |  |  |
| NE/SE5009 | DAC-08 |  |  |
| NE/SE5534 |  | OP-27/37 | Lower noise, current out. |
| NE5118/5119 |  | DAC-888 |  |
| 5018 |  |  |  |


|  | PIN-FOR-PIN <br> EQUIVALENT | PMI NEAREST <br> FUNCTIONAL <br> EQUIVALENT |
| :--- | :--- | :--- | | PMI |
| :--- |
| SILICONIX |

$\left.\begin{array}{lll}\hline \begin{array}{ll}\text { TEXAS } \\ \text { INSTRUMENTS }\end{array} & \begin{array}{l}\text { PIN-FOR-PIN } \\ \text { EQUIVALENT }\end{array} & \begin{array}{l}\text { PMI NEAREST } \\ \text { FUNCTIONAL } \\ \text { EQUIVALENT }\end{array}\end{array} \begin{array}{l}\text { PMI } \\ \text { DIFFERENCES }\end{array}\right]$


## OPERATIONAL AMPLIFIERS

## INDEX

## PRODUCT

OP-01
OP-02
OP-03
OP-04
OP-05
OP-06
OP-07
OP-08
OP-09
OP-10
OP-11
OP-12
OP-14
OP-15
OP-16
OP-17
OP-18
OP-19
OP-20
OP-21
OP-24
OP-27
OP-34
OP-37
OP-207
OP-215
OP-220
OP-227
OP-420
OP-421
PM108A
PM155A
PM156A
PM157A
Monolithic JFET Input Operational Amplifier

Compensated Operational Amplifier 3
PM741 Compensated Operational Amplifier ....................................................................... . 5-206
PM747 Dual Compensated Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-208
PM1458/1558 Dual Compensated Operational Amplifier . .......................................................... . 5-208
PM2108A Low Input Current Operational Amplifier (See PM108A) ............................................ 5-19. 5
PM4136 Quad 741-Type Operational Amplifier .................................................................. . . . . . . 211
JM38510/10104 JAN Single Low Input Current Operational Amplifier ................................................ . 5-214
JM38510/10106 JAN Single Low Input Current Operational Amplifier ............................................. . 5-217
JM38510/11401
JM11402/11403/
JM11404/11405/11406 JAN JFET Input Operational Amplifier . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5-220

## INTRODUCTION

At Precision Monolithics we introduced our first Op Amp in 1970 and since then we have constantly strived to meet the needs of the electronic industry．PMI has done this by offer－ ing a complete and versatile series of operational amplifiers．
The Op Amp product line at PMI includes a variety of widely accepted proprietary and second－source products．These products are designed and manufactured from a diverse technology base that includes linear bipolar，super－beta，and BIFET processing techniques along with Zener Zap trimming． This technology base combined with superior design，layout， and processing techniques provides products with out－ standing performance and reliability．Single，Dual，and Quad amplifiers are offered in plastic，metal and ceramic packages in military，industrial，and commercial temperature ranges．
Over the past several years，the sophistication and diversity required of op amps has increased dramatically．High speed， high input impedance，low noise，and ultra low power have been just a few of the many areas in which monolithic op amps have made significant inroads．This has often made the selection of appropriate operational amplifiers as difficult as
the design of a system using them．As with most designs， over－specification can be costly and under－specification can seriously affect system performance．
To overcome this problem，we＇ve developed the selection guides on the following pages．The simplified guide below lists the basic application requirements for Op Amps and the PMI amplifier family that is most likely to fill that requirement． Consult the following pages for selection guides listing the key performance parameters of the products in these families．

| REQUIREMENTS | PRODUCT FAMILY |
| :--- | :--- |
| High Speed | JFET Input，Audio／ |
|  | Commercial |
| Low Power Consumption | Super $\beta, \mu$ Power |
| Low Input Offset VoItage | Instrumentation |
| High Input Impedance | JFET Input，Super $\beta$ |
| Stability with Time and Temp | Instrumentation，Super $\beta$ |
| Single Supply | $\mu$ Power |
| Ultra High Gain | Instrumentation |
| Matched Performance Duals | Instrumentation Duals， |
|  | General Purpose Duals |
| Matched Performance Quad | General Purpose Quads |

## DEFINITIONS

## AVERAGE BIAS CURRENT DRIFT (TCIB)

The ratio of the change in the input bias current to the change in temperature producing it.

## AVERAGE OFFSET CURRENT DRIFT (TCl os)

The ratio of the change in the input offset current to the change in temperature producing it.

## aVERAGE OFFSET VOLTAGE DRIFT (TCV Os)

The ratio of the change in the input offset voltage to the change in temperature producing it.

## AVERAGE OFFSET VOLTAGE DRIFT WITH EXTERNAL TRIMMING (TCV ${ }_{\text {OSN }}$ )

The ratio of the change in the input offset voltage to the change in temperature producing it, with the input offset voltage trimmed to zero at room temperature.

## COMMON-MODE INPUT RESISTANCE ( $\mathrm{R}_{\text {incm }}$ )

The ratio of the input voltage range to the change in input bias current over this range.

## COMMON-MODE REJECTION RATIO (CMRR)

The ratio of the common-mode voltage range (CMVR) to the peak-to-peak change in equivalent input offset voltage (CME) over this range. CMRR is specified for a specific CMVR. $C M R R=20 \log _{10}(C M V R / C M E)$

## GAIN-BANDWIDTH PRODUCT (GBW)

The frequency at which the open-loop gain equals unity.

## INPUT BIAS CURRENT ( $\mathrm{I}_{\mathrm{B}}$ )

The average of the currents into the two input terminals when the output is at zero volts with no load.

## INPUT NOISE CURRENT (inp-p)

The peak-to-peak noise current within a specified frequency band.

## INPUT NOISE CURRENT DENSITY ( $\mathrm{in}_{\mathrm{n}}$ )

The rms noise current in a 1 Hz band centered on a specified frequency.

## INPUT NOISE VOLTAGE ( $e_{n p-p}$ )

The peak-to-peak noise voltage within a specified frequency band.

## INPUT NOISE VOLTAGE DENSITY ( $e_{n}$ )

The rms noise voltage in a 1 Hz band centered on a specified frequency.

## INPUT OFFSET CURRENT (Ios)

The difference between the currents into the two input terminals when the output is at zero volts with no load.

## INPUT OFFSET VOLTAGE (Vos)

The voltage which must be applied between the input terminals to obtain zero output voltage with no load.

## INPUT RESISTANCE-DIFFERENTIAL MODE (RIN)

The ratio of the small-signal change in input voltage to the change in input current at either input terminal with the other grounded.

## INPUT VOLTAGE RANGE (IVR)

The range of input voltage for which the device will operate linearly.

## LARGE-SIGNAL VOLTAGE GAIN (Avo)

The ratio of the change in output voltage (over a specified range) to the change in input voltage producing it.

## OPEN-LOOP OUTPUT RESISTANCE (Ro)

The small-signal driving point resistance of the output terminal with respect to ground at a specified quiescent dc output voltage and current.

## OUTPUT VOLTAGE SWING (Vo)

The peak output voltage that can be obtained without clipping.

## POWER DISSIPATION ( $\mathbf{P}_{\mathrm{d}}$ )

The total power dissipated in the amplifier with the output at zero volts with no load.

## POWER-SUPPLY REJECTION RATIO (PSRR)

The inverse ratio of the change in input offset voltage to the change in power supply voltage producing it. PSRR can be specified in dB or $\mu \mathrm{V} / \mathrm{V}$.

## SLEW RATE (SR)

The ratio of a change in output voltage to the minimum time required to effect this change under large-signal drive conditions. Slew rate may be specified separately for positive and negative-going changes.

## SUPPLY CURRENT (Isy)

The current required from the power supply to operate the amplifier with no load and the output at zero volts.

## UNITY-GAIN CLOSED-LOOP BANDWIDTH (BW)

The frequency at which the magnitude of the small signal voltage gain of the amplifier, operated closed-loop as a unitygain follower, is 3 dB below unity.

## MATCHING PARAMETER DEFINITIONS

## INPUT OFFSET VOLTAGE MATCH ( $\Delta \mathbf{V}_{\mathbf{O s}}$ )

The difference between the offset voltages of side $A$ and side $B\left(V_{\text {OSA }}-V_{\text {OSB }}\right)$. If $V_{\text {OSA }}=V_{\text {OSB }}$, the net differential offset voltage at the output of the amplifier pair equals zero.

## INPUT OFFSET VOLTAGE TRACKING (TC $\Delta \mathbf{V}_{\text {OS }}$ )

The ratio of the change in $\Delta V_{\text {OS }}$ to the change in temperature producing it.

## AVERAGE NON-INVERTING BIAS CURRENT ( $\mathrm{I}_{\mathrm{B}}{ }^{+}$)

The average of the side $A$ and side $B$ non-inverting input bias currents:

$$
\frac{I_{B A^{+}}+I_{B B^{+}}}{2}
$$

## NON-INVERTING INPUT OFFSET CURRENT (IOS ${ }^{+}$)

The difference between the non-inverting input bias currents of side $A$ and side $B ;\left(I_{B^{+}}--I_{B^{+}}+\right.$.

## INVERTING INPUT OFFSET CURRENT (Ios-)

The difference between the inverting input bias currents of side $A$ and side $B ;\left(I_{B^{-}}-I_{B^{-}}\right)$.

## AVERAGE DRIFT OF NON-INVERTING BIAS CURRENT ( $\mathrm{TCl}_{\mathrm{B}}{ }^{+}$)

The ratio of the change in non-inverting bias current to the change in temperature producing it.

AVERAGE DRIFT OF NON-INVERTING OFFSET CURRENT ( $\mathrm{TCl}_{\mathrm{OS}}{ }^{+}$)
The ratio of the change in non-inverting offset current to the change in temperature producing it.

## COMMON-MODE REJECTION RATIO MATCH ( $\triangle$ CMRR)

The difference between the common-mode rejection ratios (expressed in volt/volt) of side $A$ and side B. $\triangle C M R R$ in $\mathrm{dB}=$ $20 \log _{10}$ ( $\Delta$ CMRR in volt/volt).

## SUPPLY-VOLTAGE REJECTION-RATIO MATCH ( $\triangle$ PSRR)

The difference between the power-supply rejection-ratios (expressed in volt/volt) of side A and side B. $\triangle$ PSRR in dB = $20 \log _{10}$ ( $\Delta$ PSRR in volt/volt).

## CHANNEL SEPARATION

The ratio of the change in offset voltage of one channel to the change in output voltage in the second channel producing it.

PRODUCT SELECTOR - OPERATIONAL AMPLIFIERS

|  | Offset <br> Voltage <br> $(\mathrm{mV})$ | Bias <br> Current <br> $(\mathrm{nA})$ | Offset <br> Current <br> $(\mathrm{nA})$ | Drift <br> $\left(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right)$ | Bandwidth <br> $(\mathrm{MHz})$ | SR <br> $(\mathrm{V} / \mu \mathrm{s})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | | Supply |
| :---: |
| Current |
| $(\mathrm{mA})$ |

SINGLE OP AMPS

| OP-01 | 0.7 | 30 | 2 | 8.0 | 2.5 | 18 | 3.0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP-02 | 0.5 | 30 | 2 | 8.0 | 0.8 | 0.25 | 2.4 |
| OP-18 | 0.5 | 50 | 5 | 8.0 | 6 | 0.25 | 3.0 |
| OP-19 | 0.5 | 50 | 5 | 8.0 | 0.8 | 0.8 | 3.0 |
| PM-741 | 5 | 500 | 200 | 30 | 0.8 | 0.25 | 2.8 |
| JFET INPUT |  |  |  |  |  |  |  |
| OP-15 | 0.5 | 0.11 | . 022 | 5 | 4 | 10 | 4 |
| OP-16 | 0.5 | 0.13 | . 025 |  | 6 | 18 | 7 |
| OP-17 | 0.5 | 0.13 | . 025 | 5 | 20 | 45 | 7 |
| PM-155 | 2 | 0.15 | . 040 | 5 | 2.5 | 3 | 4 |
| PM-156 | 2 | 0.19 | . 050 | 5 | 4 | 10 | 7 |
| PM-157 | 2 | 0.19 | . 050 | 5 | 15 | 40 | 7 |
| INSTRUMENTATION |  |  |  |  |  |  |  |
| OP-05 | 0.15 | $\pm 2$ | 2 | 0.5 | 0.4 | 0.1 | 4 |
| OP-06 | 0.2 | 70 | 2 | 0.6 | 1000 | 100 | 4 |
| OP-07 | 0.025 | $\pm 2$ | 2 | 0.6 | 0.4 | 0.1 | 4 |
| OP-27 | 0.025 | $\pm 40$ | 35 | 0.6 | 5.0 | 1.7 | 4.7 |
| OP-37 | 0.025 | $\pm 40$ | 35 | 0.6 | 45 | 11 | 4.7 |

PRODUCT SELECTOR - OPERATIONAL AMPLIFIERS

| Product | Offset Voltage (mV) |  | Offset Current (nA) | $\begin{gathered} \text { Drift } \\ \left(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\right) \\ \hline \end{gathered}$ | $\begin{aligned} & \text { Bandwidth } \\ & (\mathrm{MHz}) \\ & \hline \end{aligned}$ | $\begin{gathered} \text { SR } \\ (\mathbf{V} / \mu \mathbf{s}) \end{gathered}$ | Supply Current (mA) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SINGLE OP AMPS |  |  |  |  |  |  |  |
| SUPER BETA |  |  |  |  |  |  |  |
| OP-08 | 0.15 | 2 | 0.2 | 2.5 | 0.8 | 0.12 | 0.6 |
| OP-12 | 0.15 | 2 | 0.2 | 2.5 | 0.8 | 0.12 | 0.6 |
| PM-108 | 0.5 | 2 | 0.2 | 5 | 0.8 | 0.12 | 0.6 |
| MICRO POWER |  |  |  |  |  |  |  |
| OP-20 | 0.25 | 25 | 1.5 | 1.5 | 0.1 | 0.05 | 0.08 |
| OP-21 | 0.1 | 100 | 4.0 | 1.0 | 0.6 | 0.25 | 0.30 |
| AUDIO/COMMERCIAL |  |  |  |  |  |  |  |
| OP-24 | 0.17 | $\pm 85$ | 90 | 2.0 | 5.0 | 1.7 | 4.7 |
| OP-34 | 0.17 | $\pm 85$ | 90 | 2.0 | 45 | 11 | 4.7 |
| DUAL OP AMPS |  |  |  |  |  |  |  |
| GENERAL PURPOSE |  |  |  |  |  |  |  |
| OP-03 | 0.75 | 50 | 5 | 8 | 0.8 | 0.25 | 6.0 (Total) |
| OP-04 | 0.75 | 50 | 5 | 8 | 0.8 | 0.25 | 6.0 (Total) |
| OP-14 | 0.75 | 50 | 5 | 8 | 0.8 | 0.25 | 6.0 (Total) |
| PM-747 | 5.0 | 500 | 200 | 30 | 0.8 | 0.25 | 5.7 (Total) |
| PM-1458/1558 | 6.0 | 500 | 200 | 30 | 0.8 | 0.25 | 5.0 (Total) |
| JFET INPUT |  |  |  |  |  |  |  |
| OP-215 | 1.0 | 0.3 | 0.1 | 10 | 3.5 | 10.0 | 8.5 (Total) |
| INSTRUMENTATION |  |  |  |  |  |  |  |
| OP-10 | 0.5 | $\pm 3$ | 2.8 | 1.0 | 0.6 | 0.17 | 8.0 (Total) |
| OP-207 | 0.1 | $\pm 3$ | 2.8 | 1.3 | 1.2 | 0.25 | 8.0 (Total) |
| OP-227 | 0.08 | $\pm 40$ | 30 | 1.0 | 5.0 | 1.7 | 8.0 (Total) |

PRODUCT SELECTOR－OPERATIONAL AMPLIFIERS

|  | Offset | Bias | Offset |  |  |  | Supply |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage | Current | Current | Drift | Bandwidth | SR | Current <br> Croduct | $(\mathrm{mV})$ |

DUAL

| SUPER BETA |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PM－2108 | 0.5 | 2 | 0.2 | 5 | 0.8 | 0.12 | 1.2 （Total） |  |
| MICRO POWER |  |  |  |  |  |  |  |  |
| OP－220 | 0.1 | 20 | 1.5 | 1.0 | 0.15 | 0.05 | 0.17 （Total） |  |

## QUAD OP AMPS

| GENERAL PURPOSE |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | ---: | ---: |
| OP－09 | 0.5 | 300 | 20.0 | 10 | 1.5 | 0.7 | 6.0 （Total） |
| OP－11 | 0.5 | 300 | 20.0 | 10 | 1.5 | 0.7 | 6.0 （Total） |
| PM－4136 | 5.0 | 500 | 200.0 | 30 | 1.5 | 0.5 | 11.4 （Total） |


| MICRO POWER |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OP－420 | 2.5 | 20 | 1.5 | 10 | 0.15 | 0.05 | 0.3 （Total） |
| OP－421 | 2.5 | 50 | 5.0 | 10 | 1.0 | 0.25 | 1.8 （Total） |

## INVERTING HIGH-SPEED OPERATIONAL AMPLIFIER

## FEATURES

- Fast Settling Time . . . . . . . . . . . . . . . . . . . . . $1 \mu$ s to $0.1 \%$
- High Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $18 \mathrm{~V} / \mu \mathrm{s}$
- Power Bandwidth . . . . . . . . . . . . . . . . . . . . . . . . . . 250kHz
- Low Power Consumption . . . . . . . . . . . 90mW Maximum
- Excellent DC Specifications
- Internally Compensated
- Ideal DAC Output Amplifier
- MIL-STD-883 Processing Available
- Fits Standard 741 Sockets
- Low Cost


## GENERAL DESCRIPTION

The OP-01 Series of monolithic Inverting High-Speed Operational Amplifiers combines high slew rate, fast settling time and excellent DC input characteristics. An internal feedforward frequency compensation network provides simplicity of application - no external capacitors are required for

ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \\ \text { Max. } \\ (\mathrm{mV}) \\ \hline \end{gathered}$ | PACKAGE |  |  |  | operating TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  | PLASTIC DIP 8 Pin |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & 8 \text { Pin } \end{aligned}$ | DIP |  |  |  |
|  |  | 8 Pin | 14 Pin |  |  |
| 0.7 | OP01J * | OP012 * | OP01Y * |  | MIL. |
| 0.7 | OP01HJ | OP01HZ | OP01HY | OP01HP | COM. |
| 2.0 | OP01FJ * | OP01FZ * | OP01FY* |  | MIL. |
| 2.0 | OP01EJ | OP01EZ | OP01EY | OP01EP | COM. |
| 5.0 | OP01GJ* | OP01GZ * | OP01GY * |  | MIL. |
| 5.0 | OP01CJ | OP01CZ | OP01CY | OP01CP | COM. |

* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
stable, high-speed performance. The fast output response is achieved without sacrifice of input bias current or power consumption. A 250 kHz power bandwidth is attained with a small signal bandwidth of 2.5 MHz , allowing non-critical board layout. The OP-01 is completely protected at both input and output, fits standard 741 sockets, and is offset nulled with a $10 \mathrm{k} \Omega$ potentiometer.

The low offset voltage, input bias current, and offset voltage drift vs. temperature provide accurate DC performance in applications such as channel preamplifiers, fast integrators and precision summing amplifiers. The fast output response and excellent settling time makes the OP-01 ideal for use in D/A converter output amplifiers.

## PIN CONNECTIONS



14-PIN HERMETIC DIP (Y-Suffix)*



TO.99 (J-Suffix)

SIMPLIFIED SCHEMATIC



Lead Temperature (Soldering, 60 sec ) ................. $300^{\circ} \mathrm{C}$
NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Amblent Temperature |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14 -Pin Hermetic DIP (Y) | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Hermetic Dip (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Plastic DIP (P) | $35^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. Absolute maximum ratings apply to both packaged parts and DICE, unless otherwise noted.
3. For supply voltages less than $\pm 15 \mathrm{~V}$, the maximum input voltage is the supply voltage.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-01 } \\ & \text { OP-01H } \end{aligned}$ |  | MAX | $\begin{aligned} & \text { OP-01F } \\ & \text { OP.01E } \end{aligned}$ |  | MAX | $\begin{aligned} & \text { OP-01G } \\ & \text { OP-01C } \end{aligned}$ |  | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP |  | MIN | TYP |  | MIN | TYP |  |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.3 | 0.7 | - | 1.0 | 2.0 | - | 2.0 | 5.0 | mV |
| Input Offset Current | los |  | - | 0.5 | 2.0 | - | 1.0 | 5.0 | - | 2.0 | 20 | nA |
| Input Bias Current | $I_{B}$ |  | - | 18 | 30 | - | 20 | 50 | - | 25 | 100 | nA |
| Input Voltage Range | IVR |  | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 85 | 110 | - | 80 | 100 | - | 80 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 5 \mathrm{k} \Omega \\ & R_{L} \geq 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \end{aligned}$ | - | V |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50 | 100 | - | 50 | 100 | - | 25 | 75 | - | V/mV |
| Power Consumption |  | $\mathrm{V}_{\text {OUT }}=0$ | - | 50 | 90 | - | 50 | 90 | - | 50 | 90 | mW |
| Settling Time to $0.1 \%$ (Summing Node Error) | $t_{s}$ | $\begin{aligned} & A_{V}=-1 \\ & (\text { Note } 1 \& 2) \\ & V_{\text {IN }}=5 \mathrm{~V} \end{aligned}$ | - | 0.7 | 1.0 | - | 0.7 | 1.0 | - | 0.7 | 1.0 | $\mu \mathrm{S}$ |
| Slew Rate <br> (Notes 2 \& 3) | SR | $A v=-1, R_{S}=3 \mathrm{~K}$ to $5 \mathrm{~K} \Omega$ | 12 | 18 | - | 12 | 18 | - | 12 | 18 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Large Signal Bandwidth (Notes 3 \& 4) |  |  | 150 | 250 | - | 150 | 250 | - | 150 | 250 | - | kHz |
| Small Signal Bandwidth (Notes 3 \& 4 4) |  |  | 1.5 | 2.5 | - | 1.5 | 2.5 | - | 1.5 | 2.5 | - | MHz |
| Risetime | $t_{r}$ | $\begin{aligned} & A_{V}=-1 \\ & V_{I N}=50 \mathrm{mV} \end{aligned}$ | - | 150 | - | - | 150 | - | - | 150 | - | ns |
| Overshoot | $\mathrm{O}_{\mathrm{S}}$ |  | - | 2 | - | - | 2 | - | - | 2 | - | \% |

## NOTES:

1. $R_{L}=2 k \Omega ; C_{L}=50 p F$. See Settling Time Test Circuit.
2. See application information.
3. Sample tested.
4. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ for OP-01, OP-01F,OP-01G and $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ for OP-01H, OP-01E, OP-01C, unless otherwise noted.

|  |  |  | $\begin{aligned} & \text { OP. } 01 \\ & \text { OP-01H } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-01F } \\ & \text { OP.01E } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-01G } \\ & \text { OP-01C } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | min | TYP | max | MIN | TYP | MAX | MIN | TYP | max | UNITS |
| Input Offset Voltage | $\mathrm{V}_{\text {os }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.4 | 1.0 | - | 1.5 | 3.0 | - | 3.0 | 6.0 | mV |
| Input Offset Current | los |  | - | 1.0 | 4.0 | - | 2.0 | 10 | - | 4.0 | 40 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 30 | 50 | - | 40 | 100 | - | 50 | 200 | nA |
| Input Voltage Range | IVR |  | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | v |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 85 | 110 | - | 80 | 100 | - | 80 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, \\ & V_{O}= \pm 10 \mathrm{~V} \end{aligned}$ | 30 | 60 | - | 25 | 60 | - | 15 | 50 | - | V/mV |
| Output Voltage Swing | $v_{0}$ | $\begin{aligned} & R_{L} \geq 5 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 13.0 \\ & \hline \end{aligned}$ | - | v |
| Offset Voltage Drift (Note 2) | TCV ${ }_{\text {Os }}$ | $\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega$ | - | 2.0 | 8.0 | - | 3.0 | 10.0 | - | 5.0 | 20.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

NOTE:
2. Sample tested.

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


DIE SIZE $0.046 \times 0.042$ inch

1. NULL
2. INVERTING INPUT

NON-INVERTING INPUT
4. V-
5. NULL
6. OUTPUT
7. $\mathrm{V}+$

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for $\mathrm{OP}-01 \mathrm{~N}, \mathrm{OP}-01 \mathrm{G}$ and $\mathrm{OP}-01 \mathrm{GR}$ devices, $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for OP-01NT and OP-01GT devices, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-01NT <br> LIMIT | OP-01N LIMIT | OP-01GT <br> LIMIT | OP-01G LIMIT | OP-01GR LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | 1.0 | 0.7 | 3.0 | 2.0 | 5.0 | mV MAX |
| Input Offset Current | Ios |  | 4.0 | 2.0 | 10.0 | 5.0 | 20.0 | nA MAX |
| Input Bias Current | $\mathrm{I}_{B}$ |  | 50 | 30 | 100 | 50 | 100 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 10.0$ | $\pm 12.0$ | $\pm 10.0$ | $\pm 12.0$ | $\pm 12.0$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 85 | 85 | 80 | 80 | 80 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 60 | 60 | 100 | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{\text {OM }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \end{aligned}$ | $V$ MIN |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 30 | 50 | 25 | 50 | 25 | V/mV MIN |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\text {OUT }}=0$ | - | 90 | - | 90 | 90 | mW MAX |

NOTE: For $25^{\circ} \mathrm{C}$ characteristics of NT \& GT devices, see N \& G characteristics
respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | ALL GRADES TYPICAL | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR | $\mathrm{A}_{\mathrm{VCL}}=-1 \quad \mathrm{RS}=3 \mathrm{k} \Omega$ to $5 \mathrm{k} \Omega$ | 18 | $\mathrm{V} / \mu \mathrm{s}$ |
| Settling Time to 0.1\% (Summing Node Error) | $t_{s}$ | $\begin{aligned} & V_{I N}=5 \mathrm{~V} \\ & A_{V}=-1 \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \text { (See Settling Time Test Circuit) } \\ & C_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | 1.0 | $\mu \mathrm{S}$ |
| Large Signal Bandwidth |  |  | 250 | kHz |
| Small Signal Bandwidth |  |  | 2.5 | MHz |
| Risetime | tr | $\begin{aligned} & V_{I N}=50 \mathrm{mV} \\ & A_{V}=-1 \end{aligned}$ | 150 | ns |

## TYPICAL PERFORMANCE CURVES



UNITY GAIN BANDWIDTH vs SOURCE RESISTANCE


OPEN LOOP GAIN vs FREQUENCY


LARGE SIGNAL OUTPUT SWING vs FREQUENCY


## APPLICATIONS INFORMATION

The OP-01 incorporates an internal feed-forward compensation network to provide fast slewing and settling times in all inverting and moderate-to-high gain non-inverting applications. Unity gain bandwidth is a function of the total equivalent source resistance seen by the inverting terminal, and proper choice of this resistance will allow the user to maximize bandwidth while assuring proper stability. The equivalent inverting terminal resistance is defined as $R_{\text {IN }} \| R_{F}$. A total equivalent input terminal resistance $\geq 3.3 \mathrm{k} \Omega$ will assure stability in all closed loop gain configurations including unity gain. Should $\mathrm{R}_{\mathbb{I}} \| \mathrm{R}_{\mathrm{F}} \leq 3.3 \mathrm{k} \Omega$, a resistor ( $\mathrm{R}_{\mathrm{S}}$ ) may be placed between the inverting input and the sum node to provide the required resistance. (See Fast Inverting Amplifier Diagram.) Lower values of total equivalent resistance may be used to improve bandwidth in higher closed loop gain configurations, as indicated by the Open Loop Gain vs. Frequency plot.

## FAST INVERTING AMPLIFIER*


*PINOUTS SHOWN APPLY TO J, P AND Z PACKAGES.

## SETTLING TIME TEST CIRCUIT *

Settling time may be measured using the circuit shown; this circuit incorporates the "false sum node" technique to produce more accurate, repeatable results. For a 5 volt input step, $0.1 \%$ settling will be achieved when the false sum node settles to within $\pm 2.5 \mathrm{mV}$ of its final value. The oscilloscope used for observation of the false sum node should have wide bandwidth, fast overload recovery time, and be used with a low capacity probe ( $\leq 10 \mathrm{pF}$, including strays). A Tektronix 7504 scope with a 7A11 probe or equivalent is suggested. The pulse generator should have a $50 \Omega$ output impedance and be capable of a 5 V rise time in $\leq 20 \mathrm{~ns}$ with ringing less than 2.5 mV after $0.5 \mu \mathrm{~s}$. $0.1 \%$ measurements require $R_{I N}$ to equal $R_{F}$ within $0.01 \%$; $R_{5}$ and $R_{6}$ are used as trimming resistors to achieve this matching.


## TYPICAL APPLICATIONS

OFFSET NULLING CIRCUIT *


FAST VOLTAGE OUTPUT D/A CONVERTER *


PRECISION POWER BOOSTER CIRCUIT *


## FEATURES

All Devices:

- Excellent DC Input Specifications
- Low Noise
$0.65 \mu \mathrm{~V}_{\text {p-p }}$
- Low Drift (TCV ${ }_{\text {Os }}$ ) Max
$8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- $0^{\circ} \mathrm{C} /+70^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$ Models
- Silicon-Nitride Passivation
- Guaranteed Rise Time and Overshoot
- $125^{\circ}$ C Tested Dice
- "Premium" 741 and 107 Replacement
- High Speed (OP-19)
$1.0 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate


## GENERAL DESCRIPTION

The PMI Series of High-Performance General-Purpose Operational Amplifiers provides significant improvements over

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ (\mathrm{mV}) \\ \hline \end{gathered}$ | PACKAGE |  |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  | $\begin{aligned} & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 8-PIN } \\ & \hline \end{aligned}$ |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | DIP |  |  |  |
|  |  | 8-PIN | 14-PIN |  |  |
| 0.5 | OP02AJ* OP19AJ* | OP02AZ* <br> OP19AZ* | OP02AY* |  | MIL |
| 0.5 | OP02EJ OP19EJ | OP02EZ OP19EZ | OP02EY | OP02EP | COM |
| 2.0 | OP02J* <br> OP19BJ* | OP02Z* <br> OP19BZ* | OP02Y* |  | MIL |
| 2.0 | OP02CJ <br> OP19FJ | OP02CZ OP19FZ | OP02CY | OP02CP | COM |
| 5.0 | OP02BJ* <br> OP19CJ* | OP02BZ* OP19CZ* | OP02BY* |  | MIL |
| 5.0 | OP02DJ OP19GJ | $\begin{aligned} & \text { OP02DZ } \\ & \text { OP19GZ } \end{aligned}$ | OP02DY | OP02DP | COM |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
industry-standard and "premium" 741 and 741HS types while maintaining pin-for-pin compatibility, ease of application, and low cost. Key specifications such as $V_{O S}, I_{O S}, I_{B}, ~ C M R R$, PSRR and $\mathrm{A}_{\text {Vo }}$, are guaranteed over the full operating temperature range. Precision Monolithics' exclusive SiliconNitride "Triple Passivation" process reduces "popcorn noise." A thermally-symmetrical input stage design provides low $\mathrm{TCV}_{\mathrm{OS}}, \mathrm{TCl}_{\mathrm{OS}}$, and insensitivity to output load conditions.
The OP-02 is a direct replacement for the 741. It is ideal for upgrading existing designs where accuracy improvements are required and for eliminating special low-drift or low-noise selected types.
The OP-19 is a high-speed replacement for the 741. It's high slew rate increases the maximum undistorted output frequency from 5 kHz to 10 kHz making it ideal for telecommunications applications.

## PIN CONNECTIONS




8-PIN HERMETIC DIP (Z-Suffix)


14-PIN HERMETIC DIP (Y-Suffix)* OP-02
*Not recommended for new designs.


EPOXY B MINI-DIP (P-Suffix) OP-02

## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS (Note 2)

Supply Voltage ...................................... $\pm 22 \mathrm{~V}$
Power Dissipation (Note 1) ........................... . 500 mW Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$ Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . Supply Voltage Output Short Circuit Duration . . . . . . . . . . . . . . . Indefinite Operating Temperature Range


Storage Temperature Range . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 60 sec.) . . . . . . . . . . . $300^{\circ} \mathrm{C}$ DICE Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\ldots . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14 -Pin Hermetic DIP $(\mathrm{Y})$ | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Plastic DIP $(\mathrm{P})$ | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Hermetic <br> Dip (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. Absolute maximum ratings apply to both packaged parts and DICE, unless otherwise noted.

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS |  | OP-02A/OP-19A OP-02E/OP-19E MIN TYP MAX |  |  | $\begin{aligned} & \text { OP-02/OP-19B } \\ & \text { OP-02C/OP-19F } \end{aligned}$ |  |  | OP-02B/OP-19C <br> OP-02D/OP-19G <br> MIN |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ |  | - | 0.3 | 0.5 | - | 1.0 | 2.0 | - | 3.0 | 5.0 | mV |
|  |  |  | OP-02 | - | 0.5 | 2.0 | - | 1.0 | 5.0 | - | 5.0 | 25 | $n A$ |
| Input Offset Current | OS |  | OP-19 | - | 0.5 | 5.0 | - | 1.0 | 6.0 | - | 5.0 | 25 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | OP-02 | - | 18 | 30 | - | 20 | 50 | - | 30 | 100 |  |
|  |  |  | OP-19 | - | 18 | 50 | - | 20 | 60 | - | 30 | 100 | nA |
| Input ResistanceDifferential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 2) |  | 3.8 | 7.5 | - | 2.3 | 7.0 | - | 1.0 | 5.0 | - | $\mathrm{M} \Omega$ |
| Input Voltage Range | IVR |  |  | $\pm 10.0 \pm 13.0$ |  | - | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ |  | 85 | 100 | - | 80 | 95 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ |  | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ |  | $\pm 12.0 \pm 13.0$ |  | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | V |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}>2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ |  | 100 | 250 | - | 50 | 200 | - | 25 | 150 | - | V/mV |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | $\begin{aligned} & \text { OP-02 } \\ & \text { OP-19 } \end{aligned}$ |  | 40 50 | 70 90 | - | 50 50 | 90 90 | - | 50 50 | 90 90 | mW |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz |  | - | 0.65 | - | - | 0.65 | - | - | 0.65 | - | $\mu V_{p-p}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} f_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ |  | - | 25 | - | - | 25 | - | - | 25 | - |  |
|  |  |  |  | - | 22 | - | - | 22 | - | - | 22 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  |  |  | - | 21 | - | - | 21 | - | - | 21 | - |  |
| Input Noise Current | $\mathrm{i}_{\text {np-p }}$ | 0.1 Hz to 10 Hz |  | - | 12.8 | - | - | 12.8 | - | - | 12.8 | - | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ f_{\mathrm{o}} & =100 \mathrm{~Hz} \\ f_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ |  | - | 1.4 | - | - | 1.4 | - | - | 1.4 | - |  |
|  |  |  |  | - | 0.7 | - | - | 0.7 | - | - | 0.7 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  |  |  | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - |  |
| Slew Rate | SR | (Note 1) | OP-02 | 0.25 | 0.5 | - | 0.25 | 0.5 | - | 0.25 | 0.5 | - |  |
|  |  |  | OP-19 | 0.8 | 1.0 | - | 0.8 | 1.0 | - | - | 1.0 | - | $V / \mu \mathrm{S}$ |
| Large Signal Bandwidth |  | $V_{O}=20 V_{p-p}$ <br> (Note 1) | OP-02 | 4.0 | 8.0 | - | 4.0 | 8.0 | - | 4.0 | 8.0 | - | kHz |
|  |  | OP-19 | 11.0 | 20.0 | - | 11.0 | 20.0 | - | - | 20 | - | kz |
| Closed Loop Bandwidth | BW |  | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ <br> (Note 1) |  | 0.8 | 1.3 | - | 0.8 | 1.3 | - | 0.8 | 1.3 | - | MHz |
| Risetime | $\mathrm{t}_{\mathrm{r}}$ | $\begin{aligned} & A_{V}=+1 \\ & V_{\text {IN }}=50 \mathrm{mV}(\text { Note } 1) \end{aligned}$ |  | - | 200 | 300 | - | 200 | 300 | - | 200 | 300 | ns |
| Overshoot | $\mathrm{O}_{\mathrm{S}}$ | (Note 1) | OP-02 | - | 5 | 10 | - | 5 | 10 | - | 5 | 10 |  |
|  |  |  | OP-19 | - | 15 | - | - | 15 | - | - | 15 | - | \% |

## NOTE:

1. Sample tested.
2. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-02A/OP-19A |  |  | OP-02/OP-19B |  |  | OP-02B/OP-19C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.5 | 1.0 | - | 1.4 | 3.0 | - | 3.0 | 6.0 | mV |
| Average Input Offset Voltage Drift (Note 1) | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 2.0 | 8.0 | - | 4.0 | 10.0 | - | 8.0 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios | OP-02 | - | 1.0 | 5.0 | - | 2.0 | 10.0 | - | 5.0 | 50.0 | $n A$ |
|  |  | OP-19 | - | 1.0 | 10.0 | - | 2.0 | 12.0 | - | 5.0 | 50.0 |  |
| Average Input Offset Current Drift (Note 1) | $\mathrm{TCl}_{\text {os }}$ |  | - | 7.5 | 75 | - | 15 | 150 | - | 30 | 300 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ | OP-02 | - | 30 | 60 | - | 40 | 100 | - | 50 | 200 | nA |
|  |  | OP-19 | - | 30 | 100 | - | 40 | 120 | - | 50 | 200 |  |
| Input Voltage Range | IVR |  | $\pm 10.0 \pm 13.0$ |  | - | $\pm 10.0 \pm 13.0$ |  | - | $\pm 10.0 \pm 13.0$ |  | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 80 | 95 | - | 80 | 95 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50. | 100 | - | 25 | 60 | - | 25 | 60 | - | V/mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-02E/OP-19E |  |  | OP-02C/OP-19F |  |  | OP-02D/OP-19G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.4 | 1.0 | - | 1.2 | 3.0 | - | 3.0 | 6.0 | mV |
| Average Input Offset Voltage Drift (Note 1) | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 2.0 | 8.0 | - | 4.0 | 10.0 | - | 8.0 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios | $\begin{aligned} & \text { OP-02 } \\ & \text { OP-19 } \end{aligned}$ | - | 0.7 | 4.0 | - | 1.4 | 10.0 | - | 5.0 | 50 | nA |
|  |  |  | - | 0.7 | 10.0 | - | 1.4 | 10.0 | - | 5.0 | 50 |  |
| Average Input Offset Current Drift (Note 1) | $\mathrm{TCl}_{\mathrm{os}}$ |  | - | 7.5 | 120 | - | 15 | 250 | - | 70 | 500 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ | OP-02 | - | 22 | 50 | - | 25 | 100 | - | 50 | 200 | nA |
|  |  | OP-19 | - | 22 | 100 | - | 25 | 100 | - | 50 | 200 | nA |
| Input Voltage Range | IVR |  | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 80 | 100 | - | 80 | 90 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50 | 100 | - | 25 | 60 | - | 15 | 25 | - | V/mV |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |

## NOTE:

1. Sample tested.

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)

|  | 1. NULL <br> 2. INVERING INPUT |
| :--- | :--- |
| 3. NON-INVERTING INPUT |  |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for $\mathrm{N}, \mathrm{G}$ and $\mathrm{GR}, \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for NT and GT devices, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-02NT <br> LIMIT | $\begin{array}{r} \text { OP-02N } \\ \text { OP-19N } \\ \text { LIMIT } \end{array}$ | OP-02GT <br> LIMIT | $\begin{array}{r} \text { OP-02G } \\ \text { OP-19G } \\ \text { LIMIT } \end{array}$ | $\begin{aligned} & \text { OP-02GR } \\ & \text { OP-19GR } \\ & \text { LIMIT } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | 1.0 | 0.5 | 3.0 | 2.0 | 5.0 | mV MAX |
| Input Offset Current | $\mathrm{l}_{\mathrm{os}}$ |  | 5 | 5 | 6 | 6 | 25 | nA MAX |
| Input Bias Current | $I_{B}$ |  | 50 | 50 | 60 | 60 | 200 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 80 | 85 | 80 | 80 | 70 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 60 | 60 | 100 | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | $V \mathrm{MIN}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50 | 100 | 25 | 50 | 25 | V/mV MIN |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ |  | 90 |  | 90 | 90 | mW MAX |

NOTE: For $25^{\circ} \mathrm{C}$ characteristics of NT and GT devices, see N and G characteristisc, respectively.
TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-02NT } \\ & \text { OP-02N } \\ & \text { OP-19N } \\ & \text { TYPICAL } \end{aligned}$ | $\begin{gathered} \text { OP-02GT } \\ \text { OP-02G } \\ \text { OP-19G } \\ \text { TYPICAL } \end{gathered}$ | OP-02GR <br> OP-19GR <br> TYPICAL | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ |  | 7.5 | 7.0 | 5.0 | $\mathrm{M} \Omega$ |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz | 0.65 | 0.65 | 0.65 | $\mu \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | 25 22 21 | 25 22 21 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $I_{\text {np-p }}$ | 0.1 Hz to 10 Hz | 12.8 | 12.8 | 12.8 | pAp-p |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & f_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \end{aligned}$ | 1.4 0.7 0.4 | 1.4 0.7 0.4 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Slew Rate | SR |  | 1.0 | 1.0 | 1.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| Large Signal Bandwidth |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 20 | 20 | 20 | kHz |
| Closed Loop Bandwidth | BW | $A_{\text {VCL }}=+1.0$ | 1.3 | 1.3 | 1.3 | MHz |
| Risetime |  | $\begin{aligned} & A_{V}=+1 \\ & V_{I N}=50 \mathrm{mV} \end{aligned}$ | 200 | 200 | 200 | ns |
| Overshoot |  |  | 15 | 15 | 15 | \% |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {Os }}$ | $\mathrm{R}_{\mathrm{S}}=500 \Omega$ | 2.0 | 4.0 | 8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ |  | 7.5 | 15 | 30 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |

## BURN-IN CIRCUITS

TO-99 (J) PACKAGE/8-PIN HERMETIC DIP (Z) PACKAGE


14-PIN HERMETIC DIP (Y) PACKAGE (OP-02 ONLY)


14-PIN HERMETIC DIP (Y) PACKAGE (OP-02 ONLY)


TYPICAL PERFORMANCE CURVES

INPUT SPOT NOISE VOLTAGE vs FREQUENCY


INPUT SPOT NOISE CURRENT vS FREQUENCY


INPUT WIDEBAND NOISE vs BANDWIDTH ( 0.1 Hz TO FREQUENCY INDICATED)


POWER CONSUMPTION vs TEMPERATURE


UNTRIMMED OFFSET VOLTAGE vs TEMPERATURE



OUTPUT SHORT-CIRCUIT CURRENT vs TIME


INPUT OFFSET CURRENT vs TEMPERATURE


POWER CONSUMPTION
vs POWER SUPPLY


INPUT BIAS CURRENT
vs TEMPERATURE


TYPICAL PERFORMANCE CURVES




OPEN LOOP

(OP-02 ONLY)
MAXIMUM UNDISTORTED OUTPUT vs FREQUENCY


## CLOSED LOOP RESPONSE

 FOR VARIOUS GAIN CONFIGURATIONS
(OP-19 ONLY) MAXIMUM UNDISTORTED


## TYPICAL APPLICATIONS

PRECISION OPERATIONAL AMPLIFIER


HIGH STABILITY VOLTAGE REFERENCE


DAC－08 OUTPUT AMPLIFIER NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


ABSOLUTE VALUE CIRCUIT


# OP-03/0P-04/0P-14 

## DUAL-MATCHED HIGH-PERFORMANCE OPERATIONAL AMPLIFIERS

## FEATURES

- Excellent DC Input Specifications
- Matched V Os and CMRR
- Fits Standard 747 (03/04), 1458/1558 (14) Sockets
- Internally Compensated
- Low Noise
- Low Drift
- Low Cost
- $0^{\circ} \mathrm{C} /+70^{\circ}$ and $-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$ Models
- Silicon-Nitride Passivation
- Models with MIL-STD-883 Class B Processing Available From Stock


## GENERAL DESCRIPTION

The OP-03/OP-04/OP-14 Series of Dual-Matched HighPerformance General-Purpose Operational Amplifiers provides significant improvements over industry-standard 747

ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ V_{\text {OS }} \\ (\mathrm{mV}) \\ \hline \end{gathered}$ | PACKAGE |  |  |  |  | OPERATING TEMP. RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  |  | $\begin{aligned} & \text { PLASTIC } \\ & \text { DIP } \\ & 8-\text { PIN } \end{aligned}$ |  |
|  | TO-99 | TO-100 | DIP |  |  |  |
|  | 8-PIN | 10-PIN | 8-PIN | 14-PIN |  |  |
| 0.75 | OP14AJ* |  | OP14AZ* | $\begin{aligned} & \text { OP03AY* } \\ & \text { OP04AY* } \end{aligned}$ |  | MIL |
| 0.75 | OP14EJ | OPOBEK <br> OP04EK | OP14EZ | OP03EY OP04EY | OP14EP | COM |
| 2.0 | OP14J* | $\begin{aligned} & \text { OP03K* } \\ & \text { OP04K* } \end{aligned}$ | OP14Z* | OP03Y* OP04Y* |  | MIL |
| 2.0 | OP14CJ | $\begin{aligned} & \text { OPO3CK } \\ & \text { OP04CK } \end{aligned}$ | OP14CZ | OPO3CY OP04CY | OP14CP | COM |
| 5.0 | OP14BJ* | $\begin{aligned} & \text { OP03BK* } \\ & \text { OP04BK* } \end{aligned}$ | OP14BZ* | $\begin{aligned} & \text { OP03BY* } \\ & \text { OP04BY* } \end{aligned}$ |  | MIL |
| 5.0 | OP14DJ | $\begin{aligned} & \text { OP03DK } \\ & \text { OPO4DK } \end{aligned}$ | OP14DZ | $\begin{aligned} & \text { OP03DY } \\ & \text { OP04DY } \end{aligned}$ | OP14DP | COM |

*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
and 1458/1558 (OP-14) types while maintaining pin-for-pin compatibility, ease of application, and low cost. Key specifications, such as $V_{\text {OS }}$, IOS, $I_{B}$, CMRR, PSRR and $A_{\text {vo, }}$, are guaranteed over the full operating temperature range. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process reduces "popcorn noises". A thermallysymmetrical input stage design provides low $\mathrm{TCV}_{\mathrm{OS}}, \mathrm{TCl}_{\mathrm{OS}}$ and insensitivity to output load conditions. This series is ideal for upgrading existing designs where accuracy improvements are desired and for eliminating special low-drift or low-noise selected types. For more stringent requirements, refer to the OP-207 or OP-220 Dual-Matched Instrumentation Operational Amplifier data sheets. The OP-03 provides OP-04 parameters with internally connected $\mathrm{V}+(\mathrm{A})$ and $V+(B)$ positive supply pins.

## PIN CONNECTIONS



SIMPLIFIED SCHEMATIC (EACH AMPLIFIER)


## ABSOLUTE MAXIMUM RATINGS (Note 2)

| Supply Voltage ......................................... $\pm 22 \mathrm{~V}$ Internal Power Dissipation (Note 1) . . . . . . . . . . 500 mW | DICE Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| :---: | :---: | :---: | :---: |
| Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$ | 1. See table for maximum | ent temperature ratir | and derating factor. |
| Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . Supply Voltage |  | MAXIMUM AMBIENT | DERATE ABOVE |
| Output Short Circuit Duration ................... Indefinite |  | TEMPERATURE | MAXIMUM AMBIENT |
| Storage Temperature Range |  | FOR RATING | TEMPERATURE |
| J, K, Y, and Z Packages . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | 14 Pin Hermetic DIPI(Y)OP-03/OP-04 $100^{\circ} \mathrm{C}$ |  |  |
| P Package . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | TO-100 (K) OP-03/OP-04 | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering, 60 sec ) . . . . . $300^{\circ} \mathrm{C}$ | TO-99 (J) OP-14 <br> 8 Pin Hermetic DIP (Z) OP-14 | $80^{\circ} \mathrm{C}$ $75^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | 8 Pin Plastic DIP (P) OP-14 | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| A, Plain, B-Suffix . . . . . . . . . . . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 2. Absolute maximum ratings apply to both packaged parts and DICE, unless otherwise noted. |  |  |
| E, C, D-Suffix . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |  |  |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 100 \Omega$, unless otherwise noted.


MATCHING CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for OP-03A, OP-04A, OP-14A, OP-03, OP-04 and $O P-14,0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}$ for OP-03E, OP-04E, OP-14E, OP-03C, OP-04C and OP-14C, $\mathrm{R}_{\mathrm{S}} \leq 100 \Omega$, unless otherwise noted.

|  |  |  | OP-03A OP-03E OP-04A OP-04E OP-14A OP-14E |  |  | OP-03 OP-03C OP-04 OP-04C OP-14 OP-14C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | max | UNITS |
| Input Offset Voltage Match | $\Delta V_{\text {os }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.5 | 1.5 | - | 1.5 | 3.0 | mV |
| Common Mode Rejection Ratio Match | $\triangle \mathrm{CMRR}$ | $V_{C M}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 100 \Omega$ | 90 | 100 | - | 90 | 100 | - | dB |

ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted. (Continued)

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-03A/OP-04A } \\ \text { OP-14A } \end{gathered}$ |  |  | $\begin{gathered} \text { OP-03/OP-04 } \\ \text { OP-14 } \end{gathered}$ |  |  | $\begin{gathered} \text { OP-03B/OP-04B } \\ \text { OP-14B } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Power Consumption <br> (Note 2) | $P_{d}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 50 | 90 | - | 50 | 90 | - | 50 | 90 | mW |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 0.65 | - | - | 0.65 | - | - | 0.65 | - | $\mu \mathrm{v}$-p |
| Input Noise Voltage <br> Density | ${ }^{\text {en }}$ | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ | - | 25.0 | - | - | 25.0 | - | - | 25.0 | - |  |
|  |  | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}$ | - | 22.0 | - | - | 22.0 | - | - | 22.0 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz}$ | - | 21.0 | - | - | 21.0 | - | - | 21.0 | - |  |
| Input Noise Current | $i_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 12.8 | - | - | 12.8 | - | - | 12.8 | - | $p A_{p-p}$ |
| Channel Separation | cs |  | 100 | - | - | 100 | - | - | 80 | - | - | dB |
| Input Noise Current Density | $i_{n}$ | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ | - | 1.4 | - | - | 1.4 | - | - | 1.4 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  | ${ }^{\prime} \mathrm{O}=100 \mathrm{~Hz}$ | - | 0.7 | - | - | 0.7 | - | - | 0.7 | - |  |
|  |  | $\mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz}$ | - | 0.4 | - | - | 0.4 | - | - | 0.4 | - |  |
| Slew Rate (Note 1) | SR | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | 0.25 | 0.5 | - | 0.25 | 0.5 | - | 0.25 | 0.5 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Large Signal <br> Bandwidth (Note 1) |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{v}_{\mathrm{p}-\mathrm{p}}$ | 4.0 | 8.0 | - | 4.0 | 8.0 | - | 4.0 | 8.0 | - | kHz |
| Closed Loop <br> Bandwidth (Note 1) | BW | $A_{\mathrm{VCL}}=+1.0$ | 0.8 | 1.3 | - | 0.8 | 1.3 | - | 0.8 | 1.3 | - | MHz |
| Risetime (Note 1) | $\mathrm{t}_{\mathrm{r}}$ | $\begin{array}{ll} A_{V}=+1 & V_{I N}=50 \mathrm{mV} \\ R_{L}=2 \mathrm{k} \Omega, C_{L}=50 \mathrm{pF} \end{array}$ | - | 200 | 300 | - | 200 | 300 | - | 200 | 300 | ns |
| Overshoot (Note 1) | OS | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{1 \mathrm{~N}}=50 \mathrm{mV} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, C_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | - | 5.0 | 10.0 | - | 5.0 | 10.0 | - | 5.0 | 10.0 | \% |

ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-03A/OP-04A } \\ \text { OP-14A } \end{gathered}$ |  |  | $\begin{gathered} \text { OP-03/OP-04 } \\ \text { OP-14 } \end{gathered}$ |  |  | $\begin{gathered} \text { OP-03B/OP-04B } \\ \text { OP-14B } \end{gathered}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $v_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.4 | 1.5 | - | 1.2 | 3.0 | - | 3.0 | 6.0 | mV |
| Average Input Offset Voltage Drift (Note 1) | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 2.0 | 8.0 | - | 4.0 | 10.0 | - | 8.0 | 20.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 1.0 | 10.0 | - | 2.0 | 10.0 | - | 10.0 | 50.0 | nA |
| Average Input Offset Current Drift (Note 1) | $\mathrm{TCl}_{\text {OS }}$ |  | - | 7.5 | 120.0 | - | 15.0 | 250.0 | - | 70.0 | 500.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ |  | - | 30.0 | 60.0 | - | 40.0 | 100.0 | - | 50.0 | 200.0 | nA |
| Input Voltage Range | IVR |  | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{v}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 80 | 100 | - | 80 | 95 | - | 70 | 85 | - | dB |
| Power Supply <br> Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50.0 | 100.0 | - | 25.0 | 60.0 | - | 25.0 | 60.0 | - | V/mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |
| NOTES: <br> 1. Sample tested. <br> 2. Power dissipatio | per amplif |  |  |  |  |  |  |  |  |  |  |  |

ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS (Each Amplifier) at $V_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.


## DICE CHARACTERISTICS



ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-03N/OP-04N } \\ \text { OP-14N } \\ \text { LIMIT } \end{gathered}$ | $\begin{gathered} \text { OP-03G/OP-04G } \\ \text { OP-14G } \\ \text { LIMIT } \end{gathered}$ | $\begin{gathered} \text { OP-03GR/OP-04GR } \\ \text { OP-14GR } \\ \text { LIMIT } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | 0.75 | 2.0 | 6.0 | mV MAX |
| Input Offset Voltage Match | $\Delta V_{\text {Os }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | 1.0 | 2.0 | - | mV MAX |
| Input Offset Current | Ios |  | 5.0 | 5.0 | 200 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 50 | 75 | 500 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 10.0$ | $\pm 10.0$ | $\pm 10.0$ | $V \mathrm{MIN}$ |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 85 | 80 | 70 | dB MIN |
| Common Mode Rejection Ratio Match | $\Delta \mathrm{CMRR}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 100 \Omega \end{aligned}$ | 94 | 94 | - | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 60 | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 12.0 \end{aligned}$ | $\begin{array}{r}  \pm 12.0 \\ \pm 12.0 \end{array}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \\ & \hline \end{aligned}$ | V MIN |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 100 | 50 | 25 | V/mV MIN |
| Power Consumption (Both Amplifiers) | $P_{\text {d }}$ | $V_{\text {OUT }}=0$ | 170 | 170 | 180 | mW MAX |
| Slew Rate | SR | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \end{aligned}$ | 0.25 | 0.25 | - | $\mathrm{V} / \mu \mathrm{S}$ MIN |
| Channel Separation | CS |  | 100 | 100 | - | dB MIN |

TYPICAL ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-03N/OP-04N } \\ \text { OP-14N } \\ \text { TYPICAL } \end{gathered}$ | $\begin{gathered} \text { OP-03G/OP-04G } \\ \text { OP-14G } \\ \text { TYPICAL } \end{gathered}$ | $\begin{gathered} \text { OP-03GR/OP-04GR } \\ \text { OP-14GR } \\ \text { TYPICAL } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Risetime |  | $\begin{aligned} & A_{V}=+1 \\ & V_{I N}=50 \mathrm{mV} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | 200 | 200 | 200 | ns |
| Overshoot |  | $\begin{aligned} & A_{V}=+1 \\ & V_{I N}=50 \mathrm{mV} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ | 5.0 | 5.0 | 5.0 | \% |

## TYPICAL PERFORMANCE CURVES (Each Amplifier)



## TYPICAL PERFORMANCE CURVES (Each Amplifier)



MAXIMUM UNDISTORTED OUTPUT vs FREQUENCY


POWER CONSUMPTION vs POWER SUPPLY


OPEN LOOP
FREQUENCY RESPONSE


OUTPUT VOLTAGE vs LOAD RESISTANCE


POWER CONSUMPTION
vs TEMPERATURE


CLOSED LOOP RESPONSE FOR VARIOUS GAIN CONFIGURATIONS


INPUT RESISTANCE vs TEMPERATURE


OUTPUT SHORT-CIRCUIT CURRENT vs TIME


## TYPICAL APPLICATIONS

INSTRUMENTATION AMPLIFIER 2 OP－AMP DESIGN


## GENERAL DESIGN CONSIDERATIONS

Assuming ideal amplifiers，the expression for output voltage is：

$$
E_{O}=E_{i n_{1}}\left[1+\frac{R_{2}}{R_{1}}\right]\left[-\frac{R_{4}}{R_{3}}\right]+E_{i n_{2}}\left[1+\frac{R_{4}}{R_{3}}\right]
$$

With ideal resistors this simplifies to：

$$
E_{O}=\left[E_{i n_{2}}-E_{\mathrm{in}_{1}}\right]\left[1+\frac{R_{4}}{R_{3}}\right] \text { provided } \frac{R_{1}}{R_{2}}=\frac{R_{4}}{R_{3}}
$$

## COMMON MODE REJECTION

Because the dual op amp has a high common mode rejec－ tion ratio match，the ability to reject common mode inputs becomes primarily a function of resistor ratio matching． This device eliminates the need for special op amp selec－ tions in many instrumentation amplifier applications．

## DIFFERENTIAL OFFSET VOLTAGE

The amplifier＇s differential input offset voltage（ $\mathrm{E}_{\mathrm{OS} 1}-\mathrm{E}_{\mathrm{OS} 2}$ ） will be the major error factor．If the individual input offset voltages are of equal magnitude and polarity they appear as a common mode input and are rejected．

BURN－IN CIRCUIT（1／2 of OP－03，OP－04，OP－14）

absolute value circuit＊


## OFFSET NULLING CIRCUITS（OP－03／OP－04）

14－PIN HERMETIC DIP（Y）PACKAGE ONLY


## INSTRUMENTATION OPERATIONAL AMPLIFIER

## FEATURES

- Low Noise $\qquad$ $0.6 \mu \mathrm{~V}_{\text {p-p }}$ Maximum, 0.1 to 10 Hz - Low Drift vs. Temperature $\qquad$ $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Maximum
- Low Drift vs. Time $0.2 \mu \mathrm{~V} /$ Month Typical
- Low Blas Current . . . . . . . . . . . . . . . . . 2.0nA Maximum
- High CMRR . . . . . . . . . . . . . . . . . . . . . . . 114dB Minimum
- High PSRR . . . . . . . . . . . . . . . . . . . . . . . . 100dB Minimum
- High Gain . . . . . . . . . . . . . . . . . . . . . . . 300,000 Minimum
- High RIN Differential . . . . . . . . . . . . . . . $30 \mathrm{M} \Omega$ Minimum
- High RIN $_{\text {IN }}$ CM . . . . . . . . . . . . . . . . . . . . . . . 200G $\Omega$ Typical
- Internally Compensated . . . . . . . Stable to 500pF Load
- Easy to Use Stable to 500pF Load
. . . . Fully Protected
- Fits 725, 108A and 741 Sockets
- $125^{\circ}$ C Temperature Tested Dice


## GENERAL DESCRIPTION

The OP-05 Series of monolithic Instrumentation Operational Amplifiers combines superlative performance in low signal level applications with the flexibility and ease of application of a fully protected, internally compensated op amp. The OP-05 has low input offset voltage and bias current combined

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  | $\begin{aligned} & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 8-PIN } \end{aligned}$ |  |
|  | $\begin{gathered} \text { TO-99 } \\ \text { 8-PIN } \end{gathered}$ | DIP |  |  |  |
|  |  | 8-PIN | 14-PIN |  |  |
| 0.15 | OP05AJ* | OP05AZ* | OP05AY* |  | MIL |
| 0.5 | OP05J* | OP05Z* | OP05Y* |  | MIL |
| 0.5 | OP05EJ | OP05EZ | OP05EY | OP05EP | COM |
| 1.3 | OP05CJ | OP05CZ | OP05CY | OP05CP | COM |

* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
with very high levels of gain, input impedance, CMRR, and PSRR.

The OP-05 is a direct replacement in 725, 108A and unnulled 741 sockets allowing instant system performance improvement without redesign. The OP-05 is an excellent choice for a wide variety of applications including strain gauge and thermocouple bridges, high-gain active filters, buffers, integrators, and sample-and-hold amplifiers. For dual-matched versions refer to the OP-207 and OP-10 data sheets.

## PIN CONNECTIONS



## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS (Note 3)

Supply Voltage ................................. . . . . $\pm 22 \mathrm{~V}$
Internal Power Dissipation (Note 1) . . . . . . . . . . . . 500 mW
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$
Input Voltage (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . $\mathbf{\pm 2 2 V}$
Output Short-Circuit Duration . . . . . . . . . . . . . . . . Indefinite
Storage Temperature Range
J, Y, and Z Packages ................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

P Package....................$-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Operating Temperature Range
OP-05A, OP-05 .................... . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-05E, OP-05C . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec .) . . . . . $300^{\circ} \mathrm{C}$
DICE Junction Temperature ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14-Pin Hermetic DIP (Y) | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin <br> Hermetic DIP (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Plastic DIP (P) | $36{ }^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
3. Absolute maximum ratings apply to both packaged parts and DICE unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-05A |  |  | OP-05 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.07 | 0.15 | - | 0.2 | 0.5 | mV |
| Long Term Input Offset Voltage Stability | $\Delta \mathrm{V}_{\text {OS }} /$ Time | (Notes 1 \& 2) | - | 0.2 | 1.0 | - | 0.2 | 1.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | l OS |  | - | 0.7 | 2.0 | - | 1.0 | 2.8 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 0.7$ | $\pm 2.0$ | - | $\pm 1.0$ | $\pm 3.0$ | nA |
| Input Noise Voltage (Note 2) | $e_{n p-p}$ | 0.1 Hz to 10 Hz | - | 0.35 | 0.6 | - | 0.35 | 0.6 | $\mu \mathrm{V}_{\mathrm{p} \text {-p }}$ |
| Input Noise Voltage Density (Note 2) | $e_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \end{array}$ | $\begin{aligned} & 18.0 \\ & 13.0 \\ & 11.0 \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \end{array}$ | $\begin{aligned} & 18.0 \\ & 13.0 \\ & 11.0 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current (Note 2) | $i_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 14 | 30 | - | 14 | 30 | $p A_{p-p}$ |
| Input Noise Current Density (Note 2) | $i_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.23 \\ & 0.17 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.23 \\ & 0.17 \\ & \hline \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 3) | 30 | 80 | - | 20 | 60 | - | M 32 |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 200 | - | - | 200 | - | G 9 |
| Input Voltge Range | IVR |  | $\pm 13.5 \pm 14.0$ |  | - | $\pm 13.5$ | $\pm 14.0$ | - | $\checkmark$ |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V}$ | 114 | 126 | - | 114 | 126 | - | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 4 | 10 | - | 4 | 10 | ${ }_{\sim} \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 500 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm .5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { (Note } 2 \text { ) } \end{aligned}$ | 300 150 | 500 500 | - | 200 150 | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | - | $\frac{\mathrm{V} / \mathrm{mV}}{\mathrm{V}}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - |  |
| Slewing Rate (Note 2) | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.1 | 0.3 | - | 0.1 | 0.3 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth (Note 2) | BW | $A_{\text {VCL }}=+1.0$ | 0.4 | 0.6 | - | 0.4 | 0.6 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{lO}_{0}=0$ | - | 60 | - | - | 60 | - | 8. |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | No load $\mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V}$, No load | - | $\begin{array}{r} 90 \\ 4 \end{array}$ | 120 6 | - | $90$ | 120 6 | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | 4 | - | - | 4 | - | mV |
| NOTES: <br> 1. Long Term Input Offset Voltage Stability refers to the averaged trend line of $\mathrm{V}_{\mathrm{OS}}$ vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $\mathrm{V}_{\mathrm{OS}}$ during |  |  | the first 30 operating days are typically $2.5 \mu \mathrm{~V}$. Refer to typical performance curve. <br> Sample tested. <br> Guaranteed by design. |  |  |  |  |  |  |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-05A |  |  | OP-05 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.10 | 0.24 | - | 0.3 | 0.7 | mV |
| Average Input Offset Voltage Drift Without External Trim With External Trim | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \\ & \mathrm{TCV}_{\mathrm{OS} \mathrm{n}} \end{aligned}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ (Note 3) | - | $\begin{aligned} & 0.3 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 0.9 \\ & 0.5 \end{aligned}$ | - | $\begin{aligned} & 0.7 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 1.0 \end{aligned}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 1.0 | 4.0 | - | 1.8 | 5.6 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{os}}$ | (Note 2) | - | 5 | 25 | - | 8 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 1.0$ | $\pm 4.0$ | - | $\pm 2.0$ | $\pm 6.0$ | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ | ( Note 2) | - | 8 | 25 | - | 13 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.0 \mathrm{~V}$ | 110 | 123 | - | 110 | 123 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 5 | 20 | - | 5 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 200 | 400 | - | 150 | 400 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.6$ | - | $\pm 12.0$ | $\pm 12.6$ | - | V |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-05E |  |  | OP-05C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.2 | 0.5 | - | 0.3 | 1.3 | mV |
| Long Term Input Offset Voltage Stability | $\Delta \mathrm{V}_{\text {OS }} /$ Time | (Notes 1 \& 2) | - | 0.3 | 1.5 | - | 0.4 | 2.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | - | 1.2 | 3.8 | - | 1.8 | 6.0 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 1.2$ | $\pm 4.0$ | - | $\pm 1.8$ | $\pm 7.0$ | nA |
| Input Noise Voltage (Note 2) | $e_{n p-p}$ | 0.1 Hz to 10 Hz | - | 0.35 | 0.6 | - | 0.38 | 0.65 | $\mu V_{\text {p-p }}$ |
| Input Noise Voltage Density (Note 2) | $e_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \end{array}$ | $\begin{aligned} & 18.0 \\ & 13.0 \\ & 11.0 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 10.5 \\ 10.2 \\ 9.8 \end{array}$ | $\begin{aligned} & \hline 20.0 \\ & 13.5 \\ & 11.5 \\ & \hline \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current (Note 2) | $i_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 14 | 30 | - | 15 | 35 | $p A_{p-p}$ |
| Input Noise Current Density (Note 2) | $i_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.23 \\ & 0.17 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 0.35 \\ & 0.15 \\ & 0.13 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.90 \\ & 0.27 \\ & 0.18 \\ & \hline \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance Differential Mode | $\mathrm{R}_{\mathrm{IN}}$ | (Note 3) | 15 | 50 | - | 8 | 33 | - | M $\Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 160 | - | - | 120 | - | G $\Omega$ |
| Input Voltge Range | IVR |  | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V}$ | 110 | 123 | - | 100 | 120 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{s}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 5 | 20 | - | 7 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{O}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 500 \Omega, V_{O}= \pm 0.5 \mathrm{~V} \\ & \left.V_{S}= \pm 3 \mathrm{~V} \text { (Note } 2\right) \end{aligned}$ | $\begin{aligned} & 200 \\ & 150 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | - | $\begin{aligned} & 120 \\ & 100 \end{aligned}$ | $\begin{aligned} & 400 \\ & 400 \end{aligned}$ | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \pm 12.0 \\ & \pm 11.5 \end{aligned}$ | $\begin{array}{r}  \pm 13.0 \\ \pm 12.8 \\ \pm 12.0 \\ \hline \end{array}$ | - | V |
| Slewing Rate (Note 2) | SR | $\mathrm{R}_{\mathrm{L}}=\geq 2 \mathrm{k} \Omega$ | 0.1 | 0.3 | - | 0.1 | 0.3 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth (Note 2) | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | 0.4 | 0.6 | - | 0.4 | 0.6 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{I}_{\mathrm{O}}=0$ | - | 60 | - | - | 60 | - | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | No load $V_{S}= \pm 3 V$, No load | - | $\begin{array}{r}90 \\ 4 \\ \hline\end{array}$ | $\begin{array}{r} 120 \\ 6 \end{array}$ | - | 95 4 | $\begin{array}{r} 150 \\ 8 \end{array}$ | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | 4 | - | - | 4 | - | mV |

[^2]ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-05E |  |  | OP-05C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.25 | 0.6 | - | 0.35 | 1.6 | mV |
| Average Input Offset Voltage |  |  |  |  |  |  |  |  |  |
| Drift Without External Trim | $\mathrm{TCV}_{\text {OS }}$ | (Note 2) | - | 0.7 | 2.0 | - | 1.3 | 4.5 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TCV}_{\text {OS }}$ n | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ (Note 3) | - | 0.2 | 0.6 | - | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 1.4 | 5.3 | - | 2.0 | 8.0 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ | (Note 2) | - | 8 | 35 | - | 12 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 1.5$ | $\pm 5.5$ | - | $\pm 2.2$ | $\pm 9.0$ | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ | (Note 2) | - | 13 | 35 | - | 18 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\text {CM }}= \pm 13.0 \mathrm{~V}$ | 107 | 123 | - | 97 | 120 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 7 | 32 | - | 10 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $R_{L} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 180 | 450 | - | 100 | 400 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.6$ | - | $\pm 11.0$ | $\pm 12.6$ | - | V |

## NOTES:

1. Long Term Input Offset Voltage Stability refers to the averaged trend line of $V_{\text {OS }}$ vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $\mathrm{V}_{\mathrm{OS}}$ during the first 30 operating days are typically $2.5 \mu \mathrm{~V}$. Refer to typical performance curve.
2. Sample tested.
3. Guaranteed by design.

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-05N, OP-05G and OP-05GR devices,
$\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for OP-05NT and OP-05GT, unless otherwise noted.
PARAMETER

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{array}{r} \text { OP-05NT } \\ \text { TYP } \\ \hline \end{array}$ | $\begin{array}{r} \text { OP-05N } \\ \text { TYP } \\ \hline \end{array}$ | $\begin{array}{r} \text { OP-05GT } \\ \text { TYP } \end{array}$ | $\begin{array}{r} \text { OP-05G } \\ \text { TYP } \end{array}$ | $\begin{array}{r} \text { OP-05GR } \\ \text { TYP } \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | TCV ${ }_{\text {OS }}$ | $R_{S} \leq 50 \Omega$ | 0.3 | 0.3 | 0.7 | 0.7 | 1.2 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Nulled Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OSn }}$ | $R_{S} \leq 50 \Omega, R_{p}=20 k \Omega$ | 0.2 | 0.2 | 0.3 | 0.3 | 0.4 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ |  | 5.0 | 5.0 | 8.0 | 8.0 | 12 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1$ | 0.6 | 0.6 | 0.6 | 0.6 | 0.6 | MHz |

TYPICAL PERFORMANCE CURVES


OFFSET


MAXIMUM ERROR vs SOURCE RESISTANCE



OFFSET VOLTAGE CHANGE


MAXIMUM ERROR vs SOURCE RESISTANCE


TYPICAL OFFSET


（CURVES ARE SYMMETRICAL ABOUT ZERO FOR $\Delta V O S<0$ ）


## TYPICAL PERFORMANCE CURVES



OP-05 LOW FREQUENCY NOISE

(SEE NOISE TEST CIRCUIT)

## CURRENT vs TEMPERATURE



INPUT WIDEBAND NOISE vs. BANDWIDTH
(0.1 Hz TO FREQUENCY INDICATED)


PSRR vs FREQUENCY


INPUT OFFSET CURRENT vs TEMPERATURE


INPUT SPOT NOISE VOLTAGE vs FREQUENCY


OPEN LOOP GAIN vs POWER SUPPLY VOLTAGE


## TYPICAL PERFORMANCE CURVES



TYPICAL OFFSET VOLTAGE TEST CIRCUIT


TYPICAL LOW FREQUENCY NOISE TEST CIRCUIT**


## OFFSET NULLING CIRCUIT



BURN-IN CIRCUIT

*PIN OUTS SHOWN FOR J, P, AND Z PACKAGES.

## APPLICATIONS INFORMATION

OP-05 Series devices may be fitted directly to 725 and 108/ 108A Series sockets with or without removal of external compensation components. Additionally, OP-05 may be fitted to unnulled 741 Series sockets; however if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-05 operation. The OP-05 provides stable operation with load capacitances up to 500 pF and $\pm 10 \mathrm{~V}$
swings; larger capacitances should be decoupled with $50 \Omega$ decoupling resistor. The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

## TYPICAL APPLICATIONS

STABLE, HIGH IMPEDANCE BUFFER


HIGH IMPEDANCE, HIGH COMMON MODE REJECTION INSTRUMENTATION AMPLIFIER


[^3]
## HIGH-GAIN INSTRUMENTATION OPERATIONAL AMPLIFIER

## FEATURES

- Very High Voltage Gain
$1,000 \mathrm{~V} / \mathrm{mV}$ Minimum
- Low Offset Voltage and Offset Current
- Low Drift vs. Temperature
( $\mathrm{TCV}_{\mathrm{OS}}$ ) $\qquad$ $. .0 .8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Maximum
- Low Input Voltage and Current Noise
- Low Offset Voltage Drift with Time
- High Common Mode Rejection . . . . . . . . . 120dB Typical
- High Power Supply Rejection . . . . . . . . $2{ }_{\mu}$ V/V Maximum
- Wide Supply Range . . . . . . . . . . . . . . . . . $\pm 3.0 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$
- $\pm 30 \mathrm{~V}$ Input Overvoltage Protection
- MIL-STD-883 Processing Available
- Slew Rate to
$100 \mathrm{~V} / \mu \mathrm{S}$


## GENERAL DESCRIPTION

The OP-06 monolithic Instrumentation Operational Amplifier is specifically designed for accurate high-gain amplification of low level input signals in the presence of large common-mode voltages. Superior DC input characteristics include very low offset voltage and current, extremely high open-loop gain, low $1 / \mathrm{f}$ and wideband noise, and a minimum of "popcorn"noise. The extremely low offset
ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathbf{T}_{A}=25^{\circ} \mathrm{C} \\ \mathbf{V}_{\text {OS }} \text { MAX } \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{aligned} & \text { HERMETIC } \\ & \text { DIP } \end{aligned}$ |  |  |
|  |  | 8-PIN | 14-PIN |  |
| 0.2 | OP06EJ | OP06EZ | OP06EY | COM |
| 0.2 | OP06AJ* | OP06AZ* | OP06AY* | MIL |
| 0.5 | OP06FJ | OP06FZ | OP06FY | COM |
| 0.5 | OP06BJ* | OP06BZ* | OP06BY* | MIL |
| 1.3 | OP06GJ | OP06GZ | OP06GY | COM |
| 1.3 | OP06CJ* | OP06CZ* | OP06CY* | MIL |

*Also available with MII-STD-883B processing. To order add / 883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
voltage drift is further improved by an advanced nulling technique that provides optimum $\mathrm{TCV}_{\mathrm{OS}}$ performance when $V_{\text {OS }}$ has been nulled to zero. Very high common mode and power supply rejection enable accurate performance in the presence of large spurious signals.
Flexible external compensation provides wide bandwidth and high slew rate operation in high closed-loop gain applications. The superior long term stability, and compatibility with MIL-STD-883 processing, make the OP-06 an excellent choice for high reliability process control and aerospace applications; including strain gauge and thermocouple amplifiers, low noise audio amplifiers, and instrumentation amplifiers. The OP-06 is a direct replacement for all 725 types providing superior DC and noise performance plus the unique feature of complete input differential voltage and output short circuit protection.
See AN-25 for additional information.
PIN CONNECTIONS


## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS (Note 3)

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Internal Power Dissipation (Note 1) . . . . . . . . . . . . . . 500 mW
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$
Input Voltage (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Output Short Circuit Duration .................... Indefinite
Storage Temperature Range . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range
OP-06A, OP-06B, OP-06C .......... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-06E, OP-06F, OP-06G . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec. ) . . . . $300^{\circ} \mathrm{C}$
DICE Junction Temperature ............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
notes:

| 1. See table for maximum ambient temperature rating and derating factor. |  |  |
| :--- | :---: | :---: |
| Package Type | Maximum Ambient <br> Temperature for Rating | Derated Above Maximum <br> Ambient Temperature |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14. PIN HERMETIC <br> DIP (Y) | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-PIN HERMETIC <br> DIP (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{mV} /{ }^{\circ} \mathrm{C}$ |

2. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
3. Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-06A/E |  |  | OP-6B/F |  |  | OP-6C/G |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ (Note 2) | - | 0.06 | 0.2 | - | 0.2 | 0.5 | - | 0.4 | 1.3 | mV |
| Input Offset Current | los |  | - | 0.3 | 2.0 | - | 0.75 | 5.0 | - | 2 | 13 | nA |
| Input Bias Current | ${ }^{\prime} \mathrm{B}$ |  | - | 30 | 70 | - | 30 | 80 | - | 40 | 110 | nA |
| Input Noise Voltage Density | ${ }^{\text {n }}$ | $\text { (Note 1) } \begin{aligned} \mathrm{f}_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =100 \mathrm{~Hz} \\ & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 9.0 \\ & 8.0 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} \hline 15.0 \\ 9.0 \\ 7.5 \end{array}$ | - | $\begin{aligned} & 9.0 \\ & 8.0 \\ & 7.0 \end{aligned}$ | $\begin{array}{r} \hline 15.0 \\ 9.0 \\ 7.5 \end{array}$ | - | 9.0 8.0 7.0 | 15.0 9.0 7.5 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ \text { (Note 1) } & f_{0}=100 \mathrm{~Hz} \\ f_{0} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 0.5 \\ 0.25 \\ 0.15 \end{array}$ | $\begin{array}{r} 1.2 \\ 0.6 \\ 0.25 \end{array}$ | - | 0.5 0.25 0.15 | $\begin{array}{r} 1.2 \\ 0.6 \\ 0.25 \end{array}$ | - | 0.6 0.3 0.2 | 1.4 0.7 0.3 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance | RIN | (Note 3) | 0.8 | 1.8 | - | 0.7 | 1.8 | - | 0.5 | 1.5 | - | M $\Omega$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \\ & \mathrm{v}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 1,000,000 | 3,000,000 | - | 1,000,000 | 3,000,000 | - | 500,000 | 3,000,000 | - | V/V |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.5 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.5 \end{aligned}$ | - | $\begin{array}{r} \pm 12.0 \\ \pm 11.5 \\ \hline\end{array}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | V |
| Input Voltage Range | IVR |  | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.5$ | $\pm 14.0$ | - | v |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 114 | 120 | - | 114 | 120 | - | 110 | 115 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | - | 0.5 | 2.0 | - | 1.0 | 5.0 | - | 2.0 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ |  | - | 90 | 120 | - | 90 | 120 | - | 110 | 150 | mW |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 500 \Omega \text { Note } 3 \cdot \\ & \mathrm{~V}_{\mathrm{O}}= \pm 0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \\ & \hline \end{aligned}$ | 100,000 | 600,000 | - | 100,000 | 600,000 | - | 60,000 | 600,000 | - | V/v |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{S}= \pm 3 \mathrm{~V}$ | - | 4 | 6 | - | 4 | 6 | - | 4 | 8 | mW |

## NOTES:

1. Sample tested.
2. Thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent the realization of the performance indi-
cated if both sides of the contacts are not kept at approximately the same temperature. Temperature gradients should therefore be minimized.
3. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-06A |  |  | OP-06B |  |  | OP.06C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage (Without external trim) | Vos | $\mathrm{R}_{\text {S }} \leq 20 \mathrm{k} \Omega$, Note $\mathbf{2}$ ) | - | 0.08 | 0.28 | - | 0.3 | 0.7 | - | 0.5 | 1.6 | mV |
| Average Input Offset Voltage Drift (Without external trim) | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ (Notes 1,2) | - | 0.3 | 0.8 | - | 0.7 | 2.0 | - | 1.4 | 4.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Voltage Drift (With external trim) | $\mathrm{TCV}_{\text {OSn }}$ | $\begin{aligned} & R_{S}=50 \Omega(\text { Notes } 1,2) \\ & R_{p}=20 \mathrm{k} \Omega \end{aligned}$ | - | 0.2 | 0.6 | - | 0.28 | 1.0 | - | 0.5 | 1.5 | ${ }_{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | 'os | $\begin{aligned} & { }^{T_{A} M A X} \\ & T_{A} M I N \end{aligned}$ |  | $\begin{array}{r} 0.25 \\ 0.8 \end{array}$ | $\begin{aligned} & 1.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 0.6 \\ & 2.0 \end{aligned}$ | $\begin{array}{r} 4.0 \\ 18.0 \end{array}$ | - | 2.0 3.0 | 15 25 | nA |
| Average Input Offset Current Drift | ${ }^{\text {TCIOS }}$ | (Note 1) | - | 3 | 20 | - | 8 | 90 | - | 14 | 150 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | ${ }^{\prime} B$ | $\begin{aligned} & { }^{T_{A} M A X} \\ & T_{A} M I N \end{aligned}$ |  | $\begin{aligned} & 22 \\ & 40 \end{aligned}$ | $\begin{array}{r} 60 \\ 120 \end{array}$ | - | 25 45 | 70 180 | - | 35 45 | $\begin{aligned} & 110 \\ & 180 \\ & \hline \end{aligned}$ | nA |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 109 | 112 | - | 109 | 112 | - | 95 | 110 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 1.0 | 5.0 | - | 2.0 | 8.0 | - | 3.0 | 15 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~T}_{\mathrm{A}} \text { MAX } \\ & \mathrm{T}_{\mathrm{A}} \text { MIN } \end{aligned}$ | $\begin{array}{r} 1,000,000 \\ 700,000 \end{array}$ | $\begin{array}{r} 3,500,000 \\ 2,000,000 \end{array}$ | $-$ | $\begin{array}{r} 1,000,000 \\ 700,000 \end{array}$ | $\begin{array}{r} 3,500,000 \\ 1,800,000 \end{array}$ | - | $\begin{array}{r} 400,000 \\ 300,000 \end{array}$ | $\begin{array}{r} 3,200,000 \\ 1,700,000 \end{array}$ | - | V/V |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.6$ | - | $\pm 12.0$ | $\pm 12.6$ | - | $\pm 11.0$ | $\pm 12.6$ | - | V |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.


DICE CHARACTERISTICS


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-06N <br> LIMIT | OP-06G <br> LIMIT | OP-06GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | 0.2 | 0.5 | 1.3 | mV MAX |
| Input Offset Current | los |  | 2 | 5 | 13 | nA MAX |
| Input Bias Current | $I_{B}$ |  | 70 | 80 | 110 | nA MAX |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 1) | 0.8 | 0.7 | 0.5 | M $\Omega$ MIN |
| Input Voltage Range | IVR |  | $\pm 13.5$ | $\pm 13.5$ | $\pm 13.5$ | V MIN |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 114 | 114 | 110 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 2 | 5 | 10 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 10 k \Omega \\ & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 1 k \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 11.0 \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 11.5 \end{aligned}$ | V MIN |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 1000 | 1000 | 500 | V/mV MIN |
| Differential Input Voltage |  |  | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\mathrm{V}_{\text {MAX }}$ |
| Power Consumption $\left(\mathrm{V}_{\text {OUT }}=\mathrm{OV}\right)$ | $P_{\text {d }}$ |  | 120 | 120 | 150 | mW MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-06N <br> TYPICAL | OP-06G <br> TYPICAL | OP-06GR <br> TYPICAL |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Average Input Offset <br> Voltage Drift | $\mathrm{TCV}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}} \leq 50 \Omega$ | 0.3 | 0.7 | 1.4 |
| Nulled Input Offset <br> Voltage Drift | $\mathrm{TCV}_{\mathrm{OSn}}$ | $R_{S} \leq 50 \mathrm{k} \Omega$ <br> $R_{P}=20 \mathrm{k} \Omega$ | 0.2 | 0.28 | 0.5 |
| Average Input Offset <br> Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ |  | $3 \mathrm{C} /{ }^{\circ} \mathrm{C}$ |  |  |

## NOTE:

1. Guaranteed by design.

TYPICAL DYNAMIC PERFORMANCE CURVES

OPEN LOOP RESPONSE FOR VALUES OF COMPENSATION


SLEW RATE USING RECOMMENDED COMPENSATION NETWORKS


CLOSED LOOP FREQUENCY RESPONSE FOR VALUES OF COMPENSATION


COMPENSATION CIRCUIT (J or Z PACKAGE)


## TYPICAL PERFORMANCE CURVES

TRIMMED OFFSET VOLTAGE vs TEMPERATURE


TRIMMED OFFSET VOLTAGE DRIFT AS A FUNCTION OF TRIMMING POTENTIOMETER $\left(R_{p}\right)$ SIZE AND $V_{0 s}$




OFFSET CURRENT vs TEMPERATURE


PSRR vs FREQUENCY (OP-06B, OP-06E)


1. $\mathbf{C 1}=0.001 \mu \mathrm{~F}, \mathrm{R} 1=470 \Omega$ FROM PIN 5 TO $\mathrm{V}-$
2. $\mathrm{C} 1=0.001 \mu \mathrm{~F}, \mathrm{R} 1=470 \Omega \mathrm{FR}$
3. $\mathrm{C} 1=0.1 \mu \mathrm{~F}, \mathrm{R} 1=5 \Omega \mathrm{TO} \mathrm{V}-$
4. $\mathrm{C} 1=0.001 \mu \mathrm{~F} ;$ R1 $=470 \Omega$ FROM PIN 5 TO GND
5. $\mathrm{C} 1=0.05 \mu \mathrm{~F}, \mathrm{R} 1=10 \Omega, \mathrm{C} 2=0.02 \mu \mathrm{~F}$,

R2 $=39 \Omega$ TO V-
5. $\mathrm{C} 1=0.05 \mu \mathrm{~F}, \mathrm{R} 1=10 \Omega, \mathrm{C} 2=0.02 \mu \mathrm{~F}$, $R 2=39 \Omega$ TO GND

OFFSET VOLTAGE DRIFT WITH TIME


NPUT BIAS CURRENT vs TEMPERATURE


OUTPUT SWING vs LOAD RESISTANCE


## TYPICAL PERFORMANCE CURVES



[^4]
## GUARANTEED PERFORMANCE CURVES





#### Abstract

These graphs depict maximum error referred to the input as a function of source resistance ( $\mathrm{R}_{1}$ ). Curves W are shown with $\mathrm{V}_{\text {OS }}$ trimmed at $+25^{\circ} \mathrm{C}$ and include errors due to $V_{O S}$ and $I_{O S}$ over the indicated temperature range. Curves Y and Z plot maximum errors with $\mathrm{V}_{\mathrm{OS}}$ not trimmed.


（ ${ }^{2}$

## ULTRA－LOW OFFSET VOLTAGE OPERATIONAL AMPLIFIER

## FEATURES

```
- Ultra-Low VOS
    . 10\muV
- Ultra-Low Vos Drift
    0.2\muV/ 呂
- Ulitra-Stable vs Time
0.2\muV/Month
- Ultra-Low Noise
    0.35\mu}\mp@subsup{|}{\mathrm{ p.p}}{
- No External Components Required
- Large Input Voltage Range . . . . . . . . . . . . . . . . }\pm14.0\textrm{V
- Wide Supply Voltage Range . . . . . . . . . }\pm3\textrm{VV}\mathrm{ to }\pm18\textrm{V
- Fits 725, 108A/308A, 741, AD510 Sockets
- 125 }\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ Temperature Tested Dice
```


## GENERAL DESCRIPTION

The OP－07 Series represents a breakthrough in monolithic operational amplifier performance $-\mathrm{V}_{\text {os }}$ of $10 \mu \mathrm{~V}, \mathrm{TCV}_{\text {OS }}$ of $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ，and long－term stability of $0.2 \mu \mathrm{~V} /$ month are achieved by a low－noise，bipolar input transistor amplifier circuit．Elim－ ination of external components for offset nulling，frequency compensation，and device protection improves the system

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ (\mu \mathrm{~V}) \end{gathered}$ | PACKAGE |  |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  | $\begin{aligned} & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 8-PIN } \\ & \hline \end{aligned}$ |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | DIP |  |  |  |
|  |  | 8－PIN | 14－PIN |  |  |
| 25 | OP07AJ＊ | OP07AZ＊ | OP07AY＊ |  | MIL |
| 75 | OP07EJ | OP07EZ | OP07EY | OP07EP | COM |
| 75 | OP07J＊ | OP07Z＊ | OP07Y＊ |  | MIL |
| 150 | OP07CJ | OP07CZ | OP07CY | OP07CP | COM |
| 150 | OP07DJ |  |  | OP07DP | COM |

＊Also available with MIL－STD－883B processing．To order add／883 as a suffix to the part number．
$\dagger$ All listed parts are available with 160 hour burn－in．See Ordering Information， Section 2.

MTBF and reduces cost．Excellent device interchangeability provides reduced system assembly time and eliminates field recalibrations．

True differential inputs with wide input voltage range and outstanding common－mode rejection provide excellent per－ formance in high－noise environments and non－inverting applications．Low bias currents and extremely－high input impedances are maintained over the entire temperature range．

The OP－07 provides unparalleled performance for low noise， high－accuracy amplification of very low－level signals in transducer applications．Devices are available in chip form for use in hybrid circuitry．The OP－07 is a direct replacement for $725,108 \mathrm{~A} / 308 \mathrm{~A}^{*}$ ，and OP－05 amplifiers；741－types may be directly replaced by removing the 741 ＇s nulling potentiometer．
＊TO－99 package only．For Matched Dual see OP－207．

## PIN CONNECTIONS



## SIMPLIFIED SCHEMATIC



[^5]
## ABSOLUTE MAXIMUM RATINGS (Note 2)

Supply Voltage .................................. $\pm 22 \mathrm{~V}$ Internal Power Dissipation (Note 1) . . . . . . . . . . . . 500 mW
Differential Input Voltage . . . . . . . . . . . . . . . . .... $\pm 30 \mathrm{~V}$
Input Voltage (Note 3) ............................. $\pm 22 \mathrm{~V}$
Output Short Circuit Duration ................. Indefinite
Storage Temperature Range
$\mathrm{J}, \mathrm{Y}$, and Z Packages $\ldots . . . . . . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
P Package $\ldots \ldots \ldots \ldots \ldots \ldots \ldots \ldots,-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Operating Temperature Range
OP-07A, OP-07 ...................... -55 to $+125^{\circ} \mathrm{C}$
OP-07E, OP-07C, OP-07D .............. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec.) ..... $300^{\circ} \mathrm{C}$
DICE Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## notes:

1. See table for maximum ambient temperature rating and derating factor.
2. Absolute maximum ratings apply to both packaged parts and dice, unless otherwise noted.
3. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14-Pin Hermetic DIP (Y) | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Hermetic Dip (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Plastic Dip (P) | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-07A |  |  | OP-07 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | (Note 1) | - | 10 | 25 | - | 30 | 75 | $\mu \mathrm{V}$ |
| Long Term Input Offset Voltage Stability | $\Delta \mathrm{V}_{\text {OS }} /$ Time | (Note 2) | - | 0.2 | 1.0 | - | 0.2 | 1.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | - | 0.3 | 2.0 | - | 0.4 | 2.8 | $n A$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | $\pm 0.7$ | $\pm 2.0$ | - | $\pm 1.0$ | $\pm 3.0$ | $n A$ |
| Input Noise Voltage | $e_{\text {np.p }}$ | 0.1 Hz to 10 Hz (Note 3) | - | 0.35 | 0.6 | - | 0.35 | 0.6 | $\mu \mathrm{V}_{\mathrm{p} \cdot \mathrm{p}}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \quad(\text { Note } 3) \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \end{array}$ | $\begin{aligned} & \hline 18.0 \\ & 13.0 \\ & 11.0 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \\ \hline \end{array}$ | $\begin{aligned} & 18.0 \\ & 13.0 \\ & 11.0 \\ & \hline \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $\mathrm{i}_{\text {np-p }}$ | 0.1 Hz to 10 Hz (Note 3) | - | 14 | 30 | - | 14 | 30 | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}(\text { Note } 3) \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.23 \\ & 0.17 \end{aligned}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.23 \\ & 0.17 \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 4) | 30 | 80 | - | 20 | 60 | - | M $\Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 200 | - | - | 200 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}$ | 110 | 126 | - | 110 | 126 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}} \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 4 | 10 | - | 4 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & R_{\mathrm{L}} \geq 500 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 0.5 \mathrm{~V} \\ & \left.\mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { (Note } 3\right) \end{aligned}$ | 300 150 | 500 400 | - | 200 150 | 500 400 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | V |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \quad$ (Note 3) | 0.1 | 0.3 | - | 0.1 | 0.3 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0 \quad$ (Note 3) | 0.4 | 0.6 | - | 0.4 | 0.6 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $V_{0}=0,10=0$ | - | 60 | - | - | 60 | - | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \text { No load } \\ & V_{\mathrm{S}}= \pm 3 \mathrm{~V} \text {, No load } \end{aligned}$ | - | 75 4 | $\begin{array}{r} 120 \\ 6 \end{array}$ | - | $\begin{array}{r} 75 \\ 4 \end{array}$ | 120 6 | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | $\pm 4$ | - | - | $\pm 4$ | - | mV |

## NOTES:

1. OP-07A grade $\mathrm{V}_{\mathrm{OS}}$ is measured one minute after application of power. For all other grades $\mathrm{V}_{\mathrm{OS}}$ is measured approximately 0.5 seconds after application of power.
2. Long Term Input Offset Voltage Stability refers to the averaged trend line of $\mathrm{V}_{\text {OS }} \mathrm{vs}$. Time over extended periods after the first 30 days of operation.

Excluding the initial hour of operation, changes in $\mathrm{V}_{\text {OS }}$ during the first 30 operating days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curves. Parameter is sample tested.
3. Sample tested.
4. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－07A |  |  | OP－07 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voitage | $\mathrm{V}_{\text {OS }}$ | （Note 1） | － | 25 | 60 | － | 60 | 200 | $\mu \mathrm{V}$ |
| Average Input Offset Voltage Drift Without External Trim With External Trim | $\mathrm{TCV}_{\text {OS }}$ | （Note 2） | － | 0.2 | 0.6 | － | 0.3 | 1.3 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{TCV}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega \quad$（Note 2） | － | 0.2 | 0.6 | － | 0.3 | 1.3 |  |
| Input Offset Current | los |  | － | 0.8 | 4.0 | － | 1.2 | 5.6 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ | （Note 2） | － | 5 | 25 | － | 8 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | － | $\pm 1.0$ | $\pm 4.0$ | － | $\pm 2.0$ | $\pm 6.0$ | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ | （Note 2） | － | 8 | 25 | － | 13 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | － | $\pm 13.0$ | $\pm 13.5$ | － | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}$ | 106 | 123 | － | 106 | 123 | － | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | － | 5 | 20 | － | 5 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 200 | 400 | － | 150 | 400 | － | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.6$ | － | $\pm 12.0$ | $\pm 12.6$ | － | V |

## NOTES：

1．OP－07A grade $\mathrm{V}_{\text {OS }}$ is measured one minute after application of power．For all other grades $\mathrm{V}_{\text {OS }}$ is measured approximately 0.5 seconds after applica－

TYPICAL OFFSET VOLTAGE TEST CIRCUIT


## OPTIONAL OFFSET NULLING CIRCUIT


tion of power．
2．Sample tested．


BURN－IN CIRCUIT


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-07E |  |  | OP-07C |  |  | OP-07D |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | (Note 1) | - | 30 | 75 | - | 60 | 150 | - | 60 | 150 | $\mu \mathrm{V}$ |
| Long Term $\mathrm{V}_{\mathrm{OS}}$ Stability | $\mathrm{V}_{\text {OS }} /$ Time | (Note 2) | - | 0.3 | 1.5 | - | 0.4 | 2.0 | - | 0.5 | 3.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | - | 0.5 | 3.8 | - | 0.8 | 6.0 | - | 0.8 | 6.0 | nA |
| Input Bias Current | $I_{B}$ |  | - | $\pm 1.2$ | $\pm 4.0$ | - | $\pm 1.8$ | $\pm 7.0$ | - | $\pm 2.0$ | $\pm 12$ | nA |
| Input Noise Voltage | $e_{\text {np-p }}$ | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { (Note 3) } \end{aligned}$ | - | 0.35 | 0.6 | - | 0.38 | 0.65 | - | 0.38 | 0.65 | $\mu V_{p-p}$ |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ | - | 10.3 | 18.0 | - | 10.5 | 20.0 | - | 10.5 | 20.0 |  |
|  |  | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}($ Note 3$)$ | - | 10.0 | 13.0 | - | 10.2 | 13.5 | - | 10.3 | 13.5 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz}$ | - | 9.6 | 11.0 | - | 9.8 | 11.5 | - | 9.8 | 11.5 |  |
| Input Noise Current | $i_{n p-p}$ | $\begin{aligned} & 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ & \text { (Note 3) } \end{aligned}$ | - | 14 | 30 | - | 15 | 35 | - | 15 | 35 | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ | - | 0.32 | 0.80 | - | 0.35 | 0.90 | - | 0.35 | 0.90 | $\mathrm{pAl} \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz}($ Note 3) | - | 0.14 | 0.23 | - | 0.15 | 0.27 | - | 0.15 | 0.27 |  |
|  |  | $\mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz}$ | - | 0.12 | 0.17 | - | 0.13 | 0.18 | - | 0.13 | 0.18 |  |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 4) | 15 | 50 | - | 8 | 33 | - | 7 | 31 | - | $\mathrm{M} \Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 160 | - | - | 120 | - | - | 120 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13 \mathrm{~V}$ | 106 | 123 | - | 100 | 120 | - | 94 | 110 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 3 \mathrm{~V} \\ & \text { to } \pm 18 \mathrm{~V} \end{aligned}$ | - | 5 | 20 | - | 7 | 32 | - | 7 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 200 | 500 | - | 120 | 400 | - | 120 | 400 | - | V/mV |
|  |  | $\begin{aligned} & R_{\mathrm{L}} \geq 500 \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \quad(\text { Note } 3) \end{aligned}$ | 150 | 400 | - | 100 | 400 | - | - | 400 | - |  |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega$ | $\pm 12.5$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | V |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.8$ | - | $\pm 11.5$ | $\pm 12.8$ | - | $\pm 11.5$ | $\pm 12.8$ | - |  |
|  |  | $R_{L} \geq 1 \mathrm{k} \Omega$ | $\pm 10.5$ | $\pm 12.0$ | - | - | $\pm 12.0$ | - | - | $\pm 12.0$ | - |  |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Note 3) | 0.1 | 0.3 | - | 0.1 | 0.3 | - | 0.1 | 0.3 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1.0 \\ & \text { (Note 3) } \end{aligned}$ | 0.4 | 0.6 | - | 0.4 | 0.6 | - | 0.4 | 0.6 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{\mathrm{O}}$ | $V_{O}=0, I_{0}=0$ | - | 60 | - | - | 60 | - | - | 60 | - | $\Omega$ |
| Power Consumption | $P_{\text {d }}$ | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V} \text {, No load } \\ & \mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text {, No load } \end{aligned}$ | - | 75 4 | 120 6 | - | 80 | 150 8 | - | 80 | 150 8 | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | $\pm 4$ | - | - | $\pm 4$ | - | - | $\pm 4$ | - | mV |

## NOTES:

1. Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
2. Long Term Input Offset Voltage Stability refers to the averaged trend line of $V_{O S}$ vs. Time over extended periods after the first 30 days of
operation. Excluding the initial hour of operation, changes in $\mathrm{V}_{\text {OS }}$ during the first 30 operating days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curves. Parameter is sample tested.
3. Sample tested.
4. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－07E |  |  | OP－07C |  |  | OP－07D |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | （Note 1） | － | 45 | 130 | － | 85 | 250 | － | 85 | 250 | ${ }_{\mu} \mathrm{V}$ |
| Average Input Off－ set Voltage Drift Without External Trim | $\mathrm{TCV}_{\text {OS }}$ | （Note 2） | － | 0.3 | 1.3 | － | 0.5 | 1.8 | － | 0.7 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TCV}_{\mathrm{OS}} \mathrm{n}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$（Note 2） | － | 0.3 | 1.3 | － | 0.4 | 1.6 | － | 0.7 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | － | 0.9 | 5.3 | － | 1.6 | 8.0 | － | 1.6 | 8.0 | nA |
| Average Input Off－ set Current Drift | TClos | （ Note 2） | － | 8 | 35 | － | 12 | 50 | － | 12 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ |  | － | $\pm 1.5$ | $\pm 5.5$ | － | $\pm 2.2$ | $\pm 9.0$ | － | $\pm 3.0$ | $\pm 14$ | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ | （Note 2） | － | 13 | 35 | － | 18 | 50 | － | 18 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | － | $\pm 13.0$ | $\pm 13.5$ | － | $\pm 13.0$ | $\pm 13.5$ | － | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13 \mathrm{~V}$ | 103 | 123 | － | 97 | 120 | － | 94 | 106 | － | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | － | 7 | 32 | － | 10 | 51 | － | 10 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 180 | 450 | － | 100 | 400 | － | 100 | 400 | － | V／mV |
| Output Voltage Swing | $V_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.6$ | － | $\pm 11.0$ | $\pm 12.6$ | － | $\pm 11.0$ | $\pm 12.6$ | － | V |

## NOTES：

1．Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power．

2．Sample tested．

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


DIE SIZE $0.100 \times 0.053$ inch

1. BALANCE
2. INVERTING INPUT
3. NON-INVERTING INPUT
4. $v$ -
5. OUTPUT
6. $v+$
7. BALANCE

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-07N, OP-07G and OP-07GR devices, $T_{A}=+125^{\circ} \mathrm{C}$ for OP-07NT and OP-07GT, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-07NT LIMIT | OP-07N <br> LIMIT | OP-07GT LIMIT | OP-07G LIMIT | OP-07GR LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | 140 | 40 | 210 | 80 | 150 | $\mu \mathrm{V}$ MAX |
| Input Offset Current | $\mathrm{l}_{0}$ |  | 4.0 | 2.0 | 5.6 | 2.8 | 6.0 | nA MAX |
| Input Bias Current | $I_{B}$ |  | $\pm 4.0$ | $\pm 2.0$ | $\pm 6.0$ | $\pm 3.0$ | $\pm 7.0$ | nA MAX |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 2) | - | 20.0 | - | 20.0 | 8.0 | M $\Omega$ MIN |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.0$ | $\pm 13.0$ | $\pm 13.0$ | $\pm 13.0$ | $V \mathrm{MIN}$ |
| Common Mode <br> Rejection Ratio | CMRR | $V_{C M}= \pm 13.0 \mathrm{~V}$ | 100 | 110 | 100 | 110 | 100 | dB MiN |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 20 | 10 | 20 | 10 | 30 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $V_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | - $\pm 12.0$ - | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | - $\pm 12.0$ - | $\begin{gathered} \pm 12.0 \\ \pm 11.5 \\ \pm 10.5 \end{gathered}$ | $\begin{array}{r}  \pm 12.0 \\ \pm 11.5 \\ - \end{array}$ | V MIN |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 200 | 200 | 150 | 120 | 120 | V/mV MIN |
| Differential Input Voltage |  |  | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | $\pm 30$ | $V$ MAX |
| Power Consumption | $P_{\text {D }}$ | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | - | 120 | - | 120 | 150 | mW MAX |

## NOTE:

1. For $25^{\circ} \mathrm{C}$ characteristics of OP-07NT and OP-07GT, see OP-07N and OP07G characteristics, respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-07NT } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { OP-07N } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { OP-07GT } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { OP-07G } \\ \text { TYP } \end{gathered}$ | OP-07GR TYP | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | TCV ${ }_{\text {Os }}$ | $\mathrm{R}_{S}=50 \Omega$ | 0.2 | 0.2 | 0.3 | 0.3 | 0.7 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Nulled Input Offset Voltage Drift | TCV ${ }_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{P}}=20 \mathrm{k} \Omega$ | 0.2 | 0.2 | 0.3 | 0.3 | 0.7 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ |  | 5.0 | 5.0 | 8.0 | 8.0 | 12.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 0.3 | 0.3 | 0.3 | 0.3 | 0.3 | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{AvCL}=+1.0$ | 0.6 | 0.6 | 0.6 | 0.6 | 0.6 | MHz |

TYPICAL PERFORMANCE CURVES



INPUT BIAS CURRENT vs DIFFERENTIAL INPUT VOLTAGE


OFFSET VOLTAGE CHANGE DUE


MAXIMUM ERROR vs SOURCE RESISTANCE


INPUT BIAS CURRENT vs TEMPERATURE



TYPICAL PERFORMANCE CURVES

OP-07 LOW FREQUENCY NOISE

(SEE NOISE TEST CIRCUIT)


OPEN LOOP FREQUENCY RESPONSE


TOTAL INPUT NOISE VOLTAGE vs FREQUENCY


PSRR vs FREQUENCY


CLOSED LOOP RESPONSE FOR
VARIOUS GAIN CONFIGURATIONS


INPUT WIDEBAND NOISE vs BANDWIDTH $(0.1 \mathrm{~Hz}$ TO FREQUENCY INDICATED)


OPEN LOOP GAIN vs POWER SUPPLY VOLTAGE

 MAXIMUM UNDISTORTED
OUTPUT vS FREQUENCY

## TYPICAL PERFORMANCE CURVES



## TYPICAL APPLICATIONS

HIGH SPEED, LOW VOS COMPOSITE AMPLIFIER

*PINOUTS SHOWN FOR J, P AND Z PACKAGES.

ADJUSTMENT-FREE PRECISION SUMMING AMPLIFIER


## TYPICAL APPLICATIONS

## HIGH STABILITY THERMOCOUPLE AMPLIFIER


*PINOUTS SHOWN FOR J, P AND Z PACKAGES.

## APPLICATIONS INFORMATION

OP-07 Series units may be fitted directly to 725, 108A/308A* and OP-05 sockets with or without removal of external compensation or nulling components. Additionally, OP-07 may be fitted to unnulled 741-type sockets; however if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-07 operation. OP-07 offset voltage may be nulled to zero (or other desired setting) through use of a potentiometer (see offset nulling circuit diagram).
*TO-99 Package only

PRECISION ABSOLUTE VALUE CIRCUIT


The OP-07 provides stable operation with load capacitance up to 500 pF and $\pm 10 \mathrm{~V}$ swings; larger capacitances should be decoupled with $50 \Omega$ decoupling resistor. The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

# PRECISION LOW INPUT CURRENT OPERATIONAL AMPLIFIER 

FEATURES<br>－Low Offset Voltage ．．．．．．．．．．．．．．．． $150{ }_{\mu} \mathrm{V}$ Maximum<br>－Low Offset Voltage Drift ．．．．．．．．．． $2.5 \boldsymbol{5}^{\mathrm{V} V}{ }^{\circ}{ }^{\circ} \mathrm{C}$ Maximum<br>－Five Times PM108A Load Current ．．．．．．5mA Minimum<br>－Low Offset Current ．．．．．．．．．．．．．．．．200pA Maximum<br>－Low Bias Current 2．0nA Maximum<br>－Low Power Consumption ．．．．18mW Maximum＠$\pm 15 \mathrm{~V}$<br>－High Common Mode Input Range ．．．$\pm 13.5 \mathrm{~V}$ Minimum<br>－MIL－STD－883 Class B Processing Available<br>－Silicon－Nitride Passivation<br>－ $125^{\circ}$ C Temperature Tested Dice

ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {OS }} \mathrm{MAX} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  | PLASTIC |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { DIP } \\ \text { 8-PIN } \end{gathered}$ | $\begin{gathered} \text { DIP } \\ \text { 8-PIN } \end{gathered}$ |  |
| 0.15 | OP08AJ＊ | OP08AZ＊ |  | MIL |
| 0.15 | OP08EJ | OP08EZ | OP08EP | COM |
| 0.30 | OP08BJ＊ | OP08BZ＊ |  | MIL |
| 0.30 | OP08FJ | OP08FZ | OP08FJ | COM |
| 1.0 | OP08CJ＊ | OP08CZ＊ |  | MIL |
| 1.0 | OP08GJ | OP08GZ | OP08GP | COM |

＊Also available with MIL－STD－883B processing．To order add $/ 883$ as a suffix to the part number．
$\dagger$ All listed parts are available with 160 hour burn－in．See Ordering Information， Section 2.

## GENERAL DESCRIPTION

The PMI OP－08 is an improved version of the popular LM108A low power op amp．The OP－08 has a three times lower offset voltage and a two times lower offset voltage drift．The total worst case input offset voltage over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the OP－08 is only $350 \mu \mathrm{~V}$ ，while the 108A has $900 \mu \mathrm{~V}$ to $1000 \mu \mathrm{~V}$ for these conditions．In addition the OP－08 drives a $2 k \Omega$ load．This is five times the output current capability of the 108A．This excellent performance is achieved by applying PMI＇s ion－implanted super beta process and on－ chip－zener－zap trimming capabilities．For devices with iden－ tical specifications plus internal frequency compensation， see the OP－12 data sheet．

## PIN CONNECTIONS

| EPOXY B MINI－DIP <br> （P－Suffix） |  |  |  |
| :---: | :---: | :---: | :---: |
|  | 8－PIN HERMETIC DIP （Z－Suffix） |  |  |

## SIMPLIFIED SCHEMATIC


Supply Voltage
$\left.\begin{array}{l}\text { OP-08A, OP-08B, } \\ \text { OP-08E, OP-08F }\end{array}\right\}$ (All DICE except GR) $\ldots . . . \pm 20 \mathrm{~V}$
OP-08C, OP-08G (GR DIĊE Only) ............... $\pm 18 \mathrm{~V}$
Internal Power Dissipation (Note 1) . . . . . . . . . . . . 500 mW
Differential Input Current (Note 2) . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$
Input Voltage (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~V}$
Output Short Circuit Duration . . . . . . . . . . . . . . . Indefinite
Operating Temperature Range
OP-08A, OP-08B, OP-08C .......... . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-08E, OP-08F, OP-08G . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec.) . . . . $300^{\circ} \mathrm{C}$
DICE Junction Temperature $\left(T_{j}\right) \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

## ABSOLUTE MAXIMUM RATINGS (Note 4) <br> ABSOLUTE MAXIMUM RATINGS (Note 4)

Supply Voltage
$\left.\begin{array}{l}\text { OP-08A, OP-08B, } \\ \text { OP-08E, OP-08F }\end{array}\right\}$ (All DICE except GR) $\ldots . . . \pm \mathbf{2 0 V}$
OP-08C, OP-08G (GR DIĊE Only) .............. . $\pm 18 \mathrm{~V}$
Internal Power Dissipation (Note 1) . . . . . . . . . . . . 500 mW
Differential Input Current (Note 2) . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$
Output Short Circuit Duration . . . . . . . . . . . . . . . . . . Indefinite
Operating Temperature Range
OP-08A, OP-08B, OP-08C .......... . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-08E, OP-08F, OP-08G . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec.) ..... $300^{\circ} \mathrm{C}$
DICE Junction Temperature $\left(T_{j}\right) \ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| PACKAGE TYPE | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} / /^{\circ} \mathrm{C}$ |
| TO-99 $(\mathrm{J})$ | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Plastic DIP $(\mathbf{P})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## NOTES:

1. See table for maximum ambient temperature rating and derating factor.
2. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless, some limiting resistance is provided.
3. For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
4. Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $T_{A}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ for $\mathrm{A}, \mathrm{B}, \mathrm{E}$, and F Grades, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ for C and G Grades, unless otherwise noted. Compensation capacitor $=30 \mathrm{pF}$.

| PARAMETER | SYMBOL | CONDITIONS | OP-08A/E |  |  | OP-08B/F |  |  | OP-08C/G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.07 | 0.15 | - | 0.18 | 0.30 | - | 0.25 | 1.0 | mV |
| Input Offset Current | los |  | - | 0.05 | 0.20 | - | 0.05 | 0.20 | - | 0.08 | 0.50 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 0.80 | 2.0 | - | 0.80 | 2.0 | - | 1.0 | 5.0 | nA |
| Input Noise Voltage | $e_{n p-p}$ | 0.1 Hz to 10 Hz | - | 0.9 | - | - | 0.9 | - | - | 0.9 | - | ${ }_{\mu} \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz}$ $\mathrm{f}_{0}=100 \mathrm{~Hz}$ | - | 22 | - | - | 22 | - | - |  | - |  |
|  |  | $\begin{aligned} & f_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | - | 21 20 | - | - | 21 20 | - | - | 21 20 | - | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| Input Noise Current | $i_{n p-p}$ | 0.1 Hz to 10 Hz | - | 3 | - | - | 3 | - | - | 3 | - | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ | - | 0.15 | - | - | 0.15 | - | - | 0.15 | - | $\mathrm{pA} / \sqrt{ } \overline{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz}$ | - | 0.14 | - | - | 0.14 | - | - | 0.14 | - |  |
|  |  | $\mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz}$ | - | 0.13 | - | - | 0.13 | - | - | 0.13 | - |  |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 1) | 26 | 70 | - | 26 | 70 | - | 10 | 50 | - | M $\Omega$ |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.5$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V}$ | 104 | 120 | - | 104 | 120 | - | 84 | 116 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 1 | 7 | - | 1 | 7 | - | 2 | 63 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 80 | 300 | - | 80 | 300 | - | 40 | 250 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \hline \end{aligned}$ | 50 | 150 | - | 50 | 150 | - | - | 100 | - |  |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | V |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | - | 0.12 | - | - | 0.12 | - | - | 0.12 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | - | 0.80 | - | - | 0.80 | - | - | 0.80 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{I}_{\mathrm{O}}=0$ | - | 200 | - | - | 200 | - | - | 200 | - | $\Omega$ |
| Power | $P_{d}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | - | 9 | 18 | - | 9 | 18 | - | 12 | 24 | mW |
| Consumption |  | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ | - | 3 | 6 | - | 3 | 6 | - | 4 | 8 |  |

## NOTE:

1. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ for C Grade and $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ for A or B Grades，$-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ ， unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－08A |  |  | OP－08B |  |  | OP－08C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $V_{\text {OS }}$ |  | － | 0.12 | 0.35 | － | 0.28 | 0.60 | － | 0.40 | 2.0 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ |  | － | 0.50 | 2.5 | － | 1.0 | 3.5 | － | 1.5 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | － | 0.12 | 0.40 | － | 0.12 | 0.40 | － | 0.18 | 1.0 | nA |
| Average Input Offset Current Drift | TClos |  | － | 0.50 | 2.5 | － | 0.50 | 2.5 | － | 1.0 | 5.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | － | 1.2 | 3.0 | － | 1.2 | 3.0 | － | 1.8 | 10 | nA |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13.5$ | $\pm 14.0$ | － | $\pm 13.5$ | $\pm 14.0$ | － | $\pm 13.5$ | $\pm 14.0$ | － | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13.5 \mathrm{~V}$ | 100 | 110 | － | 100 | 110 | － | 80 | 106 | － | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | － | 4 | 10 | － | 4 | 10 | － | 5 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | 40 | 120 | － | 40 | 120 | － | 15 | 80 | － | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $v_{0}$ | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | V |
| Power Consumption | $P_{d}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | － | 9 | 18 | － | 9 | 18 | － | 15 | 24 | mW |

COMPENSATION CIRCUITS


OFFSET VOLTAGE TEST CIRCUIT


BURN－IN CIRCUIT


ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}$ for G Grade and $\mathrm{V}_{S}= \pm 20 \mathrm{~V}$ for E or F Grades, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-08E |  |  | OP-08F |  |  | OP-08G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.10 | 0.26 | - | 0.23 | 0.45 | - | 0.32 | 1.4 | mV . |
| Average Input Offset Voltage Drift | TCV ${ }_{\text {OS }}$ |  | - | 0.50 | 2.5 | - | 1.0 | 3.5 | - | 1.5 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 0.08 | 0.30 | - | 0.11 | 0.60 | - | 0.12 | 6.5 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ |  | - | 0.50 | 2.5 | - | 1.0 | 5.0 | - | 2.0 | 50.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 1.0 | 2.6 | - | 1.2 | 5.2 | - | 1.4 | 6.5 | $n A$ |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.5$ | $\pm 14.0$ | - | $\pm 13.5$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V}$ | 100 | 116 | - | 100 | 116 | - | 80 | 112 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 2 | 10 | - | 2 | 10 | - | 3 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | 25 60 | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | - | 25 60 | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | - | - 25 | 80 150 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - - | V |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | - | 9 | 18 | - | 9 | 18 | - | 15 | 24 | mW |

LOW FREQUENCY NOISE TEST CIRCUIT ( 0.1 to $\mathbf{1 0 H z}$ )


DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-08N and OP-08G, $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for OP-08NT and OP-08GT, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-08GR, unless otherwise noted.

| PARAMETER | SYMBOL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| CONDITIONS |  |

## NOTES:

1. For $25^{\circ} \mathrm{C}$ characteristics of NT \& GT devices, see $\mathrm{N} \& \mathrm{G}$ characteristics, 2. Guaranteed by design. respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | SYMBOL CONDITIONS | OP-08NT <br> TYPICAL | OP-08N <br> TYPICAL | OP-08GT <br> TYPICAL | OP-08G <br> TYPICAL | OP-08GR <br> TYPICAL |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset <br> Voltage Drift | TCV $_{\text {OS }}$ | 0.5 | 0.5 | 1.0 | 1.0 | 1.5 |
| Average Input Offset <br> Current Drift | $\mathrm{TCl}_{\text {OS }}$ | 0.5 | 0.5 | $\mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |  |  |

TYPICAL PERFORMANCE CURVES

LOW FREQUENCY NOISE

$R_{\mathrm{s}}=0, \mathrm{BW}=0.1 \mathrm{~Hz}$ to 10 Hz
$5 \mathrm{~m} \mathrm{~V} / \mathrm{div}$ AT READOUT
$0.5 \mu \mathrm{~V} / \mathrm{div}$ REFERRED TO INPUT

SMALL SIGNAL TRANSIENT RESPONSE


LARGE SIGNAL TRANSIENT RESPONSE


TRANSIENT RESPONSE TEST CIRCUIT


OPEN LOOP GAIN AND PHASE



INPUT BIAS CURRENT AND INPUT OFFSET CURRENT vs TEMPERATURE


## TYPICAL PERFORMANCE CURVES



## APPLICATIONS INFORMATION

The OP－08 series has extremely low input offset and bias currents；the user is cautioned that stray printed circuit board leakages can produce significant errors，especially at high board temperatures．Careful attention to board layout and cleaning procedure is required to fully realize the OP－08 performance．It is suggested that effects of board leakage be minimized by encircling the input pins with a conductive guard ring operated at a potential close to that of the inputs． This guard ring should be driven by a low impedance source， such as the amplifier＇s output for non－inverting circuits or ground for inverting circuits．

## TYPICAL APPLICATIONS

OCTAVE EQUALIZER


The above circuit is one section of an octave equalizer used in audio systems．The table shows the values of $\mathrm{C}_{1}$ and $\mathrm{C}_{2}$ needed to achieve the given center frequencies．This circuit is capable of 12 dB boost or cut as determined by the posi－ tion of R2．

| $\mathbf{f}_{\mathbf{0}}(\mathbf{H z})$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{2}$ |
| :---: | ---: | ---: |
| 32 | $0.18 \mu \mathrm{~F}$ | $0.018 \mu \mathrm{~F}$ |
| 64 | $0.1 \mu \mathrm{~F}$ | $0.01 \mu \mathrm{~F}$ |
| 125 | $0.047 \mu \mathrm{~F}$ | $0.0047 \mu \mathrm{~F}$ |
| 250 | $0.022 \mu \mathrm{~F}$ | $0.0022 \mu \mathrm{~F}$ |
| 500 | $0.012 \mu \mathrm{~F}$ | $0.0012 \mu \mathrm{~F}$ |
| 1 k | $0.0056 \mu \mathrm{~F}$ | 560 FF |
| 2 k | $0.0027 \mu \mathrm{~F}$ | 270 pF |
| 4 k | $0.0015 \mu \mathrm{~F}$ | 150 pF |
| 8 k | 680 FF | 68 pF |
| 16 k | 360 pF | 36 pF |

Because of the low input bias current of the OP－08 the resistors could be scaled up by a factor of ten，and thereby reduce the values of $C_{1}$ and $C_{2}$ at the low frequency end．In addition ten sections as shown above will only draw a com－ bined supply current of 6 mA maximum．

## BILATERAL CURRENT SOURCE



The bilateral current source circuit shown on the previous page will produce the indicated current relationship to within $2 \%$ using $1 \%$ values for R1 through R5. This includes variations in $R_{L}$ from $100 \Omega$ to $2000 \Omega$. The use of large resistors for

R1 through R4 minimizes the error due to $R_{L}$ variations. The large resistors are possible because of the excellent input bias current performance of the OP-08.

## 5-POLE ACTIVE FILTER



## FEATURES

－Guaranteed $\mathrm{V}_{\text {OS }}$
$500 \mu \mathrm{~V}$ Maximum
－Guaranteed Matched CMRR
94dB Minimum
－Guaranteed Matched Vos ．．．．．．．．．．．．．． $750 \mu \mathrm{~V}$ Maximum
－RC／RM4136 Direct Replacement（OP－09）
－LM148／LM348 and RC／RM4156 Direct Replacement （OP－11）
－Low Noise
－Silicon－Nitride Passivation
－Internal Frequency Compensation
－Low Crossover Distortion
－Continuous Short Circuit Protection
－Low Input Blas Current

## ORDERING INFORMATION $\dagger$

| $\mathbf{T}_{\text {A }}=25^{\circ} \mathbf{C}$ <br> $\mathbf{V}_{\text {OS MAX }}$ <br> $(\mathbf{m V})$ | HERMETIC <br> DIP <br> 14－PIN | EPOXY－B <br> DIP <br> 14－PIN | OPERATING <br> TEMPERATURE <br> RANGE |
| :---: | :---: | :---: | :---: |
| 0.5 | OP－09AY＊$^{\text {OP－11AY＊}}$ |  | MIL |
| 0.5 | OP－09EY <br> OP－11EY | COM |  |
| 2.5 | OP－09BY＊ <br> OP－11BY＊ | MIL |  |
| 2.5 | OP－09FY <br> OP－11FY | OP－09FP <br> OP－11FP | COM |
| 5.0 | OP－09CY＊ <br> OP－11CY＊ | MIL |  |
| 5.0 | OP－09GY <br> OP－11GY | OP－09GP <br> OP－11GP | COM |

＊Also available with MIL－STD－883B processing．To order add／883 as a suffix to the part number．
$\dagger$ All listed parts are available with 160 hour burn－in．See Ordering Information Section 2.

## 0P－09／0P－11 QUAD MATCHED 741－TYPE OPERATIONAL AMPLIFIER QUAD MATCHED 741－TYPE OPERATIONAL AMPLIFIER

## GENERAL DESCRIPTION

The OP－09 and OP－11 provide four matched 741－type opera－ tional amplifiers in a single 14－pin DIP package．The OP－11 is pin compatible with the LM148，LM348，RM4156，and HA4741 amplifiers．The OP－09 is pin compatible with the RM4136 and RC4136．The amplifiers are matched for common mode rejection ratio and offset voltage．These parameters are very important in the design of instrumentation amplifiers．In addition the amplifier is designed to have equal positive－ going and negative－going slew rates．This is a very important consideration for good audio system performance．

Each of the four amplifiers has the proven OP－02 advantages of low noise，low drift and excellent long－term stability． Precision Monolithics＇exclusive Silicon－Nitride＂Triple Passi－ vation＂process reduces＂popcorn noise＂and provides maxi－ mum reliability and long－term stability of parameters for lowest overall system operating cost．
The OP－09 and OP－11 are ideal for use in designs requiring minimum space and cost while maintaining OP－02－type performance．
OP－09＇s and OP－11＇s with processing per the requirements of MIL－STD－883 are available．For dual－741－type versions，see the OP－03，OP－04 and OP－14 data sheets．

## PIN CONNECTIONS



SIMPLIFIED SCHEMATIC（One of Four Amplifiers is Shown）


## ABSOLUTE MAXIMUM RATINGS (Note 2)

| Supply Voltage |  |
| :---: | :---: |
| OP-09GR and | $\pm 18 \mathrm{~V}$ |
| Internal Power Dissipation (No |  |
| Y-Package | 800 m |
| P-Package | 500 mW |
| Differential Input Voltage . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$ |  |
| Input Voltage . . . . . . . . . . . . . . . . . . . . . . Supply Voltage |  |
| Output Short Circuit Duration | . . . . . Continuous One Amplifier Only) |
| Storage Temperature Range |  |
| Y-Package |  |
| P-Package ......................... $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Lead Temperature Range (Soldering, 60 sec.$) \ldots \ldots 30{ }^{\circ} \mathrm{C}$ |  |
| ICE Junction Temperature ( | $-65^{\circ} \mathrm{C}$ to +150 |

Operating Temperature Range

$$
\begin{aligned}
& \text { OP-09A, OP-09B, OP-09C } \ldots \ldots \ldots . .55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { OP-09E, OP-09F, OP-09G } \ldots \ldots \ldots \ldots .0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& \text { OP-11A, OP-11B, OP-11C } \ldots \ldots \ldots \ldots .55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { OP-11E, OP-11F, OP-11G } \ldots \ldots \ldots \ldots 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\
& \text { NOTES: }
\end{aligned}
$$

1. See table for maximum ambient temperature and derating factor.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| 14 -Pin Hermetic DIP $(\mathrm{Y})$ | $70^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14 -Pin Plastic DIP $(\mathrm{P})$ | $42^{\circ} \mathrm{C}$ | $6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

MATCHING CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{S}} \leq 100 \Omega$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-09A, OP-09E } \\ & \text { OP-11A, OP-11E } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09B, OP-09F } \\ & \text { OP-11B, OP-11F } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offsset Voltage Match | $\Delta \mathrm{V}_{\text {OS }}$ |  | - | 0.5 | 0.75 | - | 0.8 | 2.0 | mV |
| Common Mode Rejection | $\triangle$ CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | - | 1.0 | 20 | - | 1.0 | 20 | ${ }_{\mu} \mathrm{V} / \mathrm{V}$ |
| Ratio Match |  | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 94 | 120 | - | 94 | 120 | - | dB |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for OP-09A, OP-09B, OP-11A and OP-11B, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for OP-09E, OP-09F, OP-11E and OP-11F, $\mathrm{R}_{S} \leq 100 \Omega$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-09A, OP-09E } \\ & \text { OP-11A, OP-11E } \end{aligned}$ |  |  | OP-09B, OP-09F OP-11B, OP-11F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta \mathrm{V}_{\text {OS }}$ |  | - | 0.6 | 1.0 | - | 1.0 | 2.5 | mV |
| Common Mode Rejection | $\triangle$ CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | - | 3.2 | 20 | - | 3.2 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Ratio Match |  | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 94 | 110 | - | 94 | 110 | - | dB |

ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-09AVE } \\ & \text { OP-11A/E } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09B/F } \\ & \text { OP-11B/F } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09C/G } \\ & \text { OP-11C/G } \end{aligned}$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $V_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 0.30 | 0.50 | - | 0.60 | 2.5 | - | 1.2 | 5.0 | mV |
| Input Offset Current | los |  | - | 5.5 | 20 | - | 25 | 50 | - | 75 | 200 | $n \mathrm{~A}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 180 | 300 | - | 300 | 500 | - | 300 | 500 | nA |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 3) | 0.20 | 0.40 | - | 0.20 | 0.40 | - | 0.20 | 0.40 | - | $\mathrm{M} \Omega$ |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 100 | 120 | - | 100 | 120 | - | 70 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 5$ to $\pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 4 | 32 | - | 4 | 32 | - | 10 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | $V_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 13$ | - | $\pm 11$ | $\pm 13$ | - | $\pm 11$ | $\pm 13$ | - | V |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 100 | 650 | - | 100 | 650 | - | 50 | 500 | - | $\mathrm{V} / \mathrm{mV}$ |
| Power Consumption (Note 1) | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 105 | 180 | - | 123 | 180 | - | 210 | 340 | mW |
| Input Noise Voltage | $\Theta_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 0.7 | - | - | 0.7 | - | - | 0.7 | - | ${ }^{\prime} \mathrm{V}_{\mathrm{p} \text {. }}$ |
| Input Noise Voltage Density | $\theta_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 18 \\ & 14 \\ & 12 \end{aligned}$ | - | - | $\begin{aligned} & 18 \\ & 14 \\ & 12 \end{aligned}$ | - | - | 18 14 12 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 17 | - | - | 17 | - | - | 17 | - | $p A_{p-p}$ |
| Channel Separation | CS |  | 100 | 130 | - | 100 | 130 | - | - | 130 | - | dB |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 1.8 \\ & 1.5 \\ & 1.2 \end{aligned}$ | - | - | $\begin{aligned} & 1.8 \\ & 1.5 \\ & 1.2 \end{aligned}$ | - | - | $\begin{aligned} & 1.8 \\ & 1.5 \\ & 1.2 \end{aligned}$ | - | $\mathrm{pA} / \sqrt{ } \mathrm{Hz}$ |
| Slew Rate (Note 3) | SR |  | 0.70 | 1.0 | - | 0.70 | 1.0 | - | 0.70 | 1.0 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Large Signal Eandwidth (Note 3) |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$ | 11 | 16 | - | 11 | 16 | - | 11 | 16 | - | kHz |
| Closed Loop Bandwidth (Note 3) | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | 1.5 | 2.0 | - | 1.5 | 2.0 | - | 1.5 | 2.0 | - | MHz |
| Risetime (Note 2) | $t_{r}$ | $A_{V}=+1, V_{I N}=50 \mathrm{mV}$ | - | 80 | 120 | - | 80 | 120 | - | 80 | 120 | ns |
| Overshoot (Note 2) | $\mathrm{O}_{\mathrm{s}}$ |  | - | 15 | 25 | - | 15 | 25 | - | 15 | 25 | \% |

## NOTES:

1. Total dissipation for all four amplifiers in package.
2. Guaranteed by design.
3. Sample tested.

ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER |  |  | $\begin{aligned} & \text { OP-09A } \\ & \text { OP-11A } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09B } \\ & \text { OP-11B } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09C } \\ & \text { OP-11C } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN |  | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 0.40 | 1.0 | - | 1.0 | 3.5 | - | 1.5 | 6.0 | mV |
| Average Input Offset Voltage Drift (Note 2) | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{S} \leq 10 \mathrm{k} \Omega$ | - | 2.0 | 10 | - | 4.0 | 15 | - | 4.0 | - | ${ }^{\mu} \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 20 | 40 | - | 40 | 80 | - | 250 | 300 | nA |
| Average Input Offset Current Drift (Note 2) | $\mathrm{TCl}_{\text {os }}$ |  | - | 0.10 | 0.30 | - | 0.30 | 0.60 | - | 0.30 | 0.60 | . $n \mathrm{~A} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 200 | 375 | - | 400 | 650 | - | 400 | 800 | nA |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 100 | 120 | - | 100 | 120 | - | 70 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 5$ to $\pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 4 | 32 | - | 4 | 32 | - | 10 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signai Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 50 | 250 | - | 50 | 250 | - | 25 | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 13$ | - | $\pm 11$ | $\pm 13$ | - | $\pm 11$ | $\pm 13$ | - | V |
| Power Consumption (Note 1) | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 115 | 200 | - | 115 | 200 | - | 250 | 400 | mW |

ELECTRICAL CHARACTERISTICS (Each Amplifier) at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER |  |  | $\begin{aligned} & \text { OP-09E } \\ & \text { OP-11E } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09F } \\ & \text { OP-11F } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-09G } \\ & \text { OP-11G } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN |  | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 0.40 | 0.8 | - | 0.8 | 3.0 | - | 1.5 | 6.0 | mV |
| Average Input Offset Voltage Drift (Note 2) | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{S} \leq 10 \mathrm{k} \Omega$ | - | 2.0 | 10 | - | 4.0 | 15 | - | 4.0 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 14 | 30 | - | 40 | 60 | - | 250 | 300 | nA |
| Average Input Offset Current Drift (Note 2) | $\mathrm{TCl}_{\mathrm{OS}}$ |  | - | 0.10 | 0.30 | - | 0.30 | 0.60 | - | 0.30 | 0.60 | $n A\left({ }^{\circ} \mathrm{C}\right.$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 200 | 350 | - | 400 | 550 | - | 400 | 800 | nA |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ |  | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 12 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 100 | 120 | - | 100 | 120 | - | 70 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 5$ to $\pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 4 | 32 | - | 4 | 32 | - | 10 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 50 | 250 | - | 50 | 250 | - | 25 | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 13$ | - | $\pm 11$ | $\pm 13$ | - | $\pm 11$ | $\pm 13$ | - | V |
| Power Consumption (Note 1) | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 115 | 200 | - | 115 | 200 | - | 250 | 400 | mW |

## NOTES:

1. Total dissipation for all four amplifiers in package.
2. Sample tested.

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-09/11N, OP-09/11G and OP-09/11GR devices, $T_{A}=+125^{\circ} \mathrm{C}$ for OP-09/11NT and OP-09/11GT devices, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-09NT } \\ & \text { OP-11NT } \\ & \text { LIMIT } \end{aligned}$ | $\begin{aligned} & \text { OP-09N } \\ & \text { OP-11N } \\ & \text { LIMIT } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { OP-09GT } \\ \text { OP-11GT } \\ \text { LIMIT } \end{gathered}$ | $\begin{aligned} & \text { OP-09G } \\ & \text { OP-11G } \\ & \text { LIMIT } \end{aligned}$ | $\begin{aligned} & \text { OP-09GR } \\ & \text { OP-11GR } \\ & \text { LIMIT } \\ & \hline \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $v_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 1.0 | 0.5 | 3.5 | 2.5 | 5.0 | mV MAX |
| Input Offset Current | los |  | 20 | 20 | 50 | 50 | 200 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 300 | 300 | 500 | 500 | 500 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 100 | 100 | 100 | 100 | 70 | dB MIN |
| Power Supply <br> Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \end{aligned}$ | 32 | 32 | 32 | 32 | 100 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $V_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 11 \\ & \pm 11 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $\begin{aligned} & \pm 11 \\ & \pm 11 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $\begin{aligned} & \pm 11 \\ & \pm 11 \end{aligned}$ | V MIN |
| Large Signal Voltage Gain | $\mathrm{A}_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50 | 100 | 50 | 100 | 50 | V/mV MIN |
| Power Consumption (Four Amplifiers) | $P_{\text {D }}$ | $\begin{aligned} & V_{\text {OUT }}=0 \\ & \text { No Load } \end{aligned}$ | 200 | 180 | 200 | 180 | 340 | mW MAX |

NOTE: For $25^{\circ}$ C characteristics of NT \& GT devices, see N \& G characteristics, respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-09NT } \\ \text { OP-11NT } \\ \text { TYP } \end{gathered}$ | $\begin{aligned} & \text { OP-09N } \\ & \text { OP-11N } \\ & \text { TYP } \end{aligned}$ | $\begin{gathered} \text { OP-09GT } \\ \text { OP-11GT } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { OP-09G } \\ \text { OP-11G } \\ \text { TYP } \end{gathered}$ | $\begin{aligned} & \text { OP-09GR } \\ & \text { OP-11GR } \\ & \text { TYP } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR | $\begin{aligned} & A_{V}=1 \\ & R_{L} \geq 2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 1.0 | 1.0 | 1.0 | 1.0 | 1.0 | $\mathrm{V} / \mu \mathrm{s}$ |
| Unity Gain Bandwidth | GBW |  | 2.0 | 2.0 | 2.0 | 2.0 | 2.0 | MHz |
| Channel Separation | CS | $\begin{aligned} & A_{V}=100 \\ & f=10 \mathrm{kHz} \\ & R_{S}=1 \mathrm{k} \Omega \end{aligned}$ | 130 | 130 | 130 | 130 | 130 | dB |

## TYPICAL PERFORMANCE CURVES







PHASE LAG (DEGREES)










VOLTAGE FOLLOWER PULSE RESPONSE


## APPLICATION INFORMATION

INSTRUMENTATION AMPLIFIER TWO OP-AMP DESIGN


## COMMON MODE REJECTION

Because the dual op amp has a high common mode rejection ratio match, the ability to reject common mode inputs becomes primarily a function of resistor ratio matching.

This device eliminates the need for special op amp selections in many instrumentation amplifier applications.

## GENERAL DESIGN CONSIDERATIONS

Assuming ideal amplifiers, the expression for output voltage is:

1) $E_{0}=E_{i n 1}\left(1+\frac{R_{2}}{R_{1}}\right)\left(-\frac{R_{4}}{R_{3}}\right)+E_{i n 2}\left(1+\frac{R_{4}}{R_{3}}\right)$

With ideal resistors this simplifies to:
2) $E_{o}=\left(E_{i n 2}-E_{i n 1}\right)\left(1+\frac{R_{4}}{R_{3}}\right)$ provided $\frac{R_{1}}{R_{2}}=\frac{R_{4}}{R_{3}}$

## DIFFERENTIAL OFFSET VOLTAGE

The amplifier's differential input offset voltage ( $\mathrm{E}_{\mathrm{os} 2}-\mathrm{E}_{\mathrm{os} 1}$ ) will be the major error factor. If the individual input offset voltages are of equal magnitude and polarity they appear as a common mode input and are rejected.

## FIVE POLE ACTIVE FILTER



The above realization of a type D3 receive filter is accomplished using two OP-09's. As can be seen from the response curve, the $>30 \mathrm{~dB}$ attenuation in the stop band requirement has been met. In addition, the noise performance of $\angle 0 \mathrm{dBRn}$ has been measured. The maximum supply drain for the entire filter is only 12 mA .
*PINOUTS FOR OP-09 ONLY

## TYPICAL APPLICATION

FOUR－CHANNEL DIA OUTPUT AMPLIFIER


FEATURES

- Extremely Tight Matching
- Excellent Individual Amplifier Parameters
- Tight Offset Voltage Match
- Tight Offset Voltage Match vs Temp. . . . . . . $0.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max
- Tight Common Mode Rejection Match . . . . . . . . . 114dB Min
- Tight Power Supply Rejection Match . . . . . . . . 100 dB Min
- Tight Bias Current Match . . . . . . . . . . . . . . . . . . . 3.0nA Max
- Low Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0.6{ }_{\mu} \mathrm{V}_{\text {p-p }}$ Max
- Low Bias Current . . . . . . . . . . . . . . . . . . . . . . . . 3.0nA Max
- High Common Mode Input Impedance ....... 200G $\Omega$ Typ
- High Channel Separation . . . . . . . . . . . . . . . . . . . 126dB Min
- Internally Compensated . . . . . . . . . . . . . . . . . . . Easy to Use
- Compact . . . . . . . . . . . . . . . . . . . . . . . . 14-Pin Dip Package


## GENERAL DESCRIPTION

The OP-10 Series of Dual-Matched Instrumentation Operational Amplifiers consists of two independent monolithic high-performance operational amplifiers in a single 14 -pin Dual-in-Line package. For the first time, extremely tight

## ORDERING INFORMATION $\dagger$

| $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathbf{C}$ | HERMETIC |  |
| :---: | :---: | :---: |
| $\mathbf{V}_{\text {OS }}$ MAX |  |  |
| $(\mathrm{mV})$ | DIP | OPERATING <br> TEMPERATURE |
| 0.5 | 14-PIN | RANGE |
| 0.5 | OP10AY | MIL |
| 0.5 | OP10EY | COM |
| 0.5 | OP10Y* | MIL |

*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
matching of critical parameters is provided between channels of a dual operational amplifier, whereas previous dual op amp designs have made no attempt towards matching.

The excellent specifications of the individual amplifiers combined with the tight matching and temperature tracking between channels enables realization of extremely high-performance instrumentation amplifier and matching of discrete amplifiers. The designer is assured of achieving the full performance guaranteed by the specification as the common package eliminates the unavoidable temperature differentials incurred by all designs utilizing separately housed amplifiers.

Matching between channels is provided on all critical parameters including offset voltage, tracking of offset voltage vs. temperature, non-inverting bias currents, and common mode and power supply rejection ratios. The individual amplifiers feature extremely low offset voltage, offset voltage drift, low noise voltage, low bias current and are completely compensated and protected.

## PIN CONNECTIONS



14-PIN CERAMIC DIP (Y-SUFFIX)

NOTE:
Device may be operated even if insertion is reversed; this is due to inherent symmetry of pin locations of amplifiers A and B.

SIMPLIFIED SCHEMATIC ( $1 / 2$ OP-10)


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage，V | $\pm 22 \mathrm{~V}$ |
| :---: | :---: |
| Internal Power Dissipation（Note 1） | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage（Note 2） | ＋22V |
| Output Short Circuit Duration | Indefinite |
| Storage Temperature Range | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| OP－10A，OP－10 | $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OP－10E，OP－10C | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| DICE Junction Temperature（ $\mathrm{T}_{\mathrm{j}}$ ） | $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |

Lead Temperature Range（Soldering， 60 sec ）．．．．．． $300^{\circ} \mathrm{C}$

| Package Type | Maximum Amblent <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| Dual－in－Line $(\mathrm{Y})$ | $106^{\circ} \mathrm{C}$ | $11.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## NOTES：

1．See table for maximum ambient temperature rating and derating factor．
2．For supply voltages less than +22 V ，the absolute maximum input voltage is equal to the supply voltage．

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | MIN | $\begin{aligned} & \text { OP-10A } \\ & \text { TYP } \end{aligned}$ | MAX | MIN | $\begin{gathered} \text { OP. } 10 \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | － | 0.2 | 0.5 | － | 0.2 | 0.5 | mV |
| Input Offset Voltage Stability | $\Delta \mathrm{V}_{\text {OS }} /$ Time | （Notes 1，2） | － | 0.25 | 1.0 | － | 0.25 | 1.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | － | 1.0 | 2.8 | － | 1.0 | 2.8 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | － | $\pm 1.0$ | $\pm 3.0$ | － | $\pm 1.0$ | $\pm 3.0$ | nA |
| Input Noise Voltage | $\boldsymbol{e}_{\text {np．p }}$ | （Note 2） 0.1 Hz to 10 Hz | － | 0.35 | 0.6 | － | 0.35 | 0.6 | ${ }^{\prime} V_{p-p}$ |
| Input Noise Voltage Density | $\boldsymbol{e}_{\mathrm{n}}$ | $\text { (Note 2) } \begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ f_{0} & =100 \mathrm{~Hz} \\ f_{0} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \end{array}$ | $\begin{aligned} & \hline 18.0 \\ & 13.0 \\ & 11.0 \\ & \hline \end{aligned}$ | － | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \\ \hline \end{array}$ | $\begin{aligned} & 18.0 \\ & 13.0 \\ & 11.0 \end{aligned}$ | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $\mathrm{I}_{\mathrm{np}-\mathrm{p}}$ | （Note 2） 0.1 Hz to 10 Hz | － | 14 | 30 | － | 14 | 30 | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ |  | － | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & \hline 0.80 \\ & 0.23 \\ & 0.17 \\ & \hline \end{aligned}$ | － | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 0.80 \\ & 0.23 \\ & 0.17 \end{aligned}$ | $\mathrm{pA} \sqrt{\mathrm{Hz}}$ |
| Input Resistance－ Differential Mode | $\mathrm{R}_{\text {IN }}$ | （Note 3） | 20 | 60 | － | 20 | 60 | － | M $\Omega$ |
| Input Resistance－ Common Mode | RINCM |  | － | 200 | － | － | 200 | － | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 14.0$ | － | $\pm 13.0$ | $\pm 14.0$ | － | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{C M}= \pm 13.0 \mathrm{~V}$ | 110 | 126 | － | 110 | 126 | － | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | － | 4 | 10 | － | 4 | 10 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & R_{\mathrm{L}} \geq 500 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm .5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V} \text { (Note } 3 \text { ) } \end{aligned}$ | $\begin{aligned} & 200 \\ & 150 \end{aligned}$ | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | － | 200 150 | $\begin{aligned} & 500 \\ & 500 \end{aligned}$ | － | V／mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & R_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | － | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | － | V |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | － | 0.17 | － | － | 0.17 | － | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | － | 0.6 | － | － | 0.6 | － | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0,1 \mathrm{o}=0$ | － | 60 | － | － | 60 | － | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | Each Amplifier $V_{S}= \pm 3 V$ | － | $\begin{array}{r} 90 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 120 \\ 6 \\ \hline \end{array}$ | － | $\begin{array}{r} 90 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 120 \\ 6 \\ \hline \end{array}$ | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | － | $\pm 4$ | － | － | $\pm 4$ | － | mV |
| Input Capacitance | $\mathrm{CIN}_{\text {IN }}$ |  | － | 8 | － | － | 8 | － | pF |

## NOTES：

1．Long term Input Offset Voltage Stability refers to the averaged trend line of $\mathrm{V}_{\text {OS }}$ vs．Time over extended periods after the first 30 days of operation． Excluding the initial hour of operation，changes in $\mathrm{V}_{\text {OS }}$ during the first 30
operating days are typically $2.5 \mu \mathrm{~V}$－refer to typical performance curves．
2．Sample tested．
3．Guaranteed by design．

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-10A |  |  | OP-10 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.3 | 0.7 | - | 0.3 | 0.7 | mV |
| Average Input Offset Voltage Drift Without External Trim | $\mathrm{TCV}_{\text {OS }}$ |  | - | 0.7 | 2.0 | - | 0.7 | $\begin{array}{r} 2.0 \\ (\text { Note } 2) \end{array}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | TCV ${ }_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | 0.3 | 1.0 | - | 0.3 | $\begin{gathered} 1.0 \\ \text { (Note 2) } \end{gathered}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | l OS |  | - | 1.8 | 5.6 | - | 1.8 | 5.6 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ | (Note 2) | - | 8 | 50 | - | 8 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 2.0$ | $\pm 6.0$ | - | $\pm 2.0$ | $\pm 6.0$ | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ | (Note 2) | - | 13 | 50 | - | 13 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.0 \mathrm{~V}$ | 106 | 123 | - | 106 | 123 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 5 | 20 | - | 5 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 150 | 400 | - | 150 | 400 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 12.6$ | - | $\pm 12.0$ | $\pm 12.6$ | - | V |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| PARAMETER | SYMBOL | CONDITIONS | OP-10A |  |  | OP-10 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voitage | $\Delta V_{\text {OS }}$ |  | - | 0.07 | 0.18 | - | 0.12 | 0.5 | mV |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}+$ |  | - | $\pm 1.0$ | $\pm 3.0$ | - | $\pm 1.3$ | $\pm 4.5$ | nA |
| Non-Inverting Offset Current | $\mathrm{l}_{\text {OS }}+$ |  | - | 0.8 | 2.8 | - | 1.1 | 4.5 | $n \mathrm{~A}$ |
| Inverting Offset Current | $\mathrm{I}_{\mathrm{OS}}{ }^{-}$ |  | - | 0.8 | 2.8 | - | 1.1 | 4.5 | nA |
| Common Mode Rejection Ratio Match | $\triangle \mathrm{CMRR}$ | $V_{C M}= \pm 13.0 \mathrm{~V}$ | 114 | 123 | - | 106 | 120 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle \mathrm{PSRR}$ | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 3 | 10 | - | 4 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Channel Separation | CS | (Note 2) | 126 | 140 | - | 126 | 140 | - | dB |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-10A |  |  | OP-10 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta \mathrm{V}_{\text {OS }}$ |  | - | 0.10 | 0.30 | - | 0.20 | 0.90 | mV |
| Input Offset Voltage Tracking Without External Trim | TC $\Delta V_{\text {OS }}$ | (Note 2) | - | 0.45 | 1.3 | - | 0.9 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TC} \Delta \mathrm{V}_{\mathrm{OSn}}$ | $\mathrm{Rp}=20 \mathrm{k} \Omega \text { (Note } 3 \text { ) }$ <br> Channel A only | - | 0.3 | 0.8 | - | 0.4 | 1.2 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}+$ |  | - | $\pm 2.0$ | $\pm 6.0$ | - | $\pm 2.4$ | $\pm 8.0$ | nA |
| Average Drift of Non-Inverting Bias Current | $\mathrm{TCI}_{\mathrm{B}}+$ | (Note 2) | - | 10 | 40 | - | 15 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Offset Current | $\mathrm{l}_{\mathrm{OS}+}$ |  | - | 2.0 | 6.5 | - | 2.4 | 9.0 | nA |
| Average Drift of Non-Inverting Offset Current | $\mathrm{TCl}_{\text {OS }}+$ | (Note 2) | - | 12 | 50 | - | 18 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | los ${ }^{-}$ | . | - | 2.0 | 6.5 | - | 2.4 | 9.0 | nA |
| Common Mode Rejection Ratio Match | $\Delta \mathrm{CMRR}$ | $\mathrm{V}_{\mathrm{CM}}= \pm 13.0 \mathrm{~V}$ | 108 | 120 | - | 103 | 117 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle \mathrm{PSRR}$ | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 6 | 20 | - | 7 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTES:

1. Long term Input Offset Voltage Stability refers to the averaged trend line of $V_{\text {OS }}$ vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $V_{\text {OS }}$ during the first 30
operating days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curves.
2. Sample tested.
3. Guaranteed by design.

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-10E |  |  | OP-10C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.2 | 0.5 | - | 0.2 | 0.5 | mV |
| Input Offset Voltage Stability | $\Delta \mathrm{V}_{\text {OS }} /$ Time | (Notes 1, 2) | - | 0.3 | 1.5 | - | 0.5 | - | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | - | 1.2 | 3.8 | - | 1.8 | 6.0 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 1.2$ | $\pm 4.0$ | - | $\pm 1.8$ | $\pm 7.0$ | nA |
| Input Noise Voltage | $e_{\text {np-p }}$ | (Note 2) 0.1 Hz to 10 Hz | - | 0.35 | 0.6 | - | 0.38 | 0.65 | $\mu \mathrm{V}_{\text {p-p }}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} \text { (Note 2) }) & \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \\ \hline \end{array}$ | $\begin{aligned} & \hline 18.0 \\ & 13.0 \\ & 11.0 \\ & \hline \end{aligned}$ | - | $\begin{array}{r} 10.5 \\ 10.2 \\ 9.8 \end{array}$ | $\begin{aligned} & 20.0 \\ & 13.5 \\ & 11.5 \\ & \hline \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{\text {np-p }}$ | (Note 2) 0.1 Hz to 10 Hz | - | 14 | 30 | - | 15 | 35 | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ \text { (Note 2) } f_{0} & =100 \mathrm{~Hz} \\ f_{0} & =1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & \hline 0.80 \\ & 0.23 \\ & 0.17 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 0.35 \\ & 0.15 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 0.90 \\ & 0.27 \\ & 0.18 \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 3) | 15 | 50 | - | 8 | 33 | - | M $\Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 160 | - | - | 120 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm \pm 13.0 \mathrm{~V}$ | 106 | 123 | - | 100 | 120 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 4 | 20 | - | 10 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}} \\ & \mathrm{R}_{\mathrm{L}} \geq 500 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 3 \mathrm{~V}(\text { Note } 3) \end{aligned}$ | $\begin{aligned} & 200 \\ & 150 \end{aligned}$ | 500 500 | - | 120 100 | $\begin{aligned} & 400 \\ & 400 \end{aligned}$ | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.5 \\ & \pm 12.0 \\ & \pm 10.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.0 \\ & \pm 11.5 \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | V |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | - | 0.17 | - | - | 0.17 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | - | 0.6 | - | - | 0.6 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $\mathrm{V}_{\mathrm{O}} \pm 0, \mathrm{lo}=0$ | - | 60 | - | - | 60 | - | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | Each Amplifier $V_{S}= \pm 3 V$ | $-$ | 90 4 | $\begin{array}{r} 120 \\ 6 \\ \hline \end{array}$ | - | $\begin{array}{r} 95 \\ 4 \\ \hline \end{array}$ | $\begin{array}{r} 150 \\ 8 \\ \hline \end{array}$ | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | $\pm 4$ | - | - | $\pm 4$ | - | mV |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | - | 8 | - | - | 8 | - | pF |

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-10E |  |  | OP-10C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.25 | 0.6 | - | 0.35 | 1.6 | mV |
| Average Input Offset Voltage Drift Without External Trim | TCV ${ }_{\text {OS }}$ | (Note 2) | - | 0.7 | 2.0 | - | 1.2 | 4.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TCV}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ (Note 2) | - | 0.3 | 1.0 | - | 0.4 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 1.4 | 5.3 | - | 2.0 | 8.0 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ | (Note 2) | - | 8 | 50 | - | 12 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 1.5$ | $\pm 5.5$ | - | $\pm 2.2$ | $\pm 9.0$ | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ | (Note 2) | - | 13 | 50 | - | 18 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\text {CM }}= \pm 13.0 \mathrm{~V}$ | 103 | 123 | - | 97 | 120 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 7 | 32 | - | 10 | 51 | $\mu \mathrm{V} / \mathrm{N}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 100 | 400 | - | 100 | 400 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 2 k \Omega$ | $\pm 12.0$ | $\pm 12.6$ | - | $\pm 11.0$ | $\pm 12.6$ | - | V |

## NOTES:

1. Long term Input Offset Voltage Stability refers to the averaged trend line of $V_{\text {OS }}$ vs. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $\mathrm{V}_{\text {OS }}$ during the first 30
operating days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curves.
2. Sample tested.
3. Guaranteed by design.

MATCHING CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | $\begin{gathered} \text { OP-10E } \\ \text { TYP } \end{gathered}$ | MAX | MIN | $\begin{gathered} \text { OP-10C } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage Match | $\Delta \mathrm{V}_{\text {OS }}$ |  | - | 0.12 | 0.5 | - | 0.3 | - | mV |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}+$ |  | - | $\pm 1.3$ | $\pm 4.5$ | - | $\pm 2.0$ | - | $n A$ |
| Non-Inverting Offset Current | los + |  | - | 1.1 | 4.5 | - | 1.8 | - | nA |
| Inverting Offset Current | los- |  | - | 1.1 | 4.5 | - | 1.8 | - | $n \mathrm{~A}$ |
| Common Mode Rejection Ratio Match | $\Delta \mathrm{CMRR}$ | $\mathrm{V}_{\mathrm{CM}}= \pm 13.0 \mathrm{~V}$ | 106 | 120 | - | - | 117 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle \mathrm{PSRR}$ | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 4 | 20 | - | 5 | - | $\mu \mathrm{V} / \mathrm{V}$ |
| Channel Separation | CS | (Note 1) | 126 | 140 | - | 120 | 137 | - | dB |

MATCHING CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-10E |  |  | OP-10C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta \mathrm{V}_{\text {OS }}$ |  | - | 0.18 | 0.7 | - | 0.4 | - | mV |
| Input Offset Voltage Tracking Without External Trim | $\mathrm{TC} \Delta \mathrm{V}_{\text {OS }}$ | (Note 1) | - | 0.9 | $\begin{array}{r} 2.3 \\ \text { (Note 1) } \end{array}$ | - | 1.3 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TC} \Delta \mathrm{V}_{\mathrm{OSn}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega \\ & \text { Channel } \mathrm{A} \text { Only (Note 2) } \end{aligned}$ | - | 0.3 | 0.9 | - | 0.6 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}+$ |  | - | $\pm 2.0$ | $\pm 6.0$ | - | $\pm 2.8$ | - | nA |
| Average Drift of Non-Inverting Bias Current | $\mathrm{TCl}_{\mathrm{B}}+$ | (Note 1) | - | 12 | $\begin{array}{r} 40 \\ \text { (Note 1) } \end{array}$ | - | 18 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Offset Current | los + |  | - | 2.0 | 6.0 | - | 2.8 | - | nA |
| Average Drift of Non-Inverting Offset Current | $\mathrm{TCl}_{\text {Os }}+$ | (Note 1) | - | 15 | $\begin{array}{r} 50 \\ \text { (Note 1) } \end{array}$ | - | 20 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | los- |  | - | 2.0 | 6.0 | - | 2.8 | - | nA |
| Common Mode Rejection Ratio Match | $\triangle$ CMRR | $V_{C M}= \pm 13 \mathrm{~V}$ | 103 | 117 | - | - | 114 | - | dB |
| Power Supply Rejection Ratio Match | $\Delta$ PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 6 | 32 | - | 8 | - | $\mu \mathrm{V} / \mathrm{N}$ |

## NOTES:

1. Sample tested.
2. Guaranteed by design.

## SUPPLY VOLTAGE REJECTION RATIO MATCH ( $\Delta$ PSRR)

The difference between the power supply rejection ratios (expressed in volt/volt) of side A and side B. $\triangle$ PSRR in $\mathrm{dB}=20 \log _{10}$ ( $\Delta$ PSRR in volt/volt).

## BURN-IN CIRCUIT



## CHANNEL SEPARATION

The ratio of the change in input offset voltage of one channel to the change in output voltage in the second channel producing it.

OFFSET NULLING CIRCUIT


## TYPICAL PERFORMANCE CURVES

MATCHING CHARACTERISTICS TRIMMED OFFSET VOLTAGE MATCH vs TEMPERATURE


MATCHING CHARACTERISTICS TRIMMED MATCHED OFFSET VOLTAGE DRIFT AS A FUNCTION OF TRIMMING POT (Rp) SIZE AND $\Delta \mathbf{V}_{\text {OS }}$


MATCHING CHARACTERISTICS CHANNEL SEPARATION vs FREQUENCY


TYPICAL PERFORMANCE CURVES

TYPICAL LOW FREQUENCY NOISE TEST CIRCUIT


OP-10 LOW FREQUENCY NOISE


TYPICAL OFFSET VOLTAGE STABILITY vs TIME


MATCHING CHARACTERISTIC MAXIMUM INPUT ERROR vs SOURCE RESISTANCE


TOTAL INPUT NOISE VOLTAGE vs FREQUENCY


OFFSET VOLTAGE DRIFT WITH TIME


MATCHING CHARACTERISTIC MAXIMUM INPUT ERROR vs SOURCE RESISTANCE


INPUT WIDEBAND NOISE vs BANDWIDTH
( 0.1 Hz TO FREQUENCY INDICATED)


TRIMMED OFFSET VOLTAGE vs TEMPERATURE






OPEN LOOP GAIN vs TEMPERATURE


POWER CONSUMPTION vs POWER SUPPLY


TYPICAL PERFORMANCE CURVES



INPUT BIAS CURRENT vs TEMPERATURE


## APPLICATIONS INFORMATION

## SPECIAL NOTES ON THE APPLICATION OF DUAL. MATCHED OPERATIONAL AMPLIFIERS

## ADVANTAGES OF DUAL MATCHED OPERATIONAL AMPLIFIERS

Dual Matched Operational Amplifiers provide the engineer a powerful tool for the solution of a number of difficult circuit design problems including true instrumentation amplifiers, extremely low drift, high common-mode rejection DC amplifiers, low DC drift active filters, dual tracking voltage references and many other demanding applications. These designs are based on the principle that careful matching between two operational amplifiers can, to a large extent, eliminate the effect of DC errors inherent in the individual amplifiers.

Reference to the circuit shown, a differential-in, differentialout amplifier, shows how the reductions in error can be accomplished. Assuming the resistors used are ideally matched, the gain of each side will be identical; if the offset voltages of each amplifier are perfectly matched, then the net differential voltage at the amplifiers output will be zero. Note that the output offset error of this amplifier is not a function of the offset voltage of the individual amplifiers, but only a function of the difference (degree of matching) between the amplifiers' offset voltages. This error-cancellation principle holds for a considerable number of input referred error parameters - offset voltage, offset voltage drift, inverting and non-inverting bias currents, common mode and power supply rejection ratios. Note also that the impedances of each input, both common mode and differential mode, are extremely high and can also be tightly matched, an important feature not possible with single operational amplifier circuits. Common-mode rejection can be made exceptionally high; this is especially important in

instrumentation amplifiers where errors due to large common mode voltages can be far greater than those due to noise or drift with temperature.
(For example, consider the case of two op amps, each with $80 \mathrm{~dB}(100 \mu \mathrm{~V} / \mathrm{V})$ CMRR. However, if the CMRR of one device is $+100 \mu \mathrm{~V} / \mathrm{V}$ while CMRR of the the other is $-100 \mu \mathrm{~V} / \mathrm{V}$ for a net $200 \mu$ V/V CMRR match, the resultant input referred error over a 10 V common mode input signal will be 2 mV .)

## POWER SUPPLIES

The V+ supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The V - supply terminals are both connected to the common substrate and must be tied to the same voltage.

## OFFSET TRIMMING

Offset trimming terminals are provided for each amplifier of the OP－10－however，guaranteed performance over temp－ erature can be obtained by trimming only one side（side A） to match the offset of the other for a net differential offset of zero．This is due to the specific procedure used during factory testing of the devices；however，results which are essentially the same may be obtained by trimming side B to match side A，or by nulling each side individually．
The OP－10 is designed to provide lowest drift performance when trimmed with a $20 \mathrm{k} \Omega$ potentiometer；this value pro－ vides about $\pm 4 \mathrm{mV}$ of adjustment range which should be considerably more than adequate for most applications． Where finer resolution of trimming is desired，or where un－ wanted changes in potentiometer position with time and temperature could create unacceptable offsets，the sen－ sitivity to offset vs．potentiometer position may be reduc by using the circuit shown below．


## INSTRUMENTATION AMPLIFIERS USING OP－10

Instrumentation Amplifiers with excellent performance can be easily and compactly built using the OP－10．Typical per－ formance for a two and three－amplifier design are given in the table．The three－amplifier design，while more complex， has the advantages of convenient overall gain adjustment

TYPICAL PERFORMANCE OF INSTRUMENTATION AMPLIFIERS
GAIN＝ $\mathbf{1 0 0}$

| PARAMETER | 2 OP AMP DESIGN | 3 OP AMP DESIGN |
| :---: | :---: | :---: |
| Gain Nonlinearity | ．004\％ | ．001\％（OP－05） |
|  |  | ．002\％（OP－01） |
| Initial Input Offset Voltage <br> vs．Temperature（amplifier A nulled with 20k pot） vs．Time | $70 \mu \mathrm{~V}$ | $75 \mu \mathrm{~V}$ |
|  | $03 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ | $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ |
|  | $3.5 \mu \mathrm{~V} /$ month | $3.5 \mu \mathrm{~V} /$ month |
| Input Bias Current vs．Temperature | $\pm 1.0 \mathrm{nA}$ | $\pm 1.0 \mathrm{nA}$ |
|  | $10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $10 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current vs．Temperature | 0.8 nA | 0．8nA |
|  | $12 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ | $12 \mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Impedance |  |  |
| Common Mode | 100G $\Omega$ | 100G $\Omega$ |
| Input Noise Voltage（ 0.1 to 10 Hz ） | $0.5 \mu \mathrm{~V}$ p－p | $0.5 \mu \mathrm{~V}$ p．p |
| Input Noise Current（ 0.1 to 10Hz） | 14pAp－p | 14pAp－p |
| Common Mode Rejection | 120 dB | 120 dB |
| Power Supply Rejection | 112dB | 112 dB |
| Frequency Response |  |  |
| Small Signal（－3dB） | 6.0 Hz | 26 kHz （OP－05） <br> 85 kHz （OP－01） |
| Full Power | 2.5 Hz | $4.3 \mathrm{kHz}(\mathrm{OP}-05)$ 43 kHz （OP－01） |
| Slew Rate | $0.17 \mathrm{~V} / \mu \mathrm{s}$ | $0.17 \mathrm{~V} / \mu \mathrm{sec}(\mathrm{OP}-05)$ <br> $4.0 \mathrm{~V} / \mu \mathrm{sec}(\mathrm{OP}-01)$ |

by trimming a single resistor $\left(\mathrm{R}_{3}\right)$ and of wide common mode voltage handling capability at any overall gain，plus improved gain linearity．Slew rate，small－signal bandwidth，and full power bandwidth are also superior．Speed may be further improved by use of an OP－01 series op amp for the output stage．

## TRIPLE OP．AMP INSTRUMENTATION AMPLIFIER



CMRR vs FREQUENCY
INSTRUMENTATION AMPLIFIER (3 OP-AMP DESIGN)


## PRECISION DUAL TRACKING VOLTAGE REFERENCES

## USING OP-10

Precision dual tracking voltage references using a single reference source are easily constructed using OP-10. These references exhibit low noise, excellent stability vs. temperature and time, and have excellent power supply rejection.
In the circuit shown, $R_{3}$ should be adjusted to set $I_{\text {REF }}$ to operate $\mathrm{V}_{\text {REF }}$ at its minimum temperature coefficient current. Proper circuit start-up is assured by $R_{z}, Z_{1}$, and $D_{1}$.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{Z} 1} \leq \mathrm{V}_{\mathrm{REF}}+2.0 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=\left(\mathrm{V} 1-\mathrm{V}_{\mathrm{REF}}\right) / \mathrm{R} 3
\end{aligned}
$$

$$
\begin{aligned}
& \mathrm{V} 1=\mathrm{V}_{\mathrm{REF}}\left(1+\frac{\mathrm{R} 2}{\mathrm{R} 1}\right) \\
& \mathrm{V} 2=\mathrm{V} 1\left(\frac{-\mathrm{R} 5}{\mathrm{R} 4}\right)
\end{aligned}
$$

Output Impedance ( $\Delta I_{\mathrm{L}}: 1.0 \mathrm{~mA}-5.0 \mathrm{~mA}$ ) $\ldots 0.25 \cdot 10^{3} \Omega$

PRECISION DUAL TRACKING VOLTAGE REFERENCES USING OP-10


INSTRUMENTATION AMPLIFIER (2 OP-AMP DESIGN)


## FEATURES



ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ (\mathrm{mV}) \\ \hline \end{gathered}$ | PACKAGE |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { DIP } \\ \text { 8-PIN } \end{gathered}$ |  |
| 0.15 | OP12AJ* | OP12AZ* | MIL |
| 0.15 | OP12EJ | OP12EZ | COM |
| 0.30 | OP12BJ* | OP12BZ* | MIL |
| 0.30 | OP12FJ | OP12FZ | COM |
| 1.0 | OP12CJ* | OP12CZ* | MIL |
| 1.0 | OP12GJ | OP12GZ | COM |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information Section 2.

## GENERAL DESCRIPTION

The PMI OP-12 is an improved version of the popular LM108A low-power op amp. The OP-12 is internally compensated and its chip dimensions are only $42 \times 58$ mils. Additionally, the OP-12 has a three times lower offset voltage and a two times lower offset voltage drift. The total worst case input offset voltage over $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ for the OP-12Ais only $350 \mu \mathrm{~V}$ while the 108A has $900 \mu \mathrm{~V}$ to $1000 \mu \mathrm{~V}$ for these conditions. In addition, the OP-12 drives a $2 \mathrm{k} \Omega$ load. This is five times the output current capability of the 108A. This excellent performance is achieved by applying PMI's ion-implanted super beta process and on-chip zener-zap trimming capabilities. The internal compensation makes this op amp ideal for hybrid assembly applications.

PIN CONNECTIONS
TO-99 (J-Suffix)
(Z-Suffix)

SIMPLIFIED SCHEMATIC


## ABSOLUTE MAXIMUM RATINGS (Note 4)

Supply Voltage
OP-12A, OP-12B,
OP-12E, OP-12F, All DICE except GR............. $\pm 20 \mathrm{~V}$
OP-12C, OP-12G, GR DICE Only. ................ . $\pm 18 \mathrm{~V}$
Operating Temperature Range
OP-12A, OP-12B, OP-12C $\ldots . . . . . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-12E, OP-12F, OP-12G $\ldots \ldots \ldots \ldots . . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Storage Temperature Range $. \ldots . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec .) ...... $300^{\circ} \mathrm{C}$
Internal Power Dissipation (Note 1) . . . . . . . . . . . . . 500 mW
Differential Input Current (Note 2) . . . . . . . . . . . . . . $\pm 10 \mathrm{~mA}$
Input Voltage (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 15 \mathrm{~V}$
Output Short Circuit Duration .................. Indefinite
DICE Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :---: | :---: | :---: |
| TO.99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Hermetic <br> $8-$ Pin DIP $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is provided.
3. For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
4. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for $\mathrm{A}, \mathrm{B}, \mathrm{E}$ and F grades, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ for C and G grades, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-12A/E |  |  | OP-12B/F |  |  | OP-12C/G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.07 | 0.15 | - | 0.18 | 0.30 | - | 0.25 | 1.0 | mV |
| Input Offset Current | Ios |  | - | 0.05 | 0.20 | - | 0.05 | 0.20 | - | 0.08 | 0.50 | nA |
| Input Bias Current | $I_{B}$ |  | - | 0.80 | 2.0 | - | 0.80 | 2.0 | - | 1.0 | 5.0 | nA |
| Input ResistanceDifferential Mode | $R_{\text {IN }}$ | (Note 1) | 26 | 70 | - | 26 | 70 | - | 10 | 50 | - | M $\Omega$ |
| Input Voltage Range | IVR | $V_{S}= \pm 15 \mathrm{~V}$ | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13.0 \mathrm{~V}$ | 104 | 120 | - | 104 | 120 | - | 84 | 116 | - | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 1 | 7 | - | 1 | 7 | - | 4 | 63 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V} \\ & R_{L} \geq 2 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{array}{r}  \pm 13.0 \\ \pm 10.0 \end{array}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | - | V |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 80 50 | $\begin{aligned} & 300 \\ & 150 \end{aligned}$ | - | 80 50 | 300 150 | - | 40 | 250 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $V_{S}= \pm 15 \mathrm{~V}$, No Load <br> $V_{S}= \pm 5 \mathrm{~V}$, No Load | - | 9 3 | $\begin{array}{r} 18 \\ 6 \\ \hline \end{array}$ | - | 9 3 | $\begin{array}{r} 18 \\ 6 \\ \hline \end{array}$ | - | 12 4 | $\begin{array}{r}24 \\ 8 \\ \hline\end{array}$ | mW |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 0.9 | - | - | 0.9 | - | - | 0.9 | - | ${ }_{\mu} \mathrm{V}_{\mathrm{p} \cdot \mathrm{p}}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \\ & f_{0}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 22 \\ & 21 \\ & 20 \end{aligned}$ | - | - | 22 21 20 | - | - | 22 21 20 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{\text {np.p }}$ | 0.1 Hz to 10 Hz | - | 3 | - | - | 3 | - | - | 3 | - | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ f_{0} & =100 \mathrm{~Hz} \\ f_{0} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 0.15 \\ & 0.14 \\ & 0.13 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 0.15 \\ & 0.14 \\ & 0.13 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 0.15 \\ & 0.14 \\ & 0.13 \\ & \hline \end{aligned}$ | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | - | 0.12 | - | - | 0.12 | - | - | 0.12 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | - | 0.80 | - | - | 0.80 | - | - | 0.80 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $V_{O}=0, I_{0}=0$ | - | 200 | - | - | 200 | - | - | 200 | - | $\Omega$ |

## NOTE:

1. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ，for C grade， $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ for A and B grades，$-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－12A |  |  | OP．12B |  |  | OP－12C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $V_{\text {OS }}$ |  | － | 0.12 | 0.35 | － | 0.28 | 0.60 | － | 0.40 | 2.0 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {os }}$ |  | － | 0.50 | 2.5 | － | 1.0 | 3.5 | － | 1.5 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | － | 0.12 | 0.40 | － | 0.12 | 0.40 | － | 0.18 | 1.0 | $n A$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ |  | － | 0.50 | 2.5 | － | 0.50 | 2.5 | － | 1.0 | 5.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ |  | － | 1.2 | 3.0 | － | 1.2 | 3.0 | － | 1.8 | 10 | nA |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13.0$ | $\pm 14.0$ | － | $\pm 13.0$ | $\pm 14.0$ | － | $\pm 13.0$ | $\pm 14.0$ | － | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.0 \mathrm{~V}$ | 100 | 116 | － | 100 | 116 | － | 80 | 112 | － | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 5$ to $\pm 15 \mathrm{~V}$ | － | 4 | 10 | － | 4 | 10 | － | 6 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 40 | 120 | － | 40 | 120 | － | 15 | 80 | － | V／mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\begin{aligned} & R_{L} \geq 10 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V} \\ & R_{L} \geq 5 \mathrm{k} \Omega, V_{S}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} V \pm 13.0 \\ \pm 10.0 \end{array}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 13.0 \end{aligned}$ | － | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 13.0 \end{aligned}$ | － | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | V |
| Power Consumption $\mathrm{P}_{\mathrm{d}}$ |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ，No Load | － | 9 | 18 | － | 9 | 18 | － | 15 | 24 | mW |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ，for G grade， $\mathrm{V}_{\mathrm{S}}= \pm 20 \mathrm{~V}$ for E and F grades， $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－12E |  |  | OP．12F |  |  | OP－12G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ |  | － | 0.10 | 0.26 | － | 0.23 | 0.45 | － | 0.32 | 1.4 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ |  | － | 0.50 | 2.5 | － | 1.0 | 3.5 | － | 1.5 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | － | 0.08 | 0.30 | － | 0.11 | 0.60 | － | 0.12 | 0.70 | $n A$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ |  | － | 0.50 | 2.5 | － | 1.0 | 5.0 | － | 1.0 | 5.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | － | 1.0 | 2.6 | － | 1.2 | 5.2 | － | 1.4 | 6.5 | nA |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 13.0$ | $\pm 14.0$ | － | $\pm 13.0$ | $\pm 14.0$ | － | $\pm 13.0$ | $\pm 14.0$ | － | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13.0 \mathrm{~V}$ | 100 | 116 | － | 100 | 116 | － | 80 | 112 | － | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 5$ to $\pm 15 \mathrm{~V}$ | － | 4 | 10 | － | 4 | 10 | － | 6 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 60 25 | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | － | 60 25 | $\begin{aligned} & 200 \\ & 100 \end{aligned}$ | － | 25 | 150 80 | － | V／mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | $\begin{aligned} & \pm 13.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 14.0 \\ & \pm 12.0 \end{aligned}$ | － | V |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ ，No Load | － | 9 | 18 | － | 9 | 18 | － | 15 | 24 | mW |

For typical performance curves，see Op－08 data sheet．Assume
$\mathrm{C}_{\mathrm{C}}=30 \mathrm{pF}$ ．

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for OP-12NT and OP-12GT, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for $\mathrm{OP}-12 \mathrm{~N}$, OP-12G and OP-12GR, unless otherwise noted. (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | OP-12NT <br> LIMIT | OP-12N <br> LIMIT | OP-12GT <br> LIMIT | OP-12G LIMIT | OP-12GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | 0.35 | 0.3 | 0.6 | 0.5 | 1.0 | mV MAX |
| Input Offset Current | los |  | 0.2 | 0.2 | 0.2 | 0.2 | 0.5 | nA MAX |
| Input Bias Current | $I_{B}$ |  | 2.0 | 2.0 | 2.0 | 2.0 | 5.0 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}$ | 100 | 104 | 100 | 104 | 84 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 10 | 7 | 10 | 7 | 63 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{0}$ |  | $\pm 13$ | $\pm 13$ | $\pm 13$ | $\pm 13$ |  | V MIN |
|  |  | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega \end{aligned}$ | $\pm$ | $\pm 10$ | $\pm 10$ | $\pm 10$ | $\pm 10$ |  |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 80 | 80 | 80 | 80 | 40 | V/mV MIN |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | - | 50 | - | 50 | - |  |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 5 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 40 | - | 40 | - | - |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | (Note 1) | 25 | 25 | 13 | 13 | 10 | M $\Omega$ MIN |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $\begin{aligned} & \mathrm{I}_{\text {OUT }}=0 \\ & \mathrm{~V}_{\text {OUT }}=0 \end{aligned}$ | 0.6 | 0.6 | 0.6 | 0.6 | 0.8 | mA MAX |

## NOTES:

1. Guaranteed by design.
2. For $25^{\circ} \mathrm{C}$ specifications of OP-12NT and OP-12GT, see OP-12N and OP-12G, respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | SYMBOL CONDITIONS | $\begin{aligned} & \text { OP-12NT } \\ & \text { TYPICAL } \end{aligned}$ | OP-12N TYPICAL | OP-12GT TYPICAL | OP-12G TYPICAL | OP-12GR TYPICAL | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | TCV ${ }_{\text {OS }}$ | 1.0 | 1.0 | 1.0 | 1.0 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ | 0.5 | 0.5 | 1.0 | 1.0 | 1.0 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |

## LOW FREQUENCY NOISE TEST CIRCUIT ( 0.1 to $\mathbf{1 0 H z}$ )



OFFSET VOLTAGE TEST CIRCUIT


BURN-IN CIRCUIT


## PRECISION JFET-INPUT OPERATIONAL AMPLIFIERS

## FEATURES (All Devices)

- Significant Performance Advantages over LF155, 156 and 157 Devices.
- Low Input Offset Voltage $\qquad$ $500 \mu \mathrm{~V}$ Maximum
- Low Input Offset Voltage Drift .
$2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Minimum Slew Rate Guaranteed on All Models
- Temperature-Compensated Input Bias Currents
- Guaranteed Input Bias Current @ $125^{\circ} \mathrm{C}$
- Bias Current Specified WARMED UP Over Temperature
- Internal Compensation
- Low Input Noise Current $0.01 \mathrm{pA} \sqrt{\mathrm{Hz}}$
- High Common-Mode Rejection Ratio 100 dB
- Models With MIL-STD-883 Class B Processing Available From Stock
- $125^{\circ}$ C Temperature Tested DICE

OP-15

- 156 Speed With 155 Dissipation. (80mW Typical)
- Wide Bandwidth .6 MHz
- High Slew Rate $17 \mathrm{~V} / \mu \mathrm{s}$
- Fast Settling to $\pm 0.1 \%$.................................. . . 900 ns

OP-16

- Higher Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $25 \mathrm{~V} / \mu \mathrm{s}$
- Faster Settling To $\pm 0.1 \%$. . . . . . . . . . . . . . . . . . . . . . . . . . 700 ns
- Wider Bandwidth . ..................................... . . 8MHz

OP-17

- Highest Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . 70V/ $\mu \mathrm{s}$
- Fastest Settling to $\pm 0.1 \%$. . . . . . . . . . . . . . . . . . . . . 400ns
- Highest Gain Bandwidth Product . . . . . . . . . . . . . 30MHz


## GENERAL DESCRIPTION

The PMI BIFET Series of devices offers clear advantages over industry-generic BIFET's and is superior in both cost and
performance to many dielectrically-isolated and hybrid opamps. All devices offer offset voltages as low as 0.5 mV with $\mathrm{T}_{\mathrm{c}} \mathrm{V}_{\text {os }}$ guaranteed to $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. A unique input bias cancellation circuit reduces the $I_{B}$ by a factor of 10 over conventional designs. In addition, PMI specifies $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ with the devices warmed up and operating at $25^{\circ} \mathrm{C}$ ambient.

These devices were designed to provide real precision performance along with high speed. Although they can be nulled, the design objective was to provide low offset-voltage without nulling. Systems generally become more cost effective as the number of error correcting "knobs" is decreased. PMI achieves this performance by use of an improved BIFET process coupled with on-chip, zener-zap offset trimming.

The OP-15 provides an excellent combination of high speed and low input offset voltage. In addition, the OP-15 offers the speed of the 156A op amp with the power dissipation of a 155A. The combination of a low input offset voltage of $500 \mu \mathrm{~V}$, slew rate of $17 \mathrm{~V} / \mu \mathrm{s}$, and settling time of 900 ns to $0.1 \%$ makes the OP-15 an op amp of both precision and speed. The additional features of low supply current coupled with an input bias current of 9 nA at $125^{\circ} \mathrm{C}$ ambient (not junction) temperature makes the OP-15 ideal for a wide range of applications.

The OP-16 features a slew rate of $25 \mathrm{~V} / \mu$ s and a settling time of 700 ns to $0.1 \%$ which represents a $100 \%$ improvement in speed over the 156. Also the OP-16 has all the D.C. features of the OP-15.

The OP-17 has a slew rate of $70 \mathrm{~V} / \mu$ s and is the best choice for applications requiring high closed-loop gain with high speed. Applications include high-speed amplifiers for current output DACs, active filters, sample-and-hold buffers, and photocell amplifiers.

See the OP-215 data sheet for a dual configuration of the OP-15.

SIMPLIFIED SCHEMATIC DIAGRAM


ORDERING INFORMATION $\dagger$

| $\begin{gathered} T_{A}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAXX} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { B-PIN } \\ \text { HERMETIC } \\ \text { DIP } \end{gathered}$ |  |
| 0.5 | OP15AJ＊ <br> OP16AJ＊ <br> OP17AJ＊ | OP15AZ＊ OP16AZ＊ OP17AZ＊ | MIL |
| 0.5 | OP15EJ OP16EJ OP17EJ | OP15EZ OP16EZ OP17EZ | COM |
| 1.0 | OP15BJ＊ <br> OP16BJ＊ <br> OP17BJ＊ | OP15BZ＊ OP16BZ＊ OP17BZ＊ | MIL |
| 1.0 | OP15FJ OP16FJ OP17FJ | OP15FZ OP16FZ OP17FZ | COM |
| 3.0 | OP15CJ＊ OP16CJ＊ OP17CJ＊ | OP15CZ＊ OP16CZ＊ OP17CZ＊ | MIL |
| 3.0 | OP15GJ <br> OP16GJ <br> OP17GJ | OP15GZ OP16GZ OP17GZ | COM |

＊Also available with MIL－STD－883B processing．To order add／883 as a suffix to the part number．
$\dagger$ All listed parts are available with 160 hour burn－in．See Ordering Information， Section 2.
ABSOLUTE MAXIMUM RATINGS（Note 2）Supply Voltage
All Devices Except C，G（Packaged）\＆GR Grades ．．$\pm 22 \mathrm{~V}$
C，G（Packaged）\＆GR Grades ..... $\pm 18 \mathrm{~V}$
Internal Power Dissipation（Note 1） ..... 500 mW
Operating Temperature
A，B，\＆C Grades ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
E，F \＆G Grades ..... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Maximum Junction Temperature ..... $+150^{\circ} \mathrm{C}$
DICE Junction Temperature（ $\mathrm{T}_{\mathrm{j}}$ ） $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Differential Input Voltage
All Devices Except C，G（Packaged）\＆GR Grades ..... $\pm 40 \mathrm{~V}$
C，G（Packaged）\＆GR Grades ..... $\pm 30 \mathrm{~V}$
Input Voltage（Note 3）
All Devices Except C，G（Packaged）\＆GR Grades ． ..... $\pm 20 \mathrm{~V}$
C，G（Packaged）\＆GR Grades ..... $\pm 16 \mathrm{~V}$
Input Voltage
OP－15A，OP－15B，OP－15E，OP－15F ..... $\pm 20 \mathrm{~V}$
OP－15C，OP－15G ..... $\pm 16 \mathrm{~V}$
OP－16A，OP－16B，OP－16E，OP－16F ..... $\pm 20 \mathrm{~V}$

PIN CONNECTIONS

$\pm 16 \mathrm{~V}$
OP－17C，OP－17G ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．$\pm 20 \mathrm{~V}$
Output Short Circuit Duration
Storage Temperature Range ．．．．．．．．．$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature Range（Soldering， 60 sec．）．．．$+300^{\circ} \mathrm{C}$

NOTES：
1．See table for maximum ambient temperature rating and derating factor．

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :---: | :---: | :---: |
| TO－99 $(\mathrm{J})$ | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 －Pin Hermetic DIP $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2．Absolute maximum ratings apply to both packaged parts and DICE，unless otherwise noted．

3．Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage．

ELECTRICAL CHARACTERISTICS $V_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS |  | $\begin{aligned} & \text { OP-15A/E } \\ & \text { OP-16A/E } \\ & \text { OP-17A/E } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-15B/F } \\ & \text { OP-16B/F } \\ & \text { OP-17B/F } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-15C/G } \\ & \text { OP-16C/G } \\ & \text { OP-17C/G } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ |  | - | 0.2 | 0.5 | - | 0.4 | 1.0 | - | 0.5 | 3.0 | mV |
| Input Offset Current | los | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 1) | OP-15 | - | 3.0 | 10 | - | 6.0 | 20 | - | 12 | 50 |  |
|  |  | Device Operating |  | - | 5.0 | 22 | - | 10.0 | 40 | - | 20 | 100 |  |
|  |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 1) | OP-16/OP-17 | - | 3.0 | 10 | - | 6.0 | 20 | - | 12 | 50 | A |
|  |  | Device Operating |  | - | 5.0 | 25 | - | 10.0 | 50 | - | 20 | 125 |  |
| Input Bias Current | $I_{B}$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 1) | OP-15 | - | 15 | 50 | - | 30 | 100 | - | 60 | 200 |  |
|  |  | Device Operating |  | - | 18 | 110 | - | 40 | 200 | - | 80 | 400 |  |
|  |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 1) | OP-16/OP-17 | - | 15 | 50 | - | 30 | 100 | - | 60 | 200 | pA |
|  |  | Device Operating |  | - | 20 | 130 | - | 40 | 250 | - | 80 | 500 |  |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ |  |  | - | $10^{12}$ | - | - | $10^{12}$ | - | - | $10^{12}$ | - | $\Omega$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ |  | 100 | 240 | - | 75 | 220 | - | 50 | 200 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | v |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ |  | $\pm 11$ | $\pm 12.7$ | - | $\pm 11$ | $\pm 12.7$ | - | $\pm 11$ | $\pm 12.7$ | - | $v$ |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ |  | OP-15 | - | 2.7 | 4.0 | - | 2.7 | 4.0 | - | 2.8 | 5.0 | mA |
|  |  |  | OP-16/OP-17 | - | 4.6 | 7.0 | - | 4.6 | 7.0 | - | 4.8 | 8.0 | mA |
| Slew Rate | SR | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1.0(\text { Note } 3) \\ & \mathrm{A}_{\mathrm{VCL}}=+5.0(\text { Note } 3) \end{aligned}$ | OP-15 | 10 | 17 | - | 7.5 | 16 | - | 5.0 | 15 | - |  |
|  |  |  | OP-16 | 18 | 25 | - | 12 | 24 | - | 9.0 | 23 | - | $\mathrm{V} / \mu \mathrm{s}$ |
|  |  |  | OP-17 | 45 | 70 | - | 35 | 66 | - | 25 | 62 | - |  |
| Gain Bandwidth Product | GBW | (Note 3) | OP-15 | 4.0 | 6.0 | - | 3.5 | 5.7 | - | 3.0 | 5.4 | - |  |
|  |  |  | OP-16 | 6.0 | 8.0 | - | 5.5 | 7.6 | - | 5.0 | 7.2 | - | MHz |
|  |  |  | OP-17 | 20 | 30 | - | 15 | 28 | - | 11 | 26 | - |  |
| Closed Loop <br> Bandwidth | CLBW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1.0 \\ & \mathrm{~A}_{\mathrm{VCL}}=+5.0 \end{aligned}$ | OP-15 | - | 14 | - | - | 13 | - | - | 12 | - |  |
|  |  |  | OP-16 | - | 19 | - | - | 18 | - | - | 17 | - | MHz |
|  |  |  | OP-17 | - | 11 | - | - | 10 | - | - | 9 | - |  |
| Settling Time | $\mathrm{t}_{\text {s }}$ | to 0.01\% | OP-15 | - | 2.2 | - | - | 2.3 | - | - | 2.4 | - | $\mu \mathrm{S}$ |
|  |  | to 0.05\% (Note 2) |  | - | 1.1 | - | - | 1.1 | - | - | 1.2 | - |  |
|  |  | to 0.10\% |  | - | 0.9 | - | - | 0.9 | - | - | 1.0 | - |  |
|  |  | to 0.01\% | OP-16 | - | 1.7 | - | - | 1.7 | - | - | 1.8 | - |  |
|  |  | to 0.05\% (Note 2) |  | - | 0.9 | - | - | 0.9 | - | - | 1.0 | - |  |
|  |  | to 0.10\% |  | - | 0.7 | - | - | 0.7 | - | - | 0.8 | - |  |
|  |  | to 0.01\% | OP-17 | - | 1.5 | - | - | 1.5 | - | - | 1.6 | - |  |
|  |  | to 0.05\% (Note 4) |  | - | 0.5 | - | - | 0.5 | - | - | 0.6 | - |  |
|  |  | to 0.10\% |  | - | 0.4 | - | - | 0.4 | - | - | 0.5 | - |  |
| Input Voltage Range | IVR |  |  | $\pm 10.5$ | - | - | $\pm 10.5$ | - | - | $\pm 10.3$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}= \pm 10.3 \mathrm{~V} \end{aligned}$ |  | 86 | 100 | - | 86 | 100 | - | - | - | - | dB |
|  |  |  |  | - | - | - | - | - | - | 82 | 96 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \\ & V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ |  | - | 10 | 51 | - | 10 | 51 | - | - | - | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  |  |  | - | - | - | - | - | - | - | 16 | 80 | ${ }_{\mu} \mathrm{V}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \\ & \hline \end{aligned}$ |  | - | 20 | - | - | 20 | - | - | 20 | - |  |
| Voltage Density |  |  |  | - | 15 | - | - | 15 | - | - | 15 | - | $n \mathrm{~V} \sqrt{\mathrm{~Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ |  | - | 0.01 | - | - | 0.01 | - | - | 0.01 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  |  | - | 3.0 | - | - | 3.0 | - | - | 3.0 | - | pF |

## NOTES:

1. Input bias current is specified for two different conditions. The $T_{j}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $I_{B} v s T_{j}$ and $I_{B} v s T_{A}$. PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$.
2. Settling time is defined here for a unity gain inverter connection using $2 \mathrm{k} \Omega$ resistors. It is the time required for the error voltage (the voltage at the
inverting input pin on the amplifier) to settle to within a specified percent of its final value from the time a 10 V step input is applied to the inverter. See settling time test circuit.
3. Sample tested.
4. Settling time is defined here for a $A_{V}=-5$ connection with $R_{F}=2 k \Omega$. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within $0.01 \%$ of its final value from the time a 2 V step input is applied to the inverter. See settling time test circuit.

ELECTRICAL CHARACTERISTICS $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.


## NOTES:

1. Input bias current is specified for two different conditions. The $T_{j}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the
junction temperature value via the curves of $I_{B}$ vs $T_{j}$ and $I_{B} v s T_{A}$. PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$.
2. Sample tested.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS |  | $\begin{aligned} & \text { OP-15E } \\ & \text { OP-16E } \\ & \text { OP-17E } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-15F } \\ & \text { OP-16F } \\ & \text { OP-17F } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-15G } \\ & \text { OP-16G } \\ & \text { OP-17G } \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $V_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ |  | - | 0.3 | 0.75 | - | 0.55 | 1.5 | - | 0.7 | 3.8 | mV |
| Average Input |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Offset Voltage Drift Without External |  |  |  |  |  |  |  |  |  |  |  | te 2) |  |
| Without External Trim | $\mathrm{TCV}_{\text {Os }}$ |  |  | - | 2.0 | 5.0 | - | 3.0 | 10 | - | 4.0 | 15 |  |
| With External | $\mathrm{TCV}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=100 \mathrm{k} \Omega$ |  | - | 2.0 | - | - | 3.0 | - | - | 4.0 | - | $\mathrm{V}^{\circ} \mathrm{C}$ |
|  | Ios | $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ |  | - | 0.04 | 0.30 | - | 0.06 | 0.45 | - | 0.08 | 0.65 | nA |
| Input Offset Current (Note 1) |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | OP-15 | - | 0.06 | 0.55 | - | 0.08 | 0.80 | - | 0.10 | 1.2 |  |
|  |  | Device Operating |  | - | 0.06 | 0.55 | - | 0.08 | 0.80 | - | 0.10 | 1.2 |  |
|  |  | $\mathrm{T}_{J}=70^{\circ} \mathrm{C}$ |  | - | 0.04 | 0.30 | - | 0.06 | 0.45 | - | 0.08 | 0.65 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ <br> Device Operating | OP-16/OP-17 | - | 0.07 | 0.70 | - | 0.10 | 1.1 | - | 0.15 | 1.7 |  |
| Input Bias Current (Note 1) | $I_{B}$ | $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ |  | - | 0.10 | 0.40 | - | 0.12 | 0.60 | - | 0.14 | 0.80 | $n A$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C}$ | OP-15 | - | 0.13 | 0.75 | - | 0.16 | 1.1 | - | 0.19 | 1.5 |  |
|  |  | Device Operating |  | - | 0.13 | 0.75 | - | 0.16 | 1.1 | - | 0.19 | 1.5 |  |
|  |  | $\mathrm{T}_{\mathrm{J}}=70^{\circ} \mathrm{C}$ |  | - | 0.10 | 0.40 | - | 0.12 | 0.60 | - | 0.14 | 0.80 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=70^{\circ} \mathrm{C} \\ & \text { Device Operating } \end{aligned}$ | OP-16/OP-17 | - | 0.15 | 0.90 | - | 0.20 | 1.4 | - | 0.25 | 2.0 |  |
| Input Voltage Range | IVR |  |  | $\pm 10.4$ | - | - | $\pm 10.4$ | - | - | $\pm 10.25$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10.4 \mathrm{~V}$ |  | 85 | 98 | - | 85 | 98 | - | - | - | - | dB |
|  |  | $\mathrm{V}_{\mathrm{CM}}= \pm 10.25 \mathrm{~V}$ |  | - | - | - | - | - | - | 80 | 94 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ |  | - | 13 | 57 | - | 13 | 57 | - | - | - |  |
|  |  | $V_{S}= \pm 10 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ |  | - | - | - | - | - | - | - | 20 | 100 | $\mu \mathrm{V} /$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ |  | 65 | 200 | - | 50 | 180 | - | 35 | 160 | - | V/mV |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 10 \mathrm{k} \Omega$ |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | V |

## NOTES:

1. Input bias current is specified for two different conditions. The $T_{J}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $1_{\mathrm{B}} \mathrm{VST} \mathrm{J}_{\mathrm{J}}$ and $1_{\mathrm{B}} \mathrm{VST} \mathrm{A}_{\mathrm{A}}$. PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. $1_{\mathrm{B}}$ and $1_{\mathrm{OS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$.
2. Sample tested.

DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for $\mathrm{OP}-15 / 16 / 17 \mathrm{~N}, \mathrm{OP}-15 / 16 / 17 \mathrm{G}$ and $\mathrm{OP}-15 / 16 / 17 \mathrm{GR}$ devices, $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-15 / 16 / 17 \mathrm{NT}$ and $\mathrm{OP}-15 / 16 / 17 \mathrm{GT}$ devices, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-15NT <br> OP-16NT <br> OP-17NT <br> LIMIT | OP-15N <br> OP-16N <br> OP-17N <br> LIMIT | $\begin{gathered} \text { OP-15GT } \\ \text { OP-16GT } \\ \text { OP-17GT } \\ \text { LIMIT } \end{gathered}$ | $\begin{gathered} \text { OP-15G } \\ \text { OP-16G } \\ \text { OP-17G } \\ \text { LIMIT } \end{gathered}$ | OP-15GR <br> OP-16GR <br> OP-17GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 0.9 | 0.5 | 2.0 | 1.0 | 3.0 | mV MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | 35 | 100 | 30 | 75 | 50 | V/mV MIN |
| Input Voltage Range | IVR |  | $\pm 10.4$ | $\pm 10.5$ | $\pm 10.4$ | $\pm 10.5$ | $\pm 10.3$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm \mathrm{IVR}$ | 85 | 86 | 85 | 86 | 82 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 10 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | $57$ | $51$ | $57$ | $51$ | $\overline{80}$ | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\pm 12$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $\pm 12$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | V MIN |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $\begin{aligned} & \text { OP-15 } \\ & \text { OP-16, OP-17 } \end{aligned}$ | $-$ | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | - | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 8.0 \end{aligned}$ | mA MAX |
| Input Bias Current | $I_{B}$ | $\begin{aligned} & \text { OP-15 } \\ & \text { OP-16, OP-17 } \end{aligned}$ | $\begin{array}{r} 9.0 \\ 11.0 \end{array}$ | - | $\begin{array}{r} 14.0 \\ 18.0 \\ \hline \end{array}$ | - | - | nA MAX |
| Input Offset Current | 'os | $\begin{aligned} & \text { OP-15 } \\ & \text { OP-16, OP-17 } \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 8.5 \end{aligned}$ | - | $\begin{aligned} & 11.0 \\ & 14.5 \end{aligned}$ | $-$ | $-$ | nA MAX |

NOTE: For $25^{\circ} \mathrm{C}$ characteristics of OP-15/16/17NT and OP-15/16/17GT, see
OP-15/16/17N and OP-15/16/17G characteristics, respectively.

DICE CHARACTERISTICS (continued)

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS |  | $\begin{gathered} \text { OP-15NT } \\ \text { OP-16NT } \\ \text { OP-17NT } \\ \text { TYP } \end{gathered}$ | OP-15N <br> OP-16N <br> OP-17N <br> TYP | OP-15GT <br> OP-16GT <br> OP-17GT <br> TYP | $\begin{gathered} \text { OP-15G } \\ \text { OP-16G } \\ \text { OP-17G } \\ \text { TYP } \end{gathered}$ | OP-15GR <br> OP-16GR <br> OP-17GR <br> TYP | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Drift Unnulled | $\mathrm{TCV}_{\text {OS }}$ |  |  | 2.0 | 2.0 | 3.0 | 3.0 | 4.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Drift Nulled | $\mathrm{TCV}_{\mathrm{OS}}{ }^{\text {n }}$ | $R_{p}=100 \mathrm{k} \Omega$ |  | 2.0 | 2.0 | 3.0 | 3.0 | 4.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  |  | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | pA |
| Input Bias Current | $\mathrm{I}_{B}$ |  |  | 15 | 15 | 15 | 15 | 15 | pA |
| Slew Rate | SR | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1 \\ & \mathrm{~A}_{\mathrm{VCL}}=+5 \end{aligned}$ | $\begin{aligned} & \text { OP-15 } \\ & \text { OP-16 } \\ & \text { OP-17 } \end{aligned}$ | $\begin{aligned} & 17 \\ & 25 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{array}{r} 17 \\ 25 \\ 70 \\ \hline \end{array}$ | $\begin{aligned} & 16 \\ & 24 \\ & 66 \\ & \hline \end{aligned}$ | $\begin{array}{r} 16 \\ 24 \\ 66 \\ \hline \end{array}$ | $\begin{aligned} & 15 \\ & 23 \\ & 62 \\ & \hline \end{aligned}$ | $\mathrm{V} / \mu \mathrm{s}$ |
| Settling Time (see settling time test cir | $\mathrm{t}_{\mathrm{s}}$ <br> rcuits) | to 0.01\% <br> to $0.05 \%$ <br> to 0.10\% | OP-15 | $\begin{aligned} & 2.2 \\ & 1.1 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & 2.2 \\ & 1.1 \\ & 0.9 \end{aligned}$ | $\begin{array}{r} 2.3 \\ 1.1 \\ 0.9 \end{array}$ | $\begin{aligned} & 2.3 \\ & 1.1 \\ & 0.9 \end{aligned}$ | $\begin{array}{r} 2.4 \\ 1.2 \\ 1.0 \\ \hline \end{array}$ |  |
|  |  | to $0.01 \%$ <br> to $0.05 \%$ <br> to 0.10\% | OP-16 | $\begin{aligned} & 1.7 \\ & 0.9 \\ & 0.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 0.9 \\ & 0.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 0.9 \\ & 0.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 0.9 \\ & 0.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 1.0 \\ & 0.8 \\ & \hline \end{aligned}$ | $\mu \mathrm{S}$ |
|  |  | $\begin{aligned} & \text { to } 0.01 \% \\ & \text { to } 0.05 \% \\ & \text { to } 0.10 \% \end{aligned}$ | OP-17 | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 0.5 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.6 \\ & 0.6 \\ & 0.5 \end{aligned}$ |  |
| Gain Bandwidth Product | GBW |  | $\begin{aligned} & \text { OP-15 } \\ & \text { OP-16 } \\ & \text { OP-17 } \end{aligned}$ | $\begin{array}{r} 6.0 \\ 8.0 \\ 30 \\ \hline \end{array}$ | $\begin{array}{r} 6.0 \\ 8.0 \\ 30 \\ \hline \end{array}$ | $\begin{array}{r} 5.7 \\ 7.6 \\ 28 \\ \hline \end{array}$ | $\begin{array}{r} 5.7 \\ 7.6 \\ 28 \\ \hline \end{array}$ | $\begin{array}{r} 5.4 \\ 7.2 \\ 26 \\ \hline \end{array}$ | MHz |
| Closed Loop Bandwidth | CLBW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1 \\ & \mathrm{~A}_{\mathrm{VCL}}=+5 \end{aligned}$ | $\begin{aligned} & O P-15 \\ & O P-16 \\ & O P-17 \end{aligned}$ | $\begin{aligned} & 14 \\ & 19 \\ & 11 \end{aligned}$ | $\begin{array}{r} 14 \\ .19 \\ 11 \end{array}$ | $\begin{aligned} & 13 \\ & 18 \\ & 10 \end{aligned}$ | $\begin{aligned} & 13 \\ & 18 \\ & 10 \end{aligned}$ | $\begin{array}{r} 12 \\ 17 \\ 9 \end{array}$ | MHz |
| Input Noise Voltage Density | $\mathrm{e}_{\mathrm{n}}$ | $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{array}{r} 20 \\ 15 \\ \hline \end{array}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & f=100 \mathrm{~Hz} \\ & f=1000 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  |  | 3 | 3 | 3 | 3 | 3 | pF |

TYPICAL PERFORMANCE CURVES（OP－15／OP－16／OP－17）


INPUT BIAS CURRENT vs COMMON MODE VOLTAGE


NULLED OFFSET VOLTAGE DRIFT vs POTENTIOMETER SIZE



OPEN－LOOP VOLTAGE GAIN vs SUPPLY VOLTAGE


OFFSET VOLTAGE DRIFT vs TEMPERATURE OF REPRESENTATIVE UNITS


VOLTAGE NOISE vs SOURCE RESISTANCE


OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE


INPUT BIAS CURRENT vs AMBIENT TEMPERATURE（UNITS ARE WARMED－UP IN FREE AIR）


TYPICAL PERFORMANCE CURVES (OP-15/OP-16/OP-17)

BIAS CURRENT VS. TIME
IN FREE AIR
(OP-15)


INPUT BIAS CURRENT VS. AMBIENT TEMPERATURE (UNITS ARE WARMED-UP IN FREE AIR) (OP-16/OP-17)


BIAS CURRENT VS. TIME
IN FREE AIR
(OP-16/OP-17)


SUPPLY CURRENT
VS. SUPPLY VOLTAGE (OP-15)


INPUT BIAS CURRENT VS. AMBIENT TEMPERATURE (UNITS ARE WARMED-UP IN FREE AIR) (OP-15)


SUPPLY CURRENT
VS. SUPPLY VOLTAGE (OP-16/OP-17)


TYPICAL PERFORMANCE CURVES (OP-15)

LARGE-SIGNAL TRANSIENT RESPONSE

|  |  |  | soons |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

SMALL-SIGNAL TRANSIENT RESPONSE


SETTLING TIME


TYPICAL PERFORMANCE CURVES（OP－15）

CLOSED－LOOP BANDWIDTH AND PHASE SHIFT vs FREQUENCY


## UNDISTORTED OUTPUT SWING

 vs FREQUENCY

POWER SUPPLY REJECTION vs FREQUENCY


BANDWIDTH vs TEMPERATURE


SLEW RATE vs TEMPERATURE


OUTPUT IMPEDANCE vs FREQUENCY


OPEN－LOOP FREQUENCY RESPONSE


COMMON－MODE REJECTION RATIO vs FREQUENCY


VOLTAGE NOISE vs FREQUENCY


TYPICAL PERFORMANCE CURVES (OP-16)

## LARGE-SIGNAL TRANSIENT RESPONSE



SMALL-SIGNAL TRANSIENT RESPONSE


SETTLING TIME


OPEN-LOOP FREQUENCY RESPONSE


COMMON MODE REJECTION RATIO vs FREQUENCY


TYPICAL PERFORMANCE CURVES（OP－16）


TYPICAL PERFORMANCE CURVES（OP－17）

LARGE－SIGNAL
TRANSIENT RESPONSE


SMALL－SIGNAL TRANSIENT RESPONSE



OPEN－LOOP FREQUENCY RESPONSE


## CLOSED－LOOP BANDWIDTH AND PHASE SHIFT vs FREQUENCY



BANDWIDTH vs TEMPERATURE


SETTLING TIME
VOLTAGE NOISE vs FREQUENCY


TYPICAL PERFORMANCE CURVES (OP-17)


## BASIC CONNECTIONS

INPUT OFFSET VOLTAGE NULLING


NOTE: $V_{\text {OS }}$ CAN BE TRIMMED WITH POTENTIOMETERS RANGING FROM $10 \mathrm{k} \Omega$ TO $1 \mathrm{M} \Omega$. FOR MOST UNITS TCV ${ }^{\text {OS }}$ WILL BE MINIMUM WHEN $V_{\text {OS }}$ IS ADJUSTED WITH A 100k $\Omega$ POTENTIOMETER.

SETTLING TIME TEST CIRCUIT - OP-15/OP-16


SETTLING TIME TEST CIRCUIT — OP-17


## TYPICAL APPLICATIONS

## CURRENT-TO-VOLTAGE AMPLIFIER OUTPUT



## APPLICATION INFORMATION

## DYNAMIC OPERATING CONSIDERATIONS

As with most amplifiers, care should be taken with lead dress, component placement, and supply decoupling in
order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to $A C$ ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the ex-
pected 3 dB frequency a lead capacitor should be placed from the output to the negative input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than, or equal, to the original feedback pole time constant.

## HIGH PERFORMANCE GENERAL PURPOSE EXTERNALLY COMPENSATED OPERATIONAL AMPLIFIER

## FEATURES

- Excellent D.C. Input Specifications
- Fits Standard 748, 101 and 777 Sockets
- Low Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0.65 \mu V_{\text {p-p }}$
- Low Drift (TCV ${ }_{\text {OS }}$ ) . . . . . . . . . . . . . . . . . . . . . . . . . $8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- "Premium" 748 and 101 Replacement
- $-25^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}$ and $-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$ Models
- MIL-STD-883 Processing Available
- Silicon-Nitride Passivation
- Low Cost


## GENERAL DESCRIPTION

The OP-18 Series of High Performance General Purpose Operational Amplifiers provides significant improvements
over industry-standard and "premium" 748, 101 and 777 types while maintaining pin-for-pin compatibility, ease of application, and low cost. Key specifications, such as $\mathrm{V}_{\mathrm{OS}}$, $\mathrm{I}_{\mathrm{OS}}, I_{\mathrm{B}}$, CMRR, PSRR and $\mathrm{A}_{\mathrm{Vo}}$, are guaranteed over the full operating temperature range. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process reduces "popcorn noise." A thermally-symmetrical input stage design provides low $\mathrm{TCV}_{\mathrm{OS}}, \mathrm{TCl}_{\mathrm{OS}}$ and insensitivity to output load conditions. The OP-18 Series is ideal for upgrading existing designs where accuracy improvements are required and for eliminating special low drift or low noise selected types. OP-18's with MIL-STD-883 processing are available. The choice of the compensating capacitor allows the user to tailor slew rate, open loop bandwidth and maximum undistorted output swing for the application.

## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS (Note 2)

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Power Dissipation (Note 1) ........................... . 500mW
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~V}$
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . Supply Voltage
Output Short Circuit Duration . . . . . . . . . . . . . . . . Indefinite
Operating Temperature Range
OP-18A, OP-18B, OP-18C ............. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-18E, OP-18F, OP-18G ................ $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
DICE Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\ldots . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

Storage Temperature Range . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 60 Sec.) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$

| Package Type | Maximum Amblent <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Hermetic $\operatorname{DIP}(\mathbf{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## NOTES:

1. See table for maximum ambient temperature rating and derating factor.
2. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=30 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP.18A |  |  | OP-18B |  |  | OP-18C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.3 | 0.5 | - | 1.0 | 2.0 | - | 3.0 | 5.0 | mV |
| Input Offset Current | los |  | - | 0.5 | 5.0 | - | 1.0 | 6.0 | - | 5.0 | 25 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 18 | 50 | - | 20 | 60 | - | 30 | 100 | nA |
| Input ResistanceDifferential Mode | $\mathrm{R}_{\text {in }}$ | (Note 2) | 3.8 | 7.5 | - | 2.3 | 7.0 | - | 1.0 | 5.0 | - | M $\Omega$ |
| Input Voltage Range | IVR |  | - | $\pm 13.0$ | - | - | $\pm 13.0$ | - | - | $\pm 13.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 85 | 100 | - | 80 | 95 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | Vo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | V |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 100 | 250 | - | 50 | 200 | - | 25 | 150 | - | V/mV |
| Power Consumption |  | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 50 | 90 | - | 50 | 90 | - | 50 | 90 | mW |
| Input Noise Voltage | $e_{\text {np }-\mathrm{p}}$ | 0.1 Hz to 10 Hz | - | 0.65 | - | - | 0.65 | - | - | 0.65 | - | $\mu \mathrm{V}_{\text {p-p }}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $\mathrm{i}_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 12.8 | - | - | 12.8 | - | - | 12.8 | - | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \end{aligned}$ | - | - | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \\ & \hline \end{aligned}$ | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Slew Rate | SR | (Note 1) | 0.25 | 0.5 | - | 0.25 | 0.5 | - | 0.25 | 0.5 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Slew Rate | SR | $\mathrm{Cc}=3 \mathrm{pF} \quad$ (Note 1) | 2.0 | 4 | - | 2.0 | 4 | - | 2.0 | 4 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Large Signal Bandwidth |  | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{p}-\mathrm{p}} \\ & \text { (Note 1) } \end{aligned}$ | 4.0 | 8.0 | - | 4.0 | 8.0 | - | 4.0 | 8.0 | - | kHz |
| Closed Loop Bandwidth | BW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1.0 \\ & \text { (Note 1) } \end{aligned}$ | 0.8 | 1.3 | - | 0.8 | 1.3 | - | 0.8 | 1.3 | - | MHz |
| Risetime | $t_{r}$ | $\begin{aligned} & A_{V}=+1 \\ & V_{\text {IN }}=50 \mathrm{mV} \end{aligned} \quad(\text { Note } 1)$ | - | 200 | 300 | - | 200 | 300 | - | 200 | 300 | ns |
| Overshoot | Os | (Note 1) | - | 5 | 15 | - | 5 | 15 | - | 5 | 15 | \% |

## NOTE:

1. Sample tested.
2. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-18A |  |  | OP-18B |  |  | OP-18C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.5 | 1.0 | - | 1.4 | 3.0 | - | 3 | 6.0 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega \quad$ (Note 1) | 1) - | 2.0 | 8.0 | - | 4.0 | 10.0 | - | 8 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios |  | - | 1.0 | 10.0 | - | 2.0 | 12.0 | - | 5 | 50 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ | (Note 1) | ) - | 7.5 | 75 | - | 15 | 150 | - | 30 | 300 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 30 | 100 | - | 40 | 120 | - | 50 | 200 | nA |
| Input Voltage Range | IVR |  | - | $\pm 13.0$ | - | - | $\pm 13.0$ | - | - | 13.0 | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 80 | 95 | - | 80 | 95 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & R_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 50 | 100 | - | 25 | 60 | - | 25 | 60 | - | V/mV |
| Output Voltage Swing | Vo | $R_{L} \geq 2 \mathrm{k} \Omega \quad \pm$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |

NOTE:

1. Sample tested.

## ORDERING INFORMATION $\dagger$

| $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ & (\mathrm{mV}) \\ & \hline \end{aligned}$ | PACKAGE |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | HERMETIC DIP 8-PIN |  |
| 0.5 | OP18AJ* | OP18AZ* | MIL |
| 0.5 | OP18EJ | OP18EZ | IND |
| 2.0 | OP18BJ* | OP18BZ* | MIL |
| 2.0 | OP18FJ | OP18FZ | IND |
| 5.0 | OP18CJ* | OP18CZ* | MIL |
| 5.0 | OP18GJ | OP18GZ | IND |

* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

PIN CONNECTIONS
(Z-Suffix)
(J-Suffix)
8 PIN HERMETIC DIP
TO-99

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{C}_{\mathrm{C}}=30 \mathrm{pF}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-18E |  |  | OP.18F |  |  | OP-18G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.3 | 0.5 | - | 1.0 | 2.0 | - | 3.0 | 5.0 | mV |
| Input Offset Current | los |  | - | 0.5 | 5.0 | - | 1.0 | 6.0 | - | 5.0 | 25 | $n A$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 18 | 50 | - | 20 | 60 | - | 30 | 100 | $n A$ |
| Input ResistanceDifferential Mode | $\mathrm{R}_{\text {in }}$ | (Note 2) | 3.8 | 7.5 | - | 2.3 | 7.0 | - | 1.0 | 5.0 | - | $\mathrm{M} \Omega$ |
| Input Voltage Range | IVR |  | - | $\pm 13.0$ | - | - | $\pm 13.0$ | - | - | $\pm 13$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 85 | 100 | - | 80 | 95 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | ${ }_{\mu} \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | Vo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | V |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 100 | 250 | - | 50 | 200 | - | 25 | 150 | - | V/mV |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | - | 50 | 90 | - | 50 | 90 | - | 50 | 90 | mW |
| Input Noise Voltage | $e_{n p-p}$ | 0.1 Hz to 10 Hz | - | 0.65 | - | - | 0.65 | - | - | 0.65 | - | ${ }_{\mu} \mathrm{V}_{\mathrm{p}-\mathrm{p}}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | - | - | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | - | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 12.8 | - | - | 12.8 | - | - | 12.8 | - | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} \mathrm{f}_{\mathrm{O}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \end{aligned}$ | - | - | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \\ & \hline \end{aligned}$ | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Slew Rate | SR | (Note 1) | 0.25 | 0.5 | - | 0.25 | 0.5 | - | 0.25 | 0.5 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Slew Rate | SR | $\mathrm{C}_{\mathrm{c}}=3 \mathrm{pF} \quad$ (Note 1) | 2.0 | 4 | - | 2.0 | 4 | - | 2.0 | 4 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Large Signal Bandwidth |  | $\begin{aligned} & V_{0}=20 V_{p-p} \\ & \text { (Noie 1) } \end{aligned}$ | 4.0 | 8.0 | - | 4.0 | 8.0 | - | 4.0 | 8.0 | - | kHz |
| Closed Loop Bandwidth | BW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1.0 \\ & \text { (Note 1) } \end{aligned}$ | 0.8 | 1.3 | - | 0.8 | 1.3 | - | 0.8 | 1.3 | - | MHz |
| Risetime | $t_{r}$ | $\begin{aligned} & A_{V}=+1 \\ & V_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | - | 200 | 300 | - | 200 | 300 | - | 200 | 300 | ns |
| Overshoot | Os | (Note 1) | - | 5 | 15 | - | 5 | 15 | - | 5 | 15 | \% |

## NOTE:

1. Sample tested.
2. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-18E |  |  | OP-18F |  |  | OP-18G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | V OS | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | - | 0.4 | 1.0 | - | 1.2 | 3.0 | - | 3 | 6.0 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{S}=50 \Omega \quad$ (Note 1) | - | 2.0 | 8.0 | - | 4.0 | 10.0 | - | 8 | 20 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 0.7 | 10 | - | 1.4 | 12 | - | 5 | 50 | $n A$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ | (Note 1) | - | 7.5 | 120 | - | 15 | 250 | - | 70 | 500 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 22 | 100 | - | 25 | 120 | - | 50 | 200 | nA |
| Input Voltage Range | IVR |  | - | $\pm 13.0$ | - | - | $\pm 13.0$ | - | - | 13.0 | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 80 | 100 | - | 80 | 90 | - | 70 | 85 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 5 \text { to } \pm 20 \mathrm{~V} \\ & R_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | - | 10 | 60 | - | 30 | 100 | - | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega \\ & V_{O}= \pm 10 \mathrm{~V} \end{aligned}$ | 50 | 100 | - | 25 | 60 | - | 15 | 25 | - | V/mV |
| Oütput Voltage Swing | Vo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 12.0$ | $\pm 13.0$ | - | $\pm 10.0$ | $\pm 13.0$ | - | V |

## NOTE:

1. Sample tested.

BURN-IN CIRCUIT


## RECOMMENDED COMPENSATION VALUES

\section*{CLOSED LOOP GAIN COMPENSATION CAPACITOR ( $C_{C}$ ) <br> | 1000 | 1 pF |
| ---: | ---: |
| 100 | 2 pF |
| 10 | 5 pF |
| 1 | 30 pF |}

NOTE:
$\mathrm{C}_{\mathrm{C}}$ is connected between pins 1 and 8.

DICE CHARACTERISTICS


DIE SIZE $0.044 \times 0.041$ inch

1. COMPENSATION
2. INVERTING INPUT
3. NON-INVERTING INPUT
4. V -
5. OUTPUT
6. $\mathbf{v}+$
7. COMPENSATION

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for $\mathrm{N}, \mathrm{G}$ and GR, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-18N <br> LIMITS | OP-18G <br> LIMITS | OP-18GR LIMITS | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage Range | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega$ | 0.5 | 2.0 | 5.0 | $m \mathrm{max}$ |
| Input Offset Current | los |  | 5.0 | 6.0 | 25 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 50 | 60 | 100 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 13$ | $\pm 13$ | $\pm 13$ | v |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{VCM}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega \end{aligned}$ | 85 | 80 | 70 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{R} \leq \leq 20 \mathrm{k} \Omega \end{aligned}$ | 60 | 100 | 150 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 12$ | $\pm 12$ | V MIN |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 100 | 50 | 25 | V/mV MIN |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}$ | 90 | 90 | 90 | mW MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{gathered} \text { OP-18N } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { OP-18G } \\ \text { TYP } \end{gathered}$ | $\underset{\text { TYP }}{\text { OP-18GR }}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {in }}$ |  | 7.5 | 7.0 | 5.0 | $\mathrm{M} \Omega$ |
| Input Noise Voltage | $\mathbf{e n p p}^{\text {p }}$ | 0.1 Hz to 10 Hz | 0.65 | 0.65 | 0.65 | $\mu V_{p-p}$ |
| Input Noise Voltage Density | $\mathbf{e n}_{\mathrm{n}}$ | $\begin{aligned} f_{\mathrm{o}} & =10 \mathrm{~Hz} \\ f_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | $\begin{aligned} & 25 \\ & 22 \\ & 21 \end{aligned}$ | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $\mathrm{i}_{\text {np-p }}$ | 0.1 Hz to 10 Hz | 12.8 | 12.8 | 12.8 | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & f_{\mathrm{o}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.4 \\ & 0.7 \\ & 0.4 \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Slew Rate | SR |  | 0.5 | 0.5 | 0.5 | $\mathrm{V} / \mu \mathrm{S}$ |
| Slew Rate | SR | $\mathrm{Cc}=3 \mathrm{pF}$ | 4 | 4 | 4 | $\mathrm{V} / \mu \mathrm{S}$ |
| Large Signal Bandwidth |  | $\mathrm{V}_{\mathrm{O}}=20 \mathrm{~V}_{\mathrm{p} \text {-p }}$ | 8.0 | 8.0 | 8.0 | kHz |
| Closed Loop Bandwidth | BW | $A_{V C L}=+1.0$ | 1.3 | 1.3 | 1.3 | MHz |
| Risetime | $\mathrm{tr}_{\mathrm{r}}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1 \\ & \mathrm{~V}_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | 200 | 200 | 200 | $n \mathrm{~S}$ |
| Overshoot | Os |  | 5 | 5 | 5 | \% |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {Os }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 2.0 | 4.0 | 8.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ |  | 7.5 | 15 | 70 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |

TYPICAL PERFORMANCE CURVES





OUTPUT VOLTAGE vs LOAD RESISTANCE


POWER CONSUMPTION vs TEMPERATURE




OUTPUT SHORT-CIRCUIT CURRENT vs TIME


UNTRIMMED OFFSET VOLTAGE vs TEMPERATURE


OPEN LOOP GAIN vs TEMPERATURE


OPEN LOOP GAIN vs POWER SUPPLY VOLTAGE


INPUT OFFSET CURRENT vs TEMPERATURE


OPEN LOOP VOLTAGE GAIN
AS A FUNCTION OF
FREQUENCY FOR VARIOUS GAIN／COMPENSATION OPTIONS


CMRR vs FREQUENCY


INPUT BIAS CURRENT vs TEMPERATURE




## MICROPOWER PRECISION OPERATIONAL AMPLIFIER SINGLE OR DUAL SUPPLY

## FEATURES

- Low Supply Current . . . . . . . . . . . . . . . . . . . . . . . . . . . $40 \mu \mathrm{~A}$
- Single Supply Operation . . . . . . . . . . . . . . . . +3V to +30V
- Dual Supply Operation . . . . . . . . . . . . . . . . $\pm 1.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Low Input Offset Voltage ... $55 \mu \mathrm{~V}$
- Low Input Offset Voltage Drift $0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- High Common Mode Input Range . . . V- to V+(-1.5V)
- High CMRR and PSRR . . . . . . . . . . . . . . . . . . . . . . . 110dB
- High Open Loop Gain . . . . . . . . . . . . . . . . . . . . . . . . 126dB
- $\pm 30 \mathrm{~V}$ Input Overvoltage Protection
- No External Components Required

Easy to Use

- Single Chip Monolithic Construction
- 741 Pinout and Nulling


## GENERAL DESCRIPTION

The OP-20 is a monolithic precision micropower operational amplifier that can be used either in single or dual supply

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C} \\ \mathbf{V}_{\text {OS }} \text { MAX } \\ (\mu \mathrm{V}) \end{gathered}$ | PACKAGE |  |  | operating TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { HERMETIC } \\ \text { DIP } \\ \text { 8-PIN } \end{gathered}$ | $\begin{gathered} \hline \text { PLASTIC } \\ \text { DIP } \\ \text { 8-PIN } \\ \hline \end{gathered}$ |  |
| 250 | OP20BJ* | OP20BZ* |  | MIL |
| 250 | OP20FJ | OP20FZ |  | IND |
| 250 |  |  | OP20FP | COM |
| 500 | OP20CJ* | OP20CZ* |  | MIL |
| 500 | OP20GJ | OP20GZ |  | IND |
| 500 |  |  | OP20GP | COM |
| 1000 | OP20HJ | OP20HZ | OP20HP | COM |

*Also available with MIL-STD-883B Processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
operation. Offset voltages as low as $250 \mu \mathrm{~V}$ maximum and offset voltage drifts as low as $1.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ maximum are available with supply currents ranging between $45 \mu \mathrm{~A}$ and $95 \mu \mathrm{~A}$ maximum. Common-mode input voltage range includes ground to accommodate low, ground-referenced inputs from strain gauges or thermocouples. The OP-20 pinout and offset nulling technique is identical to the industry standard 741 device, offering an instant system upgrade in many applications. The monolithic construction makes the OP-20 ideal for use in hybrid designs, replacing devices such as the LM108, LM112, LM4250, ICL8021 and others.

## PIN CONNECTIONS



TO-99 (J-Suffix)
EPOXY B MINI-DIP
(P-Suffix)
AND
8-PIN HERMETIC DIP
(Z-Suffix)

EPOXY B MINI-DIP Suffix (Z-Suffix)

## SIMPLIFIED SCHEMATIC



ABSOLUTE MAXIMUM RATINGS (Note 2)

| Supply Volta | $\pm 18 \mathrm{~V}$ |
| :---: | :---: |
| Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage. | $\pm 30 \mathrm{~V}$ |
| Input Voltage | Supply Voltage |
| Output Short Circuit Duration | Indefinite |
| Storage Temperature Range |  |
| $J$ and Z Packages | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| P Package | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| OP-20B, OP-20C (J or Z package) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OP-20F, OP-20G (J or Z package) | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| OP-20FP, OP-20GP, OP-20HP |  |

OP-20HJ, OP-20HZ . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ Lead Temperature (Soldering, 60 Sec.) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$ DICE Junction Temperature $\ldots \ldots \ldots . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ NOTES:

1. See table for maximum ambient temperature rating and derating factor.
2. Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Plastic DIP | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Hermetic DIP $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-20B/F |  |  | OP-20C/G |  |  | OP-20H |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}$ | - | 55 | 250 | - | 150 | 500 | - | 300 | 1000 | $\mu \mathrm{V}$ |
| Input Offset Current | los |  | - | 0.15 | 1.5 | - | 0.2 | 2.5 | - | 0.3 | 4.0 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 12 | 25 | - | 14 | 30 | - | 16 | 40 | nA |
| Input Voltage Range | IVR | $\begin{aligned} & V+=+5 \mathrm{~V} \\ & \mathrm{~V}-=0 \mathrm{~V} \\ & V_{S}= \pm 15 \mathrm{~V} \end{aligned}$ | $4.0 /-0.2$ $.0 /-15.2$ | - | - | $\begin{array}{r} +4.0 /-0.2 \\ +14.0 /-15.2 \end{array}$ | - | - | $\begin{array}{r} +3.8 /-0.2 \\ +13.8 /-15.2 \\ \hline \end{array}$ | - | - | v |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \\ & \mathrm{~V}-=0 \mathrm{~V} \\ & 0 \mathrm{~V} \leq \mathrm{VCM}_{C M} \leq+3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & -15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \\ & \leq+13.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 95 \\ 100 \end{array}$ | $\begin{aligned} & 105 \\ & 110 \end{aligned}$ | - - | 90 94 | $\begin{array}{r} 95 \\ 105 \end{array}$ | - - | 85 90 | $\begin{gathered} 90 \\ 100 \end{gathered}$ | - - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}= \pm 2.5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} ; \\ & \text { and } \mathrm{V}-=0 \mathrm{~V}, \\ & \mathrm{~V}+=5 \mathrm{~V} \text { to } 30 \mathrm{~V} \end{aligned}$ | - | 4 | 6 | - | 6 | 10 | - | 10 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \\ & \mathrm{~V}-=0 \mathrm{~V}(\text { Note } 1) \\ & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} 500 \\ 1000 \end{array}$ | $\begin{aligned} & 1000 \\ & 2000 \end{aligned}$ | - - | 300 800 | 800 2000 | - | - 500 | 500 1000 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $v_{0}$ | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & R_{\mathrm{L}}=100 \mathrm{k} \Omega \\ & V_{S}= \pm 15 \mathrm{~V}, \\ & R_{L}=25 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} 0.6 \\ \pm 14.1 \end{array}$ | - | 4.1 - | $\begin{array}{r} 0.7 \\ \pm 14.1 \end{array}$ | - | 4.1 | $\begin{array}{r} 0.8 \\ \pm 14.0 \end{array}$ | - | 4.0 | V |
| Closed Loop <br> Bandwidth | BW | $\begin{aligned} & A_{\mathrm{VCL}}=+1.0, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | - | 100 | - | - | 100 | - | - | 100 | - | kHz |
| Slew Rate | SR | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \\ & R_{L}=25 \mathrm{k} \Omega \end{aligned}$ | - | 0.05 | - | - | 0.05 | - | - | 0.05 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Supply Current | Isy | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ <br> no load $V_{S}= \pm 15 \mathrm{~V},$ <br> no load | $\begin{aligned} & - \\ & - \end{aligned}$ | 40 55 | 55 80 | - | 44 57 | 63 85 | - | 45 60 | 70 95 | $\mu \mathrm{A}$ |

## NOTES:

## 1. Sample tested.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V},-55^{\circ} \mathrm{C}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-20 \mathrm{BJ} / \mathrm{BZ}$ and $\mathrm{OP}-20 \mathrm{CJ} / \mathrm{CZ},-25^{\circ} \mathrm{C}$ $\leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for OP-20FJ/FZ and OP-20GJ/GZ, and $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for OP-20FP, OP-20GP, OP-20HP, OP-20HZ and $\mathrm{OP}-\mathrm{P}, \mathrm{HJ}$, unless otherwise noted.

|  |  |  | OP-20B/F |  |  | OP-20C/G |  |  | OP-20H |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Average Input Offset Voltage Drift (Note 1) | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \\ & \mathrm{TCV}_{\mathrm{OSn}} \end{aligned}$ | Unnulled <br> Nulled, $R_{p}=10 \mathrm{k} \Omega$ | - | 0.75 | 1.5 | - | 1.0 | 3.0 | - | 1.5 | 7.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | - | 155 | 400 | - | 250 | 800 | - | 500 | 1700 | $\mu \mathrm{V}$ |
| Input Offset Current |  |  | - | 0.5 | 2.5 | - | 1.0 | 3.5 | - | 1.5 | 5.0 | $n \mathrm{~A}$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 12 | 27 | - | 14 | 33 | - | 16 | 45 | nA |
| Input Voltage Range | IVR | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \\ & \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \quad+13 . \end{aligned}$ | $\begin{aligned} & 3.9 /-0.1 \\ & /-15.0 \end{aligned}$ | - | - | $\begin{array}{r} +3.9 /-0.1 \\ +13.9 /-15.0 \end{array}$ | - | - | $\begin{array}{r} +3.7 /-0.1 \\ +13.7 \end{array}$ | - | - | V |
| Common Mode Rejection Ratio (Note 3) | CMRR | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \\ & \mathrm{~V}-=0 \mathrm{~V} \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & -15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \\ & \leq 13.3 \mathrm{~V} \end{aligned}$ | 90 96 | 100 110 | - - | 85 90 | 90 105 | - - | 80 85 | 85 100 | - - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V} \text { to } \\ & \pm 15 \mathrm{~V} \\ & \mathrm{~V}-=0 \mathrm{~V}, \\ & \mathrm{~V}+=5 \mathrm{~V} \text { to } 30 \mathrm{~V} \end{aligned}$ | - | 4 4 | 10 10 | - | 6 6 | 18 18 | - | 10 10 | 32 57 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | 500 | 700 | - | 400 | 600 | - | 250 | 400 | - | V/mV |
| Output Voltage Swing (Note 2) | $\mathrm{v}_{0}$ | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} +0.8 \\ \pm 14.0 \end{array}$ | - | +4.0 - | +0.9 $\pm 13.9$ | - | + 3.9 | +1.0 $\pm 13.9$ | - | +3.8 | V |
| Supply Current | Isy | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \text { no } \\ & \text { load or }+5 \mathrm{~V}, 0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \text { no load } \end{aligned}$ | - | 50 64 | 65 95 | - | 53 68 | 75 100 | - | 55 72 | 85 115 | $\mu \mathrm{A}$ |

## NOTES:

1. Sample tested
2. $R_{L}=50 \mathrm{k}$ for $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$.
3. $B J$ and $C J$ grades tested to $V_{C M} \geq 150 \mathrm{mV}$ above negative supply voltage.

DICE CHARACTERISTICS


DIE SIZE $0.068 \times 0.045$ inch

1. BALANCE
2. INVERTING INPUT
3. NON-INVERTING INPUT
4. $V-$
5. BALANCE
6. OUTPUT
7. $\mathbf{V}+$

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-20N LIMIT | OP-20G LIMIT | OP-20GR LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ |  | 300 | 600 | 1000 | $\mu \mathrm{V}$ MAX |
| Input Offset Current | $\mathrm{I}_{\mathrm{OS}}$ |  | 1.5 | 2.5 | 4.0 | nA MAX |
| Input Bias Current | $I_{B}$ |  | 20 | 25 | 30 | nA MAX |
| Input Voltage Range | IVR |  | 4.0/-0.2 | 4.0/-0.2 | 3.8/-0.2 | $V \mathrm{MIN}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | . $0 /-15.2$ | +14.0/-15.2 | +13.8/-15.2 |  |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & V+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq \pm 13.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{cc} \vee & 95 \\ & 100 \\ \hline \end{array}$ | $\begin{aligned} & 90 \\ & 94 \end{aligned}$ | $\begin{aligned} & 85 \\ & 90 \\ & \hline \end{aligned}$ | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}+=+5 \mathrm{~V} \\ & \text { to }+30 \mathrm{~V} \end{aligned}$ | 6 | 10 | 32 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $R_{L}=25 k \Omega$ | 1000 | 800 | 500 | V/mV MIN |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\begin{aligned} & R_{\mathrm{L}}=100 \mathrm{k} \Omega, \mathrm{~V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega, \mathrm{~V}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 0.7 / 4.2 \\ \pm 14.1 \end{array}$ | $\begin{gathered} 0.8 / 4.1 \\ \pm 14.1 \end{gathered}$ | $\begin{array}{r} 0.9 / 4.0 \\ \pm 14.0 \end{array}$ | $V \mathrm{MIN}$ |
| Supply Current No Load | Is $\gamma$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 45 \\ 65 \\ \hline \end{array}$ | $\begin{aligned} & 50 \\ & 70 \\ & \hline \end{aligned}$ | $\begin{aligned} & 60 \\ & 80 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-20N <br> TYPICAL | OP-20G TYPICAL | OP-20GR TYPICAL | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ | Unnulled | 1.0 | 1.5 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | TCVosn | Nulled, $\mathrm{R}_{\mathrm{P}}=10 \mathrm{k} \Omega$ | 1.0 | 1.5 | 2.5 |  |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | 2000 | 2000 | 1000 | V/mV |

## TYPICAL PERFORMANCE CURVES



SMALL-SIGNAL TRANSIENT RESPONSE


LARGE-SIGNAL TRANSIENT RESPONSE


TYPICAL PERFORMANCE CURVES



## TYPICAL APPLICATIONS

TEMPERATURE SENSOR


# HIGH-SPEED LOW POWER PRECISION OPERATIONAL AMPLIFIER 

FEATURES

- Low Supply Current
$170 \mu \mathrm{~A}$
- High Slew Rate $0.25 \mathrm{~V} / \mu \mathrm{S}$
- Dual Supply Operation . . . . . . . . . . . . . . . . $\pm 1.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Low Input Offset Voltage . . . . . . . . . . . . . . . . . . . . . . $40{ }_{\mu} \mathrm{V}$
- Low Input Offset Voltage Drift $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- High Common Mode Input Range ............ . V- (+0.5V) to $\mathrm{V}+(-1.5 \mathrm{~V})$
- High CMRR and PSRR . . . . . . . . . . . . . . . . . . . . . . . 110dB
- High Open Loop Gain . . . . . . . . . . . . . . . . . . . . . 2000V/mV
- $\pm 30 \mathrm{~V}$ Input Overvoltage Protection
- No External Components Required

Easy to Use

- Single Chip Monolithic Construction
- 741 Pinout and Nulling
- $125^{\circ} \mathrm{C}$ Temperature Tested DICE

ORDERING INFORMATION $\dagger$

| $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ & (\mu \mathrm{~V}) \\ & \hline \end{aligned}$ | PACKAGE |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { HERMETIC } \\ \text { DIP } \\ \text { 8-PIN } \\ \hline \end{gathered}$ | $\begin{gathered} \text { PLASTIC } \\ \text { DIP } \\ 8-\text { PIN } \\ \hline \end{gathered}$ |  |
| 100 | OP21AJ* | OP21AZ* |  | MIL |
| 100 | OP21EJ | OP21EZ | OP21EP | IND |
| 200 | OP21BJ* | OP21BZ* |  | MIL |
| 200 | OP21FJ | OP21FZ | OP21FP | IND |
| 500 | OP21GJ | OP21GZ | OP21GP | IND |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

## GENERAL DESCRIPTION

The OP-21 is a precision low-power operational amplifier offering the benefits of low offset voltage and high slew rate with the advantages of low power. Supply ranges of $\pm 1.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ allow a wide range of applications.
Two military temperature range models and three industrial temperature range models are available in TO-99 CANs and 8 -Pin Hermetic DIPs. Industrial temperature range models are also available in 8-Pin Plastic DIPs. For quads see OP-421.

PIN CONNECTIONS


SIMPLIFIED SCHEMATIC


| ABSOLUTE MAXIMUM RATINGS | (Note 2) |
| :---: | :---: |
| Supply Voltage | $\pm 18 \mathrm{~V}$ |
| Power Dissipation (Note 1) | 500 mW |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage | Supply Voltage |
| Output Short Circuit Duration | Indefinite |
| Storage Temperature Range |  |
| $J$ and Z Packages | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| $P$ Package | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| OP-21A, OP-21B | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OP-21E, OP-21F, OP-21G | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

DICE Junction Temperature $\qquad$ Lead Temperature Range (Soldering, 60 sec .) . . . . . . $300^{\circ} \mathrm{C}$ NOTES:

1. See table for maximum ambient temperature rating and derating factor.
2. Absolute maximum ratings apply to both packaged parts and dice, unless otherwise noted.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Plastic Dip (P) | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Hermetic Dip $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-21AE |  |  | OP-21B/F |  |  | OP-21G |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | - | 40 | 100 | - | 150 | 200 | - | 300 | 500 | ${ }_{\mu} \mathrm{V}$ |
| Input Offset Current | $\mathrm{l}_{\mathrm{OS}}$ |  | - | 0.6 | 4 | - | 0.8 | 5 | - | 1.2 | 6 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 50 | 100 | - | 60 | 120 | - | 70 | 150 | nA |
| Input Voltage Range | IVR | $\mathrm{V}_{S}= \pm 15 \mathrm{~V}$ | $\begin{aligned} & -14.5 \\ & +14.0 \end{aligned}$ | - | - | $\begin{array}{r} -14.5 \\ +14.0 \end{array}$ | - | - | $\begin{array}{r} -14.5 \\ +13.8 \end{array}$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \text { no load } \\ & -14.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \\ & \leq 13.5 \mathrm{~V} \end{aligned}$ | 100 | 110 | - | 90 | 105 | - | 84 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V} \\ & \text { to } \pm 15 \mathrm{~V}, \text { no load } \end{aligned}$ | - | 2 | 6 | - | 4 | 10 | - | 10 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \\ & R_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | 1000 | 2000 | - | 500 | 1500 | - | 500 | 1000 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} -13.7 \\ +14.0 \end{array}$ | $-$ |  | $\begin{array}{r} -13.7 \\ +13.9 \end{array}$ | - | - | $\begin{array}{r} -13.6 \\ +13.8 \end{array}$ | - | - | V |
| Slew Rate | SR | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | - | 0.25 | - | - | 0.25 | - | - | 0.25 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Closed Loop Bandwidth | BW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1 \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | - | 600 | - | - | 600 | - | - | 600 | - | kHz |
| Supply Current | $I_{\text {SY }}$ | $V_{S}= \pm 2.5 \mathrm{~V},$ <br> No load $V_{S}= \pm 15 \mathrm{~V},$ <br> No load | - | $\begin{aligned} & 170 \\ & 230 \end{aligned}$ | 230 300 | - | 180 235 | 275 360 | - | 190 250 | 300 420 | $\mu \mathrm{A}$ |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-21 \mathrm{~A}$ and $\mathrm{OP}-21 \mathrm{~B},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+85^{\circ} \mathrm{C}$ for Op-21E, OP-21F and OP-21G, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-21AE |  |  | OP-21B/F |  |  | OP-21G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Average Input Offset Voltage Drift (Note 1) | TCV ${ }_{\text {OS }}$ $\mathrm{TCV}_{\mathrm{OSn}}$ | Unnulled Nulled | - | 0.5 | 1.0 | - | 1.0 | 2.0 | - | 2.5 | 5.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 75 | 200 | - | 200 | 500 | - | 500 | 1000 | $\mu \mathrm{V}$ |
| Input Offset Current | los |  | - | 1.5 | 5 | - | 2.0 | 6 | - | 2.0 | 8 | nA |
| Input Bias Current | $I_{B}$ |  | - | 50 | 110 | - | 60 | 130 | - | 70 | 165 | nA |
| Input Voltage Range | IVR |  | $\begin{array}{r} -14.3 \\ +13.5 \end{array}$ | - | - | $\begin{array}{r} -14.3 \\ +13.5 \end{array}$ | - | - | $\begin{array}{r} -14.3 \\ +13.5 \end{array}$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | No load, $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & -14.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \\ & \leq 13.5 \mathrm{~V} \end{aligned}$ | 96 | 105 | - | 86 | 100 | - | 80 | 95 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V} \\ & \text { to } \pm 15 \mathrm{~V}, \text { no load } \end{aligned}$ | - | 4 | 10 | - | 6 | 18 | - | 18 | 57 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \\ & R_{L}=20 \mathrm{k} \Omega \end{aligned}$ | 500 | 1500 | - | 250 | 1300 | - | 250 | 1000 | - | V/mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \\ & R_{L}=20 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & -13.5 \\ & +13.8 \end{aligned}$ | - | - | $\begin{aligned} & -13.5 \\ & +13.7 \end{aligned}$ | - | - | $\begin{aligned} & -13.5 \\ & +13.6 \end{aligned}$ | - | - | V |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $V_{S}= \pm 2.5 \mathrm{~V},$ <br> No load $V_{S}= \pm 15 \mathrm{~V}$ <br> No load | - | $\begin{aligned} & 205 \\ & 275 \end{aligned}$ | 275 360 | - | 215 285 | 330 430 | - | 230 300 | 360 500 | $\mu \mathrm{A}$ |

## NOTE:

1. Sample tested.

## NOISE CHARACTERISTICS




DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)


1. BALANCE
2. INVERTING INPUT
3. NON-INVERTING INPUT
4. V-
5. BALANCE
6. OUTPUT
7. $\mathrm{V}+$

See Section 2 for additional Dice information.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-21N, OP-21G and OP-21GR devices; $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ for OP-21NT and OP-21GT devices, unless otherwise noted.

| PARAMETER | SYMBOL |
| :--- | :--- | ---: | ---: | ---: | ---: | ---: | ---: |
| CONDITIONS |  |

NOTE: For $25^{\circ}$ C characteristics of NT \& GT devices, see N \& G characteristics respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-21NT TYP | $\underset{\text { TYP }}{\mathrm{OP}-21 \mathrm{~N}}$ | $\begin{array}{r} \mathrm{OP}-21 \mathrm{GT} \\ \mathrm{TYP} \end{array}$ | $\begin{array}{r} \text { OP-21G } \\ \text { TYP } \end{array}$ | OP-21GR TYP | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | TCV ${ }_{\text {OS }}$ | Unnulled | 0.5 | 0.5 | 1 | 1 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Nulled Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OSn }}$ | Nulled, $\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega$ | 0.5 | 0.5 | 1 | 1 | 2.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 2000 | 2000 | 1500 | 1500 | 1000 | V/mV |
| Slew Rate | SR | $\begin{aligned} & R_{L}=25 \mathrm{k} \Omega \\ & C_{L}=100_{p} F \end{aligned}$ | . 25 | . 25 | . 25 | . 25 | . 25 | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop <br> Bandwidth | BW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1 \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | 600 | 600 | 600 | 600 | 600 | kHz |

EMI!
©

## FEATURES



GENERAL DESCRIPTION
The OP-24 and OP-34 op amps offer a unique combination of low noise, wide bandwidth, and high gain without sacrifice of input offset performance. Input bias current is under 85 nA and maximum input offset voltage is only $170 \mu \mathrm{~V}$. In addition, a double-buffered output stage can deliver $\pm 11.5 \mathrm{~V}$ into a $600 \Omega$ load.
This excellent performance in a low cost, plastic minidip package makes the OP-24 and OP-34 an ideal choice for use in professional and consumer audio equipment; such as phono, tape, and microphone pre-amplifiers. The guarantees in maximum noise and minimum slew rates assure high performance on a production basis. In many AC amplifier applications, the low DC offsets allow direct coupling between gain stages. The usual coupling capacitors can often be eliminated when using the PMI OP-24/OP-34.

The OP-24 is pin compatible with the 5534 and can often be used to upgrade designs through direct replacement of the 5534. For high gain applications ( $A_{V}>5$ ), the decompensated OP-34 is recommended. AC performance can be improved substantially through use of the OP-34 for high-gain applications. These two amplifiers, the OP-24 and OP-34, offer excellent AC performance for audio, active filter, and data conversion applications, while retaining the low DC offsets which are characteristic of PMI products.

## ORDERING INFORMATION \& PIN CONNECTIONS



SIMPLIFIED SCHEMATIC


## ABSOLUTE MAXIMUM RATINGS

| Supply Voltag |  |
| :---: | :---: |
| Internal Power Dissipation (Note 1) | 00mW |
| Input Voltage (Note 3) | 2 V |
| Output Short Circuit Duration | definite |
| Differential Input Voltage (Note 2) | 0.7V |
| Differential Input Current (Note 2) | 25mA |
| Storage Temperature Range | + $125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Sold | )....... $300^{\circ} \mathrm{C}$ |
| ICE Junction Temperature |  |

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| P-Pin Epoxy Mini-Dip $(\mathrm{P})$ | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. The OP-24/34's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7 \mathrm{~V}$, the input current should be limited to 25 mA .
3. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-24 |  |  | OP-34 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ |  | - | 50 | 170 | - | 50 | 170 | $\mu \mathrm{V}$ |
| Input Offset Current | Ios |  | - | 12 | 90 | - | 12 | 90 | $n \mathrm{~A}$ |
| Input Bias Current | $I_{B}$ |  | - | $\pm 15$ | $\pm 85$ | - | $\pm 15$ | $\pm 85$ | $n \mathrm{~A}$ |
| Input Noise Voltage | $\Theta_{\text {np-p }}$ | 0.1 Hz to 10 Hz | - | 0.1 | - | - | 0.1 | - | $\mu \vee p-p$ |
| Input Noise Voltage Density | $\mathrm{e}_{\mathrm{n}}$ | $\begin{aligned} & f_{\mathrm{o}}=10 \mathrm{~Hz}(\text { Note 1) } \\ & \mathrm{f}_{\mathrm{o}}=30 \mathrm{~Hz}(\text { Note } 1) \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \text { (Note 1) } \end{aligned}$ | - | 3.7 <br> 3.3 <br> 3.2 | 9.5 <br> 5.0 <br> 4.5 | - - - | $\begin{aligned} & 3.7 \\ & 3.3 \\ & 3.2 \\ & \hline \end{aligned}$ | 9.5 5.0 4.5 | $n \mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} f_{\mathrm{o}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =30 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r}1.9 \\ 1.1 \\ 0.45 \\ \hline\end{array}$ | - | - | $\begin{array}{r} 1.9 \\ 1.1 \\ 0.45 \end{array}$ | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input ResistanceDifferential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 2) | 0.8 | 4 | - | 0.8 | 4 | - | $\mathrm{M} \Omega$ |
| Input ResistanceCommon Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 2 | - | - | 2 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}$ | 100 | 120 | - | 100 | 120 | - | dB |
| Power Supply Rejection Ratio | PSSR | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 20 | - | 2 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{L} \geq 2 \mathrm{k} \Omega, V_{O}= \pm 10 \mathrm{~V} \\ & R_{L} \geq 1 \mathrm{k} \Omega, V_{O}= \pm 10 \mathrm{~V} \end{aligned}$ | $50$ | $\begin{aligned} & 500 \\ & 500 \\ & \hline \end{aligned}$ | - | 50 | $\begin{aligned} & 500 \\ & 500 \\ & \hline \end{aligned}$ | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 600 \Omega \end{aligned}$ | $\begin{aligned} & \pm 11.5 \\ & \pm 10.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 11.5 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & \pm 11.5 \\ & \pm 10.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 11.5 \\ & \hline \end{aligned}$ | - | V |
| Slew Rate | SR | $\mathrm{F}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Note 2) | 1.7 | 2.8 | - | 11 | 17 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product OP-24 | GBW | (Note 2) | 5.0 | 8.0 | - | - | - | - | MHz |
| Gain Bandwidth Product OP-34 | GBW | $\begin{aligned} & f_{0}=10 \mathrm{kHz}(\text { Note } 2) \\ & f_{0}=1 \mathrm{MHz} \end{aligned}$ | - | - | - | 45 | $\begin{aligned} & 63 \\ & 40 \end{aligned}$ | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{I}_{\mathrm{O}}=0$ | - | 70 | - | - | 70 | - | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | No Load | - | 100 | 170 | - | 100 | 170 | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega$ | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | mV |

## NOTES:

1. Sample Tested. 2. Guaranteed by Design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | $\begin{gathered} \text { OP-24 } \\ \text { TYP } \end{gathered}$ | MAX | MIN | $\begin{gathered} \text { OP-34 } \\ \text { TYP } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 55 | 250 | - | 55 | 250 | $\mu \mathrm{V}$ |
| Input Offset Current | $\mathrm{l}_{\mathrm{os}}$ |  | - | 20 | 135 | - | 20 | 135 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 25$ | $\pm 150$ | - | $\pm 25$ | $\pm 150$ | nA |
| Input Voltage Range | IVR |  | $\pm 10.5$ | $\pm 11.8$ | - | $\pm 10.5$ | $\pm 11.8$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 96 | 118 | - | 96 | 118 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 20 | 32 | - | 20 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 30 | 400 | - | 30 | 400 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11.0$ | $\pm 13.3$ | - | $\pm 11.0$ | $\pm 13.3$ | - | V |

## TYPICAL PERFORMANCE CURVES


0.1 Hz TO 10 Hz PEAK-TO-PEAK NOISE

VOLTAGE NOISE DENSITY vs SUPPLY VOLTAGE


TOTAL NOISE vs SOURCE RESISTANCE


CURRENT NOISE DENSITY vs FREQUENCY


VOLTAGE NOISE DENSITY vs TEMPERATURE



TYPICAL PERFORMANCE CURVES


CMRR vs FREQUENCY


INPUT OFFSET CURRENT vs TEMPERATURE


COMMON MODE INPUT RANGE vs SUPPLY VOLTAGE


SHORT CIRCUIT CURRENT vs TIME


OP-24 ONLY, TYPICAL PERFORMANCE CURVES

OPEN-LOOP GAIN vs FREQUENCY


SMALL-SIGNAL OVERSHOOT vs CAPACITIVE LOAD


SLEW RATE, GAIN BANDWIDTH PRODUCT, PHASE MARGIN vs TEMPERATURE


MAXIMUM UNDISTORTED OUTPUT vs FREQUENCY


GAIN, PHASE SHIFT vs FREQUENCY


MAXIMUM OUTPUT SWING vs RESISTIVE LOAD



LARGE-SIGNAL TRANSIENT RESPONSE


OP-34 ONLY, TYPICAL PERFORMANCE CURVES
Avcl $\geq 5$ MINIMUM


## APPLICATIONS INFORMATION

The OP-24/34 series of devices may be inserted directly in 5534 sockets without the removal of external compensating or nulling components. While the nulling circuit which is typically used for the 5534 differs from the preferred OP-24/34 nulling circuit, both will allow the user to null out the initial $\mathrm{V}_{\mathrm{OS}}$ of the OP-24/34.

The OP-24/34 may also be used directly in unnulled 741 applications. In nulled 741 applications the OP-24/34 may be used after the nulling circuitry is removed or properly modified as shown in offset nulling circuit diagram.

The OP-24 should be used in circuits where the closed-loop gain is less than five. For maximum bandwidth and slew rate in circuits with gains greater than five, the OP-34 is the recommended device.

The OP-24/34 provides stable operation with large load capacitance and $\pm 10$ Volt output swings. The OP- 24 may be directly coupled into loads of up to 2000 pf and the OP-34 into loads of up to 2500 pf. For capacitive loads exceeding these values, a $50 \Omega$ decoupling resistor is recommended.

## OFFSET NULLING CIRCUIT



## OPTIMIZING LINEARITY

Best linearity can be obtained by designing for the minimum output current required for the application. High gain and excellent linearity can be achieved by operating the op amp within an output current range of $\pm 10 \mathrm{~mA}$.

## COMMENTS ON NOISE MEASUREMENTS

The extremely low noise of the OP-24 and OP-34 implies that its precise measurement is a difficult task. In order to realize the 80 nV peak-to-peak noise specification of the op amp in the 0.1 Hz to 10 Hz frequency range, the following constraints have to be observed:
(1) The device has to be warmed up for at least five minutes. As the op amp warms up, its offset voltage changes typically $4 \mu \mathrm{~V}$ due to its chip temperature increasing 14 to $20^{\circ} \mathrm{C}$ from the moment the power supplies are turned on. In the 10 sec measurement interval these temperature-induced effects can easily exceed tens of nanovolts.
(2) For similar reasons, the device has to be well shielded from air currents to eliminate the possibility of thermoelectric effects in excess of a few nanovolts invalidating the measurements.
(3) Sudden motion in the vicinity of the device can also "feedthrough" to increase the observed noise.
(4) The test time to measure 0.1 Hz to 10 Hz noise should not exceed 10 sec . As shown in the noise tester frequency response curve the 0.1 Hz corner is defined by only one zero. The test time of 10 sec acts an additional zero to eliminate noise contributions from the frequency band below 0.1 Hz .

A noise-voltage density test is recommended when measuring noise on a large number of units. A 10 Hz noise-voltage density measurement will correlate well with a 0.1 Hz -to-10 Hz peak-to-peak noise reading since both results are determined by the white noise and the location of the $1 / \mathrm{f}$ corner frequency.

## UNITY GAIN BUFFER APPLICATIONS (OP-24 ONLY)

When $R_{f} \leq 100 \Omega$ and the input is driven with a fast, large signal pulse (>1V), the output waveform will look as shown in the pulsed operation diagram.

During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short circuit protection, will be drawn by the signal generator. With $\mathrm{R}_{\mathrm{f}} \geq$ $500 \Omega$, the output is capable of handling the current requirements ( $\mathrm{I}_{\mathrm{L}} \leq 20 \mathrm{~mA}$ at 10 V ) and the amplifier stays in its active mode and a smooth transition will occur.

As with all operational amplifiers, when $R_{f}>2 k \Omega$ a pole will be created with $R_{f}$ and the amplifier's input capacitance ( 8 pF ), creating additional phase shift and reducing the phase margin. A small capacitor ( 20 to 50 pF ) in parallel with $\mathrm{R}_{\mathrm{f}}$ will eliminate this problem.

## PULSED OPERATION



## AUDIO APPLICATIONS

The following applications information has been abstracted from Electronic Design magazine and updated. The authors are G. Erdi, T. J. Schwartz, S. Bernardi of Precision Monolithics, Inc. and Walter Jung, an independent audio consultant.

## FIGURE 1



Figure 1 is an example of a phono pre-amplifier circuit using the OP-24 for $A_{1} ; \mathrm{R}_{1}-\mathrm{R}_{2}-\mathrm{C}_{1}-\mathrm{C}_{2}$ form a very accurate RIAA network with standard component values. The popular method to accomplish RIAA phono equalization is to employ frequency-dependent feedback around a high-quality gain block. Properly chosen, an RC network can provide the three necessary time constants of 3180,318 and $75 \mu \mathrm{~s} .{ }^{1}$
For initial equalization accuracy and stability, precision metal-film resistors and film capacitors of polystyrene or polypropylene are recommended, since they have low voltage coefficients, dissipation factors, and dielectric absorption. ${ }^{4}$ (High-K ceramic capacitors should be avoided here, though low-K ceramics - such as NPO types, which have excellent dissipation factors, and somewhat lower dielectric absorption can be considered for small values or where space is at a premium.)

## NOISE AND GAIN CONSIDERATIONS

The OP-24 brings a $3.2-\mathrm{nV} / \sqrt{\mathrm{Hz}}$ voltage noise and $0.45-$ $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ current noise to this circuit. To minimize noise from other sources, $R_{3}$ is set to a value of 100- $\Omega$, which generates a voltage noise of $1.3 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. The noise increases the 3.2$\mathrm{nV} / \sqrt{\mathrm{Hz}}$ of the amplifier by only 0.7 dB . With a $1-\mathrm{k} \Omega$ source, the circuit noise measures 63 dB below a $1-\mathrm{mV}$ reference level, unweighted, in a $20-\mathrm{kHz}$ noise bandwidth.
Gain ( $G$ ) of the circuit at $1-\mathrm{kHz}$ can be calculated by the expression:

$$
G=0.101\left(1+\frac{R_{1}}{R_{3}}\right)
$$

For the values shown, the gain is just under 100 (or 40 dB ). Lower gains can be accommodated by increasing $R_{3}$, but gains higher than 40 dB will show more equalization errors, because of the $8-\mathrm{MHz}$ gain-bandwidth of the OP-24.
This circuit is capable of very low distortion over its entire range, generally below $0.01 \%$ at levels up to $7-\mathrm{V}$ rms. At 3-V output levels, it will produce less than $0.03 \%$ total harmonic distortion at frequencies up to 20 kHz .
Capacitor $\mathrm{C}_{3}$ and resistor $\mathrm{R}_{4}$ form a simple-6-dB-per-octave rumble filter, with a corner at 22 Hz . As an option, the switchselected shunt capacitor $\mathrm{C}_{4}$, a nonpolarized electrolytic, bypasses the low-frequency rolloff. Placing the rumble filter's high-pass action after the preamp has the desirable result of discriminating against the RIAA-amplified lowfrequency noise components and pickup-produced lowfrequency disturbances.
A preamplifier for NAB tape playback is similar to an RIAA phono preamp, though more gain is typically demanded, along with equalization requiring a heavy low-frequency boost. The circuit in Fig. 1 can be readily modified for tape use, as shown by Fig. 2.

FIGURE 2


While the tape-equalization requirement has a flat highfrequency gain above $3 \mathrm{kHz}\left(T_{2}=50 \mu \mathrm{~s}\right)$, the amplifier need not be stabilized for unity gain. The decompensated OP-34 provides a greater bandwidth and slew rate. For many applications, the idealized time constants shown may require trimming of $R_{1}$ and $R_{2}$ to optimize frequency response for nonideal tape-head performance and other factors. ${ }^{5}$
The network values of the configuration yield a $50-\mathrm{dB}$ gain at 1 kHz , and the dc gain is greater than 70 dB . Thus, the worst-case output offset is just over 500 mV . A single $0.47-\mu \mathrm{F}$ output capacitor can block this level, without affecting the dynamic range.
The tape head can be coupled directly to the amplifier input, since the worst-case bias current of 85 nA with a $400-\mathrm{mH}$, $100-\mu \mathrm{in}$. head (such as the PRB2H7K) will not be troublesome.
One potential tape-head problem is presented by amplifier bias-current transients which can magnetize a head. The OP-24 and OP-34 are free of bias-current transients, upon power up or power down. However, it is always advantageous to control the speed of power-supply rise and fall, to eliminate transients. ${ }^{7}$

In addition, the dc resistance of the head should be carefully controlled, and preferably below $1-k \Omega$. For this configuration, the bias-current-induced offset voltage can be greater than the $170-\mu \mathrm{V}$ maximum offset, if the head resistance is not sufficiently controlled.

A simple but effective fixed-gain transformerless microphone preamp (Fig. 3) amplifies differential signals from lowimpedance microphones by 50 dB , and has an input impedance of $2 \mathrm{k} \Omega$. Because of the high working gain of the circuit, an OP-34 helps to preserve bandwidth, which will be 110 kHz . As the OP-34 is a decompensated device (minimum stable gain of 5), a dummy resistor, $R_{p}$, may be necessary, if the microphone is to be unplugged. Otherwise the $100 \%$ feedback from the open input may cause the amplifier to oscillate.

## FIGURE 3



Common-mode input-noise rejection will depend upon the match of the bridge-resistor ratios. Either close-tolerance ( $0.1 \%$ ) types should be used, or $R_{4}$ should be trimmed for best CMRR. All resistors should be metal-film types, for best stability and low noise.

Noise performance of this circuit is limited more by the input resistors $R_{1}$ and $R_{2}$ than by the op amp, as $R_{1}$ and $R_{2}$ each generate a $4-n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ noise, while the op amp generates a $3.2-n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ noise. The rms sum of these predominant noise sources will be about $6 \mathrm{nV} / \sqrt{\mathrm{Hz}}$, equivalent to $0.9 \mu \mathrm{~V}$ in a $20-\mathrm{kHz}$ noise bandwidth, or nearly 61 dB below a $1-\mathrm{mV}$ input signal. Measurements confirm this predicted performance.

For applications demanding appreciably lower noise, a highquality microphone-transformer-coupled preamp (Fig. 4) incorporates the internally compensated OP-24. $\mathrm{T}_{1}$ is a JE-115K-E $150 \Omega / 15-\mathrm{k} \Omega$ transformer which provides an optimum source resistance for the OP-24 device. The circuit has an overall gain of 40 dB , the product of the transformer's voltage setup and the op amp's voltage gain.

FIGURE 4


Gain may be trimmed to other levels if desired, by adjusting $\mathrm{R}_{2}$ or $\mathrm{R}_{1}$. Because of the low offset voltage of the OP-24, the output offset of this circuit will be very low, 1.7 mV or less, for a $40-\mathrm{dB}$ gain. The typical output blocking capacitor can be eliminated in such cases, but is desirable for higher gains to eliminate switching transients.

Capacitor $\mathrm{C}_{2}$ and resistor $\mathrm{R}_{2}$ form a $2-\mu$ s time constant in this circuit, as recommended for optimum transient response by the transformer manufacturer. With $\mathrm{C}_{2}$ in use, $\mathrm{A}_{1}$ must have unity-gain stability. For situations where the $2-\mu \mathrm{s}$ time constant is not necessary, $\mathrm{C}_{2}$ can be deleted, allowing the faster OP-34 to be employed.

Some comment on noise is appropriate to understand the capability of this circuit. A 150- $\Omega$ resistor and $R_{1}$ and $R_{2}$ gain resistors connected to a noiseless amplifier will generate 220 nV of noise in a $20-\mathrm{kHz}$ bandwidth, or 73 dB below a $1-\mathrm{mV}$ reference level. Any practical amplifier can only approach this noise level; it can never exceed it. With the OP-24 and $T_{1}$ specified, the additional noise degradation will be close to 3.6 dB (or -69.5 dB referenced to 1 mV ).

## References

1. Lipshitz, S.P., "On RIAA Equalization Networks," JAES, Vol. 27, June 1979, p. 458-481.
2. Jung, W.G., IC Op Amp Cookbook, 2nd Ed., H.W. Sams and Company, 1980.
3. Jung, W.G., Audio IC Op Amp Applications, 2nd Ed., H.W. Sams and Company, 1978.
4. Jung, W.G., and Marsh, R.M., "Picking Capacitors," Audio, February \& March, 1980.
5. Otala, M., "Feedback-Generated Phase Nonlinearity in Audio Amplifiers," London AES Convention, March 1980, preprint 1576.
6. Stout, D.F., and Kaufman, M., Handbook of Operational Amplifier Circuit Design, New York, McGraw Hill, 1976.

## FEATURES

- Unprecedented Low Noise $\left\{\begin{array}{l}80 \mathrm{nV} p-\mathrm{p}, 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ \cdots \cdots 3 \mathrm{nV} / \sqrt{\mathrm{Hz}} \text { at } 1 \mathrm{kHz}\end{array}\right.$
- Ultra Stable
$\{$
$\left\{\cdots \cdot . . . . . .0 .0 .2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$
...... 2.8V $/ \mu$ S Slew Rate
- Fast
\{ 8MHz Gain Bandwidth
- Low $V_{\text {os }}$............................................... $10 \mu \mathrm{~V}$
- Excellent CMRR .... 126dB Over Input Voltage of $\pm 11 \mathrm{~V}$
- High Gain

- Fits 725, OP-07, OP-05, AD510, AD517 sockets


## GENERAL DESCRIPTION

The world's first triple threat Op Amp, the OP-27, offers the ideal features of precision, low noise and high speed in one monolithic device. This low-noise instrumentation Op Amp combines the exceptional DC performance of the OP-07 ( $\mathrm{V}_{\text {OS }}$ of $10 \mu \mathrm{~V}, \mathrm{TCV}_{\text {OS }}$ of $2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ) with a truly awesome noise performance ( $e_{n}=3.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 Hz ) and a remarkably low $1 / f$ noise corner frequency $(2.7 \mathrm{~Hz})$. The high-speed performance is assured by a gain-bandwidth product of 8 MHz and a slew rate of $2.8 \mathrm{~V} \mu \mathrm{sec}$.
In addition, this device has a gain of 1.5 M with $1 \mathrm{k} \Omega$ load while consuming 3 mA . The OP- 27 also features an $\mathrm{I}_{\mathrm{B}}$ of $\pm 10 \mathrm{nA}$ and

ORDERING INFORMATION $\dagger$

|  | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{T}_{\mathbf{A}}=\mathbf{2 5} \mathbf{C}$ |  |  |  |
| $\mathbf{V}_{\mathbf{O S}}$ MAX |  | HERMETIC |  |
| $(\mu \mathbf{V})$ | TO-99 | OPERATING |  |
| 25 | O-PIN | OP27AJ* | OPIN |

*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

## ULTRA-LOW NOISE, PRECISION OPERATIONAL AMPLIFIER

an IOS of $7 n A$. These surprisingly low currents are realized through the use of a unique input bias current cancellation circuit which typically holds $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ of $\pm 20 \mathrm{nA}$ and 15 nA resepectively, over the full military temperature range.
Other sources of input referred errors, such as PSRR and CMRR, are reduced by factors in excess of 120 dB . These characteristics, coupled with long term drift of $0.2 \mu \mathrm{~V} / \mathrm{month}$, allow the circuit designer to achieve performance levels previously attained by only the most complex and expensive hybrid or discrete designs.
Low cost, high volume production of OP-27 is achieved by electronic adjustment of an on-chip zener-zap offset trimming network during initial factory testing. This reliable and stable zener-zap trimming scheme has demonstrated its effectiveness over seven years of production history.
The OP-27 provides unparalleled performance for low noise, high accuracy amplification of very low level signals in transducer applications. Other applications include stable integrators, precision summing amplifiers for analog computation and test equipment, ultra-precise voltage threshold detectors, comparators, and audio circuits such as tape head and microphone preamplifiers.
The OP-27 is a direct replacement for 725 , OP-06, OP-07 and OP-05 amplifiers; 741 types may be directly replaced by removing the 741's nulling potentiometer.

PIN CONNECTIONS


SIMPLIFIED SCHEMATIC


## ABSOLUTE MAXIMUM RATINGS (Note 4)

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Internal Power Dissipation (Note 1) ................ . . 500 mW
Input Voltage (Note 3) . ................................... . . $\pm 22 \mathrm{~V}$
Output Short Circuit Duration .................... . Indefinite
Differential Input Voltage (Note 2) ..................... $\pm 0.7 \mathrm{~V}$
Differential Input Current (Note 2) ................. $\pm 25 \mathrm{~mA}$
Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range
OP-27A, OP-27B, OP-27C $\ldots . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-27E, OP-27F, OP-27G $\ldots . .-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec ) $\ldots . . .300^{\circ} \mathrm{C}$
DICE Junction Temperature ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Miaximum <br> Ambient Temperature |
| :--- | :---: | :---: |
| TO-99 $(\mathrm{J})$ | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Hermetic Dip $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. The OP-27's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7 \mathrm{~V}$, the input current should be limited to 25 mA .
3. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
4. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-27A/E |  |  | OP-27B/F |  |  | OP-27C/G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | (Note 1) | - | 10 | 25 | - | 20 | 60 | - | 30 | 100 | $\mu \mathrm{V}$ |
| Long Term $\mathrm{V}_{\mathrm{OS}}$ Stability | $\mathrm{V}_{\text {OS }}$ Time | ( Note 2) | - | 0.2 | 1.0 | - | 0.3 | 1.5 | - | 0.4 | 2.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | - | 7 | 35 | - | 9 | 50 | - | 12 | 75 | nA |
| Input Bias Current | $\mathrm{I}_{8}$ |  | - | $\pm 10$ | $\pm 40$ | - | $\pm 12$ | $\pm 55$ | - | $\pm 15$ | $\pm 80$ | nA |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz <br> (Note 3, 5) | - | 0.08 | 0.18 | - | 0.08 | 0.18 | - | 0.09 | 0.25 | $\mu \mathrm{Vp}$-p |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{f}_{0}=10 \mathrm{~Hz}$ (Note 3) | - | 3.5 | 5.5 | - | 3.5 | 5.5 | - | 3.8 | 8.0 |  |
|  |  | $\mathrm{f}_{0}=30 \mathrm{~Hz}$ (Note 3) | - | 3.1 | 4.5 | - | 3.1 | 4.5 | - | 3.3 | 5.6 | $n \mathrm{~V} / \sqrt{H z}$ |
|  |  | $\mathrm{f}_{0}=1000 \mathrm{~Hz}$ (Note 3) | - | 3.0 | 3.8 | - | 3.0 | 3.8 | - | 3.2 | 4.5 |  |
| Input Noise Current Density | $i_{n}$ | $\mathrm{f}_{0}=10 \mathrm{~Hz}$ (Note 3, 6) | - | 1.7 | 4.0 | - | 1.7 | 4.0 | - | 1.7 | - |  |
|  |  | $\mathrm{f}_{\mathrm{o}}=30 \mathrm{~Hz}$ (Note 3, 6) | - | 1.0 | 2.3 | - | 1.0 | 2.3 | - | 1.0 | - | $p A / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{0}=1000 \mathrm{~Hz}$ (Note 3, 6) | - | 0.4 | 0.6 | - | 0.4 | 0.6 | - | 0.4 | 0.6 |  |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 4) | 1.5 | 6 | - | 1.2 | 5 | - | 0.8 | 4 | - | $\mathrm{M} \Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 3 | - | - | 2.5 | - | - | 2 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | V |
| Common Mode <br> Rejection Ratio | CMRR | $V_{C M}= \pm 11 \mathrm{~V}$ | 114 | 126 | - | 106 | 123 | - | 100 | 120 | - | dB |
| Power Supply <br> Rejection Ratio | PSSR | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 1 | 10 | - | 1 | 10 | - | 2 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega . \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 1000 | 1800 | - | 1000 | 1800 | - | 700 | 1500 | - |  |
| Voltage Gain | A $\mathrm{vo}^{\text {o }}$ | $R_{L} \geq 1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 800 | 1500 | - | 800 | 1500 | - | - | 1500 | - | V/mV |
| (Note 4) | $\mathrm{R}_{\mathrm{L}}=600 \Omega$, | $\mathrm{V}_{\mathrm{O}}= \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ | 250 | 700 | - | 250 | 700 | - | 200 | 500 | - |  |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.8$ | - | $\pm 12.0$ | $\pm 13.8$ | - | $\pm 11.5$ | $\pm 13.5$ | - | v |
|  |  | $\mathrm{R}_{\mathrm{L}} \geq 600 \Omega$ | $\pm 10.0$ | $\pm 11.5$ | - | $\pm 10.0$ | $\pm 11.5$ | - | $\pm 10.0$ | $\pm 11.5$ | - |  |
| Slew Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Note 4) | 1.7 | 2.8 | - | 1.7 | 2.8 | - | 1.7 | 2.8 | - | ${ }^{7} / \mu \mathrm{s}$ |
| Gain Bandwidth Prod. | GBW | (Note 4) | 5.0 | 8.0 | - | 5.0 | 8.0 | - | 5.0 | 8.0 | - | MHz |
| Open Loop Output <br> Resistance | $\mathrm{R}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{i}_{0}=0$ | - | 70 | - | - | 70 | - | - | 70 | - | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{O}}=0$ | - | 90 | 140 | - | 90 | 140 | - | 100 | 170 | mW |
| Ofiset Adjustment Range |  | $R_{P}=10 \mathrm{k} \Omega$ | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | mV |

## NOTES:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E grades guaranteed fully warmed up.
2. Long Term Input Offset Voltage Stability refers to the average trend line of $\mathrm{V}_{\text {OS }}$ vs. Time over extended periods after the first 30 days of operation.

Excluding the initial hour of operation, changes in $\mathrm{V}_{\text {Os }}$ during the first 30 days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curve.
3. Sample tested
4. Guaranteed by design.
5. See test circuit and frequency response curve for 0.1 Hz to 10 Hz tester.
6. See test circuit for current noise measurement.

ELECTRICAL CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-27A |  |  | OP-27B |  |  | OP-27C |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | (Note 1) | - | 30 | 60 | - | 50 | 200 | - | 70 | 300 | $\mu \mathrm{V}$ |
| Average Input Offset Drift | TCV ${ }_{\text {OS }}$ <br> TCV ${ }_{\text {OSN }}$ | (Note 21 | - | 0.2 | 0.6 | - | 0.3 | 1.3 | - | 0.4 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 15 | 50 | - | 22 | 85 | - | 30 | 135 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 20$ | $\pm 60$ | - | $\pm 28$ | $\pm 95$ | - | $\pm 35$ | $\pm 150$ | $n \mathrm{n}$ |
| Input Voltage Range | IVR |  | $\pm 10.3$ | $\pm 11.5$ | - | $\pm 10.3$ | $\pm 11.5$ | - | $\pm 10.2$ | $\pm 11.5$ | - | v |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 108 | 122 | - | 100 | 119 | - | 94 | 116 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 16 | - | 2 | 20 | - | 4 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 600 | 1200 | - | 500 | 1000 | - | 300 | 800 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 2 k \Omega$ | $\pm 11.5$ | $\pm 13.5$ | - | $\pm 11.0$ | $\pm 13.2$ | - | $\pm 10.5$ | $\pm 13.0$ | - | v |

ELECTRICAL CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-27E |  |  | OP-27F |  |  | OP-27G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 20 | 50 | - | 40 | 140 | - | 55 | 220 | $\mu \mathrm{V}$ |
| Average Input Offset Drift | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \\ & \mathrm{TCV}_{\text {OSN }} \\ & \hline \end{aligned}$ | (Note 2) | - | 0.2 | 0.6 | - | 0.3 | 1.3 | - | 0.4 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 10 | 50 | - | 14 | 85 | - | 20 | 135 | nA |
| Input Bias Current | $I_{B}$ |  | - | $\pm 14$ | $\pm 60$ | - | $\pm 18$ | $\pm 95$ | - | $\pm 25$ | $\pm 150$ | nA |
| Input Voltage Range | IVR |  | $\pm 10.5$ | $\pm 11.8$ | - | $\pm 10.5$ | $\pm 11.8$ | - | $\pm 10.5$ | $\pm 11.8$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 110 | 124 | - | 102 | 121 | - | 96 | 118 | - | dB |
| Power Supply <br> Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 15 | - | 2 | 16 | - | 2 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $R_{L} \geq 2 k \Omega, V_{O}= \pm 10 \mathrm{~V}$ | 750 | 1500 | - | 700 | 1300 | - | 450 | 1000 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $v_{0}$ | $R_{L} \geq 2 k \Omega$ | $\pm 11.7$ | $\pm 13.6$ | - | $\pm 11.4$ | $\pm 13.5$ | - | $\pm 11.0$ | $\pm 13.3$ | - | V |

## NOTES:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E Grades Guaranteed Fully Warmed up.
2. The TCV ${ }_{\text {OS }}$ performance is within the specifications unnulled or when nulled with $R_{p}=8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$.

DICE CHARACTERISTICS


1. NULL
2. ( - INPUT
3. (+) INPUT
4. $v$ -
5. OUTPUT
6. $\mathrm{v}+$
7. NULL

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-27N } \\ & \text { LIMIT } \end{aligned}$ | $\begin{gathered} \text { OP-27G } \\ \text { LIMITT } \end{gathered}$ | OP-27GR LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | (Note 1) | 35 | 60 | 100 | $\mu \mathrm{V}$ MAX |
| Input Offset Current | $\mathrm{l}_{\mathrm{OS}}$ |  | 35 | 50 | 75 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | $\pm 40$ | $\pm 55$ | $\pm 80$ | nA MAX |
| Input Voltage Range | IVR |  | $\pm 11.0$ | $\pm 11.0$ | $\pm 11.0$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}$ | 114 | 106 | 100 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 10 | 10 | 20 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \hline \end{aligned}$ | $\begin{array}{r} 1000 \\ 800 \end{array}$ | $\begin{array}{r} 1000 \\ 800 \end{array}$ | $700$ | V/mV MIN |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 600 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 11.5 \\ & \pm 10.0 \end{aligned}$ | V MIN |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{v}_{\mathrm{O}}=0$ | 140 | 140 | 170 | mW MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-27N TYPICAL | OP-27G TYPICAL | OP-27GR TYPICAL | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \text { or } \\ & \mathrm{TCV}_{\mathrm{OSn}} \end{aligned}$ | Nulled or Unnulled $\mathrm{R}_{\mathrm{P}}=8 \mathrm{k} \Omega \text { to } 20 \mathrm{k} \Omega$ | 0.2 | 0.3 | 0.4 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ |  | 80 | 130 | 180 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Average Input Bias Current Drift | $\mathrm{TCI}_{\mathrm{B}}$ |  | 100 | 160 | 200 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} \mathrm{f}_{\mathrm{O}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =30 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.1 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 3.1 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 3.3 \\ & 3.2 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} \mathrm{f}_{\mathrm{O}} & =10 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =30 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{O}} & =1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 1.7 \\ & 1.0 \\ & 0.4 \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Voltage | $e_{n p-p}$ | 0.1 Hz to 10 Hz | 0.08 | 0.08 | 0.09 | $\mu \vee p-p$ |
| Slew Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 2.8 | 2.8 | 2.8 | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product | GBW |  | 8.0 | 8.0 | 8.0 | MHz |

NOTE:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

## TYPICAL PERFORMANCE CURVES



INPUT WIDEBAND VOLTAGE NOISE vs BANDWIDTH $(\mathbf{0 . 1} \mathrm{Hz}$ TO FREQUENCY INDICATED)


VOLTAGE NOISE vs SUPPLY VOLTAGE


OP-27 VOLTAGE NOISE vs FREQUENCY


TOTAL NOISE vs SOURCE RESISTANCE


CURRENT NOISE vs

## FREQUENCY



VOLTAGE NOISE vs TEMPERATURE


SUPPLY CURRENT vs SUPPLY VOLTAGE




## TYPICAL PERFORMANCE CURVES



OFFSET VOLTAGE CHANGE DUE TO THERMAL SHOCK


OPEN LOOP GAIN vs FREQUENCY


LONG TERM OFFSET VOLTAGE DRIFT OF REPRESENTATIVE UNITS


INPUT BIAS CURRENT vs TEMPERATURE


SLEW RATE, GAIN BANDWIDTH PRODUCT, PHASE MARGIN vs TEMPERATURE


WARM-UP OFFSET VOLTAGE DRIFT


INPUT OFFSET CURRENT vs TEMPERATURE


## GAIN, PHASE SHIFT vs

 FREQUENCY

TYPICAL PERFORMANCE CURVES


SMALL SIGNAL OVERSHOOT vs CAPACITIVE LOAD


SHORT CIRCUIT CURRENT vs TIME


TIME FROM OUTPUT SHORTED TO GROUND，（MINUTES）


SMALL SIGNAL TRANSIENT RESPONSE

$A V C L=+1, C_{L}=15 p F$
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
$V_{S}= \pm 15 \mathrm{~V}$

MAXIMUM OUTPUT SWING vs RESISTIVE LOAD


LARGE SIGNAL TRANSIENT RESPONSE

$A V C L=+1$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$

COMMON MODE INPUT RANGE vs SUPPLY VOLTAGE


## TYPICAL PERFORMANCE CURVES

0.1 Hz TO 10 Hz NOISE TEST CIRCUIT


## LOW FREQUENCY NOISE


0.1 Hz TO 10 Hz PEAK-TO-PEAK NOISE

OPEN LOOP VOLTAGE GAIN vs LOAD RESISTANCE


PSRR vs FREQUENCY


## APPLICATION INFORMATION

OP-27 Series units may be inserted directly into 725, OP-06, OP-07 and OP-05 sockets with or without removal of external compensation or nulling components. Additionally, OP-27 may be fitted to unnulled 741-type sockets; however, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-27 operation. OP-27 offset voltage may be nulled to zero (or other desired setting) through use of a potentiometer (see offset nulling circuit).

The OP-27 provides stable operation with load capacitances up to 2000 pF and $\pm 10 \mathrm{~V}$ swings; larger capacitances should be decoupled with a $50 \Omega$ decoupling resistor.

The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

## OFFSET VOLTAGE ADJUSTMENT

The input offset voltage of the OP-27, and its drift with temperature, are permanently trimmed at wafer testing to a very low level. However, if further adjustment of $\mathrm{V}_{\mathrm{OS}}$ is necessary, nulling with a $10 \mathrm{k} \Omega$ potentiometer will not degrade TCV ${ }_{\text {Os }}$ (see offset nulling circuit). Other potentiometer values from $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ can be used with a slight degradation ( 0.1 to $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ) of $\mathrm{TCV}_{\text {os. Trimming to a value other than }}$ zero creates a drift of $\left(\mathrm{V}_{\mathrm{OS}} / 300\right) \mu \mathrm{V}^{\circ} \mathrm{C}$, e.g. if $\mathrm{V}_{\text {OS }}$ is adjusted to $100 \mu \mathrm{~V}$, the change in $\mathrm{TCV}_{\text {Os }}$ will be $0.33 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. The offset voltage adjustment range with a $10 \mathrm{k} \Omega$ potentiometer is $\pm 4 \mathrm{mV}$. If smaller adjustment range is required, the sensitivity and/or resolution of the nulling can be increased by using a smaller pot in conjunction with fixed resistors. For example,

this network will have a $\pm 280 \mu \mathrm{~V}$ adjustment range.

## OPTIMIZING LINEARITY

Best linearity can be obtained by designing for the minimum output current required for the application. High gain and excellent linearity can be achieved by operating the op amp within an output current range of $\pm 10 \mathrm{~mA}$.

## UNITY GAIN BUFFER APPLICATIONS

When $R_{f} \leq 100 \Omega$ and the input is driven with a fast, large signal pulse $(>1 \mathrm{~V})$, the output waveform will look as shown in the pulsed operation diagram.
During the fast feedthrough-like portion of the output, the input protection diodes effectively short the output to the input and a current, limited only by the output short circuit protection, will be drawn by the signal generator. With $R_{f} \geq$ $500 \Omega$, the output is capable of handling the current requirements ( $I_{L} \leq 20 \mathrm{~mA}$ at 10 V ) and the amplifier stays in its active mode and a smooth transition will occur.
As with all operational amplifiers when $R_{f}>2 k \Omega$, a pole will be created with $R_{f}$ and the amplifier's input capacitance ( $8 p \mathrm{FF}$ ), creating additional phase shift and reducing the phase margin. A small capacitor ( 20 to 50 pf ) in parallel with $R_{f}$ will eliminate this problem.

## COMMENTS ON NOISE MEASUREMENTS

The extremely low noise of the OP-27 implies that its precise measurement is a difficult task. In order to realize the 80 nV peak-to-peak noise specification of the op amp in the 0.1 Hz to 10 Hz frequency range, the following constraints have to be observed:
(1) The device has to be warmed up for at least five minutes. As shown in the warm-up drift curve, as the op amp warms up, its offset voltage changes typically $4 \mu \mathrm{~V}$ due to its chip temperature increasing 14 to $20^{\circ} \mathrm{C}$ from the moment the power supplies are turned on. In the 10 sec measurement interval these temperature-induced effects can easily exceed tens of nanovolts.
(2) For similar reasons, the device has to be well shielded from air currents to eliminate the possibility of thermoelectric effects in excess of a few nanovolts invalidating the measurements.
(3) Sudden motion in the vicinity of the device can also "feedthrough" to increase the observed noise.
(4) The test time to measure 0.1 Hz to 10 Hz noise should not exceed 10 sec . As shown in the noise tester frequency response curve the 0.1 Hz corner is defined by only one zero. The test time of 10 sec acts as an additional zero to eliminate noise contributions from the frequency band below 0.1 Hz .

A noise-voltage density test is recommended when measuring noise on a large number of units. A 10 Hz noise-voltage density measurement will correlate well with a 0.1 Hz -to- 10 Hz peak-topeak noise reading since both results are determined by the white noise and the location of the $1 / f$ corner frequency.

## TYPICAL APPLICATIONS

## BURN-IN CIRCUIT



## OFFSET NULLING CIRCUIT



## PULSED OPERATION



## FEATURES

- Unprecedented Low Noise ...\{ $\begin{array}{r}\text {. 80nV p-p } 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\ 3 \mathrm{nV} / \sqrt{\mathrm{Hz}} \text { at } 1 \mathrm{kHz}\end{array}$
- Ultra Stable . . . . . . . . . . . . . . . . . $\left\{\right.$. . . . . . . . . . . . . $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ $\{\ldots . . . . . . . .0 .0 .2 \mu \mathrm{~V} /$ Month
- Fast $\left\{\begin{array}{l}\text {. } 63 \mathrm{MHz} \text { Gain Bandwidth }\end{array}\right.$
- Low Vos................................................. 10 . V
- Excellent CMRR .... 126dB Over Input Voltage of $\pm 11 \mathrm{~V}$
- High Gain $\qquad$ ...................... 1.8 Million
- Replaces 725, OP-05, OP-06, OP-07, AD510, AD517, SE5534 in gains > 5


## GENERAL DESCRIPTION

A matchless combination of precision D.C. performance, low noise and wide bandwidth is featured in the OP-37 - an Operational Amplifier designed to maximize speed in applications requiring gains greater than five.

This low-noise instrumentation Op Amp combines the exceptional DC performance of the OP-07 ( $\mathrm{V}_{\text {OS }}$ of $10 \mu \mathrm{~V}$, $\mathrm{TCV}_{\mathrm{OS}}$ of $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ) with a truly awesome noise perfor-

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C} \\ \mathbf{V}_{\text {OS }}^{\mathrm{MAX}} \\ (\mu \mathrm{~V}) \end{gathered}$ | PACKAGE |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{aligned} & \hline \text { HERMETIC } \\ & \text { DIP } \\ & \text { 8-PIN } \end{aligned}$ |  |
| 25 | OP37AJ* | OP37AZ* | MIL |
| 25 | OP37EJ | OP37EZ | IND |
| 60 | OP37BJ* | OP37BZ* | MIL |
| 60 | OP37FJ | OP37FZ | IND |
| 100 | OP37CJ* | OP37CZ* | MIL |
| 100 | OP37GJ | OP37GZ | IND |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
mance ( $e_{n}=3.5 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 10 Hz ) and a remarkably low $1 / \mathrm{f}$ noise corner frequency ( 2.7 Hz ). The high speed performance is assured by a gain-bandwidth product of 63 MHz , and a slew rate of $17 \mathrm{~V} / \mu \mathrm{sec}$.

In addition, this device has a gain of 1.5 million with a $1 \mathrm{k} \Omega$ load while consuming 3 mA . The $\mathrm{OP}-37$ also features an $\mathrm{I}_{\mathrm{B}}$ of $\pm 10 \mathrm{nA}$ and an los of 7 nA . These surprisingly low currents are realized through the use of a unique input bias current cancellation circuit which typically holds $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ of $\pm 20 \mathrm{nA}$ and 15 nA , respectively, over the full military temperature range.
Other sources of input referred errors, such as PSRR and CMRR, are reduced by factors in excess of 120dB. These characteristics, coupled with long term drift of $0.2 \mu \mathrm{~V} /$ month allow the circuit designer to achieve performance levels previously attained by only the most complex and expensive hybrid or discrete designs.

The OP-37 brings low noise instrumentation type performance to such diverse applications as microphone, NAB tape head, and RIAA phone preamplifiers, high speed signal conditioning for data acquisition systems, wide bandwidth instrumentation and high speed analog controllers. The OP-37 also can be used as a comparator to discriminate extremely low voltages.

## PIN CONNECTIONS

TO-PIN HERMETIC DIP
(Z-SUFFIX)

## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS (Note 4

Supply Voltage ............................................ . $\pm 22 \mathrm{~V}$ Internal Power Dissipation (Note 1) ................ . 500 mW
Input Voltage (Note 3) . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Output Short Circuit Duration .................... Indefinite
Differential Input Voltage (Note 2) ..................... $\pm 0.7 \mathrm{~V}$
Differential Input Current (Note 2) ................. $\pm 25 \mathrm{~mA}$
Storage Temperature Range $\ldots \ldots . . . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range
OP-37A, OP-37B, OP-37C ..... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
OP-37E, OP-37F, OP-37G ...... $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec ) ..... $300^{\circ} \mathrm{C}$
DICE Junction Temperature . ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package Type | Maximum Amblent <br> Temperature for Rating | Derate Above Maximum <br> Amblent Temperature |
| :--- | :---: | :---: |
| TO-99 $(\mathrm{J})$ | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8 -Pin Hermetic DIP $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. The OP-37's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7 \mathrm{~V}$, the input current should be limited to 25 mA .
3. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
4. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-37A/E |  |  | OP-37B/F |  |  | OP-37C/G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | ( Note 1) | - | 10 | 25 | - | 20 | 60 | - | 30 | 100 | $\mu \mathrm{V}$ |
| Long Term $\mathrm{V}_{\mathrm{OS}}$ Stability | $\mathrm{V}_{\text {OS }}$ /Time | (Note 2) | - | 0.2 | 1.0 | - | 0.3 | 1.5 | - | 0.4 | 2.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | los |  | - | 7 | 35 | - | 9 | 50 | - | 12 | 75 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 10$ | $\pm 40$ | - | $\pm 12$ | $\pm 55$ | - | $\pm 15$ | $\pm 80$ | nA |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz <br> (Note 3, 5) | - | 0.08 | 0.18 | - | 0.08 | 0.18 | - | 0.09 | 0.25 | $\mu \mathrm{V} p$-p |
| Input Noise Voltage Density | ${ }^{\text {en }}$ | $\mathrm{f}_{0}=10 \mathrm{~Hz}$ (Note 3) | - | 3.5 | 5.5 | - | 3.5 | 5.5 | - | 3.8 | 8.0 | $n \mathrm{~V} / \sqrt{H z}$ |
|  |  | $\mathrm{f}_{0}=30 \mathrm{~Hz}$ (Note 3) | - | 3.1 | 4.5 | - | 3.1 | 4.5 | - | 3.3 | 5.6 |  |
|  |  | $\mathrm{f}_{0}=1000 \mathrm{~Hz}$ (Note 3) | - | 3.0 | 3.8 | - | 3.0 | 3.8 | - | 3.2 | 4.5 |  |
| Input Noise Current Density | in | $\mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz}$ (Note 3, 6) | - | 1.7 | 4.0 | - | 1.7 | 4.0 | - | 1.7 | - | $p A / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{0}=30 \mathrm{~Hz}$ (Note 3, 6) | - | 1.0 | 2.3 | - | 1.0 | 2.3 | - | 1.0 | - |  |
|  |  | $\mathrm{f}_{0}=1000 \mathrm{~Hz}$ (Note 3, 6) | - | 0.4 | 0.6 | - | 0.4 | 0.6 | - | 0.4 | 0.6 |  |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 4) | 1.5 | 6 | - | 1.2 | 5 | - | 0.8 | 4 | - | M $\Omega$ |
| Input Resistance Common Mode | RINCM |  | - | 3 | - | - | 2.5 | - | - | 2 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}$ | 114 | 126 | - | 106 | 123 | - | 100 | 120 | - | dB |
| Power Supply <br> Rejection Ratio | PSSR | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 1 | 10 | - | 1 | 10 | - | 2 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal |  | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 1000 | 1800 | - | 1000 | 1800 | - | 700 | 1500 | - | V/mV |
| Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 800 | 1500 | - | 800 | 1500 | - | 400 | 1500 | - |  |
| (Note 4) | $\mathrm{R}_{\mathrm{L}}=600 \Omega$, | $\mathrm{V}_{\mathrm{O}}= \pm 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ | 250 | 700 | - | 250 | 700 | - | 200 | 500 | - |  |
| Output | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 12.0$ | $\pm 13.8$ | - | $\pm 12.0$ | $\pm 13.8$ | - | $\pm 11.5$ | $\pm 13.5$ | - | V |
| Voltage Swing |  | $R_{L} \geq 600 \Omega$ | $\pm 10.0$ | $\pm 11.5$ | - | $\pm 10.0$ | $\pm 11.5$ | - | $\pm 10.0$ | $\pm 11.5$ | - |  |
| Slew Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ (Note 4) | 11 | 17 | - | 11 | 17 | - | 11 | 17 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Prod. | GBW | $\mathrm{f}_{0}=10 \mathrm{kHz}$ (Note 4) | 45 | 63 | - | 45 | 63 | - | 45 | 63 | - | MHz |
|  |  | $\mathrm{f}_{0}=1 \mathrm{MHz}$ | - | 40 | - | - | 40 | - | - | 40 | - |  |
| Open Loop Output Resistance | $\mathrm{R}_{\mathrm{O}}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{I}_{\mathrm{O}}=0$ | - | 70 | - | - | 70 | - | - | 70 | - | § |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $V_{0}=0$ | - | 80 | 140 | - | 90 | 140 | - | 100 | 170 | mW |
| Offset Adjustment Range |  | $R_{P}=10 \mathrm{k} \Omega$ | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | mV |
| 1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E grades guaranteed fully warmed up. |  |  |  |  |  | Excluding the initial hour of operation, changes in $\mathrm{V}_{\mathrm{OS}}$ during the first 30 days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curve. <br> Sample tested. <br> Guaranteed by design. : |  |  |  |  |  |  |
| 2. Long Term Input Offset Voltage Stability refers to the average trend line of $\mathrm{V}_{\text {OS }}$ vs. Time over extended periods after the first 30 days of operation. |  |  |  |  |  | 5. See test circuit and frequency response curve for 0.1 Hz to 10 Hz tester. <br> 6. See test circuit for current noise measurement. |  |  |  |  |  |  |

ELECTRICAL CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-37A |  |  | OP-37B |  |  | OP-37C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | (Note 1) | - | 30 | 60 | - | 50 | 200 | - | 70 | 300 | $\mu \mathrm{V}$ |
| Average input Offset Drift | $\begin{aligned} & \mathrm{TCV}_{\text {OS }} \\ & \mathrm{TCV}_{\text {OSN }} \\ & \hline \end{aligned}$ | ( Note 2) | - | 0.2 | 0.6 | - | 0.3 | 1.3 | - | 0.4 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 15 | 50 | - | 22 | 85 | - | 30 | 135 | nA |
| Input Bias Current | ${ }^{\prime} \mathrm{B}$ |  | - | $\pm 20$ | $\pm 60$ | - | $\pm 28$ | $\pm 95$ | - | $\pm 35$ | $\pm 150$ | nA |
| Input Voltage Range | IVR |  | $\pm 10.3$ | $\pm 11.5$ | - | $\pm 10.3$ | $\pm 11.5$ | - | $\pm 10.2$ | $\pm 11.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 108 | 122 | - | 100 | 119 | - | 94 | 116 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 16 | - | 2 | 20 | - | 4 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 600 | 1200 | - | 500 | 1000 | - | 300 | 800 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output <br> Voltage Swing | $\mathrm{v}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11.5$ | $\pm 13.5$ | - | $\pm 11.0$ | $\pm 13.2$ | - | $\pm 10.5$ | $\pm 13.0$ | - | V |

ELECTRICAL CHARACTERISTICS for $\mathrm{V}_{S}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-37E |  |  | OP-37F |  |  | OP-37G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 20 | 50 | - | 40 | 140 | - | 55 | 220 | $\mu \mathrm{V}$ |
| Average Input Offset Drift | $\begin{aligned} & \mathrm{TCV}_{\text {OS }} \\ & \mathrm{TCV}_{\text {OSN }} \end{aligned}$ | ( Note 2) | - | 0.2 | 0.6 | - | 0.3 | 1.3 | - | 0.4 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios |  | - | 10 | 50 | - | 14 | 85 | - | 20 | 135 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 14$ | $\pm 60$ | - | $\pm 18$ | $\pm 95$ | - | $\pm 25$ | $\pm 150$ | nA |
| Input Voltage Range | IVR |  | $\pm 10.5$ | $\pm 11.8$ | - | $\pm 10.5$ | $\pm 11.8$ | - | $\pm 10.5$ | $\pm 11.8$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 110 | 124 | - | 102 | 121 | - | 96 | 118 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 15 | - | 2 | 16 | - | 2 | 32 | $\mu \mathrm{V} / \mathrm{N}$ |
| Large Signal Voltage Gain | Avo | $R_{L} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 750 | 1500 | - | 700 | 1300 | - | 450 | 1000 | - | V/mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $R_{L} \geq 2 \mathrm{k} \Omega$ | $\pm 11.7$ | $\pm 13.6$ | - | $\pm 11.4$ | $\pm 13.5$ | - | $\pm 11.0$ | $\pm 13.3$ | - | V |

## NOTES:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E grades guaranteed fully warmed up.
2. The TCV OS $^{\text {performance is within the specifications unnulled or when }}$ nulled with $\mathrm{R}_{\mathrm{P}}=8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$.

DICE CHARACTERISTICS


1. NULL
2. $(-)$ INPUT
3. ( + ) INPUT
4. $v-$
5. OUTPUT
6. V+
7. NULL

For additional DICE information see Section 2.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-37N LIMIT | OP-37G LIMIT | OP-37GR LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | (Note 1) | 35 | 60 | 100 | $\mu \mathrm{V}$ MAX |
| Input Offset Current | l OS |  | 35 | 50 | 75 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | $\pm 40$ | $\pm 55$ | $\pm 80$ | nA MAX |
| Input Voltage Range | IVR |  | $\pm 11.0$ | $\pm 11.0$ | $\pm 11.0$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}$ | 114 | 106 | 100 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | 10 | 10 | 20 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \quad \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 1000 \\ 800 \\ \hline \end{array}$ | $\begin{array}{r} 1000 \\ 800 \end{array}$ | $700$ | V/mV MIN |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 600 \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 11.5 \\ & \pm 10.0 \end{aligned}$ | V MIN |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{V}_{\mathrm{o}}=0$ | 140 | 140 | 170 | mW MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-37N } \\ & \text { TYP } \end{aligned}$ | $\begin{gathered} \text { OP-37G } \\ \text { TYP } \end{gathered}$ | $\begin{gathered} \text { OP-37GR } \\ \text { TYP } \end{gathered}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \text { or } \\ & \mathrm{TCV}_{\mathrm{OSN}} \\ & \hline \end{aligned}$ | Nulled or Unnulled $R_{p}=8 \mathrm{k} \Omega \text { to } 20 \mathrm{k} \Omega$ | 0.2 | 0.3 | 0.4 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ |  | 80 | 130 | 180 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ |  | 100 | 160 | 200 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Noise Voltage Density | $e_{n}$ | $\mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz}$ | 3.5 | 3.5 | 3.8 | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{o}}=30 \mathrm{~Hz}$ | 3.1 | 3.1 | 3.3 |  |
|  |  | $\mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz}$ | 3.0 | 3.0 | 3.2 |  |
| Input Noise Current Density | in | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}$ | 1.7 | 1.7 | 1.7 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{0}=30 \mathrm{~Hz}$ | 1.0 | 1.0 | 1.0 |  |
|  |  | $\mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz}$ | 0.4 | 0.4 | 0.4 |  |
| Input Noise Voltage | $e_{\text {np-p }}$ | 0.1 Hz to 10 Hz | 0.08 | 0.08 | 0.09 | $\mu \mathrm{Vp}$-p |
| Slew Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 17 | 17 | 17 | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product | GBW | $\mathrm{f}_{\mathrm{O}}=10 \mathrm{kHz}$ | 63 | 63 | 63 | MHz |

## NOTE:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.

TYPICAL PERFORMANCE CURVES


INPUT WIDEBAND VOLTAGE
NOISE vs BANDWIDTH $(\mathbf{0 . 1 H z}$ TO FREQUENCY INDICATED)




TOTAL NOISE vs SOURCE RESISTANCE



A COMPARISON OF OP AMP VOLTAGE NOISE SPECTRUMS




## TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES


SMALL SIGNAL OVERSHOOT vs CAPACITIVE LOAD


## SHORT CIRCUIT CURRENT

vs TIME


TIME FROM OUTPUT SHORTED TO GROUND (MINUTES)

MAXIMUM UNDISTORTED OUTPUT vS FREQUENCY


LARGE SIGNAL TRANSIENT RESPONSE

$V_{S}= \pm 15 \mathrm{~V}$
$A_{V}=+5$
$T_{A}=+25^{\circ} \mathrm{C}$

SMALL SIGNAL TRANSIENT RESPONSE

$\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$
$A_{V}=+5$
$\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
$\mathrm{C}_{\mathrm{L}}=25 \mathrm{pF}$

COMMON MODE INPUT RANGE vs SUPPLY VOLTAGE


## TYPICAL PERFORMANCE CURVES

0.1 Hz TO 10 Hz NOISE TEST CIRCUIT


LOW FREQUENCY NOISE

0.1 Hz TO 10 Hz PEAK-TO-PEAK NOISE

NOTE:
Observation time limited to 10 seconds to insure 0.1 Hz cutoff.

OPEN LOOP VOLTAGE GAIN vs LOAD RESISTANCE


SLEW RATE vs SUPPLY VOLTAGE


## APPLICATION INFORMATION

OP-37 Series units may be inserted directly into 725, OP-06, OP-07 and OP-05 sockets with or without removal of external compensation or nulling components. In addition, the OP-37 may be fitted to unnulled 741-type sockets; however, if conventional 741 nulling circuitry is in use, it should be modified or removed to enable proper OP-37 operation. OP37 offset voltage may be nulled to zero (or other desired setting) through use of a potentiometer (see offset nulling circuit).
The OP-37 provides stable operation with load capacitances up to 2500 pF and $\pm 10 \mathrm{~V}$ swings; larger capacitances should be decoupled with a $50 \Omega$ decoupling resistor.
The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input contacts are maintained at the same temperature, preferably close to the temperature of the device's package.

## Offset Voltage Adjustment

The input offset voltage of the OP-37 and its drift with temperature are permanently trimmed at wafer testing to a very low level. However, if further adjustment of $\mathrm{V}_{\text {Os }}$ is necessary, nulling with a $10 \mathrm{k} \Omega$ potentiometer will not degrade TCV ${ }_{\text {OS }}$ (see offset nulling circuit). Other potentiometer values from $1 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ can be used with a slight degradation ( 0.1 to $0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ ) of $\mathrm{TCV}_{\text {Os. }}$. Trimming to a value other than

## OFFSET NULLING CIRCUIT


zero creates a drift of $\left(\mathrm{V}_{\mathrm{OS}} / 300\right) \mu \mathrm{V} /{ }^{\circ} \mathrm{C}$, e.g. if $\mathrm{V}_{\mathrm{OS}}$ is adjusted to $100 \mu \mathrm{~V}$, the change in $\mathrm{TCV}_{\text {Os }}$ will be $0.33 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$. The offset voltage adjustment range with a $10 \mathrm{k} \Omega$ potentiometer is $\pm 4 \mathrm{mV}$. If smaller adjustment range is required, the sensitivity and/or resolution of the nulling can be increased by using a smaller pot in conjunction with fixed resistors. For example,

this network will have $\mathrm{a} \pm 280 \mu \mathrm{~V}$ adjustment range.

## COMMENTS ON NOISE MEASUREMENTS

The extremely low noise of the OP-37 implies that its precise measurement is a difficult task. In order to realize the 80 nV peak-to-peak noise specification of the op amp in the 0.1 Hz to 10 Hz frequency range, the following constraints have to be observed:
(1) The device has to be warmed up for at least five minutes. As shown in the warm-up drift curve, as the op amp warms up, its offset voltage changes typically $4 \mu \mathrm{~V}$ due to its chip temperature increasing 14 to $20^{\circ} \mathrm{C}$ from the moment the power supplies are turned on. In the 10 sec measurement interval these temperature-induced effects can easily exceed tens of nanovolts.
(2) For similar reasons, the device has to be well shielded from air currents to eliminate the possibility of thermoelectric effects in excess of a few nanovolts invalidating the measurements.
(3) Sudden motion in the vicinity of the device can also "feedthrough" to increase the observed noise.
(4) The test time to measure 0.1 Hz to 10 Hz noise should not exceed 10 sec . As shown in the noise tester frequency response curve the 0.1 Hz corner is defined by only one zero. The test time of 10 sec acts as an additional zero to eliminate noise contributions from the frequency band below 0.1 Hz .

A noise-voltage density test is recommended when measuring noise on a large number of units. A 10 Hz noise-voltage density measurement will correlate well with a 0.1 Hz -to- 10 Hz peak-topeak noise reading since both results are determined by the white noise and the location of the $1 / f$ corner frequency.

## OPTIMIZING LINEARITY

Best linearity can be obtained by designing for the minimum output current required for the application. High gain and excellent linearity can be achieved by operating the op amp within an output current range of $\pm 10 \mathrm{~mA}$.

## INSTRUMENTATION AMPLIFIER

A traditional 3 Op Amp instrumentation amplifier provides high gain and wide bandwidth.

The input noise of this configuration is $4.9 \mathrm{nV} / \sqrt{\mathrm{Hz}}$. In the circuit shown, the gain of the input stage is set at 25 , and the gain of the second stage is 40 . The overall gain of the circuit, then, is 1000.

The bandwidth of this amplifier is 800 kHz - extraordinarily wide for a precision instrumentation amp. When the gain of 1000 is factored in, the gain-bandwidth of the circuit, is 800 MHz . The full power bandwidth of the circuit, for a $20 \mathrm{Vp}-\mathrm{p}$ output, is 250 kHz .
Resistor $R_{7}$ in the circuit is trimmed to optimize the instrumentation amplifier's common-mode rejection throughout its operating frequencies.


## BURN-IN CIRCUIT



# DUAL，ULTRA－LOW Vos． MATCHED OPERATIONAL AMPLIFIER ［EXTREMELY TIGHT MATCHING］ 

## FEATURES

－Low $\mathrm{V}_{\text {OS }}$ $100 \mu \mathrm{~V}$ Max．
－Tight Offset Voltage Match $90 \mu \mathrm{~V}$ Max．
－Tight Offset Voltage Match vs Temp．．．． $1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Max．
－Tight Common Mode Rejection 103dB Min．
－Tight Bias Current Match ．．．．．．．．．．．．．．．．．．3．5nA Max．
－Low Noise..........................
－Low Blas Current ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．3．0nA Max．
－High Channel Separation 126dB Min．

## GENERAL DESCRIPTION

The OP－207 Series of Dual Ultra－Iow $\mathrm{V}_{\text {Os }}$ Matched Opera－ tional Amplifiers consists of two independent OP－07 high performance operational amplifiers in a single 14－pin Dual－ in－Line package．Exceptionally low offset voltage and extremely tight matching of critical parameters is provided between the channels of this dual operational amplifier．

ORDERING INFORMATION $\dagger$

| $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathbf{C}$ | HERMETIC <br> $\mathbf{V}_{\text {OS }}$ MAX <br> $(\mu \mathbf{V})$ | DIP |
| :--- | :---: | :---: |
| 100 | OP－PIN | OPERATING <br> TEMPERATURE <br> RANGE |
| 100 | OP207AY | MIL |
| 200 | OP207EY | COM |
| 200 | OP207FY | MIL |

＊Also available with MIL－STD－883B Processing．To order add／883 as a suffix to the part number
$\dagger$ All listed parts are available with 160 hour burn－in．See Ordering Information， Section 2.

The excelient specifications of the individual amplifiers combined with the tight matching and temperature tracking between channels enables realization of extremely high per－ formance instrumentation amplifier designs without resort－ ing to laborious and expensive selection and matching of discrete amplifiers．The designer is assured of achieving the full performance guaranteed by the specification as the common package eliminates the unavoidable temperature differentials incurred by all designs utilizing separately packaged amplifiers．
Matching between channels is provided on all critical para－ meters including offset voltage，tracking of offset voltage vs． temperature，non－inverting bias currents，and common mode and power supply rejection ratios．The dual，factory－trimmed， compensated amplifiers allow the complete elimination of external components for offset nulling，frequency compen－ sation and device protection．In addition the individual amplifiers feature extremely low offset voltage，low offset voltage drift，low noise voltage and low bias current．


SIMPLIFIED SCHEMATIC（1／2 OP－207）


## ABSOLUTE MAXIMUM RATINGS

Supply Voltage ........................................... $\pm 22 \mathrm{~V}$
Internal Power Dissipation (Note 1) ................ . 500 mW
Differential Input Voltage ............................... $\pm 30 \mathrm{~V}$
Input Voltage (Note 2) ................................... $\pm 22 \mathrm{~V}$
Output Short Circuit Duration ..................... Indefinite
Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Operating Temperature Range
OP-207A, OP-207B ..................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

OP-207E, OP-207F............... $.0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 60 sec ) .............. $300^{\circ} \mathrm{C}$

| PACKAGE <br> TYPE | MAXIMUMAMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| 14 PIN HERMETIC DIP | $106^{\circ} \mathrm{C}$ | $11.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| NOTES: |  |  |

1. See table for maximum ambient temperature rating and derating factor.
2. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-207AVE |  |  | OP-207B/F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta V_{\text {OS }}$ | $R_{S}=100 \Omega$ | - | 30 | 90 | - | 50 | 280 | $\mu \mathrm{V}$ |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}{ }^{+}$ |  | - | $\pm 1.5$ | $\pm 3.5$ | - | $\pm 1.5$ | $\pm 6.0$ | nA |
| Non-Inverting Offset Current | $\mathrm{los}^{+}$ |  | - | $\pm 0.7$ | $\pm 3.5$ | - | $\pm 1.0$ | $\pm 6.0$ | nA |
| Inverting Offset Current | los- |  | - | $\pm 0.7$ | $\pm 3.5$ | - | $\pm 1.0$ | $\pm 6.0$ | nA |
| Common Mode Rejection Ratio Match | $\Delta$ CMRR | $\mathrm{VCM}= \pm 13 \mathrm{~V}$ | 103 | 120 | - | 96 | 114 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle$ PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 7 | 32 | - | 10 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Channel Separation |  |  | 126 | 140 | - | 126 | 140 | - | dB |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55 \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.


## NOTE:

1. Sample tested.

MATCHING CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-207E |  |  | OP-207F |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voitage Match | $\Delta \mathrm{V}_{\text {OS }}$ | $R_{S}=100 \Omega$ | - | 60 | 150 | - | 120 | 350 | $\mu \mathrm{V}$ |
| Input Offset Voltage |  |  |  |  |  |  |  |  |  |
| Without External Trim | TC $\Delta V_{\text {OS }}$ | (Note 1) | - | 0.5 | 1.0 | - | 0.9 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TC} \Delta \mathrm{V}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ (Note 1) | - | 0.3 | 1.0 | - | 0.4 | 1.3 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting Bias Current | ${ }^{1}{ }^{+}$ |  | - | 2.0 | 5.0 | - | 3.0 | 10.0 | nA |
| Average Drift of NonInverting Bias Current | $\mathrm{TCl}_{\mathrm{B}^{+}}$ |  | - | 10 | - | - | 12 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Offset Current | ${ }^{\prime} \mathrm{OS}^{+}$ |  | - | 2.0 | 5.0 | - | 3.0 | 10.0 | nA |
| Average Drift of NonInverting Offset Current | $\mathrm{TCl}_{\text {OS }}{ }^{+}$ |  | - | 12 | - | - | 15 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | Ios- |  | - | 2.0 | 5.0 | - | 3.0 | 10.0 | nA |
| Common Mode Rejection Ratio | $\Delta \mathrm{CMRR}$ | $V_{C M}= \pm 13 \mathrm{~V}$ | 100 | 117 | - | 94 | 114 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle$ PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 10 | 51 | - | 16 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTE:

1. Sample tested.

## BURN-IN CIRCUIT



OFFSET NULLING CIRCUIT


INDIVIDUAL AMPLIFIER CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-207A/E |  |  | OP-207B/F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}}=100 \Omega$ | - | 35 | 100 | - | 60 | 200 | $\mu \mathrm{V}$ |
| Input Offset Voltage Stability | $\Delta V_{\text {OS }} /$ Time | (Note 1) | - | 0.3 | 1.5 | - | 0.4 | 2.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | Ios |  | - | 0.9 | 2.8 | - | 1.5 | 6.0 | $n \mathrm{~A}$ |
| Input Bias Current | $I_{B}$ |  | - | 1.0 | 3.0 | - | 2.0 | 7.0 | nA |
| Input Noise Voltage | $\mathrm{e}_{\text {np-p }}$ | 0.1 Hz to 10 Hz (Note 2) | - | 0.35 | 0.6 | - | 0.35 | 0.6 | $\mu V_{p-p}$ |
| Input Noise Voltage Density | $e_{n}$ | (Note 2) $\begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ f_{0} & =100 \mathrm{~Hz} \\ f_{0} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \\ \hline \end{array}$ | $\begin{array}{r} 18.0 \\ 13.0 \\ - \\ \hline \end{array}$ | - | $\begin{array}{r} 10.3 \\ 10.0 \\ 9.6 \\ \hline \end{array}$ | $\begin{array}{r} 18.0 \\ 13.0 \\ - \end{array}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{\text {np-p }}$ | (Note 2) 0.1 Hz to 10 Hz | - | 14 | 30 | - | 14 | 30 | $p A_{p-p}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} f_{0} & =10 \mathrm{~Hz} \\ \text { (Note 2) } f_{0} & =100 \mathrm{~Hz} \\ f_{0} & =1000 \mathrm{~Hz} \end{aligned}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{array}{r} 0.80 \\ 0.23 \\ - \end{array}$ | - | $\begin{aligned} & 0.32 \\ & 0.14 \\ & 0.12 \end{aligned}$ | $\begin{array}{r} 0.80 \\ 0.23 \\ \hline \end{array}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance Differential Mode | $\mathrm{R}_{\text {IN }}$ | (Note 3) | 20 | 60 | - | 8 | 30 | - | $\mathrm{M} \Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {IN CM }}$ |  | - | 200 | - | - | 120 | - | $\mathrm{G} \Omega$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 14.0$ | - | $\pm 13.0$ | $\pm 14.0$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 13 \mathrm{~V}$ | 106 | 123 | - | 100 | 120 | - | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 5 | 20 | - | 7 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 200 | 500 | - | 150 | 400 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $R_{L} \geq 10 \mathrm{k} \Omega$ | $\pm 12.5$ | $\pm 13.0$ | - | $\pm 12.5$ | $\pm 13.0$ | - |  |
|  |  | $\begin{aligned} & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 1 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 12.8 \\ & \pm 12.0 \end{aligned}$ | - | V |
| Slewing Rate | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | - | 0.2 | - | - | 0.2 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Closed Loop Bandwidth | BW | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ | - | 0.6 | - | - | 0.6 | - | MHz |
| Open Loop Output Resistance | $\mathrm{R}_{0}$ | $V_{O}=0, I_{0}=0$ | - | 60 | - | - | 60 | - | $\Omega$ |
| Power Consumption | $\mathrm{P}_{\text {d }}$ | No load | - | 90 | 120 | - | 100 | 150 | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | $\pm 4$ | - | - | $\pm 4$ | - | mV |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | - | 8 | - | - | 8 | - | pF |

## NOTES:

1. Long Term Input Offset Voltage Stability refers to the averaged trend line of $V_{\text {OS }} \mathrm{vs}$. Time over extended periods after the first 30 days of operation. Excluding the initial hour of operation, changes in $\mathrm{V}_{\text {OS }}$ during the first 30 operating days are typically $2.5 \mu \mathrm{~V}$. Paremeter is sample tested.
2. Sample tested.
3. Guaranteed by design.

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-207A |  |  | OP-207B |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=100 \Omega$ | - | 75 | 230 | - | 100 | 400 | $\mu \mathrm{V}$ |
| Average Input OffsetVoltage Drift |  |  |  |  |  |  |  |  |  |
| Without External Trim | $\mathrm{TCV}_{\text {OS }}$ |  | - | 0.4 | 1.3 | - | 0.7 | 1.8 | C |
| With External Trim | $\mathrm{TCV}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ (Note 1) | - | 0.4 | - | - | 0.7 | - |  |
| Input Offset Current | Ios |  |  | 1.8 | 5.6 |  | 3.0 | 12.0 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {os }}$ |  | - | 10 | - | - | 12 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 3.0 | 5.6 | - | 4.0 | 14.0 | nA |
| Average Input Bias Current Drift | $\mathrm{TCl}_{\mathrm{B}}$ |  | - | 12 | - | - | 18 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13 \mathrm{~V}$ | 103 | 120 | - | 97 | 117 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 7 | 32 | - | 10 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 150 | 400 | - | 120 | 350 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 12.0 | 12.8 | - | 12.0 | 12.8 | - | V |

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-207E |  |  | OP-207F |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | RS $=100 \Omega$ | - | 60 | 200 | - | 90 | 350 | $\mu \mathrm{V}$ |
| Average Input Offset |  |  |  |  |  |  |  |  |  |
| Voltage Drift |  |  |  |  |  |  |  |  |  |
| Without External Trim | TCV ${ }_{\text {OS }}$ |  | - | 0.4 | 1.3 | - | 0.7 | $1.8$ |  |
| With External Trim | $\mathrm{TCV}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ (Note 1) | - | 0.4 | - | - | 0.7 | (Note 2) | - |
| Input Offset Current | Ios |  | - | 1.4 | 5.0 | - | 2.5 | 10.0 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ |  | - | 10 | - | - | 12 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 2.0 | 5.0 | - | 3.0 | 11.0 | nA |
| Average Input Bias Current Drift | $\mathrm{TCI}_{\mathrm{B}}$ |  | - | 12 | - | - | 18 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Voltage Range | IVR |  | $\pm 13.0$ | $\pm 13.5$ | - | $\pm 13.0$ | $\pm 13.5$ | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13 \mathrm{~V}$ | 103 | 120 | - | 97 | 117 | - | dB |
| Power Supply Rejection Ratio | PSRR | $V_{S}= \pm 3 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 7 | 32 | - | 10 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 150 | 400 | - | 120 | 350 | - | V/mV |
| Output Voltage Swing | $V_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | 12.0 | 12.8 | - | 12.0 | 12.8 | - | V |

## NOTES:

1. Exclude first hour of operation to allow for stabilization of external cir- 2. Sample tested. cuitry.

## APPLICATION OF DUAL MATCHED OPERATIONAL AMPLIFIERS

## ADVANTAGES OF DUAL MATCHED OPERATIONAL AMPLIFIERS

Dual Matched Operational Amplifiers provide the engineer a powerful tool for the solution of a number of difficult circuit design problems including true instrumentation amplifiers, extremely low drift, high common mode rejection DC amplifiers, low DC drift active filters, dual tracking voltage references and many other demanding applications. These designs are based on the principle that careful matching between two operational amplifiers can, to a large extent, eliminate the effect of DC errors inherent in the individual amplifiers.
Reference to the circuit, a differential-in, differential-out amplifier, shows how the reductions in error can be accomplished. Assuming the resistors used are ideally matched, the gain of each side will be identical; if the offset voltages of each amplifier are perfectly matched, then the net differential voltage at the amplifiers output will be zero. Note that the output offset error of this amplifier is not a function of the offset voltage of the individual amplifiers, but only a function of the difference (degree of matching) between the amplifiers' offset voltages. This error-cancellation principle holds for a considerable number of input referred error parameters - offset voltage, offset voltage drift, inverting and noninverting bias currents, common-mode and power supply

rejection ratios. Note also that the impedances of each input, both common-mode and differential mode, are extremely high and can also be tightly matched, an important feature not possible with single operational amplifier circuits. Common mode rejection can be made exceptionally high; this is especially important in instrumentation amplifiers where errors due to large common-mode voltages can be far greater than those due to noise or drift with temperature. (For example, consider the case of two op amps, each with $80 \mathrm{~dB}(100 \mu \mathrm{~V} / \mathrm{V})$ CMRR. However, if the CMRR of one device is $+100 \mu \mathrm{~V} / \mathrm{V}$ while CMRR of the other is $-100 \mu \mathrm{~V} / \mathrm{V}$ for a net $200 \mu \mathrm{~V} / \mathrm{V}$ CMRR match, the resultant input reference error over a 10 V common-mode input signal will be 2 mV .

## POWER SUPPLIES

The V+ supply terminals are completely independent and may be powered by separate supplies if desired (this approach, however, would sacrifice the advantages of the power supply rejection ratio matching). The V-supply terminals are both connected to the common substrate and must be tied to the same voltage.


## OFFSET TRIMMING

Offset trimming terminals are provided for each amplifer of the OP-207 - however, guaranteed performance over temperature can be obtained by trimming only one side (side A) to match the offset of the other for a net differential offset of zero. This is due to the specific procedure used during factory testing of the devices; however, results which are essentially the same may be obtained to trimming side $B$ to match side $A$, or by nulling each side individually.
The OP-207 is designed to provide lowest drift performance when trimmed with a $20 \mathrm{k} \Omega$ potentiometer; this value provides about $\pm 4 \mathrm{mV}$ of adjustment range which should be considerably more than adequate for most applications. When finer resolution of trimming is desired, or where unwanted changes in potentiometer position with time and temperature could create unacceptable offsets, the sensitivity to offset potentiometer position may be reduced by using the circuit.

## DUAL PRECIIION JFET INPUT OPERATIONAL AMPLIFIER

## FEATURES

- High Slew Rate
$18 \mathrm{~V} / \mu \mathrm{s}$
- Fast Settling Time 900ns
- Low Input Offset Voltage Drift ................ $3.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
- Wide Bandwidth 6 MHz
- Temperature Compensated Input Blas Currents
- Guaranteed Input Blas Current ..... 18nA Max ( $125^{\circ} \mathrm{C}$ )
- Blas Current Specified WARMED UP Over Temperature
- Low Input Noise Current .................. 0.01pA/ $\sqrt{\mathrm{Hz}}$
- High Common Mode Rejection Ratio 100dB
- PIN compatible with Standard Dual Pinouts
- $125^{\circ}$ C Temperature Test DICE
- Models with MIL-STD-883 Class B Processing Available from Stock


## GENERAL DESCRIPTION

The OP-215 offers the proven BIFET performance advantages of high speed and low input bias current with the

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} T_{A}=25^{\circ} C \\ V_{O S} \mathrm{MAX} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { HERMETIC } \\ \text { DIP } \\ \text { 8-PIN } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { HERMETIC } \\ & \text { DIP } \\ & \text { 14-PIN } \end{aligned}$ |  |
| 1.0 | OP215AJ* | OP215AZ* | OP215AY* | MIL |
| 1.0 | OP215EJ | OP215EZ | OP215EY | COM |
| 2.0 | OP215BJ* | OP215BZ* | OP215BY* | MIL |
| 2.0 | OP215FJ | OP215FZ | OP215FY | COM |
| 4.0 | OP215CJ* | OP215CZ* | OP215CY* | MIL |
| 6.0 | OP215GJ | OP215GZ | OP215GY | COM |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
tracking and convenience advantages of a Dual Op-Amp configuration.
Low input offset voltages, low input currents and minimal drift parameters are featured in these high speed amplifiers. On-chip Zener Zap trimming is used to achieve low $\mathrm{V}_{\mathrm{OS}}$ while a bias current compensation scheme gives a low input bias current at elevated temperatures. Thus the OP-215 features an input bias current of 18 nA at $125^{\circ} \mathrm{C}$ ambient (not junction) temperature which greatly extends the application usefulness of this device.

Applications include high speed amplifiers for current output DACs, active filters, sample-and-hold buffers, and photocell amplifiers. For additional precision JFET op amps, see the OP-15, OP-16 and OP-17 data sheets.

## PIN CONNECTIONS



## SIMPLIFIED SCHEMATIC DIAGRAM (1/2 OP-215)



| ABSOLUTE MAXIMUM RATINGS (Note 2) |  |
| :---: | :---: |
| Supply Voltage |  |
| OP-215A, OP-215B, OP-215E, OP-215F |  |
| (AII DICE except GR) |  |
| OP-215C, OP-215G (GR DICE only)............... $\pm 18 \mathrm{~V}$ Internal Power Dissipation (Note 1) ................ 500 mW |  |
|  |  |
| Operating Temperature Range |  |
| OP-215A, OP-215B, OP-215C . . . . . . . $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ OP-215E, OP-215F, OP-215G $\quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |  |
|  |  |
| Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{J}}$ ) . . . . . . . . $+150^{\circ} \mathrm{C}$ |  |
| Differential Input Voltage |  |
| OP-215A, OP-215B, | (All DICE except GR) $\ldots \pm 40 \mathrm{~V}$ |
| OP-215E, OP-215F |  |
| OP-215C, OP-215G | GR DICE only) ........... $\pm 30 \mathrm{~V}$ |
| Input Voltage |  |
| OP-215A, OP-215B, $\}$ |  |
| OP-215E, OP-215F |  |
| OP-215C, OP-215G (GR DICE only) ............ $\pm$ 16V |  |

(Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.)
Output Short Circuit Duration
Indefinite
Storage Temperature Range ........ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 60 sec ) ............ $300^{\circ} \mathrm{C}$ DICE Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) $\ldots \ldots . .-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ NOTES:

1. See table for maximum ambient temperature rating and derating factor.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| 14 -Pin Hermetic DIP $(\mathrm{Y})$ | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| TO-9 $(\mathrm{J})$ | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW}{ }^{\circ} \mathrm{C}$ |
| 8 P-Pin Hermetic DIP $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. Absolute maximum ratings apply to both packaged parts and dice, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | OP-215A/E |  |  | OP-215B/F |  |  | OP-215C/G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset | $V_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 0.2 | 1.0 | - | 0.8 | 2.0 | - | 2.0 | 4.0 |  |
| Voltage |  | 'G' Grade | - | - | - | - | - | - | - | 2.5 | 6.0 | mV |
| Input Offset Current | 'os | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 1) | - | 3.0 | 50 | - | 3.0 | 50 | - | 3.0 | 100 |  |
|  |  | Device Operating | - | 5.0 | 100 | - | 5.0 | 100 | - | 5.0 | 200 | pA |
| Input Bias Current | ${ }^{\prime} B$ | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ (Note 1) | - | 15 | 100 | - | 15 | 200 | - | 15 | 300 |  |
|  |  | Device Operating | - | 18 | 300 | - | 18 | 400 | - | 18 | 600 | pA |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ |  | - | $10^{12}$ | - | - | $10^{12}$ | - | - | $10^{12}$ | - | $\Omega$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 150 | 500 | - | 75 | 220 | - | 50 | 200 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{\mathbf{O}}$ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | V |
|  |  | $\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 11$ | $\pm 12.7$ | - | $\pm 11$ | $\pm 12.7$ | - | $\pm 11$ | $\pm 12.7$ | - | $v$ |
| Supply Current | ${ }^{\text {I }} \mathrm{SY}$ |  | - | 6.0 | 8.5 | - | 6.0 | 8.5 | - | 7.0 | 10.0 | mA |
|  |  | 'G' Grade | - | - | - | - | - | - | - | 7.0 | 12.0 | mA |
| Slew Rate | SR | $\mathrm{A}_{\mathrm{VCL}}=+1.0$ (Note 3) | 10.0 | 18 | - | 7.5 | 18 | - | 5.0 | 15 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product | GBW | (Note 3) | 3.5 | 5.7 | - | 3.5 | 5.7 | - | 3.0 | 5.4 | - | MHz |
| Closed Loop Bandwidth | CLBW | $A_{V C L}=+1.0$ | - | 13 | - | - | 13 | - | - | 12 | - | MHz |
| Settling Time | $\mathrm{t}_{s}$ | to 0.01\% | - | 2.3 | - | - | 2.3 | - | - | 2.4 | - |  |
|  |  | to 0.05\% (Note 2) | - | 1.1 | - | - | 1.1 | - | - | 1.2 | - | $\mu \mathrm{S}$ |
|  |  | to 0.10\% | - | 0.9 | - | - | 0.9 | - | - | 1.0 | - |  |
| Input Voltage Range | IVR |  | $\begin{array}{r} +10.2 \\ -10.2 \end{array}$ | +14.8 | - | +10.2 | +14.8 | - | +10.1 | +14.8 | - | V |
|  |  |  |  | -11.5 | - | -10.2 | -11.5 | - | -10.1 | -11.5 | - | $\checkmark$ |
| Common Mode Rejection Ratio | CMRR | $\begin{array}{ll} \\ V_{C M}= \pm \text { IVR } & \text { A, B, C Grad } \\ \text { E, F, G Grad }\end{array}$ | 86 | 100 | - | 86 | 100 | - | 82 | 96 |  |  |
|  |  |  | 82 | 100 | - | 82 | 100 | - | 80 | 96 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ | - | 10 | 51 | - | 10 | 80 | - | - | - | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | $V_{S}= \pm 10 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | - | - | - | - | - | - | 16 | 100 |  |
| Input Noise Voltage Density | $\epsilon_{n}$ | $f_{0}=100 \mathrm{~Hz}$ | - | 20 | - | - | 20 | - | - | 20 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz}$ | - | 15 | - | - | 15 | - | - | 15 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\mathrm{f}_{0}=100 \mathrm{~Hz}$ | - | 0.01 | - | - | 0.01 | - | - | 0.01 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
|  |  | $\mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz}$ | - | 0.01 | - | - | 0.01 | - | - | 0.01 | - | pA/ $\sqrt{\text { Hz }}$ |
| Input Capacitance | $C_{\text {IN }}$ |  | - | 3.0 | - | - | 3.0 | - | - | 3.0 | - | pF |

## NOTES:

1. Input bias current is specified for two different conditions. The $T_{j}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $I_{B} v s T_{j}$ and $I_{B} v s T_{A}$. PMI has a bias current compensation circuit which gives improved bias current and bias current over temperature vs standard JFET input op amps. $I_{B}$ and $I_{O S}$
are measured at $V_{C M}=0$.
2. Settling time is defined here for a unity gain inverter connection using $\mathbf{2 k} \boldsymbol{\Omega}$ resistors. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within a specified percent of its final value from the time a 10 V step input is applied to the inverter. See settling time test circuit.
3. Sample tested.

ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITION | OP-215E |  |  | OP-215F |  |  | OP-215G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 0.4 | 1.65 | - | 1.4 | 2.65 | - | 3.5 | 8.0 | mV |
| Average Input Offset |  |  |  |  |  |  |  |  |  |  |  |  |
| Voltage Drift |  |  |  |  |  |  |  |  |  |  |  |  |
| Without External Trim | TCV ${ }_{\text {OS }}$ | (Note 3) | - | 3.0 | 15 | - | 3.0 | 15 | - | 6.0 | - |  |
| With External Trim | $\mathrm{TCV}_{\mathrm{OSn}}$ | $\mathrm{R}_{\mathrm{P}}=100 \mathrm{k} \Omega$ | - | 3.0 | - | - | 3.0 | - | - | 4.0 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | $T_{J}=+70^{\circ} \mathrm{C}$ | - | 0.06 | 0.45 | - | 0.06 | 0.45 | - | 0.08 | 0.65 |  |
| (Note 1) | 'os | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$, Device Operating | g | 0.08 | 0.80 | - | 0.08 | 0.80 | - | 0.10 | 1.2 | nA |
|  | 'B | $\mathrm{T}_{\mathrm{J}}=+70^{\circ} \mathrm{C}$ | - | 0.12 | 0.70 | - | 0.12 | 0.70 | - | 0.14 | 0.9 |  |
| (Note 1 |  | $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$, Device Operating | - | 0.16 | 1.40 | - | 0.16 | 1.40 | - | 0.19 | 1.8 | nA |
| Input Voltage Range | IVR | +10.2 |  | +14.7 | - | +10.2 | +14.7 | - | +10.1 | +14.7 | - |  |
|  |  | -10.2 |  | -11.4 | - | -10.2 | -11.4 | - | -10.1 | -11.3 | - | v |
| Common Mode | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm \mathrm{IVR}$ | 80 | 98 | - | 80 | 98 | - | 76 | 94 | - | dB |
| Power Supply <br> Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}$ to $\pm 16 \mathrm{~V}$ | - | 13 | 100 | - | 13 | 100 | - | - | - |  |
|  |  | $\mathrm{V}_{S}= \pm 10 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | - | - | - | - | - | - | 20 | 159 | $\mu \mathrm{V}$ |
| Large Signal <br> Voltage Gain | Avo | $R_{L} \geqslant 2 \mathrm{k} \Omega$$\mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 50 | 180 | - | 50 | 180 | - | 35 | 130 | - | V/mV |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | v |

## NOTES:

1. Input bias current is specified for two different conditions. The $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $\mathrm{I}_{\mathrm{B}}$ vs $\mathrm{T}_{\mathrm{j}}$ and $\mathrm{I}_{\mathrm{B}}$ vs $\mathrm{T}_{\mathrm{A}}$. PMI has a bias current compensation circuit which gives improved bias current and bias current over temperature vs standard JFET input op amps. $I_{B}$ and $I_{O S}$ are measured at $V_{C M}=0$.
2. Settling time is defined here for a unity gain inverter connection using $2 \mathrm{k} \Omega$ resistors. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within a specified percent of its final value from the time a 10 V step input is applied to the inverter. See settling time test circuit.
3. Sample tested.

## DICE CHARACTERISTICS ( $125^{\circ} \mathrm{C}$ TESTED DICE AVAILABLE)



ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ for OP-215N, OP-215G and OP-215GR devices, $T_{A}=+125^{\circ} \mathrm{C}$ for OP-215NT and OP-215GT devices, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-215NT <br> LIMIT | OP-215N <br> LIMIT | OP-215GT <br> LIMIT | OP-215G <br> LIMIT | OP-215GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $V_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | 2.0 | 1.0 | 3.0 | 2.0 | 6.0 | mV MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 18 | - | 18 | - | - | nA MAX |
| Input Offset Current | Ios |  | 14 | - | 14 | - | - | nA MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | 30 | 150 | 30 | 75 | 50 | V/mV MIN |
| Input Voltage Range | IVR |  | $\pm 10.2$ | $\pm 10.2$ | $\pm 10.2$ | $\pm 10.2$ | $\pm 10.1$ | V MIN |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm \mathrm{IVR}$ | 82 | 86 | 82 | 86 | 82 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 10 \text { to } \pm 16 \mathrm{~V} \\ & V_{S}= \pm 10 \text { to } \pm 15 \mathrm{~V} \end{aligned}$ |  |  | 100 | 80 | $100$ | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $V_{0}$ | $\begin{aligned} & R_{L}=10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\pm 12$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $\pm 12$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 11 \end{aligned}$ | $V$ MIN |
| Supply Current | $\mathrm{I}_{\text {SY }}$ |  | - | 8.5 | - | 8.5 | 12.0 | mA MAX |

NOTE: For $25^{\circ} \mathrm{C}$ characteristics of NT \& GT devices, see N\&G characteristics respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{array}{r} \text { OP-215NT } \\ \text { TYP } \end{array}$ | $\begin{array}{r} \text { OP-215N } \\ \text { TYP } \end{array}$ | $\begin{array}{r} \text { OP-215GT } \\ \text { TYP } \end{array}$ | $\begin{array}{r} \text { OP-215G } \\ \text { TYP } \end{array}$ | $\begin{array}{r} \text { OP-215GR } \\ \text { TYP } \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {os }}$ | Unnulled $R_{p}=100 \mathrm{k} \Omega$ | 2.0 | 2.0 | 3.0 | 3.0 | 4.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OSn }}$ | Nulled $\mathrm{R}_{\mathrm{p}}=100 \mathrm{k} \Omega$ | 0.5 | 0.5 | 1 | 1 | 2 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios |  | 3.0 | 3.0 | 3.0 | 3.0 | 3.0 | pA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | 15 | 15 | 15 | 15 | 15 | pA |
| Slew Rate | SR | $\mathrm{A}_{\mathrm{VCL}}=+1$ | 17 | 17 | 16 | 16 | 15 | $\mathrm{V} / \mu \mathrm{s}$ |
| Settling Time | $t_{\text {s }}$ | to 0.01\% | 2.2 | 2.2 | 2.3 | 2.3 | 2.4 | $\mu \mathrm{S}$ |
|  |  | to 0.05\% | 1.1 | 1.1 | 1.1 | 1.1 | 1.2 |  |
|  |  | to 0.10\% | 0.9 | 0.9 | 0.9 | 0.9 | 1.0 |  |
| Gain Bandwidth Product | GBW |  | 6.0 | 6.0 | 5.7 | 5.7 | 5.4 | MHz |
| Closed Loop Bandwidth | CLBW | $A_{\text {VCL }}=+1$ | 14 | 14 | 13 | 13 | 12 | MHz |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} \mathrm{f}_{\mathrm{o}} & =100 \mathrm{~Hz} \\ \mathrm{f}_{\mathrm{o}} & =1000 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | 20 15 | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{array}{r} 20 \\ 15 \end{array}$ | $\begin{array}{r} 20 \\ 15 \end{array}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{o}}=1000 \mathrm{~Hz} \end{aligned}$ | 0.01 | 0.01 | 0.01 | 0.01 | 0.01 | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | 3 | 3 | 3 | 3 | 3 | pF |

TYPICAL PERFORMANCE CURVES


TYPICAL PERFORMANCE CURVES


## BASIC CONNECTIONS

SETTLING TIME TEST CIRCUIT


## SLEW RATE TEST CIRCUIT



INPUT OFFSET VOLTAGE NULLING


## BASIC CONNECTIONS

TYPICAL BURN-IN CIRCUIT


## APPLICATION INFORMATION

## DYNAMIC OPERATING CONSIDERATIONS

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground sets the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3dB frequency, a lead capacitor should be placed from the output to the negative input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

## MICROPOWER PRECISION DUAL OPERATIONAL AMPLIFIER SINGLE OR DUAL SUPPLY

## FEATURES

- Tight TCV ${ }_{\text {Os }}$ Match $\qquad$
- Low Input Offset Voltage C Max
- Low Supply Current $100 \mu \mathrm{~V}$ Max
- Single Supply Operation

Drift ... $100 \mu \mathrm{~A}$

- Low Input Offset Voltage Drift +3 V to +30 V
- High Open Loop Gain
- High PSRR 114dB
- Single Chip Construction
- Low Input Bias Current 12nA
- Wide Common Mode Voltage Range from V - to Within 1.5 V of $\mathrm{V}+$
- Pin Compatible with 1458, LM158, LM2902, 747


## GENERAL DESCRIPTION

The OP-220 is a monolithic dual operational amplifier that can be used either in single or dual supply operation. Offset voltages as low as $80 \mu \mathrm{~V}$ and input offset voltage tracking as low as $0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ make this the first micropower precision

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathbf{T}_{\mathbf{A}}=25^{\circ} \mathbf{C} \\ \mathbf{V}_{\text {OS }} \text { MAX } \\ (\mu \mathrm{V}) \\ \hline \end{gathered}$ | PACKAGE |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | HERMETIC <br> DIP |  |  |
|  |  | 8-PIN | 14-PIN |  |
| 150 | OP220AJ* | OP220AZ* | OP220AY* | MIL |
| 150 | OP220EJ | OP220EZ | OP220EY | IND |
| 300 | OP220BJ* | OP220BZ* | OP220BY* | MIL |
| 300 | OP220FJ | OP220FZ | OP220FY | IND |
| 750 | OP220CJ* | OP220CZ* | OP220CY* | MIL |
| 750 | OP220GJ | OP220GZ | OP220GY | IND |
| 1000 | OP220HJ | OP220HZ | OP220HY | COM |

*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
dual operational amplifier.
The excellent specifications of the individual amplifiers combined with the tight matching and temperature tracking between channels enables realization of extremely high performance instrumentation amplifier designs without resorting to laborious and expensive selection and matching of discrete amplifiers. The individual amplifiers feature extremely low input offset voltage, low offset voltage drift, low noise voltage, low bias current and are completely compensated and protected.
Matching between channels is provided on all critical parameters including input offset voltage, tracking of offset voltage vs. temperature, non-inverting bias currents, and common mode and power supply rejection ratios.

## PIN CONNECTIONS




TO-99 (J-Suffix)


8-PIN HERMETIC DIP (Z-Suffix)

## SIMPLIFIED SCHEMATIC (EACH AMPLIFIER)



| ABSOLUTE MAXIMUM RATINGS (Note 2) | Lead Temperature (Soldering, 60 sec ) |  | $0^{\circ} \mathrm{C}$ |
| :---: | :---: | :---: | :---: |
| Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 18 \mathrm{~V}$ | DICE Junction Temperature ........... -65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |  |
| Power Dissipation (Note 1) ....................... 500 mW | NOTES: <br> 1. See table for maximum ambient temperature rating and derating factor. |  |  |
| Differential Input Voltage ......... 30V or Supply Voltage |  |  |  |
| Input Voltage .......................... Supply Voltage |  | Maximum Amble | Derate Above Maximum |
| Output Short Circuit Duration ................. Indefinite | Package Type | Temperature for Rating | Amblent Temperature |
| Storage Temperature Range ........... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ | TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Operating Temperature Range | 14 -Pin Hermetic DIP ( $\mathbf{Y}$ ) | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| OP-220 A, B, C .................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Pin Hermetic DIP (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
|  | 2. Absolute ratings apply noted. | both DICE and pac | d parts unless otherwise |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-220A/E |  |  | OP-220B/F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{Vs}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 120 | 150 | - | 250 | 300 | $\mu \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | - | 80 | 100 | - | 150 | 200 |  |
| Input Offset Current | $\mathrm{I}_{0}$ |  | - | 0.15 | 1.5 | - | 0.2 | 2.0 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 12 | 20 | - | 13 | 20 | $n \mathrm{~A}$ |
| Input Voltage Range | IVR | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ | $\begin{gathered} 0 \\ +13.8 /-15.0 \end{gathered}$ | - | 3.8 | $\begin{gathered} 0 \\ +13.8 /-15.0 \end{gathered}$ | - | $3.8$ | V |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \quad+1$ |  | - | - |  |  |  |  |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ | 97 | 102 | - | 94 | 98 | - | dB |
|  |  | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{CM}} \leq 3.5 \mathrm{~V}$ |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \\ & -15 \mathrm{~V} \leq V_{\mathrm{CM}} \leq 13.5 \mathrm{~V} \end{aligned}$ | 100 | 104 | - | 98 | 102 |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 2 | 4 | - | 4 | 7 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | $\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V}$ to 30 V | - | 4 | 7 | - | 7 | 10 |  |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{~K} \Omega$ ( Note 1) | 1) 500 | 1000 | - | 500 | 800 | - | V/mV |
|  |  | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | 1000 | 2000 | - | 1000 | 2000 | - |  |
| Output Voltage Swing | $V_{0}$ | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ : | 0.7 | - | 4.0 | 0.7 | - | 4.0 | V |
|  |  | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | $\pm 14.0$ | - | - | $\pm 14.0$ | - | - |  |
| Closed Loop Bandwidth | BW | $A_{\text {VCL }}=+1.0, \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | - | 150 | - | - | 150 | - | kHz |
| Supply Current (Both Amplifiers) | Isy | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$, No Load | - | 100 | 115 | - | 115 | 125 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, No Load | - | 140 | 170 | - | 150 | 170 |  |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for OP-220A and $\mathrm{B},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for OP-220E and F, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-220A/E |  |  | OP-220B/F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Average Input Offset Voltage Drift (Note 1) | TCV ${ }_{\text {OS }}$ | Unnulled, $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | - | 0.75 | 1.0 | - | 1.0 | 1.5 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  | $\mathrm{TCV}_{\text {OSn }}$ | Nulled, $\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | - | 0.75 | 1.0 | - | 1.0 | 1.5 |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 200 | 300 | - | 400 | 500 | $\mu \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm \pm .5 \mathrm{~V}$ | - | 150 | 200 | - | 300 | 350 |  |
| Input Offset Current | $\mathrm{I}_{\mathrm{OS}}$ |  | - | 0.5 | 2 | - | 0.6 | 2.5 | nA |
| Input Bias Current | $I_{B}$ |  | - | 12 | 25 | - | 13 | 25 | nA |
| Input Voltage Range | IVR | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ | 0 | - | 3.5 | 0 | - | 3.5 | V |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | +13.5/-15.0 | - | - | +13.5/-15.0 | - | - |  |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ | 93 | 98 | - | 90 | 94 | - | dB |
|  |  | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{CM}} \leq 3.0$ |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \\ & -15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 13.0 \end{aligned}$ | 96 | 100 | - | 94 | 98 |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 4 | 7 | - | 8 | 13 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | $\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V}$ to 30 V | - | 8 | 13 | - | 13 | 20 |  |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{~K} \Omega$ | 500 | 1000 | - | 500 | 800 | -- | V/mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ | 0.9 | - | 3.8 | 0.9 | - | 3.8 | v |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{~K} \Omega$ | $\pm 13.8$ | - | - | $\pm 13.8$ | - | - | V |
| Supply Current <br> (Both Amplifiers) | Isy | $\mathrm{VS}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$, or | - | 135 | 170 | - | 155 | 185 | $\mu \mathrm{A}$ |
|  |  | +5V, 0V, No Load | - | 135 | 170 | - | 155 | 185 |  |
|  |  | $\mathrm{V}_{\text {S }}= \pm 15 \mathrm{~V}$, No Load | - | 190 | 250 | - | 200 | 250 |  |

## NOTES:

[^6]ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-220 \mathrm{C},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for $\mathrm{OP}-220 \mathrm{G}$, and $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$ for OP-220H, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-220C/G |  |  | OP-220H |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Average Input Offset | TCV ${ }_{\text {OS }}$ | Unnulled, $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | - | 2.0 | 3.0 | - | 4.0 | 7.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Voltage Drift (Note 1) | TCV ${ }_{\text {OSn }}$ | Nulled, $\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | - | 2.0 | 3.0 | - | 4.0 | 7.0 | ${ }^{\mu} \mathrm{V} /{ }^{\text {c }}$ |
| Input Offset Voltage | $V_{\text {OS }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 1000 | 1300 | - | 1600 | 3200 | $\mu \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 7.5 \mathrm{~V}$ | - | 750 | 800 | - | 850 | 1700 |  |
| Input Offset Current | Ios |  | - | 0.8 | 5 | - | 1.0 | 10 | nA |
| Input Bias Current | $I_{B}$ |  | - | 14 | 40 | - | 14 | 60 | nA |
| Input Voltage Range | IVR | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ | 0 | - | 3.5 | 0 | - | 3.3 | V |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | -15.0/+13.5 | - | - | -15.0/+13.3 | - | - |  |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}$ | 8688 | 90 | - | 7676 | 80 | - | dB |
|  |  | $\mathrm{OV} \leq \mathrm{V}_{\mathrm{CM}} \leq 3.0$ |  |  |  |  |  |  |  |
|  |  | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V} \\ & -15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 13.0 \end{aligned}$ | 88 | 92 |  |  | 80 |  |  |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 20 | 32 | - | 51 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
|  |  | $\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V}$ to 30 V | - | 32 | 51 | - | 51 | 100 |  |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $V_{S}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{~K} \Omega$ | 400 | 500 | - | 250 | 400 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=20 \mathrm{~K} \Omega$ | 1.0 | - | 3.8 | 1.1 | - | 3.5 | V |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \mathrm{~K} \Omega$ | $\pm 13.8$ | - | - | $\pm 13.5$ | - | - |  |
| Supply Current (Both Amplifiers) | Isy | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$, or | - | 170 | 210 | - | 180 | 260 | $\mu \mathrm{A}$ |
|  |  | $+5 \mathrm{~V}, 0 \mathrm{~V}$, No Load |  |  |  |  |  |  |  |
|  |  | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, No Load | - | 275 | 330 | - | 300 | 450 |  |

## NOTES:

1. Sample tested.

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－220A／E |  |  | OP－220B／F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta V_{\text {OS }}$ |  | － | 150 | 300 | － | 250 | 500 | $\mu \mathrm{V}$ |
| Average Non－Inverting Bias Current | ${ }^{1} \mathrm{~B}^{+}$ |  | － | 10 | 20 | － | 15 | 20 | nA |
| Non－Inverting Offset Current | ${ }^{\text {J OS }}$ |  | － | 0.7 | 1.5 | － | 1.0 | 2.0 | $n \mathrm{~A}$ |
| Inverting Offset Current | $\mathrm{I}^{\circ}{ }^{-}$ |  | － | 0.7 | 1.5 | － | 1.0 | 2.0 | nA |
| Common Mode Rejection Ratio Match | $\Delta$ CMRR | $\mathrm{V}_{\text {CM }}=-15 \mathrm{~V}$ to +13.5 V | 98 | 106 | － | 92 | 98 | － | dB |
| Power Supply Rejection Ratio Match | $\Delta$ PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | － | 4 | 7 | － | 7 | 13 | $\mu \mathrm{V} / \mathrm{V}$ |
| Channel Separation |  | $J$ Package | 98 | 100 | － | 98 | 100 | － | dB |
|  |  | Y and Z Packages | 108 | 111 | － | 108 | 111 | － |  |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-220 \mathrm{~A}$ and $\mathrm{B},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for OP－220E and $F$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－220A／E |  |  | OP－220B／F |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta V_{\text {OS }}$ |  | － | 250 | 500 | － | 400 | 800 | $\mu \mathrm{V}$ |
| Input Offset Voltage Tracking |  |  |  |  |  |  |  |  |  |
| Without External Trim | TC $\Delta V_{\text {OS }}$ |  | － | 0.4 | 0.9 | － | 1.0 | 2.5 | $\mu \mathrm{V}^{\circ} \mathrm{C}$ |
| With External Trim | $\mathrm{TC} \Delta \mathrm{V}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | － | 0.5 | 1.0 | － | 1.0 | 2.5 |  |
| Average Non－Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}{ }^{+}$ |  | － | 10 | 25 | － | 15 | 25 | nA |
| Average Drift of Non－Inverting Bias Current | $\mathrm{TCl}_{\mathrm{B}^{+}}$ |  | － | 15 | 25 | － | 15 | 25 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Non－Inverting Offset Current | ${ }^{\prime} \mathrm{OS}^{+}$ |  | － | 0.7 | 2.0 | － | 1.0 | 2.5 | nA |
| Average Drift of Non－Inverting Offset Current | $\mathrm{TCl}_{\mathrm{OS}^{+}}$ |  | － | 7 | 15 | － | 12 | 22.5 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | ＇os－ |  | － | 0.7 | 2.0 | － | 1.0 | 2.5 | nA |
| Common Mode Rejection Ratio Match | $\Delta \mathrm{CMRR}$ | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ to +13.0 V | 94 | 104 | － | 90 | 96 | － | dB |
| Power Supply Rejection Ratio Match | $\Delta \mathrm{PSRR}$ | $\mathrm{V}_{\mathrm{s}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | － | 5 | 10 | － | 10 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTE：

The above characteristics are sample tested．

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-220C/G |  |  | OP-220H |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta \mathrm{V}_{\text {Os }}$ |  | - | 300 | 600 | - | 600 | 1000 | $\mu \mathrm{V}$ |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}^{+}}$ |  | - | 20 | 30 | - | 30 | 40 | nA |
| Non-Inverting Offset Current | 'os' |  | - | 1.4 | 2.5 | - | 2.5 | 4.0 | nA |
| Inverting Offset Current | Ios- |  | - | 1.4 | 2.5 | - | 2.5 | 4.0 | nA |
| Common Mode Rejection Ratio Match | $\triangle$ CMRR | $\mathrm{V}_{\text {CM }}=-15 \mathrm{~V}$ to +13.5 V | 86 | 92 | - | 74 | 80 | - | dB |
| Power Supply Rejection Ratio Match | $\Delta \mathrm{PSRR}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 16 | 32 | - | 51 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Channel Separation |  | $J$ Package <br> $Y$ and $Z$ Packages | $\begin{array}{r} 98 \\ 108 \end{array}$ | $\begin{aligned} & 100 \\ & 111 \end{aligned}$ | - | 98 108 | $\begin{aligned} & 108 \\ & 111 \end{aligned}$ | - | dB |

MATCHING CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-220 \mathrm{C},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for $\mathrm{OP}-220 \mathrm{G}$, and $0^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+70^{\circ} \mathrm{C}$ for OP-220H, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-220C/G |  |  | OP-220H |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta V_{\text {OS }}$ |  | - | 800 | 1800 | - | 1000 | 2500 | $\mu \mathrm{V}$ |
| Input Offset Voltage Tracking |  |  |  |  |  |  |  |  |  |
| Without External Trim | TC $\Delta V_{\text {OS }}$ |  | - | 1.5 | 5.0 | - | 7 | 10 | $\mu \mathrm{V}^{\circ} \mathrm{C}$ |
| With External Trim | $T C \Delta V_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{p}}=20 \mathrm{k} \Omega$ | - | 1.5 | 5.0 | - | 7 | 10 |  |
| Average Non-Inverting Bias Current | $\mathrm{IB}^{+}$ |  | - | 22 | 40 | - | 40 | 60 | nA |
| Average Drift of Non-Inverting Bias Current | $\mathrm{TCl}_{\mathrm{B}^{+}}$ |  | - | 30 | 50 | - | 50 | 70 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Offset Current | $\mathrm{los}^{+}$ |  | - | 2.5 | 5.0 | - | 5 | 10 | nA |
| Average Drift of Non-Inverting Offset Current | $\mathrm{TCl}_{\text {Os }}{ }^{+}$ |  | - | 15 | 30 | - | 30 | 50 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | $\mathrm{Ios}^{-}$ |  | - | 3.0 | 5.0 | - | 7 | 10 | nA |
| Common Mode Rejection Ratio Match | $\Delta$ CMRR | $\mathrm{V}_{\mathrm{CM}}=-15 \mathrm{~V}$ to +13.0 V | 82 | 90 | - | 72 | 76 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle$ PSRR | $\mathrm{Vs}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 20 | 51 | - | 100 | 159 | $\mu \mathrm{V} / \mathrm{V}$ |
| NOTE: <br> The above characteristics are | sample test |  |  |  |  |  |  |  |  |

DICE CHARACTERISTICS


DIE SIZE $0.095 \times 0.061$ Inch
NOTE: ALL V + PADS ARE INTERNALLY CONNECTED.

1. INVERTING INPUT (A)
2. NON-INVERTING INPUT (A)
3. BALANCE (A)
4. V-
5. BALANCE (B)
6. NON-INVERTING INPUT (B)
7. INVERTING INPUT (B)
8. BALANCE (B)
9. $\mathrm{V}+$
10. OUT (B)
11. $\mathrm{V}+$
12. OUT (A)
13. $\mathrm{V}+$
14. BALANCE (A)

See Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS OP | OP-220N <br> LIMIT | OP-220G LIMIT | OP-220GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\begin{aligned} & \mathrm{V}+=+7.5 \mathrm{~V} \\ & \mathrm{~V}-=-7.5 \mathrm{~V} \end{aligned}$ | 200 | 500 | 1000 | $\mu \mathrm{V}$ MAX |
| Input Offset Current | Ios |  | 2.0 | 3.5 | 5.0 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 20 | 30 | 40 | nA MAX |
| Input Voltage Range | IVR | +13.8 | 3.8/-15.0 | +13.8/-15.0 | +13.6/-15.0 | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & V-=0 \mathrm{~V}, \mathrm{~V}+=+5 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{VCM}_{\mathrm{CM}} \leq 3.5 \mathrm{~V} \\ & \mathrm{~V}_{S}= \pm 15 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{VCM} \leq 13.5 \mathrm{~V} \end{aligned}$ | $\begin{array}{r} 94 \\ \\ \hline 98 \\ \hline \end{array}$ | $\begin{aligned} & 90 \\ & 92 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}+=+5 \mathrm{~V} \text { to }+30 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 16 \\ & 26 \end{aligned}$ | $\begin{aligned} & 51 \\ & 51 \end{aligned}$ | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $R_{L}=25 k \Omega$ | 1000 | 800 | 500 | V/mV MIN |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} 0.7 / 4.0 \\ \pm 14.0 \end{array}$ | $\begin{array}{r} 0.8 / 4.0 \\ \pm 14.0 \end{array}$ | $\begin{array}{r} 0.8 / 3.8 \\ \pm 13.8 \end{array}$ | $\checkmark$ MIN |
| Supply Current <br> (Both Amplifiers) | Isy | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V}, \text { No load } \\ & V_{S}= \pm 15 \mathrm{~V}, \text { No load } \end{aligned}$ | $\begin{aligned} & 125 \\ & 170 \end{aligned}$ | $\begin{aligned} & 135 \\ & 220 \end{aligned}$ | $\begin{aligned} & 170 \\ & 300 \end{aligned}$ | $\mu \mathrm{A}$ MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-220N TYPICAL | OP-220G TYPICAL | $\begin{aligned} & \text { OP-220GR } \\ & \text { TYPICAL } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Average Input Offset | $\mathrm{TCV}_{\text {OS }}$ | Unnulled | 1.0 | 1.5 | 3.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Voltage Drift | TCVosn | Nulled, $\mathrm{R}_{\mathrm{P}}=10 \mathrm{k} \Omega$ | 1.0 | 1.5 | 3.0 |  |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | 2000 | 1600 | 800 | $\mathrm{V} / \mathrm{mV}$ |

## TYPICAL PERFORMANCE CURVES




INPUT BIAS CURRENT vs TEMPERATURE


INPUT OFFSET CURRENT


CLOSED LOOP GAIN vs FREQUENCY



SMALL SIGNAL TRANSIENT RESPONSE



LARGE SIGNAL TRANSIENT RESPONSE


## TYPICAL PERFORMANCE CURVES



## SPECIAL NOTES ON THE APPLICATION OF DUAL MATCHED OPERATIONAL AMPLIFIERS

## ADVANTAGES OF DUAL MONOLITHIC OPERATIONAL AMPLIFIERS

Dual Matched Operational Amplifiers provide the engineer with a powerful tool for the solution of a number of difficult circuit design problems, including true instrumentation amplifiers, extremely low drift, high common mode rejection DC amplifiers, low DC drift active filters, dual tracking voltage references, and many other demanding applications. These designs are based on the principle that careful matching between two operationsal amplifiers can, to a large extent, eliminate the effect of DC errors inherent in the individual amplifiers.

Reference to the circuit shown in Figure 1, a differential-in, differential-out amplifier, shows how the reductions in error can be accomplished. Assuming the resistors used are ideally matched, the gain of each side will be identical. If the offset voltages of each amplifier are perfectly matched, then the net differential voltage at the amplifier's output will be

zero. Note that the output offset error of this amplifier is not a function of the offset voltage of the individual amplifiers, but only a function of the difference (degree of matching) between the amplifiers' offset voltages. This error-cancellation principle holds for a considerable number of input referred error parameters - offset voltage, offset voltage drift, inverting and non-inverting bias currents, common-mode and power supply rejection ratios. Note also that the impedances of each input, both common-mode and differential mode, are extremely high and can also be tightly matched, an important feature not possible with single operational amplifier circuits. Common mode rejection can be made exceptionally high; this is especially important in instrumentation amplifiers where errors due to large common-mode voltages can be far greater than those due to noise or drift with temperature. For example, consider the case of two op amps, each with $80 \mathrm{~dB}(100 \mu \mathrm{~V} / \mathrm{V})$ CMRR. However, if the CMRR of one device is $+100 \mu \mathrm{~V} / \mathrm{V}$ while CMRR of the other is $-100 \mu \mathrm{~V} / \mathrm{V}$ for a net $200 \mu \mathrm{~V} / \mathrm{V}$ CMRR match, the resultant input referred error over a 10 V common-mode input signal will be 2 mV .

## OFFSET TRIMMING - Y PACKAGE ONLY

Offset trimming terminals are provided for each amplifier of the OP-220.
The OP-220 is designed to provide lowest drift performance when trimmed with a $10 \mathrm{k} \Omega$ potentiometer; this value provides about $\pm 4 \mathrm{mV}$ of adjustment range which should be considerably more than adequate for most applications. Where finer resolution of trimming is desired, or where unwanted changes in potentiometer position with time and temperature could create unacceptable offsets, the sensitivity to offset vs. potentiometer position may be reduced by using the circuit of Figure 2.

## INSTRUMENTATION AMPLIFIERS USING OP-220

Instrumentation Amplifiers with performance surpassing those costing many hundreds of dollars can be easily and

compactly built using the OP-220. The 3 -amplifier design, while more complex, has the advantages of convenient overall gain adjustment by trimming a single resistor $\left(R_{3}\right)$ and of wide common-mode voltage handling capability at any overall gain, plus improved gain linearity. Slew rate, small signal bandwidth, and full power bandwidthare also superior and may be further improved by choosing a high-speed op-amp such as the OP- 21 series for the output op-amp.

INSTRUMENTATION AMPLIFIER 2 OP-AMP DESIGN


INSTRUMENTATION AMPLIFIER - 3 OP-AMP DESIGN


OFFSET NULLING CIRCUIT


# ULTRA-LOW NOISE, LOW OFFSET DUAL INSTRUMENTATION OPERATIONAL AMPLIFIER 

## FEATURES

- Excellent Individual Amplifier Parameters
- Low Vos $\mu V$
- Tight Offset Voltage Match $25 \mu \mathrm{~V}$
- Tight Offset Voltage Match vs. Temperature ... $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$

- Fast . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.2 V/ $/$ sec
- Stable ................................................. $0.3 \mu \mathbf{V} /{ }^{\circ} \mathbf{C}$
- $\quad$. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0.2 \mu$ V/Mo
- High Gain . ....................................... . . 1.8 million
- Excellent Gain Match . . . . . . . . . . . . . . . . . . . . . . . . . . . . $1.5 \%$
- High Channel Separation ........................... 154 db


## GENERAL DESCRIPTION

The OP-227 is the first dual amplifier to offer a combination of low offset, low noise, high speed and guaranteed amplifier matching characteristics in one device. The OP-227 with $\mathrm{aV}_{\text {OS }}$ match of $25 \mu \mathrm{~V}$, a TCV ${ }_{\text {os }}$ match of $0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$, and a $1 / \mathrm{f}$ corner of only 2.7 Hz is the best choice for precision low noise design. These D.C. characteristics coupled with a slew rate of $2.8 \mathrm{~V} / \mu \mathrm{s}$ and a small-signal bandwidth of 8 MHz allow the designer to

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{A}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAXX} \\ (\mu \mathrm{~V}) \end{gathered}$ | HERMETIC DIP 14-PIN | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: |
| 80 | OP227AY* | MIL |
| 80 | OP227EY | IND |
| 120 | OP227BY* | MIL |
| 120 | OP227FY | IND |
| 180 | OP227CY* | MIL |
| 180 | OP227GY | IND |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
achieve AC performance previously unattainable with op-amp based instrumentation designs.
When utilized in a three op-amp instrumentation amplifier configuration, the OP-227 can easily achieve a CMRR in excess of 100 db at 10 KHz . In addition, this device has an open-loop gain of 1.5 M with a $1 \mathrm{~K} \Omega$ load and a gain match of $1.5 \%$ between amplifiers. The OP-227 also features an $I_{B}$ of $\pm 10 \mathrm{nA}$, an $\mathrm{l}_{\mathrm{Os}}$ of 7 nA , and guaranteed matching of input currents between amplifiers. These outstanding input current specifications are realized through the use of a unique inputcurrent cancellation circuit which typically holds $I_{B}$ and $I_{0 s}$ to $\pm 20 \mathrm{nA}$ and 15 nA respectively over the full military temperature range.
Other sources of input-referred errors, such as PSRR and CMRR, are reduced by factors in excess of 120 dB for the individual amplifiers. D.C. stability is assured by a long-term drift specification of $0.2 \mu \mathrm{~V} /$ month.

Matching between channels is provided on all critical parameters including offset voltage, tracking of offset voltage vs. temperature, non-inverting bias current, CMRR, and power supply rejection ratio. This unique dual amplifier allows the complete elimination of external components for offset nulling and frequency compensation.
The OP-227 is pin compatible with the OP-10 and OP-207.

## PIN CONNECTIONS



## SIMPLIFIED SCHEMATIC (1⁄2 OP-227)



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage |  |
| :---: | :---: |
| Internal Power Dissipation (Note 1) | 500 mW |
| Input Voltage (Note 3) | $\pm 22 \mathrm{~V}$ |
| Output Short Circuit Duration |  |
| Differential Input Voltage (Note 2) | $\pm 0.7 \mathrm{~V}$ |
| Differential Input Current (Note 2) | $\pm 25 \mathrm{~mA}$ |
| Storage Temperature Range | to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| OP-227A, OP-227B, OP-227C | $5^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| OP-227E, OP-227F, OP-227G | $-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ad Temperature Range (Solderi | c) ...... $300^{\circ}$ |

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| Package | Maximum Amblent <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :---: | :---: | :---: |
| $14-$ Pin $(\mathrm{Y})$ | $106^{\circ} \mathrm{C}$ | $11.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. The OP-227's inputs are protected by back-to-back diodes. Current limiting resistors are not used in order to achieve low noise. If differential input voltage exceeds $\pm 0.7 \mathrm{~V}$, the input current should be limited to 25 mA .
3. For supply voltages less than $\pm 22 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

INDIVIDUAL AMPLIFIER CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-227A/E |  |  | OP-227B/F |  |  | OP-227C/G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | (Note 1) | - | 20 | 80 | - | 40 | 120 | - | 60 | 180 | $\mu \mathrm{V}$ |
| Long Term $V_{\text {OS }}$ Stability | $\mathrm{V}_{\text {OS }}$ /Time | (Note 2) | - | 0.2 | 1.0 | - | 0.3 | 1.5 | - | 0.4 | 2.0 | $\mu \mathrm{V} / \mathrm{Mo}$ |
| Input Offset Current | $\mathrm{I}_{\mathrm{os}}$ |  | - | 7 | 35 | - | 9 | 50 | - | 12 | 75 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | $\pm 10$ | $\pm 40$ | - | $\pm 12$ | $\pm 55$ | - | $\pm 15$ | $\pm 80$ | nA |
| Input Noise Voltage | $\mathbf{e n p - p}^{\text {n }}$ | 0.1 Hz to 10 Hz (Note 3, 5) | - | 0.08 | 0.20 | - | 0.08 | 0.20 | - | 0.09 | 0.28 | $\mu \mathrm{Vp}$-p |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & f_{\mathrm{o}}=10 \mathrm{~Hz}(\text { Note } 3) \\ & f_{\mathrm{o}}=30 \mathrm{~Hz}(\text { Note } 3) \\ & f_{\mathrm{o}}=1000 \mathrm{~Hz}(\text { Note } 3) \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 3.1 \\ & 3.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 6.0 \\ 4.7 \\ 3.9 \\ \hline \end{array}$ | - | $\begin{aligned} & 3.5 \\ & 3.1 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 6.0 \\ & 4.7 \\ & 3.9 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 3.8 \\ & 3.3 \\ & 3.2 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 5.9 \\ & 4.6 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | in | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 3,6) \\ & f_{0}=30 \mathrm{~Hz}(\text { Note } 3,6) \\ & f_{0}=1000 \mathrm{~Hz}(\text { Note } 3,6) \end{aligned}$ | - | $\begin{array}{r} 1.7 \\ 1.0 \\ 0.4 \\ \hline \end{array}$ | $\begin{aligned} & 4.5 \\ & 2.5 \\ & 0.7 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 1.7 \\ & 1.0 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 2.5 \\ & 0.7 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 1.7 \\ & 1.0 \\ & 0.4 \end{aligned}$ | - ${ }^{-}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Resistance - <br> Differential Mode | $\mathrm{R}_{\text {IN }}$ | ( Note 4) | 1.5 | 6 | - | 1.2 | 5 | - | 0.8 | 4 | - | $\mathrm{M} \Omega$ |
| Input Resistance Common Mode | $\mathrm{R}_{\text {INCM }}$ |  | - | 3 | - | - | 2.5 | - | - | 2 | - | G $\Omega$ |
| Input Voltage Range | IVR |  | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | $\pm 11.0$ | $\pm 12.3$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}$ | 114 | 126 | - | 106 | 123 | - | 100 | 120 | - | dB |
| Power Supply Rejection Ratio | PSSR | $\mathrm{V}_{\mathrm{S}}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 1 | 10 | - | 1 | 10 | - | 2 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 600 \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 4 \mathrm{~V}(\text { Note } 4) \end{aligned}$ | $\begin{array}{r} 1000 \\ 800 \\ 250 \end{array}$ | $\begin{array}{r} 1800 \\ 1500 \\ 700 \end{array}$ | - | 1000 800 250 | 1800 1500 700 | - - - | 700 - 200 | $\begin{array}{r} 1500 \\ 1500 \\ 500 \end{array}$ | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 2 k \Omega \\ & R_{L} \geq 600 \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ | $\begin{aligned} & \pm 13.8 \\ & \pm 11.5 \end{aligned}$ | - | $\begin{aligned} & \pm 12.0 \\ & \pm 10.0 \end{aligned}$ |  | - | $\begin{array}{r}  \pm 11.5 \\ \pm 10.0 \end{array}$ | $\begin{aligned} & \pm 13.5 \\ & \pm 11.5 \end{aligned}$ | - | V |
| Slew Rate | SR | $R_{L} \geq 2 \mathrm{k} \Omega$ (Note 4) | 1.7 | 2.8 | - | 1.7 | 2.8 | - | 1.7 | 2.8 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Prod. | GBW | (Note 4) | 5.0 | 8.0 | - | 5.0 | 8.0 | - | 5.0 | 8.0 | - | MHz |
| Open Loop Output <br> Resistance | $\mathrm{R}_{0}$ | $\mathrm{V}_{\mathrm{O}}=0, \mathrm{I}_{0}=0$ | - | 70 | - | - | 70 | - | - | 70 | - | $\Omega$ |
| Power Consumption | $P_{\text {d }}$ | Each Amplifier | - | 90 | 140 | - | 90 | 140 | - | 100 | 170 | mW |
| Offset Adjustment Range |  | $\mathrm{R}_{\mathrm{P}}=10 \mathrm{k} \Omega$ | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | - | $\pm 4.0$ | - | mV |

## NOTES:

1. Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power. A/E Grades Guaranteed Fully Warmed up.
2. Long Term Input Offset Voltage Stability refers to the average trend line of $\mathrm{V}_{\text {OS }}$ vs. Time over extended periods after the first 30 days of operation.

Excluding the initial hour of operation, changes in $\mathrm{V}_{\text {OS }}$ during the first 30 days are typically $2.5 \mu \mathrm{~V}$ - refer to typical performance curve
3. Sample tested.
4. Parameter is guaranteed by design
5. See test circuit and frequency response curve for 0.1 Hz to 10 Hz tester.
6. See test circuit for current noise measurement.

INDIVIDUAL AMPLIFIER CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－227A |  |  | OP－227B |  |  | OP－227C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | （Note 1） | － | 60 | 180 | － | 80 | 270 | － | 110 | 350 | $\mu \mathrm{V}$ |
| Average Input Offset Drift | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \\ & \mathrm{TCV}_{\mathrm{OSN}} \end{aligned}$ | （Note 2） | － | 0.3 | 1.0 | － | 0.4 | 1.5 | － | 0.5 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | Ios |  | － | 15 | 50 | － | 22 | 85 | － | 30 | 135 | $n A$ |
| Input Bias Current | $I_{B}$ |  | － | $\pm 20$ | $\pm 60$ | － | $\pm 28$ | $\pm 95$ | － | $\pm 35$ | $\pm 150$ | $n \mathrm{~A}$ |
| Input Voltage Range | IVR |  | $\pm 10.3$ | $\pm 11.5$ | － | $\pm 10.3$ | $\pm 11.5$ | － | $\pm 10.2$ | $\pm 11.5$ | － | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 108 | 122 | － | 100 | 119 | － | 94 | 116 | － | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | － | 2 | 16 | － | 2 | 20 | － | 4 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 600 | 1200 | － | 500 | 1000 | － | 300 | 800 | － | V |
| Output Voltage Swing | $\mathrm{V}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11.5$ | $\pm 13.5$ | － | $\pm 11.0$ | $\pm 13.2$ | － | $\pm 10.5$ | $\pm 13.0$ | － | V |

INDIVIDUAL AMPLIFIER CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | OP－227E |  |  | OP－227F |  |  | OP－227G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | （Note 1） | － | 40 | 140 | － | 60 | 200 | － | 85 | 280 | $\mu \mathrm{V}$ |
| Average Input Offset Drift | $\begin{aligned} & \mathrm{TCV}_{\mathrm{OS}} \\ & \mathrm{TCV}_{\mathrm{OSN}} \\ & \hline \end{aligned}$ | （Note 2） | － | 0.5 | 1.0 | － | 0.4 | 1.5 | － | 0.5 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | $\mathrm{l}_{\mathrm{OS}}$ |  | － | 10 | 50 | － | 14 | 85 | － | 20 | 135 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | － | $\pm 14$ | $\pm 60$ | － | $\pm 18$ | $\pm 95$ | － | $\pm 25$ | $\pm 150$ | nA |
| Input Voltage Range | IVR |  | $\pm 10.5$ | $\pm 11.8$ | － | $\pm 10.5$ | $\pm 11.8$ | － | $\pm 10.5$ | $\pm 11.8$ | － | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 110 | 124 | － | 102 | 121 | － | 96 | 118 | － | dB |
| Power Supply <br> Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | － | 2 | 15 | － | 2 | 16 | － | 2 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 750 | 1500 | － | 700 | 1300 | － | 450 | 1000 | － | V／mV |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 11.7$ | $\pm 13.6$ | － | $\pm 11.4$ | $\pm 13.5$ | － | $\pm 11.0$ | $\pm 13.3$ | － | V |

## NOTES：

1．Input Offset Voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power．

2．The $\mathrm{TCV}_{O S}$ performance is within the specifications unnulled or when nulled with $R_{P}=8 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$ ，optimum performance is obtained with $R_{P}=$ $8 \mathrm{k} \Omega$ ．

MATCHING CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-227A/E |  |  | OP-227B/F |  |  | OP-227C/G |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MaX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage Match | $\Delta V_{\text {OS }}$ | , | - | 25 | 80 | - | 35 | 150 | - | 55 | 300 | $\mu \mathrm{V}$ |
| Average Non-Inverting Bias Current | $\mathrm{IB}^{+}$ | $I_{B}^{+}=\frac{I_{B} A^{+} I_{B}+B}{2}$ | - | $\pm 10$ | $\pm 40$ | - | $\pm 12$ | $\pm 55$ | - | $\pm 15$ | $\pm 90$ | nA |
| Non-Inverting Offset Current | $\mathrm{los}^{+}$ | $\operatorname{los}^{+}=\mathrm{IB}^{+} \mathrm{A}^{-} \mathrm{IB}^{+} \mathrm{B}$ | - | $\pm 12$ | $\pm 60$ | - | $\pm 15$ | $\pm 80$ | - | $\pm 20$ | $\pm 130$ | $n \mathrm{~A}$ |
| Inverting Offset Current | $\mathrm{I}_{0}{ }^{-}$ | $\mathrm{I}^{\prime} \mathrm{S}^{-}=\mathrm{I}_{\mathrm{B}^{-}} \mathrm{A}^{-1} \mathrm{I}^{-} \mathrm{B}$ | - | $\pm 12$ | $\pm 60$ | - | $\pm 15$ | $\pm 80$ | - | $\pm 20$ | $\pm 130$ | nA |
| Common Mode Rejection Ratio Match | $\Delta \mathrm{CMRR}$ | $\mathrm{V}_{\mathrm{CM}}= \pm 11 \mathrm{~V}$ | 110 | 123 | - | 103 | 120 | - | 97 | 117 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle$ PSRR | $V_{S}= \pm 4 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 10 | - | 2 | 10 | - | 2 | 20 | $\mu \mathrm{V} / \mathrm{V}$ |
| Channel Separation | CS | (Note 1) | 126 | 154 | - | 126 | 154 | - | 126 | 154 | - | dB |
| Gain Match | $\Delta A_{\text {vo }}$ | $\begin{aligned} & f_{0}=100 \mathrm{KHz}(\text { Note } 1) \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \hline \end{aligned}$ | - | 1.5 | 6.0 | - | 1.5 | 6.0 | - | 2.0 | 9.0 | \% |

MATCHING CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-227A |  |  | OP-227B |  |  | OP-227C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta V_{\text {OS }}$ |  | - | 55 | 180 | - | 75 | 300 | - | 100 | 480 | $\mu \mathrm{V}$ |
| Input Offset Voltage Tracking | TC $\Delta V_{\text {OS }}$ | Nulled or Unnulled (Note 2) | - | 0.3 | 1.0 | - | 0.4 | 1.5 | - | 0.5 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting Bias Current | $\mathrm{I}_{\mathrm{B}}{ }^{+}$ | $\mathrm{I}_{\mathrm{B}}^{+}=\frac{\mathrm{I}_{\mathrm{B}^{+}{ }^{+}+\mathrm{I}_{\mathrm{B}^{+}} \mathrm{B}}^{2}}{2}$ | - | $\pm 20$ | $\pm 60$ | - | $\pm 28$ | $\pm 95$ | - | $\pm 35$ | $\pm 170$ | nA |
| Average Drift of NonInverting Bias Current | $\mathrm{TCl}_{\mathrm{B}}{ }^{+}$ |  | - | 100 | - | - | 160 | - | - | 200 | - | $\rho \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Offset Current | $\mathrm{Ios}^{+}$ | $\mathrm{l}^{\prime} \mathrm{Sa}^{+}=\mathrm{I}^{+} \mathrm{A}^{-1} \mathrm{~B}^{+} \mathrm{B}$ | - | $\pm 25$ | $\pm 90$ | - | $\pm 35$ | $\pm 140$ | - | $\pm 45$ | $\pm 250$ | nA |
| Average Drift of NonInverting Offset Current | $\mathrm{TCl}_{\mathrm{OS}}{ }^{+}$ |  | - | 130 | - | - | 200 | - | - | 250 | - | $\rho \mathrm{A} /{ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | $\mathrm{IOS}^{-}$ | $\mathrm{los}^{-}=\mathrm{I}_{B^{-}} A^{-1} B^{-B}$ | - | $\pm 25$ | $\pm 90$ | - | $\pm 35$ | $\pm 140$ | - | $\pm 45$ | $\pm 250$ | nA |
| Common Mode Rejection <br> Ratio Match | $\Delta \mathrm{CMRR}$ | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 105 | 118 | - | 97 | 114 | - | 90 | 110 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle$ PSRR | $V_{S}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 16 | - | 3 | 20 | - | 4 | 51 | $\mu \mathrm{V} / \mathrm{V}$ |

MATCHING CHARACTERISTICS for $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | OP-227E |  |  | OP-227F |  |  | OP-227G |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage Match | $\Delta v_{\text {OS }}$ |  | - | 40 | 140 | - | 65 | 210 | - | 90 | 400 | $\mu \mathrm{V}$ |
| Input Offset Voltage Tracking | TC $\mathrm{V}_{\text {OS }}$ | Nulled or Unnulled (Note 1) | - | 0.3 | 1.0 | - | 0.4 | 1.5 | - | 0.5 | 1.8 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Non-Inverting Bias Current | $\mathrm{IB}^{+}$ | $I_{B}^{+}=\frac{I_{B^{+}} A^{+} I_{B^{+}} B}{2}$ | - | $\pm 14$ | $\pm 60$ | - | $\pm 18$ | $\pm 95$ | - | $\pm 25$ | $\pm 170$ | nA |
| Average Drift of NonInverting Bias Current | $\mathrm{TCl}_{\mathrm{B}}{ }^{+}$ |  | - | 80 | - | - | 140 | - | - | 180 | - | ${ }_{\rho} A^{\prime}{ }^{\circ} \mathrm{C}$ |
| Non-Inverting Offset Current | $\mathrm{IOS}^{+}$ | $1^{1} S^{+}=I^{\prime}{ }^{+} A^{-1} \mathrm{~B}^{+} B$ | - | $\pm 20$ | $\pm 90$ | - | $\pm 25$ | $\pm 140$ | - | $\pm 35$ | $\pm 250$ | nA |
| Average Drift of NonInverting Offset Current | $\mathrm{TCl}_{\mathrm{OS}}{ }^{+}$ |  | - | 130 | - | - | 200 | - | - | 250 | - | pA/ ${ }^{\circ} \mathrm{C}$ |
| Inverting Offset Current | $\mathrm{I}_{\mathrm{O}}{ }^{-}$ | ${ }^{\prime} \mathrm{OS}^{-}=\mathrm{I}^{-} \mathrm{A}^{-1} \mathrm{~B}^{-1} \mathrm{~B}$ | - | $\pm 20$ | $\pm 90$ | - | $\pm 25$ | $\pm 140$ | - | $\pm 35$ | $\pm 250$ | nA |
| Common Mode Rejection Ratio Match | $\Delta \mathrm{CMRR}$ | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 106 | 120 | - | 98 | 117 | - | 90 | 112 | - | dB |
| Power Supply Rejection Ratio Match | $\triangle$ PSRR | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ | - | 2 | 15 | - | 2 | 16 | - | 3 | 32 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTES:

1. Sample tested.
2. Guaranteed by design.

## TYPICAL PERFORMANCE CURVES

0.1 HZ TO 10 HZ P－P NOISE CIRCUIT SCHEMATIC

0.1 Hz TO 10 Hz NOISE TEST CIRCUIT

0.1 Hz TO 10 Hz PEAK－TO－PEAK NOISE

NOTE：OBSERVATION TIME MUST BE LIMITED TO 10 SECONDS TO INSURE 0.1 Hz CUTOFF．


TOTAL NOISE vs SOURCE RESISTANCE


COMPARISON OF OP－AMP VOLTAGE NOISE SPECTRUMS


VOLTAGE NOISE vs TEMPERATURE


INPUT WIDEBAND
NOISE vs BANDWIDTH （0．1 Hz TO FREQUENCY INDICATED）


CURRENT NOISE vs FREQUENCY


## TYPICAL PERFORMANCE CURVES



WARM-UP DRIFT


INPUT OFFSET CURRENT vs TEMPERATURE


OFFSET VOLTAGE DRIFT OF REPRESENTATIVE UNITS


OFFSET VOLTAGE CHANGE DUE TO THERMAL SHOCK


VOLTAGE GAIN vs FREQUENCY


OFFSET VOLTAGE STABILITY WITH TIME


INPUT BIAS CURRENT vs TEMPERATURE


SLEW RATE, GAIN- BANDWIDTH PRODUCT, PHASE MARGIN vs TEMP.


TYPICAL PERFORMANCE CURVES


MAXIMUM UNDISTORTED OUTPUT vs FREQUENCY


SMALL SIGNAL TRANSIENT RESPONSE



SMALL SIGNAL OVERSHOOT vs CAPACITIVE LOAD


LARGE SIGNAL TRANSIENT RESPONSE



MATCHING CHARACTERISTIC CMRR MATCH vs FREQUENCY


## TYPICAL PERFORMANCE CURVES

COMMON-MODE INPUT RANGE vs SUPPLY VOLTAGE


MATCHING CHARACTERISTIC; DRIFT OF OFFSET VOLTAGE MATCH OF REPRESENTITIVE UNITS


MATCHING CHARACTERISTIC; CMRR MATCH vs TEMPERATURE


OPEN-LOOP VOLTAGE GAIN vs LOAD RESISTANCE


MATCHING CHARACTERISTIC; AVERAGE NON-INVERTING BIAS CURRENT vs TEMPERATURE


CHANNEL SEPARATION vs FREQUENCY


PSRR AND $\Delta$ PSRR vs FREQUENCY


MATCHING CHARACTERISTIC; AVERAGE OFFSET CURRENT vs TEMPERATURE (INVERTING OR NON-INVERTING)

 vs FREQUENCY

## BASIC CONNECTIONS

## OFFSET NULLING CIRCUIT



## APPLICATION INFORMATION

## COMMENTS ON NOISE MEASUREMENTS

The extremely low noise of the OP－227 $(27,37,237)$ implies that its precise measurement is a difficult task．In order to realize the 80 nV peak－to－peak noise specification of the op amp in the 0.1 Hz to 10 Hz frequency range，the following constraints have to be observed：
（1）The device has to be warmed up for at least five minutes． As shown in the warm－up drift curve，as the op amp warms up，its offset voltage changes typically $4 \mu \mathrm{~V}$ due to its chip temperature increasing 14 to $20^{\circ} \mathrm{C}$ from the moment the power supplies are turned on．In the 10 sec measurement interval these temperature－induced effects can easily exceed tens of nanovolts．
（2）For similar reasons，the device has to be well shielded from air currents to eliminate the possibility of thermo－ electric effects in excess of a few nanovolts invalidating the measurements．
（3）Sudden motion in the vicinity of the device can also＂feed－ through＂to increase the observed noise．
（4）The test time to measure 0.1 Hz to 10 Hz noise should not exceed 10 sec．As shown in the noise tester frequency response curve the 0.1 Hz corner is defined by only one zero．The test time of 10 sec acts an additional zero to eliminate noise contributions from the frequency band below 0.1 Hz ．

A noise－voltage density test is recommended when measuring noise on a large number of units．A 10 Hz noise－voltage density measurement will correlate well with a 0.1 Hz －to－ 10 Hz peak－to－ peak noise reading since both results are determined by the white noise and the location of the $1 / \mathrm{f}$ corner frequency．

## OPTIMIZING LINEARITY

Best linearity can be obtained by designing for the minimum output current required for the application．High gain and excellent linearity can be achieved by operating the op amp within an output current range of $\pm 10 \mathrm{~mA}$ ．

## INSTRUMENTATION AMPLIFIER APPLICATIONS OF THE OP－227 AND OP－237

The excellent input characteristics of the OP－227／237 make them ideal for use in instrumentation amplifier configura－ tions where low－level differential signals are to be amplified． The low－noise，low input offsets，low drift，and high gain combined with excellent CMRR provides the characteristics needed for high－performance instrumentation amplifiers．In addition，CMRR vs．frequency is very good due to the wide gain bandwidth of these op amps．
The circuit of Fig． 1 is recommended for applications where the common－mode input range is relatively low and differen－ tial gain will be in the range of 10 to 1000．This two－op－amp instrumentation amplifier features independent adjustment of common－mode rejection and differential gain．Input impe－ dance is very high since both inputs are applied to non－ inverting op amp inputs．

FIG．1．TWO－OP－AMP INSTRUMENTATION AMPLIFIER CONFIGURATION


The output voltage $\mathrm{V}_{\mathrm{o}}$ ，assuming ideal op amps，is given in Fig．1．The input voltages are represented as a common－ mode input $V_{c m}$ plus a differential input $V_{d}$ ．The ratio $R_{3} / R_{4}$ is made equal to the ratio $R_{2} / R_{1}$ to reject the common－mode input $\mathrm{V}_{\mathrm{cm}}$ ．The differential signal $\mathrm{V}_{\mathrm{d}}$ is then amplified accord－ ing to：
$\mathbf{V}_{\mathbf{o}}=\frac{\mathbf{R}_{\mathbf{4}}}{\mathbf{R}_{\mathbf{3}}}\left(1+\frac{\mathbf{R}_{\mathbf{3}}}{\mathbf{R}_{\mathbf{4}}}+\frac{\mathbf{R}_{2}+\mathbf{R}_{3}}{\mathbf{R}_{0}}\right) \mathrm{V}_{\mathrm{d}}$ ，where $\frac{\mathbf{R}_{3}}{\mathbf{R}_{\mathbf{4}}}=\frac{\mathbf{R}_{2}}{\mathbf{R}_{1}}$
Note that gain can be independently varied by adjusting $R_{0}$ ． From considerations of dynamic range，resistor tempco matching，and matching of amplifier response，it is generally best to make $R_{1}, R_{2}, R_{3}$ ，and $R_{4}$ approximately equal．Desig－ nating $R_{1}, R_{2}, R_{3}$ ，and $R_{4}$ as $R_{N}$ allows the output equation to be further simplified：
$\mathrm{V}_{\mathrm{o}}=2\left(1+\frac{\mathrm{R}_{\mathrm{N}}}{\mathrm{R}_{\mathrm{o}}}\right) \mathrm{V}_{\mathrm{d}}$ ，where $\mathrm{R}_{\mathrm{N}}=\mathrm{R}_{1}=\mathrm{R}_{2}=\mathrm{R}_{3}=\mathrm{R}_{4}$
Dynamic range is limited by A1 as well as A2；the output of A1 is：
$V_{1}=-\left(1+\frac{R_{N}}{R_{o}}\right) V_{d}+2 V_{c m}$

If the instrumentation amplifier were designed for a gain of 10 and maximum $V_{d}$ of $\pm 1 \mathrm{~V}$, then $R_{N} / R_{0}$ would need to be four and $V_{0}$ would be a maximum of $\pm 10 \mathrm{~V}$. Amplifier A1 would have a maximum output of $\pm 5 \mathrm{~V}$ plus $2 \mathrm{~V}_{\mathrm{cm}}$, thus a limit of $\pm 10 \mathrm{~V}$ on the output of A 1 would imply a limit of $\pm 2.5 \mathrm{~V}$ on $\mathrm{V}_{\mathrm{cm}}$. A nominal value of $10 \mathrm{~K} \Omega$ for $R_{N}$ is suitable for most applications. A range of $20 \Omega$ to $2.5 \mathrm{~K} \Omega$ for $R_{o}$ will then provide a gain range of 10 to 1000 . The current through $R_{o}$ is $V_{d} / R_{0}$, so the amplifiers must supply $\pm 10 \mathrm{mV} / 20 \Omega$ (or $\pm 0.5 \mathrm{~mA}$ ) when the gain is at the maximum value of 1000 and $V_{d}$ is at $\pm 10 \mathrm{mV}$.

Rejecting common-mode inputs is most important in accurately amplifying low-level differential signals. Two factors determine the CMR in this instrumentation amplifier configuration (assuming infinite gain):
(1) CMRR of the op amps
(2) Matching of the resistor network $\left(R_{4} / R_{3}=R_{2} / R_{1}\right)$

In this instrumentation amplifier configuration, error due to CMRR effect is directly proportional to the differential CMRR of the op amps. For the OP-227 and OP-237, this $\triangle C M R R$ is a minimum of 97 dB for the " $G$ " and 110 dB for the " $E$ " grade. $A$ $\Delta C M R R$ value of 100 dB and common-mode input range of $\pm 2.5 \mathrm{~V}$ indicates a peak input-referred error of only $\pm 25 \mu \mathrm{~V}$. Resistor matching is the other factor affecting CMRR. Defining $A_{d}$ as the differential gain of the instrumentation amplifier and assuming that $R_{1}, R_{2}, R_{3}$ and $R_{4}$ are approximately equal ( $R_{N}$ will be the nominal value), then CMRR for this instrumentation amplifier configuration will be approximately $A_{d}$ divided by $4 \Delta R / R_{N}$. CMRR at differential gain of 100 would be 88 dB with resistor matching of $0.1 \%$. Trimming $R_{1}$ to make the ratio $R_{3} / R_{4}$ equal to $R_{2} / R_{1}$ will directly raise the CMRR until limited by linearity and resistor stability considerations.
The high open-loop gain of the OP-227 and OP-237 is very important to achieving high accuracy in the two op-amp instrumentation amplifier configuration. Gain error can be approximated by

$$
\text { Gain Error } \sim \frac{1}{1+\frac{A_{d}}{A_{02}}}, \quad \frac{A_{d}}{2 A_{01} A_{02}} \ll 1
$$

where $A_{d}$ is the instrumentation amplifier differential gain and $A_{02}$ is the open-loop gain of op amp A2. this analysis assumes equal values of $R_{1}, R_{2}, R_{3}$, and $R_{4}$. For example, consider an OP-227 with $\mathrm{A}_{02}$ of $700 \mathrm{~V} / \mathrm{mV}$. If the differential gain $A_{d}$ were set to 700, then the gain error would be $1 / 1.001$ which is approximately $0.1 \%$.
Another effect of finite op amp gain is undesired feedthrough of common-mode input. Defining $\mathrm{A}_{01}$ as the open-loop gain of op amp A1, then the common-mode error (CME) at the output due to this effect will be approximately
$C M E \sim \frac{2 A_{d}}{1+\frac{A_{d}}{A_{01}}} \frac{1}{A_{01}} V_{c m}$
For $A_{d} / A_{01}, \ll 1$, this simplifies to $\left(2 A_{d} / A_{01}\right) \times V_{c m}$. If the op amp gain is $700 \mathrm{~V} / \mathrm{mV}, \mathrm{V}_{\mathrm{cm}}$ is 2.5 V , and $\mathrm{A}_{\mathrm{d}}$ is set to 700 , then the error at the output due to this effect will be approximately 5 mV .

A complete instrumentation amplifier designed for a gain of 100 is shown in Figure 2. It has provision for trimming of input offset voltage, CMR, and gain. Performance is excellent due to the high gain, high CMRR, and low noise of the individual amplifiers combined with the tight matching characteristics of the OP-227 dual.

FIG. 2. TWO-OP-AMP INSTRUMENTATION AMPLIFIER USING OP- 227 DUAL


A three-op-amp instrumentation amplifier configuration using the OP-227 and OP-27 is recommended for applications requiring high accuracy over a wide gain range. This circuit provides excellent CMR over a wide frequency range. As with the two-op-amp instrumentation amplifier circuits, the tight matching of the two op-amps within the OP-227 package provides a real boost in performance. Also, the lownoise, low offset, and high gain of the individual op-amps serves to minimize errors.

A simplified schematic is shown in Figure 3. The input stage (A1 and A2) serves to amplify the differential input $V_{d}$ without amplifying the common-mode voltage $\mathrm{V}_{\mathrm{CM}}$. The output stage then rejects the common-mode input. With ideal op-amps and no resistor matching errors, then the outputs of each amplifier will be:
$V_{1}=-\left(1+\frac{2 R_{1}}{R_{o}}\right) \frac{V_{d}}{2}+V_{c m}$
$V_{2}=\left(1+\frac{2 R_{1}}{R_{o}}\right) \frac{V_{d}}{2}+V_{c m}$
$V_{o}=V_{2}-V_{1}=\left(1+\frac{2 R_{1}}{R_{0}}\right) V_{d}$
$V_{o}=A_{d} V_{d}$
The differential gain $A_{d}$ is $1+2 R_{1} / R_{o}$ and the common-mode input $\mathrm{V}_{\mathrm{cm}}$ is rejected.

FIG. 3. THREE-OP AMP INSTRUMENTATION AMPLIFIER USING OP-227 AND OP-27


While output error due to input offsets and noise are easily determined the effects of finite gain and common-mode rejection are more subtle. CMR of the complete instrumentation amplifier is directly proportioned to the match in CMR of the input op-amps. This match varies from 97 dB to 110 dB minimum for the OP-227. Using 100 dB , then the ouput response to a common-mode input $V_{C M}$ would be:
$\left[V_{0}\right]_{c m}=A_{d} V_{c m} \times 10^{-5}$
CMRR of the instrumentation amplifier, which is defined as $20 \log _{10} A_{d} / A_{c m}$, is simply equal to the $\Delta C M R R$ of the OP-227 While this $\triangle C M R R$ is already high, overall CMRR of the complete amplifier can be raised even further by trimming of the output stage resistor network.

Finite gain of the input op-amps causes a scale factor error and a small degradation in CMR. Designating the open-loop gain of op-amp $A_{1}$ as $A_{01}$ and op-amp $A_{2}$ as $A_{02}$, then the following equation is an excellent approximation.
$V_{o} \sim \frac{1}{1+\frac{R_{1}}{R_{o}}\left(\frac{1}{A_{01}}+\frac{1}{A_{02}}\right)}\left[A_{d} V_{d}+\frac{2 R_{1}}{R_{o}}\left(\frac{1}{A_{01}}-\frac{1}{A_{02}}\right) V_{c m}\right]$
This can be further simplified by defining $A_{o}$ as the nominal open-loop gain and $\Delta A_{o}$ as the differential open-loop gain. Then
$V_{o} \sim \frac{1}{1+\frac{2 R_{1}}{R_{o}} \frac{1}{A_{o}}}\left[A_{d} V_{d}+\frac{2 R_{1}}{R_{o}} \frac{\Delta A_{o}}{A_{o}{ }^{2}} V_{c m}\right]$
The high open-loop gain of the individual amplifiers within the OP-227 ( 7000,000 minimum at $25^{\circ} \mathrm{C}$ into $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{~K}$ ) assures good gain accuracy even at high values of $A_{d}$. The effect of finite open-loop gain on CMRR can be approximated by:
$\mathrm{CMRR} \sim \frac{\mathrm{A}_{\mathrm{o}}{ }^{2}}{\Delta \mathrm{~A}_{\mathrm{o}}}$
If $\Delta A_{o} / A_{o}$ were $6 \%$ and $A_{o}$ were 600,000, then the CMRR due to finite gain of the input op-amps would be approximately 140 dB .

The unity-gain output stage using an OP-27 contributes negligible error to the overall amplifier configuration, but matching of the four-resistor $R_{2}$-network is critical to achieving high CMR. Consider a worst-case situation where each $R_{2}$ resistor has an error of $\pm \Delta R_{2}$. If the resistor ratio is high on one side and low on the other, then the common-mode gain will be $2 \Delta R_{2} / R_{2}$. Since the output stage gain is unity, CMRR will then be $R_{2} / 2 \Delta R_{2}$. It is common practice to trim the $R_{2}$ resistor connected to ground to maximize overall CMRR for the total instrumentation amplifier circuit.
This three-op-amp instrumentation amplifier configuration using the OP-227 dual at the input and the OP-27 single at the output can provide excellent performance over a wide gain range. A range of 1 to 2000 is practical and CMR of over 120 $d B$ is readily achievable.

## QUAD MICROPOWER OPERATIONAL AMPLIFIER

## FEATURES

- Low Supply Current $\qquad$ $220 \mu \mathrm{~A}$ Typical $@ \mathrm{~V}_{\mathbf{S}}= \pm 15 \mathrm{~V}$
- Single Supply Operation . . . . . . . . . . . . . . +5 V to +30 V
- Dual Supply Operation . . . . . . . . . . . . . . $\pm 1.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Low Input Offset Voltage $500 \mu \mathrm{~V}$ Typical
- Low Input Offset Voltage Drift $\qquad$ $5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Typical
- High Common Mode Input Range . . . . . V- to (V+-1.5V)
- High CMRR 100 dB Typical
- High Open Loop Gain $\qquad$ 1100V/mV Typical
- $\pm 30 \mathrm{~V}$ Input Overvoltage Protection
- No External Components Required . . . . . . . Easy to Use
- Single Chip Monolithic Construction
- LM 148 Pinout


## GENERAL DESCRIPTION

The OP-420 Quad Micropower Operational Amplifier is a single-chip quad op amp patterned after the OP-20 Precision Micropower Single Operational Amplifier. The Darlington

## ORDERING INFORMATION $\dagger$

| $\mathbf{T}_{A}=25^{\circ} \mathbf{C}$ |
| :---: | :---: | :---: |
| $\mathbf{V}_{\text {OS }}$ MAX |
| $(\mathbf{m V})$ |$\quad$| HERMETIC | DIP | OPERATING |
| :---: | :---: | :---: |
| TEMPERATURE |  |  |
| 2.5 | OP420BY* | RANGE |
| 2.5 | OP420FY | MIL |
| 4.0 | OP420CY* | IND |
| 4.0 | OP420GY | MIL |
| 6.0 | OP420HY | IND |

* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

PNP input stage allows the input common mode voltage to include V -. Combined with a low power supply drain ( $\sim 40 \mu \mathrm{~A} /$ section at 5 V ), the OP-420 offers a unique solution for designs requiring high function density and portable operation. Examples of applications ideally suited to use of the OP-420 would include two-wire transmitter for process control loops, battery-operated remote line filters, signal preconditioning amplifiers, and a variety of multiple gain block arrays.

As with all PMI products, the OP-420 is fabricated using a triple passivation process which results in maximum long term reliability and stability at the lowest overall system cost.

For single and dual micropower operational amplifier requirements that allow convenient offset nulling see the OP-20 and OP-220 data sheets.

## PIN CONNECTIONS



14-PIN HERMETIC DIP (Y SUFFIX)

## SIMPLIFIED SCHEMATIC (1/4 Shown)




|  |
| :---: |
|  |  |
|  |  |

## NOTES:

1. See table for maximum ambient temperature rating and derating factor.

| MAXIMUM AMBIENT | DERATE ABOVE |  |
| :--- | :---: | :---: |
| TEMPERATURE |  |  |
| FOR RATING | MAXIMUM AMBIENT <br> TEMPERATURE |  |
| $14-$ Pin Hermetic DIP $(\mathrm{Y})$ | $100^{\circ} \mathrm{C}$ | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. Absolute maximum ratings apply to both packaged parts and DICE, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-420B } \\ & \text { OP-420F } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-420C } \\ & \text { OP-420G } \end{aligned}$ |  |  | OP-420H |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | $v$ | 0.5 | 2.5 | - | 1 | 4 | - | 2 | 6 | mV |
| Input Offset Current | ${ }^{1} \mathrm{OS}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | $v$ | 0.5 | 1.5 | - | 0.8 | 2.5 | - | 1.2 | 6 | nA |
| Input Bias Current | ${ }^{\prime} \mathrm{B}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | $v$ | 9 | 20 | - | 12 | 30 | - | 18 | 40 | nA |
| Input Noise Voltage Density | $\mathrm{e}_{\mathrm{n}}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \end{aligned}$ |  | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ |  | - | 80 60 | - | - | 80 60 | - | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \end{aligned}$ |  | 1 0.8 | - | - | 1 0.8 | - | - | 1 0.8 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Voltage Range | IVR | $\begin{aligned} & V_{+}=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | $\begin{array}{lc} v & 0 \\ +13.8 /-15.0 \end{array}$ | - | 3.8 | 0 $+13.8 / 15.0$ | - | 3.8 | 0 $+13.8 / 15.0$ | - | 3.6 | v |
| Common Mode Rejection Ratio ( $\mathrm{V}_{\mathrm{CM}}=\mathrm{CMVR}$ ) | CMRR | $V_{S}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ and $\mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}+=5$ to 30 V | $83$ <br> 36 | $\begin{aligned} & 100 \\ & 100 \end{aligned}$ | - - | 80 80 | 96 96 | - - | 76 76 | 90 90 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V} \\ & \text { to } 30 \mathrm{~V} \end{aligned}$ | $v$ | 10 | 30 | - | 20 | 50 | - | 30 | 80 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | 600 | 1100 | - | 400 | 900 | - | 200 | 800 | - | V/mV |
| Slew Rate | SR |  | - | . 05 | - | - | . 05 | - | - | . 05 | - | $\mathrm{V} / \mathrm{\mu s}$ |
| Closed Loop Bandwidth | BW | $\begin{aligned} & A_{\mathrm{VCL}}=+1.0 \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | - | 150 | - | - | 150 | - | - | 150 | - | kHz |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} 0.7 \\ \pm 14.0 \end{array}$ | - - | 4.1 - | 0.8 $\pm 14.0$ | - | 4.0 - | 0.9 $\pm 13.8$ | - | 3.8 | v |
| Supply Current (All 4 Amplifiers) | Is Y | $\begin{aligned} & V_{S}= \pm 2.5 \mathrm{~V}, \text { no load } \\ & V_{S}= \pm 15 \mathrm{~V}, \text { no load } \end{aligned}$ | - | $\begin{aligned} & 140 \\ & 220 \end{aligned}$ | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | - | $\begin{aligned} & 170 \\ & 240 \end{aligned}$ | $\begin{aligned} & 300 \\ & 450 \end{aligned}$ | - | $\begin{aligned} & 200 \\ & 260 \end{aligned}$ | $\begin{aligned} & 400 \\ & 600 \end{aligned}$ | $\mu \mathrm{A}$ |

## NOTE:

[^7]ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for OP-420B and OP-420C, $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for OP-420F and OP-420G, and $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ for OP-420H, unless otherwise noted.


## NOTE:

1. Sample tested.

For typical performance curves, see OP-220 data sheet. Note that supply current will be approximately twice as much as shown in graph.

DICE CHARACTERISTICS

|  | 1. OUTPUT 1 <br> 2. INVERTING INPUT 1 <br> 3. NON-INVERTING INPUT 1 <br> 4.V+ <br> 5. NON-INVERTING INPUT 2 <br> 6. INVERTING INPUT 2 <br> 7.OUTPUT 2 <br> DIE SIZE $0.086 \times 0.092$ inch <br> Refer to Section 2 for addition | 8. OUTPUT 3 <br> 9. INVERTING INPUT 3 <br> 10. NON-INVERTING INPUT 3 <br> 11. V- <br> 12. NON-INVERTING INPUT 4 <br> 13. INVERTING INPUT 4 <br> 14. OUTPUT 4 <br> DICE information. |
| :---: | :---: | :---: |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-420N LIMIT | OP-420G LIMIT | OP-420GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $V_{S}= \pm 2.5$ to $\pm 15 \mathrm{~V}$ | 2.5 | 4 | 6 | mV MAX |
| Input Offset Current | los | $\mathrm{V}_{\mathrm{S}}= \pm 2.5$ to $\pm 15 \mathrm{~V}$ | 1.5 | 2.5 | 6 | nA MAX |
| Input Bias Current | $I_{B}$ | $\mathrm{V}_{S}= \pm 2.5$ to $\pm 15 \mathrm{~V}$ | 20 | 30 | 40 | nA MAX |
| Input Voltage Range | IVR |  | +13.8/-15.0 | +13.8/-15.0 | +13.8/-15.0 | $V \mathrm{MIN}$ |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & V+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{OV} \leq \mathrm{V}_{C M} \leq 3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{C M} \leq 13.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 83 \\ & 86 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ | $\begin{aligned} & 76 \\ & 76 \end{aligned}$ | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 2.5 \text { to } \pm 15 \mathrm{~V} \\ & \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}+=+5 \mathrm{~V} \text { to }+30 \mathrm{~V} \end{aligned}$ | 30 | 50 | 80 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega$ | 600 | 400 | 200 | V/mV MIN |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=25 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} 4.1 \\ \pm 14.0 \end{array}$ | $\begin{array}{r} 4.0 \\ \pm 14.0 \end{array}$ | $\begin{array}{r} 3.8 \\ \pm 13.8 \end{array}$ | V MIN <br> V MIN |
| Supply Current | Isy | No Load, (All 4 amplifiers) | 300 | 450 | 600 | $\mu \mathrm{A}$ MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-420N } \\ & \text { TYP } \end{aligned}$ | $\begin{gathered} \text { OP-420G } \\ \text { TYP } \end{gathered}$ | OP-420GR <br> TYP | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\begin{aligned} & 80 \\ & 60 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz} \\ & f_{0}=100 \mathrm{~Hz} \end{aligned}$ | $\begin{array}{r} 1 \\ 0.8 \end{array}$ | $\begin{array}{r} 1 \\ 0.8 \end{array}$ | $\begin{array}{r} 1 \\ 0.8 \end{array}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Closed Loop Bandwidth | BW | $\begin{aligned} & \mathbf{A}_{\mathrm{VCL}}=+1.0 \\ & \mathbf{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 150 | 150 | 150 | kHz |

TYPICAL PERFORMANCE CURVES



INPUT BIAS CURRENT vs TEMPERATURE


SUPPLY CURRENT vs SUPPLY VOLTAGE


SMALL-SIGNAL TRANSIENT RESPONSE



TYPICAL PERFORMANCE CURVES


(R)

## FEATURES



## GENERAL DESCRIPTION

The OP-421 Quad Low-Power Operational Amplifier is a single-chip quad op amp patterned after the OP-21 HighSpeed Precision Low-Power single Operational Amplifier. The PNP input stage allows the input common mode voltage to include V-. Combined with a low-power supply current $(150 \mu \mathrm{~A} /$ section at 5 V ), the OP-421 offers a unique solution for designs requiring high function density, wide bandwidth and low-power operation. Examples of applications ideally suited to use of the OP-421 would include low-power active filters, battery-operated remote line filters, signal preconditioning amplifiers, and a variety of multiple gain block arrays. In addition, the ever present problem of crossover distortion in low-power devices is eliminated by a unique double buffered output section.

ORDERING INFORMATION $\dagger$

| $\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}$ <br> $\mathbf{V}_{\text {OS }}$ MAX <br> $(\mathbf{m V})$ | HERMETIC <br> DIP | OPERATING <br> TEMPERATURE |
| :---: | :---: | :---: |
| 2.5 | OP-PIN | RANGE |
| 2.5 | OP421BY | MIL |
| 4 | OP421FY | OP421CY |
| 4 | OP421GY | MIL |
| 6 | OP421HY | IND |

*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

## PIN CONNECTIONS



## SIMPLIFIED SCHEMATIC (1/4 Shown)



ABSOLUTE MAXIMUM RATINGS (Note 2)


DICE Junction Temperature .............. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$

NOTES:

1. See table for maximum ambient temperature rating and derating factor.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| 14 -Pin Hermetic DIP $(\mathrm{Y})$ | $100^{\circ} \mathrm{C}$ | $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

2. Absolute maximum ratings apply to both packaged parts and DICE, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, T_{A}+25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | $\begin{aligned} & \text { OP-421B } \\ & \text { OP-421F } \end{aligned}$ |  |  | $\begin{aligned} & \text { OP-421C } \\ & \text { OP-421G } \end{aligned}$ |  |  | OP-421H |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | UNITS |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 0.5 | 2.5 | - | 1 | 4 | - | 2 | 6 | mV |
| Input Offiset Current | ${ }^{\prime} \mathrm{OS}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 0.6 | 5.0 | - | 2.0 | 10 | - | 5.0 | 20 | nA |
| Input Bias Current | $\mathrm{I}_{B}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 20 | 50 | - | 50 | 80 | - | 100 | 150 | nA |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 1) \\ & f_{0}=100 \mathrm{~Hz}(\text { Note } 1) \\ & \hline \end{aligned}$ | - |  |  | - |  |  | - |  | $\begin{aligned} & 40 \\ & 30 \end{aligned}$ | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current Density | $i_{n}$ | $\begin{aligned} & f_{0}=10 \mathrm{~Hz}(\text { Note } 1) \\ & f_{0}=100 \mathrm{~Hz}(\text { Note } 1) \end{aligned}$ | - | 0.3 0.2 | 0.6 0.4 | - | 0.3 0.2 | 0.6 0.4 | - | $\begin{aligned} & 0.3 \\ & 0.2 \end{aligned}$ | $\begin{aligned} & 0.6 \\ & 0.4 \end{aligned}$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Voltage Range | IVR | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{v}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | 0 -15 | - | 3.5 13.5 | 0 -15 | - | 3.5 13.5 | 0 -15 | - | 3.5 13.5 | v |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} . \\ & \mathrm{OV} \leq \mathrm{VCM} \leq+3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} . \\ & -15 \mathrm{~V} \leq \mathrm{VCM}_{\mathrm{CM}} \leq+13.5 \mathrm{~V} \end{aligned}$ | 83 83 | 100 100 | - | 80 80 | 96 96 | - | 76 76 | 90 90 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{s}= \pm 2.5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} ; \text { and } \\ & \mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V} \text { to } 30 \mathrm{~V} \end{aligned}$ | - | 10 | 30 | - | 20 | 50 | - | 30 | 80 | $\mu \mathrm{V} / \mathrm{V}$ |
| Large Signal Voltage Gain | Avo | $R_{L}=10 \mathrm{k} \Omega$ | 200 | 400 | - | 100 | 200 | - | 100 | 200 | - | V/mV |
| Output <br> Voltage Swing | $\mathrm{v}_{0}$ | $\begin{aligned} & \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} . \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | 0.7 $-14$ | - | 4.0 +14 | $\begin{array}{r} 0.8 \\ -13.9 \end{array}$ | - | $\begin{array}{r} 3.9 \\ +13.9 \end{array}$ | $\begin{array}{r} 0.9 \\ -13.8 \end{array}$ | - | $\begin{array}{r} 3.8 \\ +13.8 \end{array}$ | v |
| Closed Loop <br> Bandwidth (Note 2) | BW | $\begin{aligned} & A_{V C L}=+1.0, \\ & R_{L}=10 \mathrm{k} \Omega \end{aligned}$ | 1.0 | 1.9 | - | 1.0 | 1.9 | - | 1.0 | 1.9 | - | MHz |
| Supply Current | $\mathrm{I}_{\text {SY }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \text { no load } \\ & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \text { no load } \end{aligned}$ | - | $\begin{aligned} & 0.6 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.8 \end{aligned}$ | - | 0.7 1.4 | 1.5 2.3 | - | 0.9 1.8 | 2.0 3.0 | mA |
| Slew Rate | SR | (Note 1) | 0.25 | 0.5 | - | 0.25 | 0.5 | - | 0.25 | 0.5 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Channel Separation | cs | (Note 1) | 100 | 120 | - | 100 | 120 | - | 100 | 120 | - | dB |

## NOTE:

1. Sample tested.
2. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{OP}-421 \mathrm{~B}$ and $\mathrm{OP}-421 \mathrm{C},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}$ for OP-421F and OP-421G, and $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for OP-421H, unless otherwise noted.


NOTE:

1. Sample tested.

## BURN-IN CIRCUIT



DICE CHARACTERISITICS
l. OUTPUT 1
l. INVERTING INPUT 1
3. NON-INVERTING INPUT 1
4. V+
5. NON-INVERTING INPUT 2
6. INVERTING INPUT 2

ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | OP-421N <br> LIMIT | OP-421G LIMIT | OP-421GR <br> LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{S}}=+2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 2.5 | 4 | 20 | mV MAX |
| Input Offset Current | $\mathrm{l}_{\mathrm{OS}}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 5.0 | 10 | 150 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | 50 | 80 | 150 | nA MAX |
| Input Voltage Range | IVR |  | $-15 /+13.5$ | $-15 /+13.5$ | $-15 /+13.5$ | $V \mathrm{MIN}$ |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \\ & \mathrm{OV} \leq \mathrm{V}_{\mathrm{CM}} \leq+3.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\ & -15 \mathrm{~V} \leq \mathrm{VCM} \leq+13.5 \mathrm{~V} \end{aligned}$ | 83 | 80 | 76 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{V}= \pm 2.5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} ; \text { and } \\ & \mathrm{V}-=0 \mathrm{~V}, \mathrm{~V}+=5 \mathrm{~V} \text { to } 30 \mathrm{~V} \end{aligned}$ | 30 | 50 | 80 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \end{aligned}$ | $\begin{array}{r} 0.7 / 4.0 \\ \pm 14 \end{array}$ | $\begin{array}{r} 0.8 / 3.9 \\ \pm 13.9 \end{array}$ | $\begin{array}{r} 0.9 / 3.8 \\ \pm 13.8 \end{array}$ | $V$ MIN |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $\begin{aligned} & V_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \text { No Load } \\ & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \text { No Load } \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.8 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.3 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 3.0 \end{aligned}$ | mA MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V}, T_{A}+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | $\begin{aligned} & \text { OP-421N } \\ & \text { TYPICAL } \end{aligned}$ | OP-421G TYPICAL | OP-421GR TYPICAL | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Noise Voltage Density | $e_{n}$ | $\begin{aligned} & \mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz} \\ & \mathrm{f}_{\mathrm{O}}=100 \mathrm{~Hz} \end{aligned}$ | $\begin{array}{r} 20 \\ 15 \\ \hline \end{array}$ | $\begin{aligned} & 20 \\ & 15 \end{aligned}$ | $\begin{array}{r} 20 \\ 15 \end{array}$ | $n \mathrm{~V} / \sqrt{\mathrm{Hz}}$ |
| Closed Loop Bandwidth | BW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1.0 \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | 1.9 | 1.9 | 1.9 | MHz |
| Slew Rate | SR |  | 0.5 | 0.5 | 0.5 | $\mathrm{V} / \mu \mathrm{s}$ |
| Channel Separation | CS |  | 120 | 120 | 120 | dB |

TYPICAL PERFORMANCE CURVES


POWER SUPPLY REJECTION RATIO vs FREQUENCY



## TYPICAL PERFORMANCE CURVES

## NOISE CHARACTERISTICS



INPUT NOISE CURRENT DENSITY vs FREQUENCY


## FEATURES

- Low Offset Current ............................... . 200pA Max
- Low Bias Current $\qquad$ 2.0nA Maximum
- Low Power Consumption ..... 18mW Maximum @ $\pm 15 \mathrm{~V}$
- Wide Supply Range. ......................... $\pm 3 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$
- High Power Supply Rejection Ratio . . . . . 96dB Minimum
- Low Offset Voltage Drift ............ $5.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ Maximum
- High Common Mode Input Range .... $\pm 13.5 \mathrm{~V}$ Minimum
- High Common Mode Rejection Ratio ... 96dB Minimum
- MIL-STD-883 Class B Processing Models Available
- Silicon-Nitride Passivation


## GENERAL DESCRIPTION

The PM108A Series of precision monolithic operational amplifiers features extremely low input offset and bias currents. Although directly interchangeable with industry-standard types, Precision Monolithics' advanced processing technique provides a significant improvement in input noise voltage. Low supply current drain over a wide power supply

ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \mathrm{MAX} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  | $\begin{aligned} & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 8-PIN } \end{aligned}$ |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | DIP |  |  |  |
|  |  | 8-PIN | 16-PIN |  |  |
| 0.5 | PM108AJ* | PM108AZ* | PM2108AQ* |  | MIL |
| 0.5 | PM208AJ | PM208AZ | PM2208AQ |  | IND |
| 0.5 | PM308AJ | PM308AZ | PM2308AQ | PM308AP | COM |
| 2.0 | PM108J* | PM108Z* | PM2108Q* |  | MIL |
| 2.0 | PM208J | PM208Z | PM2208Q |  | IND |
| 7.5 | PM308J | PM308Z | PM2308Q | PM308P | COM |

* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See ordering information, Section 2.
range makes the PM108A attractive in battery operated and other low power applications. Low offset current and low bias current provide excellent performance with piezoelectric and capacitive transducers and in high impedance circuits such as long period integrators and sample-andholds. For improved performance see OP-08, OP-12, OP-20 and OP-21.

The PM2108A series contains two superbeta, PM108A op amps in a single 16-pin DIP. Models are provided for $-55^{\circ} /+125^{\circ} \mathrm{C},-25^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C}$ and $0^{\circ} \mathrm{C} /+70^{\circ} \mathrm{C}$ operation in low power applications. Compared to the single PM108A types, these models offer higher packaging density, closer thermal tracking between the two amplifiers, and reduced insertion cost. For improved performance see OP-220.

## PIN CONNECTIONS



SIMPLIFIED SCHEMATIC (Pin numbers for PM108 only. Circuit is $\mathbf{1 / 2} \mathbf{2 1 0 8 .}$ )


PAGE 5-194

## ABSOLUTE MAXIMUM RATINGS



Storage Temperature Range

```
(Q-, J-, or Z-Package)
    -65}\mp@subsup{}{}{\circ}\textrm{C}\mathrm{ to }+15\mp@subsup{0}{}{\circ}\textrm{C
    (P-Package) ...................... - 65 % C to + 125'0}\textrm{C
```

Lead Temperature Range
(Soldering, 60 sec .)
$.300^{\circ} \mathrm{C}$
NOTE 1. Maximum package power dissipation vs ambient temperature:

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :---: | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Plastic 8-Pin Dip (P) | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Hermetic 8-Pin Dip (Z) | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| Hermetic 16-Pin Dip (Q) | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

Note 2. The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, if a differential input voltage in excess of 1 V is applied between the inputs, excessive current will flow, unless some limiting resistance is provided.
NOTE 3. For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.

ELECTRICAL CHARACTERISTICS at $\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

|  |  |  | PM108A/PM2108A <br> PM208A/PM2208A |  |  | PM108/PM2108 PM208/PM2208 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS |  | TYP |  | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.3 | 0.5 | - | 0.7 | 2.0 | mV |
| Input Offset Current | los |  | - | 0.05 | 0.2 | - | 0.05 | 0.2 | $n \mathrm{~A}$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 0.8 | 2.0 | - | 0.8 | 2.0 | nA |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | (Note 1) | 30 | 70 | - | 30 | 70 | - | $\mathrm{M} \Omega$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \end{aligned}$ | 80 | 300 | - | 50 | 300 | - | V/rıV |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $\mathrm{I}_{\text {OUT }}=0, \mathrm{~V}_{\text {OUT }}=0$, Each amplifer | - | 0.3 | 0.6 | - | 0.3 | 0.6 | mA |

ELECTRICAL CHARACTERISTICS at $\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for PM108A, PM108, PM2108A and PM2108, $-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ for PM208A, PM208, PM2208A and PM2208, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM108A/PM2108A <br> PM208A/PM2208A |  |  | PM108/PM2108 PM208/PM2208 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.4 | 1.0 | - | 1.0 | 3.0 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ |  | - | 1.0 | 5.0 | - | 3.0 | 15 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 0.1 | 0.4 | - | 0.1 | 0.4 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\mathrm{OS}}$ |  | - | 0.5 | 2.5 | - | 0.5 | 2.5 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ |  | - | 1.0 | 3.0 | - | 1.0 | 3.0 | nA |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \end{aligned}$ | 40 | 200 | - | 25 | 200 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $V_{0}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 13$ | $\pm 14$ | - | $\pm 13$ | $\pm 14$ | - | V |
| Input Voltage Range | IVR | $V_{S}= \pm 15 \mathrm{~V}$ | $\pm 13.5$ | - | - | $\pm 13.5$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}= \pm 13.5 \mathrm{~V}$ | 96 | 110 | - | 85 | 100 | - | dB |
| Supply Voltage Rejection Ratio | PSRR | $V_{S}= \pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ | - | 3 | 15 | - | 15 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Supply Current | ISY | $\mathrm{V}_{\text {OUT }}=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{MAX}$, Each | fier - | 0.15 | 0.4 | - | 0.15 | 0.4 | mA |

## NOTE:

1. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at $\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 15 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS P | PM308A/PM2308A |  |  | PM308/PM2308 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.3 | 0.5 | - | 2.0 | 7.5 | mV |
| Input Offset Current | los |  | - | 0.2 | 1.0 | - | 0.2 | 1.0 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 1.5 | 7.0 | - | 1.5 | 7.0 | nA |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | (Note 1) | 10 | 40 | - | 10 | 40 | - | $\mathrm{M} \Omega$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \end{aligned}$ | 80 | 300 | - | 25 | 300 | - | $\mathrm{V} / \mathrm{mV}$ |
| Supply Current | Isy | $\mathrm{I}_{\text {OUT }}=0, \mathrm{~V}_{\text {OUT }}=0$, Each amplifer | - | 0.3 | 0.8 | - | 0.3 | 0.8 | mA |

ELECTRICAL CHARACTERISTICS at $\pm 5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 15 \mathrm{~V}$ and $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM308A/PM2308A |  |  | PM308/PM2308 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ |  | - | 0.4 | 0.73 | - | 3.0 | 10.0 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ |  | - | 1.0 | 5.0 | - | 6.0 | 30 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | los |  | - | 0.3 | 1.5 | - | 0.3 | 1.5 | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ |  | - | 2.0 | 10 | - | 2.0 | 10 | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ |  | - | 2.0 | 10 | - | 2.0 | 10 | nA |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}= \pm 10 \mathrm{~V} \\ & R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \end{aligned}$ | 60 | 200 | - | 15 | 100 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 13$ | $\pm 14$ | - | $\pm 13$ | $\pm 14$ | - | V |
| Input Voltage Range | IVR | $V_{S}= \pm 15 \mathrm{~V}$ | $\pm 14$ | - | - | $\pm 13$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{C M}= \pm 13.5 \mathrm{~V}$ | 96 | 110 | - | 80 | 100 | - | dB |
| Supply Voltage Rejection Ratio | PSRR | $\mathrm{V}_{S}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | - | 3 | 15 | - | 15 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |
| Supply Current | Isy | $\mathrm{V}_{\text {OUT }}=0, T_{A}=\mathrm{MAX}$, Each | fier - | 0.23 | - | - | 0.23 | - | mA |

## NOTE:

1. Guaranteed by design.

## APPLICATION INFORMATION

The PM108A series has extremely low input offset and bias currents; the user is cautioned that stray printed circuit board leakages can produce significant errors, especially at high board temperatures. Careful attention to board layout and cleaning procedure is required to fully realize the

PM108A's performance. It is suggested that effects of board leakage be minimized by encircling the input pins with a conductive guard ring operated at a potential close to that of the inputs. This guard ring should be driven by a low impedance source such as the amplifier's output for noninverting circuits, or be tied to ground for inverting circuits.

## ALTERNATE



## PM155A／PM355A／PM155／PM255／PM355 LOW SUPPLY CURRENT PM156A／PM356A／PM156／PM256／PM356 PM157A／PM357A／PM157／PM257／PM357 WIDE BANDWIDTH DECOMPENSATED（ $\mathrm{Av}_{\mathrm{MIN}}=5$ ）

## FEATURES

All Devices
－Internal Compensation
－Low Input Bias and Offset Currents
－Low Input Offset Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．． 1.0 mV
－Low Input Offset Voltage Drift $\ldots . . . . . . . . .$. ． $3.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$
－Low Input Noise Current $\ldots . . . . . . . . . . . . . . . .0 .01 p A / \sqrt{\mathrm{Hz}}$
－High Common－Mode Rejection Ratio ．．．．．．．．．．．．．100dB
－Models With MIL－STD－883 Class B Processing Available From Stock
－ $125^{\circ} \mathrm{C}$ Temperature Tested Dice （See OP－15，16，17 Data Sheet）

PM155（Only）
LF155 Replacement
－Low Supply Current
2 mA
PM156（Only）．．．．．．．．．．．．．．．．．．．．．．．．LF156 Replacement
－High Slew Rate 12V／$\mu$ sec

PM157（Only）
LF157 Replacement
－Wide Bandwidth（AvcL $=5 \mathrm{Min}$ ）$\ldots \ldots . . . . . .$. ． 20 MHz
－Higher Slew Rate ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．50V／$\mu$ sec
－Fast Settling to $\pm 0.01 \%$ ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． $1.5 \mu \mathrm{sec}$

## GENERAL DESCRIPTION

The PM BIFET Series provides low input current，high slew rate，and direct interchangeability with LF155，156，and 157 types．These operational amplifiers use a new process which allows fabrication of matched JFET transistors and standard bipolar transistors on the same chip．High accuracy and low cost make the PM BIFET Series useful in new designs and as replacements for modular and hybrid types．Unlike many designs，nulling the input offset voltage does not degrade common－mode rejection ratio or input offset voltage drift． Low input voltage noise and current noise plus a low $1 / \mathrm{f}$ noise corner frequency allow these amplifiers to be used in a var－ iety of low noise，wide bandwidth applications．

Dynamic specifications for the PM155 include a slew rate of $5 \mathrm{~V} / \mu \mathrm{s}$, a 2.5 MHz gain bandwidth product，and settling time to within $\pm 0.01 \%$ of final value in $4.0 \mu \mathrm{~s}$ ．The PM156 has a slew rate of $12 \mathrm{~V} / \mu \mathrm{s}$ and a settling time of $1.5 \mu \mathrm{~s}$ to $\pm 0.01 \%$ of final value．

The PM157 is a very fast decompensated device．This results in a $50 \mathrm{~V} / \mu$ s slew rate，a 20 MHz gain bandwidth product，and a settling time of $1.5 \mu \mathrm{~s}$ ．Decompensation requires a minimum closed loop gain of five because of stability considerations．

For improved performance see the OP－15／OP－16／OP－17 data sheet．For duals see the OP－215 data sheet．

## SIMPLIFIED SCHEMATIC



```
ABSOLUTE MAXIMUM RATINGS
Supply Voltage
    PM155A, PM156A, PM157A, PM155, PM156, PM157,
        PM255, PM256, PM257,
        PM355A, PM356A, PM357A ........................22V
    PM355, PM356, PM357 ............................ . . . 18V
Internal Power Dissipation
    PM155A, PM156A, PM157A, PM155, PM156,
        PM157 .......................................................................
    PM255, PM256, PM257 ........................... . 570mW
    PM355A, PM356A, PM357A, PM355, PM356,
        PM357 ......................................... 500mW
        (Derate based on a thermal resistance of 150 %}\textrm{C}/\textrm{W}\mathrm{ junc-
        tion to ambient or 45 ' C/W junction to case.)
Operating Temperature Range
    PM155A, PM156A, PM157A, PM155, PM156,
```



```
    PM255, PM256, PM257 ............... - 25 % C to + 85 ' C
    PM355A, PM356A, PM357A, PM355, PM356,
        PM357 ............................... 0}0.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage
PM155A, PM156A, PM157A, PM155, PM156, PM157, PM255, PM256, PM257, PM355A, PM356A, PM357A ....................... \(\pm 22 \mathrm{~V}\)
PM355, PM356, PM357 .................................. \(\pm\). 18 V
PM155A, PM156A, PM157A, PM155, PM156,
PM157 ............................................ . 670 mW
PM255, PM256, PM257 ............................... . 570mW
PM355A, PM356A, PM357A, PM355, PM356, PM357 .............................................. 500 mW
(Derate based on a thermal resistance of \(150^{\circ} \mathrm{C} / \mathrm{W}\) junction to ambient or \(45^{\circ} \mathrm{C} / \mathrm{W}\) junction to case.)
Operating Temperature Range
PM155A, PM156A, PM157A, PM155, PM156,
PM157 ................................ \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
PM255, PM256, PM257 ................. \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) PM357
\(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
```

Maximum Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ )
PM155A, PM156A, PM157A, PM155, PM156, PM157 ............................................ $+150^{\circ} \mathrm{C}$
PM255, PM256, PM257 ............................. $+115^{\circ} \mathrm{C}$
PM355A, PM356A, PM357A, PM355, PM356, PM357 .............................................. $+100^{\circ} \mathrm{C}$
Differential Input Voltage
PM155A, PM156A, PM157A, PM155, PM156, PM157, PM255, PM256, PM257, PM355A, PM356A,
PM357A ........................................... $\pm 40 \mathrm{~V}$
PM355, PM356, PM357 .................................. . $\pm 30 \mathrm{~V}$
Input Voltage
PM155A, PM156A, PM157A, PM155, PM156, PM157, PM255, PM256, PM257, PM355A, PM356A, PM357A ............................................ $\pm 20 \mathrm{~V}$
PM355, PM356, PM357 ................................ $\pm 16 \mathrm{~V}$ (unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.)
Output Short Circuit Duration .................... Indefinite
Storage Temperature Range ............ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec .) $\ldots+300^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $\pm 15 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 20 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{HIGH}}=+125^{\circ} \mathrm{C}$ for PM155A, PM156A and PM157A, $0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {HIGH }}=+70^{\circ} \mathrm{C}$ for PM355A, PM356A and PM357A, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM155A/ PM156A/ PM157A |  | MAX | PM355A/ PM356A/ PM357A |  | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP |  | MIN | TYP |  |  |
| Input Offset Voltage | $\mathrm{V}_{\mathrm{OS}}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 1.4 | 2.5 | - | 1.2 | 2.3 | mV |
| Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 3.0 | 5.0 | - | 3.0 | 5.0 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Change in Input Offset Drift with $\mathrm{V}_{\text {OS }}$ Adjust | $\left(\frac{\Delta T C V_{\text {OS }}}{\Delta \mathrm{V}_{\text {OS }}}\right)$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 0.5 | - | - | 0.5 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ per mV |
| Input Offset Current | Ios | $\mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }}$ (Note 1) | - | 4.0 | 10 | - | 0.4 | 1.0 | $n A$ |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }}$ ( Note 1) | - | 10 | 25 | - | 2.0 | 5.0 | nA |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | 25 | 75 | - | 25 | 75 | - | V/mV |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ | - | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ | - | V |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 10.4$ | $\begin{array}{r} +15.1 \\ -12.0 \end{array}$ | - | - $\pm 10.4$ | $\begin{array}{r} +15.1 \\ -12.0 \end{array}$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{\mathrm{CM}}= \pm \mathrm{IVR}$ | 85 | 100 | - | 85 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | (Note 2) | - | 10 | 57 | - | 10 | 57 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTES:

1. Input bias current is specified for two different conditions. The $T_{j}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $\mathrm{I}_{\mathrm{B}} \vee \mathrm{vs} \mathrm{T}_{\mathrm{j}}$ and $\mathrm{I}_{\mathrm{B}} \vee \mathrm{vs} \mathrm{T}_{\mathrm{A}}$. PMI has a
bias current compensation circuit which gives improved bias current over the standard JFET input op amps. $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{CS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$.
2. Power supply rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

ELECTRICAL CHARACTERISTICS at $\pm 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS |  | PM155A/ <br> PM156A/ <br> PM157A |  |  | PM355A/ <br> PM356A/ <br> PM357A |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ |  | - | 1.0 | 2.0 | - | 1.0 | 2.0 | mV |
| Input Offset Current | $\mathrm{I}_{\mathrm{OS}}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 1) |  | - | 3.0 | 10 | - | 3.0 | 10 | pA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ ( Note 1) |  | - | 30 | 50 | - | 30 | 50 | pA |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ |  |  | - | $10^{12}$ | - | - | $10^{12}$ | - | $\Omega$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ |  | 50 | 200 | - | 50 | 200 | - | $\mathrm{V} / \mathrm{mV}$ |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | PM155 <br> PM156/PM157 | $-$ | $\begin{aligned} & 2.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | - | $\begin{aligned} & 2.0 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 7.0 \end{aligned}$ | mA |
| Slew Rate | SR | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{~A}_{\mathrm{VCL}}=+5, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | PM155 PM156 PM157 | $\begin{array}{r} 3.0 \\ 10 \\ 40 \end{array}$ | $\begin{array}{r} 5.0 \\ 12 \\ 50 \end{array}$ | - | $\begin{array}{r} 3.0 \\ 10 \\ 40 \end{array}$ | $\begin{array}{r} 5.0 \\ 12 \\ 50 \end{array}$ | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product | GBW | $\begin{aligned} & A_{\mathrm{VCL}}=+1, V_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{~A}_{\mathrm{VCL}}=+5, V_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | PM155 <br> PM156 <br> PM157 | $\begin{array}{r} - \\ 4.0 \\ 15 \end{array}$ | $\begin{array}{r} 2.5 \\ 4.5 \\ 20 \end{array}$ | - - - | - 4.0 15 | $\begin{array}{r} 2.5 \\ 4.5 \\ 20 \end{array}$ | - - - | MHz |
| Settling Time (to $\pm 0.01 \%$ ) | ${ }^{\text {t }}$ | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V}(\text { Note } 2) \\ & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}(\text { Note } 3) \end{aligned}$ | PM155 PM156 PM157 | - | $\begin{aligned} & 4.0 \\ & 1.5 \\ & 1.5 \end{aligned}$ | - | - | $\begin{aligned} & 4.0 \\ & 1.5 \\ & 1.5 \end{aligned}$ | - | $\mu \mathrm{S}$ |
| Input Noise Voltage | $e_{n}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{f}=100 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{f}=1000 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{f}=100 \mathrm{~Hz} \\ & \mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{f}=1000 \mathrm{~Hz} \end{aligned}$ | PM155 PM156/PM157 | - - - - | 25 20 15 12 | - - - | - | 25 20 15 12 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{n}$ | $\begin{aligned} & f=100 \mathrm{~Hz}, V_{S}= \pm 15 \mathrm{~V} \\ & f=1000 \mathrm{~Hz}, V_{S}= \pm 15 \mathrm{~V} \end{aligned}$ |  | $-$ | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $-$ | - | $\begin{aligned} & 0.01 \\ & 0.01 \\ & \hline \end{aligned}$ | $-$ | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | - | 3.0 | - | - | 3.0 | - | pF |

## NOTES:

1. Input bias current is specified for two different conditions. The $T_{j}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $I_{B} v s T_{j}$ and $I_{B} v s T_{A}$. PMI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$.
2. Settling time is defined here for a unity gain inverter connection using $2 \mathrm{k} \Omega$
resistors. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within $0.01 \%$ of its final value from the time a 10 V step input is applied to the inverter. See settling time test circuit.
3. Settling time is defined here for a $A_{V}=-5$ connection with $R_{F}=2 k \Omega$. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within $0.01 \%$ of its final value from the time a 2 V step input is applied to the inverter. See settling time test circuit.

ELECTRICAL CHARACTERISTICS at $T_{A}=+25^{\circ} \mathrm{C}, \pm 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V}$ for PM155, PM156, PM157, PM255, PM256 and PM257, $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ for PM355, PM356 and PM357, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS |  | PM155/156/157 <br> PM255/256/257 |  |  | $\begin{aligned} & \text { PM355/ } \\ & 356 / 357 \end{aligned}$ |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ |  | - | 3.0 | 5.0 | - | 3.0 | 10 | mV |
| Input Offset Current | $\mathrm{I}_{\mathrm{OS}}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ (Note 1) |  | - | 3.0 | 20 | - | 3.0 | 50 | pA |
| Input Bias Current | $I_{B}$ | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ ( Note 1) |  | - | 30 | 100 | - | 30 | 200 | pA |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ |  |  | - | $10^{12}$ | - | - | $10^{12}$ | - | $\Omega$ |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ |  | 50 | 200 | - | 25 | 200 | - | $\mathrm{V} / \mathrm{mV}$ |
| Supply Current | $\mathrm{I}_{\mathrm{SY}}$ | $V_{S}= \pm 15 \mathrm{~V}$ | PM155 PM156/PM157 | - | $\begin{aligned} & 2.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 7.0 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 2.0 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} 4.0 \\ 10 \\ \hline \end{array}$ | mA |
| Slew Rate | SR | $\begin{aligned} & A_{\mathrm{VCL}}=+1, V_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{~A}_{\mathrm{VCL}}=+5, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | PM155 <br> PM156 <br> PM157 | $\begin{array}{r} 7 \\ 7.5 \\ 30 \end{array}$ | $\begin{array}{r} 5.0 \\ 12 \\ 50 \end{array}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | - - - | $\begin{array}{r} 5.0 \\ 12 \\ 50 \\ \hline \end{array}$ | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Gain Bandwidth Product | GBW | $\begin{aligned} & \mathrm{A}_{\mathrm{VCL}}=+1, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\ & \mathrm{~A}_{\mathrm{VCL}}=+5, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \end{aligned}$ | PM155 PM156 PM157 | - - - | $\begin{array}{r} 2.5 \\ 5.0 \\ 20 \\ \hline \end{array}$ | - | - - - | $\begin{array}{r} 2.5 \\ 5.0 \\ 20 \\ \hline \end{array}$ | - | MHz |
| Settling Time (to $\pm 0.01 \%$ ) | $t_{s}$ | $\begin{aligned} & V_{S}= \pm 15 \mathrm{~V}(\text { Note } 2) \\ & V_{S}= \pm 15 \mathrm{~V}(\text { Note } 3) \end{aligned}$ | PM155 <br> PM156 <br> PM157 | - | $\begin{aligned} & 4.0 \\ & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | - | - | $\begin{aligned} & 4.0 \\ & 1.5 \\ & 1.5 \\ & \hline \end{aligned}$ | - | $\mu \mathrm{S}$ |
| Input Noise Voltage | $e_{n}$ | $\begin{aligned} & R_{\mathrm{S}}=100 \Omega, f=100 \mathrm{~Hz} \\ & R_{\mathrm{S}}=100 \Omega, \mathrm{f}=1000 \mathrm{~Hz} \\ & R_{\mathrm{S}}=100 \Omega, \mathrm{f}=100 \mathrm{~Hz} \\ & R_{\mathrm{S}}=100 \Omega, \mathrm{f}=1000 \mathrm{~Hz} \end{aligned}$ | PM155 <br> PM156/PM157 | - | 25 20 15 12 | - | - | 25 20 15 12 | - - - - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input Noise Current | $i_{n}$ | $\begin{aligned} & f=100 \mathrm{~Hz}, V_{S}= \pm 15 \mathrm{~V} \\ & f=1000 \mathrm{~Hz}, V_{S}= \pm 15 \mathrm{~V} \end{aligned}$ |  | - | 0.01 | - | - | 0.01 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | - | 3.0 | - | - | 3.0 | - | pF |

## NOTES:

1. Input bias current is specified for two different conditions. The $T_{j}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $\mathrm{I}_{B} \vee s \mathrm{~T}_{j}$ and $\mathrm{I}_{B} \vee s \mathrm{~T}_{A}$. $P$ MI has a bias current compensation circuit which gives improved bias current over the standard JFET input op amps. $\mathrm{I}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{CS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$.
2. Settling time is defined here for a unity gain inverter connection using $2 \mathrm{k} \Omega$
resistors. It is the time required for the error voltage sthe voltage at the inverting input pin on the amplifier to settle to within $0.01 \%$ of its final value from the time a 10 V step input is applied to the inverter. See settling time test circuit.
3. Settling time is defined here for a $A_{V}=-5$ connection with $R_{F}=2 k \Omega$. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within $0.01 \%$ of its final value from the time a 2 V step input is applied to the inverter. See settling time test circuit.

ELECTRICAL CHARACTERISTICS at $\pm 15 \mathrm{~V}, \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {HIGH }}=+125^{\circ} \mathrm{C}$ for PM155, PM156 and $\mathrm{PM} 157, \pm 15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 20 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {HIGH }}=+85^{\circ} \mathrm{C}$ for PM 255 , PM 256 and $\mathrm{PM} 257, \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq$ $+70^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {HIGH }}=+70^{\circ} \mathrm{C}$ for PM355, PM356 and PM357, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM155/156/157 |  |  | PM255/256/257 |  |  | PM355/356/357 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{S}=50 \Omega$ | - | 4.0 | 7.0 | - | 3.5 | 6.5 | - | 5.0 | 13 | mV |
| Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 5.0 | - | - | 5.0 | - | - | 5.0 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Change In Input Offset Drift With $\mathrm{V}_{\text {OS }}$ Adjust. | $\left(\frac{\Delta T C V_{O S}}{\Delta V_{O S}}\right)$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$ | - | 0.5 | - | - | 0.5 | - | - | 0.5 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ per mV |
| Input Offset Current | Ios | $\mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }}($ Note 1) | - | 8.0 | 20 | - | 0.5 | 1.0 | - | 1.0 | 2.0 | nA |
| Input Bias Current | $I_{B}$ | $\mathrm{T}_{\mathrm{j}} \leq \mathrm{T}_{\text {HIGH }}($ Note 1) | - | 20 | 50 | - | 2.0 | 5.0 | - | 3.0 | 8.0 | nA |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | 25 | 75 | - | 25 | 75 | - | 15 | 50 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ | - | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ | - | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 13 \\ & \pm 12 \end{aligned}$ | - | V |
| Input Voltage Range | IVR | $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ | $\pm 10.4$ | $\begin{array}{r} +15.1 \\ -12.0 \end{array}$ | - | $\pm 10.4$ | $\begin{array}{r} +15.1 \\ -12.0 \end{array}$ | - | $\pm 10.0$ | $\begin{array}{r} +15.1 \\ -12.0 \end{array}$ | - | V |
| Common Mode Rejection Ratio | CMRR | $V_{\text {CM }}= \pm \mathrm{IVR}$ | 85 | 100 | - | 85 | 100 | - | 80 | 100 | - | dB |
| Power Supply Rejection Ratio | PSRR | (Note 2) | - | 10 | 57 | - | 10 | 57 | - | 10 | 100 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTES:

1. Input bias current is specified for two different conditions. The $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ specification is with the junction at ambient temperature; the Device Operating specification is with the device operating in a warmed-up condition at $25^{\circ} \mathrm{C}$ ambient. The warmed-up bias current value is correlated to the junction temperature value via the curves of $\mathrm{I}_{B} \vee s T_{j}$ and $\mathrm{I}_{B} \vee s T_{A}$. PMI has a bias current compensation circuit which gives improved bias current over
the standard JFET input op amps. $\mathrm{i}_{\mathrm{B}}$ and $\mathrm{I}_{\mathrm{OS}}$ are measured at $\mathrm{V}_{\mathrm{CM}}=0$. For PM155: $\mathrm{T}_{\mathrm{j}}=+125^{\circ} \mathrm{C}$. For PM255: $\mathrm{T}_{\mathrm{j}}=+85^{\circ} \mathrm{C}$. For PM355: $\mathrm{T}_{\mathrm{j}}=+70^{\circ} \mathrm{C}$.
2. Power supply rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} T_{A}=25^{\circ} C \\ V_{\text {OS } M A X} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { 8-PIN } \\ \text { HERMETIC } \\ \text { DIP } \end{gathered}$ |  |
| 2.0 | PM155AJ** | PM155AZ* | MIL |
|  | PM156AJ* | PM156AZ* |  |
|  | PM157AJ* | PM157AZ* |  |
| 2.0 | PM355AJ | PM355AZ | COM |
|  | PM356AJ | PM356AZ |  |
|  | PM357AJ | PM357AZ |  |
| 5.0 | PM155J* | PM155Z* | MIL |
|  | PM156J* | PM156 ${ }^{\text {** }}$ |  |
|  | PM157J* | PM15, ${ }^{*}$ |  |
| 5.0 | PM255J | PM255Z | IND |
|  | PM256J | PM256Z |  |
|  | PM257J | PM257Z |  |
| 10 | PM355J | PM355Z | COM |
|  | PM356J | PM356Z |  |
|  | PM357J | PM357Z |  |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

## PIN CONNECTIONS



## BASIC CONNECTIONS

## SETTLING TIME TEST CIRCUIT



## INPUT OFFSET VOLTAGE NULLING



## APPLICATION INFORMATION

## INPUT VOLTAGE CONSIDERATIONS

The PM Series JFET input stages can accommodate large input differential voltages without external clamping as long as neither input exceeds the negative power supply. An input voltage which is more negative than V - can result in a destroyed unit.
If both inputs exceed the negative common mode voltage limit, the amplifier will be forced to a high positive output. If only one input exceeds the negative common mode voltage limit, a phase reversal takes place forcing the output to the corresponding high or low state. In either of the above conditions, normal operation will return when both inputs are returned to within the specified common mode voltage range.
Exceeding the positive common-mode limit on a single input will not change the phase of the output. However, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

## POWER SUPPLY CONSIDERATIONS

Power supply polarity reversal can result in a destroyed unit.

## DYNAMIC OPERATING CONSIDERATIONS

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.
A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the inverting input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

## FEATURES

- Extremely High Voltage Gain $\qquad$ 3M Typical
- Low Offset Voltage and Offset Current
- Low Drift with Temperature
- Low Input Voltage and Current Noise
- High Common Mode Rejection ....... 110dB Minimum
- High Power Supply Rejection ...... $10 \mu \mathrm{~V} / \mathrm{V}$ Maximum
- Silicon-Nitride Passivation
- Differential Input Overvoltage Protection


## GENERAL INFORMATION

The PM725 Series of monolithic Instrumentation Operational Amplifiers provides industry-standard 725 specifications. In addition, Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process minimizes "popcorn noise" and

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{OS}} \text { MAX } \\ (\mathrm{mV}) \\ \hline \end{gathered}$ | PACKAGE |  |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | HERMETIC |  |  | $\begin{aligned} & \text { PLASTIC } \\ & \text { DIP } \\ & \text { 8-PIN } \\ & \hline \end{aligned}$ |  |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | DIP |  |  |  |
|  |  | 8-PIN | 14-PIN |  |  |
| 1.0 | PM725J* | PM725Z* | PM725Y* |  | MIL |
| 2.5 | PM725CJ | PM725CZ | PM725CY | PM725CP | COM |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
provides maximum reliability and long-term stability of parameters for lowest overall system operating cost. For improved specifications, see the OP-06 Series data sheet. For devices with internal frequency compensation see the OP-05 instrumentation and Op-07 Ultra-low Offset Voltage Operational Amplifier data sheets.

## PIN CONNECTIONS



TO-99
(J-Suffix)


8-PIN HERMETIC DIP (Z-Suffix)
\&
EPOXY B MINI-DIP (P-Suffix)

14-PIN DIP * (Y-Suffix)
*Not recommended for new design.

## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage Internal Power Dissipation (see note | 500 mW |
| :---: | :---: |
| Differential Input Voltage | $\pm 30 \mathrm{~V}$ |
| Input Voltage | Supply Voltage |
| Output Short Circuit Duration | Indefinite |
| Storage Temperature Range |  |
| J, Y, and Z Packages | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| P Package | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range |  |
| PM725 | -55 |

Lead Temperature Range (Soldering, 60 sec ) ..... $300^{\circ} \mathrm{C}$ PM725C
$0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

| Package Type | Maximum Ambient <br> Temperature for Rating | Derate Above Maximum <br> Ambient Temperature |
| :---: | :---: | :---: |
| TO-99 (J) | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Plastic DIP $(\mathbf{P})$ | $36^{\circ} \mathrm{C}$ | $5.6 \mathrm{~mW} / /^{\circ} \mathrm{C}$ |
| 8-Pin Hermetic DIP $(\mathbf{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14-Pin Hermetic $\operatorname{DIP}(\mathbf{Y})$ | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## NOTE:

1. See table for maximum ambient temperature rating and derating factor.

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.


ELECTRICAL CHARACTERISTICS at $V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{PM} 725,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for PM 725 C , unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | PM725 TYP | MAX | MIN | PM725C TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | - | 1.5 | - | - | 3.5 | mV |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$, Unnulled (Note 1) | - | 2.0 | 5.0 | - | 2.0 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Average Input Offset Voltage Drift | $\mathrm{TCV}_{\text {OSn }}$ | $\mathrm{R}_{\mathrm{S}}=50 \Omega$, Nulled | - | 0.6 | - | - | 0.6 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | l OS | $\begin{aligned} & T_{A}=M A X \\ & T_{A}=M I N \end{aligned}$ | - | $\begin{aligned} & 1.2 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 20 \\ & 40 \end{aligned}$ | - | $\begin{aligned} & 1.2 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 35 \\ & 50 \end{aligned}$ | nA |
| Average Input Offset Current Drift | $\mathrm{TCl}_{\text {OS }}$ | (Note 1) | - | 35 | 150 | - | 10 | - | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $I_{B}$ | $\begin{aligned} & T_{A}=M A X \\ & T_{A}=M I N \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 80 \end{aligned}$ | $\begin{aligned} & 100 \\ & 200 \end{aligned}$ | - |  | $\begin{aligned} & 125 \\ & 250 \end{aligned}$ | nA |
| Large Signal Voltage Gain | Avo | $\begin{array}{lr} R_{L} \geq 2 k \Omega, T_{A}=M A X & 1,00 \\ R_{L} \geq 2 k \Omega, T_{A}=M I N & 25 \\ \hline \end{array}$ | $\begin{array}{r} 300,000 \\ 250,000 \\ \hline \end{array}$ | - | - | $\begin{aligned} & 125,000 \\ & 125,000 \end{aligned}$ | - | - | V/V |
| Common Mode Rejection Ratio | CMRR | $R \mathrm{~S} \leq 10 \mathrm{k} \Omega, \mathrm{V} \mathrm{CM}= \pm 13.5 \mathrm{~V}$ | 100 | - | - | - | 115 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{Rs} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$ | $V$ - | - | 20 | - | 20 | - | $\mu \mathrm{V} / \mathrm{V}$ |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 10$ | - | - | $\pm 10$ | - | - | V |

## NOTE:

1. Sample tested.

## COMPENSATION CIRCUIT




## FEATURES

- Industry Standard 741 Specifications
- Internal Frequency Compensation
- Continuous Short Circuit Protection
- MIL-STD-883 Processing Available
- Silicon-Nitride Passivation
- Low Noise


## GENERAL DESCRIPTION

The PM741 Series of Internally Compensated Operational Amplifiers provides industry-standard 741 specifications. In addition, Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process provides maximum reliability

## ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {OS }} \mathrm{MAX} \\ (\mathrm{mV}) \end{gathered}$ | HERMETIC PACKAGE |  |  | operating TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{gathered} \text { DIP } \\ \text { 8-PIN } \end{gathered}$ | $\begin{gathered} \text { DIP } \\ \text { 14-PIN } \end{gathered}$ |  |
| 5.0 | PM741J* | PM7412* | PM741 ${ }^{*}$ | MIL |
| 6.0 | PM741CJ | PM741CZ | PM741CY | COM |

*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
and long term stability of parameters for lowest overall system operating cost. For very high performance general purpose op amps, refer to the OP-02 Series data sheet. For duals see OP-03, OP-04 and OP-14.

PIN CONNECTIONS


TO.99 (J.Suffix)


8-PIN HERMETIC DIP (Z-Suffix)

14-PIN HERMETIC DIP* (Y-Suffix)
*Not Recommended for new designs.

## SIMPLIFIED SCHEMATIC



## ABSOLUTE MAXIMUM RATINGS



PM741C .................................. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

NOTE:

1. See table for maximum ambient temperature rating and derating factor.

|  | MAXIMUM AMBIENT <br> TEMPERATUARE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| TO-99 $(\mathrm{J})$ | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14-PIN HERMETIC DIP Y, | $100^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-PIN HERMETIC <br> DIP $(\mathrm{Z})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM741 |  |  | PM741C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | - | 5.0 | - | - | 6.0 | mV |
| Input Offset Current | los |  | - | - | 200 | - | - | 200 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | - | 500 | - | - | 500 | nA |
| Input Resistance | $\mathrm{R}_{\text {IN }}$ | (Note 1) | 0.3 | - | - | 0.3 | - | - | $\mathrm{M} \Omega$ |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 50,000 | - | - | 25,000 | - | - | V/V |
| Supply Current | Isy | V OUT $=0$ | - | - | 2.8 | - | - | 2.8 | mA |

ELECTRICAL CHARACTERISTICS at $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{PM} 741,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for $\mathrm{PM} 741 \mathrm{C}, \mathrm{VS}= \pm 15 \mathrm{~V}$, unless otherwise noted.

|  |  |  | PM741 |  |  | PM741C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | - | 6.0 | - | - | 7.5 | mV |
| Input Offset Current | los |  | - | - | 500 | - | - | 300 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | - | 1.5 | - | - | 0.8 | $\mu \mathrm{A}$ |
| Large Signal Voltage Gain | Avo | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 25,000 | - | - | 15,000 | - | - | V/V |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 10 \mathrm{k} \Omega$ | $\pm 12$ | - | - | $\pm 12$ | - | - | V |
| Output Voltage Swing | O | $R_{L} \geq 1 \mathrm{k} \Omega$ | $\pm 10$ | - | - | $\pm 10$ | - | - |  |
| Input Voltage Range | IVR |  | $\pm 12$ | - | - | $\pm 12$ | - | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{V}_{C M}= \pm 10 \mathrm{~V}$ | 70 | - | - | 70 | - | - | dB |
| Power Supply Rejection Ratio | PSRR | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | - | 142 | - | - | 142 | $\mu \mathrm{V} / \mathrm{V}$ |

## NOTE:

1. Guaranteed by design.

TYPICAL OFFSET NULLING CIRCUIT*


TYPICAL BURN-IN CIRCUIT*


[^8]
# DUAL COMPENSATED OPERATIONAL AMPLIFIERS 

## FEATURES

- Industry Standard 741 Specifications
- Dual PM741 Internally Compensated Operational Amplifier

PM747 and PM1458

- Internal Frequency Compensation
- Low Power Consumption
- Continuous Short Circuit Protection
- MIL-STD-883 Processing Available
- Silicon-Nitride Passivation


## GENERAL DESCRIPTION

The PMI Series of Internally Compensated Operational Amplifiers provides industry-standard 747 and 1458 specifications. In addition, Precision Monolithics' exclusive Sili-con-Nitride "Triple Passivation" process provides maximum reliability and long term stability of parameters for lowest overall system operating cost. For very high performance dual general-purpose op amps, refer to the OP-03/OP-04/ OP-14 data sheet.

ORDERING INFORMATION $\dagger$

| $\begin{gathered} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {OS }} \mathrm{MAX} \\ (\mathrm{mV}) \end{gathered}$ | PACKAGE |  |  |  | OPERATING TEMPERATURE RANGE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { TO-99 } \\ & \text { 8-PIN } \end{aligned}$ | $\begin{aligned} & \text { TO-100 } \\ & \text { 10-PIN } \end{aligned}$ | HERMETIC DIP |  |  |
|  |  |  | 8-PIN | 14-PIN |  |
| 5.0 | PM1558J* | PM747K* | PM1558Z* | PM747Y* | MIL |
| 6.0 | PM1458J | PM747CK | PM1458Z | PM747CY | COM |

*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

## PIN CONNECTIONS



SIMPLIFIED SCHEMATIC


## ABSOLUTE MAXIMUM RATINGS



PM747C, PM1458 ........................... . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

NOTE:

1. See table for maximum ambient temperature rating and derating factor.

|  | MAXIMUM AMBIENT <br> TEMPERATURE <br> FOR RATING | DERATE ABOVE <br> MAXIMUM AMBIENT <br> TEMPERATURE |
| :--- | :---: | :---: |
| PACKAGE TYPE | $80^{\circ} \mathrm{C}$ | $7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| TO-99 $(\mathrm{J}) /$ TO- $100(\mathrm{~K})$ | $83^{\circ} \mathrm{C}$ | $10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 14-Pin Hermetic DIP $(\mathbf{Y})$ | $75^{\circ} \mathrm{C}$ | $6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |
| 8-Pin Hermetic DIP $(\mathbf{Z})$ |  |  |

ELECTRICAL CHARACTERISTICS at $T_{A}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM747/PM1558 |  |  | PM747C/PM1458 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 1.0 | 5.0 | - | 1.0 | 6.0 | mV |
| Input Offset Current | $\mathrm{l}_{\mathrm{OS}}$ |  | - | 20 | 200 | - | 20 | 200 | $n \mathrm{~A}$ |
| Input Bias Current | $\mathrm{I}_{B}$ |  | - | 80 | 500 | - | 80 | 500 | nA |
| Input Resistance | $\mathrm{R}_{1 \mathrm{~N}}$ |  | 0.3 | 2.0 | - | 0.3 | 2.0 | - | $\mathrm{M} \Omega$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  | - | 1.4 | - | - | 1.4 | - | pF |
| Offset Voltage <br> Adjustment Range |  |  | - | $\pm 15$ | - | - | $\pm 15$ | - | mV |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 50 | 200 | - | 25 | 200 | - | $\mathrm{V} / \mathrm{mV}$ |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & R_{L} \geq 10 k \Omega \\ & R_{L} \geq 2 k \Omega \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ | - | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ | - | V |
| Output Resistance | $\mathrm{R}_{\mathrm{O}}$ |  | - | 75 | - | - | 75 | - | $\Omega$ |
| Output Short Circuit Current | $\mathrm{I}_{\text {sc }}$ |  | - | 25 | - | - | 25 | - | mA |
| Supply Current | $\mathrm{I}_{\text {SY }}$ | Per Amplifier, No Load | - | 1.7 | 2.8 | - | 1.7 | 2.8 | mA |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 70 | 90 | - | 70 | 90 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & V_{S}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V} \end{aligned}$ | - |  | $150$ | - | $\overline{30}$ |  | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | Per Amplifier, No Load | - | 50 | 85 | - | 50 | 85 | mW |
| Transient Response Risetime <br> (Unity Gain) |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=20 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{L}} \leq 100 \mathrm{pF} \end{aligned}$ | - | 0.3 5.0 | - | - | $\begin{aligned} & 0.3 \\ & 5.0 \end{aligned}$ | - | $\begin{aligned} & \mu \mathrm{s} \\ & \% \end{aligned}$ |
| Slew Rate | SR | $\mathrm{R}_{\mathrm{L}} \leq 2 \mathrm{k} \Omega$ | - | 0.7 | - | - | 0.7 | - | $\mathrm{V} / \mu \mathrm{s}$ |
| Channel Separation | CS |  | - | 120 | - | - | 120 | - | dB |

ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ for $\mathrm{PM} 747 / \mathrm{PM} 1558,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}$ for PM747C/PM1458, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM747/PM1558 |  |  | PM747C/PM1458 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{v}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 1.0 | 6.0 | - | 1.0 | 7.5 | mV |
| Input Offset Current | 'os | $\begin{aligned} & T_{A}=M A X \\ & T_{A}=M I N \end{aligned}$ | - | $\begin{array}{r} 7.0 \\ 85 \end{array}$ | $\begin{aligned} & 200 \\ & 500 \end{aligned}$ | - | $\begin{array}{r} 7.0 \\ 30 \end{array}$ | $\begin{aligned} & 200 \\ & 300 \end{aligned}$ | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ | $\begin{aligned} & T_{A}=M A X \\ & T_{A}=M I N \end{aligned}$ | - | $\begin{array}{r} 0.03 \\ 0.3 \end{array}$ | $\begin{aligned} & 0.5 \\ & 1.5 \end{aligned}$ | - | $\begin{aligned} & 0.03 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.8 \end{aligned}$ | $\mu \mathrm{A}$ |
| Output Voltage Swing | $\mathrm{v}_{\mathrm{O}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 12 \\ & \pm 10 \\ & \hline \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ | - | $\begin{aligned} & \pm 12 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & \pm 14 \\ & \pm 13 \end{aligned}$ | - | V |
| Large Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}$ | 25 | 50 | - | 15 | 25 | - | $\mathrm{V} / \mathrm{mV}$ |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 13$ | - | $\pm 12$ | $\pm 13$ | - | V |
| Common Mode Rejection Ratio | CMRR | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 70 | 90 | - | 70 | 90 | - | dB |
| Power Supply Rejection Ratio | PSRR | $\begin{array}{ll}R_{S} \leq 10 \mathrm{k} \Omega & \begin{array}{l}\mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 20 \mathrm{~V} \\ \mathrm{~V}_{S}= \pm 5 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}\end{array}\end{array}$ |  |  |  | - | $\overline{30}$ | $150$ | $\mu \mathrm{V} / \mathrm{V}$ |
| Supply Current | Isy | $\mathrm{T}_{\mathrm{A}}=$ MAX Per Amplifier <br> $T_{A}=$ MIN No Load | - | $\begin{aligned} & 1.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 3.3 \end{aligned}$ | - | 1.5 2.0 | $\begin{aligned} & 2.5 \\ & 3.3 \end{aligned}$ | mA |
| Power Consumption | $\mathrm{P}_{\mathrm{d}}$ | $T_{A}=$ MAX Per Amplifier, <br> $T_{A}=$ MIN No Load | - | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ | $\begin{array}{r} 75 \\ 100 \end{array}$ | - | $\begin{aligned} & 45 \\ & 60 \end{aligned}$ | $\begin{gathered} 75 \\ 100 \end{gathered}$ | mW |
| Channel Separation | CS |  | - | 120 | - | - | 120 | - | dB |

TYPICAL BURN-IN CIRCUIT *


TYPICAL OFFSET NULLING CIRCUIT*


## TYPICAL APPLICATION

HIGH IMPEDANCE DIFFERENTIAL AMPLIFIER*


## QUAD 741-TYPE OPERATIONAL AMPLIFIER

## FEATURES

- RM4136/RC4136 Direct Replacements
- Low Noise
- Silicon-Nitride Passivation
- Internal Frequency Compensation
- Low Crossover Distortion
- Contiruous Short-Circuit Protection
- Lov Input Bias Current
- Low Input Offset Voltage


## GENERAL DESCRIPTION

The PM4136 Series provides four 741-type operational amplifiers in a single 14-pin DIP package, pin compatible with the

## ORDERING INFORMATION $\dagger$

| T $_{A}=25^{\circ} \mathrm{C}$ | HERMETIC | OPERATING |
| :---: | :---: | :---: |
| V $_{\text {OS }}$ MAX |  |  |
| $(\mathrm{mV})$ | DIP | TEMPERATURE |
| 5.0 | 14-PIN | RANGE |
| 6.0 | PM4136Y* | MIL |

*Also available with MIL-STD-883B Processing. To order add/883 as a suffix to the part number.
$\dagger$ All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

RM4136 and RC4136. Each of the four amplifiers has the proven OP-02 family advantages of low noise, low drift, and excellent long term stability. Precision Monolithics' exclusive Silicon-Nitride "Triple Passivation" process reduces "popcorn noise" and provides maximum reliability and long term stability of parameters for lowest overall system operating cost.
The PM4136 Series is ideal for use in designs requiring minimum space and cost while maintaining OP-02-type performance. PM4136's with processing per the requirements of MIL-STD-883B and MIL-M-38510 are available. For dual-741type versions, see the OP-03/OP-04/OP-14 data sheet. For improved performance see the OP-09 data sheet.

PIN CONNECTIONS


SIMPLIFIED SCHEMATIC



Operating Temperature Range
PM4136................................. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
PM4136C. ..................................... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Lead Temperature Range (Soldering, 60 sec ). . . . . . . . $300^{\circ} \mathrm{C}$ NOTES:

1. Rating applies for ambient temperature of $+25^{\circ} \mathrm{C}$; derate linearly at $6.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for ambient temperatures above $+25^{\circ} \mathrm{C}$.
2. For supply voltages less than $\pm 15 \mathrm{~V}$, the absolute maximum input voltage is equal to the supply voltage.
3. Short-circuit may be ground, one amplifier only. $\mathrm{I}_{\mathrm{SC}}=45 \mathrm{~mA}$ (typical).
4. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS At $T_{A}=+25^{\circ} \mathrm{C}$ and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise specified.

| PARAMETER S | SYMBOL | CONDITIONS | PM4136 |  |  | PM4136C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage $V$ | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | 0.5 | 5.0 | - | 0.5 | 6.0 | mV |
| Input Offset Current | Ios |  | - | 5.0 | 200 | - | 5.0 | 200 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | 40 | 500 | - | 40 | 500 | $n \mathrm{~A}$ |
| Input Resistance $\mathrm{P}^{\text {d }}$ | $\mathrm{R}_{\mathrm{IN}}$ | (Note 1) | 0.3 | 5.0 | - | 0.3 | 5.0 | - | M $\Omega$ |
| Large-Signal Voltage Gain A | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | 50,000 | 300,000 | - | 20,000 | 300,000 | - | V/V |
| Output Voltage Swing | $\mathrm{v}_{0}$ | $R_{L} \geq 10 \mathrm{k} \Omega$ | $\pm 12$ | $\pm 14$ | - | $\pm 12$ | $\pm 14$ | - | V |
|  | $\mathrm{V}_{0}$ | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega$ | $\pm 10$ | $\pm 13$ | - | $\pm 10$ | $\pm 13$ | - | V |
| Input Voltage Range | IVR |  | $\pm 12$ | $\pm 14$ | - | $\pm 12$ | $\pm 14$ | - | V |
| Common Mode Rejection Ratio | CMRR | Rs $\leq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V}$ | 70 | 100 | - | 70 | 100 | - | dB |
| Power Supply Rejection Ratio P | PSRR | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{S}}= \pm 5 \mathrm{~V}$ to $\pm 15$ | 5 V - | 10 | 150 | - | 10 | 150 | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Consumption (Four Amplifiers) $\mathrm{P}_{\mathrm{d}}$ |  | No load, Vout $=0$ | - | 210 | 340 | - | 210 | 340 | mW |
| Transient Response Risetime | $t_{r}$ | $\begin{aligned} & V_{I N}=20 \mathrm{mV}, R_{L}=2 \mathrm{k} \Omega, \\ & C_{L} \leq 100 \mathrm{p} F, A v C L=+1.0 \end{aligned}$ | - | 0.13 | - | - | 0.13 | - | $\mu \mathrm{S}$ |
| Transient Response Overshoot | OS | $\begin{aligned} & V_{I N}=20 \mathrm{mV}, R_{L}=2 k \Omega, \\ & C_{L} \leq 100 \mathrm{pF}, A_{V C L}=+1.0 \end{aligned}$ | - | 5.0 | - | - | 5.0 | - | \% |
| Closed Loop Bandwidth B | BW | $\mathrm{AvCL}=+1.0$ | - | 3.0 | - | - | 3.0 | - | MHz |
| Slew Rate SR | SR | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{AvCL}=+1.0$ | - | 1.5 | - | - | 1.0 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Channel Separation | CS | $\begin{aligned} & f=10 \mathrm{kHz}, \mathrm{R}_{\mathrm{S}}=1 \mathrm{k} \Omega \\ & \text { open loop } \end{aligned}$ | - | 105 | - | - | 105 | - | dB |
| Channel Separation (Gain-100) | CS | $\begin{aligned} & f=10 \mathrm{kHz}, R_{S}=1 \mathrm{k} \Omega, \\ & \mathrm{AvCL}=100 \end{aligned}$ | - | 105 | - | - | 105 | - | dB |

ELECTRICAL CHARACTERISTICS At $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$ for PM4136, $0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}$ for PM4136C, and $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}$ unless otherwise specified.

|  |  |  | PM4136 |  |  | PM4136C |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | - | - | 6.0 | - | - | 7.5 | mV |
| Input Offset Current | los |  | - | - | 500 | - | - | 300 | nA |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | - | - | 1500 | - | - | 800 | nA |
| Large-Signal Voltage Gain | Avo | $\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | 25,000 | - | - | 15,000 | - | - | V/V |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $R_{L} \geq 2 k \Omega$ | $\pm 10$ | - | - | $\pm 10$ | - | - | V |
| Power Consumption | $P_{\text {d }}$ | $\mathrm{T}_{A}=$ High, No load | - | 180 | 300 | - | 180 | 300 | mW |
|  | $\mathrm{P}_{\mathrm{d}}$ | $\mathrm{T}_{\mathrm{A}}=$ Low, No load | - | 240 | 400 | - | 240 | 400 | mW |

## NOTE:

1. Guaranteed by design.

## DICE CHARACTERISTICS



ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM4136GR LIMIT | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $\mathrm{V}_{\text {OS }}$ | $\mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega$ | 6.0 | mV MAX |
| Input Offset Current | $\mathrm{I}_{0}$ |  | 200.0 | nA MAX |
| Input Bias Current | $\mathrm{I}_{\mathrm{B}}$ |  | 500.0 | nA MAX |
| Input Voltage Range | IVR |  | $\pm 12.0$ | $V$ MIN |
| Common Mode Rejection Ratio | CMRR | $\begin{aligned} & \mathrm{V}_{\mathrm{CM}}= \pm 12 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \end{aligned}$ | 70.0 | dB MIN |
| Power Supply Rejection Ratio | PSRR | $\begin{aligned} & \mathrm{R}_{\mathrm{S}} \leq 10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{S}}= \pm 5 \mathrm{~V} \text { to } \pm 15 \mathrm{~V} \end{aligned}$ | 150.0 | $\mu \mathrm{V} / \mathrm{V}$ MAX |
| Output Voltage Swing | $\mathrm{V}_{0}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \hline \end{aligned}$ | $\begin{array}{r}  \pm 12.0 \\ \pm 10.0 \end{array}$ | V MIN |
| Large Signal Voltage Gain | $A_{\text {vo }}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\mathrm{O}}= \pm 10 \mathrm{~V} \end{aligned}$ | 20,000 | V/V MIN |
| Power Consumption (Four Amplifiers) | $P_{\text {d }}$ | $V_{\text {OUT }}=0$ <br> No Load | 340 | mW MAX |

TYPICAL ELECTRICAL CHARACTERISTICS at $\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | PM4136GR <br> TYPICAL |
| :--- | :--- | :--- | :--- |
| Slew Rate | SR | $\mathrm{AvCL}=+1.0$ <br> $R_{L} \geq 2 \mathrm{k} \Omega$ | 1.5 |
| Closed Loop Bandwidth | BW | $\mathrm{AvCL}=+1.0$ | Cl |
| Channel Separation | CS | $\mathrm{AvCL}=100$ <br> $\mathrm{f}=10 \mathrm{kHz}$ <br> $R_{\mathrm{S}}=1 \mathrm{k} \Omega$ | 3.0 |

NOTE:
Either or both V+ pads may be used without any change in performance.

# JM38510/10104 JAN SINGLE LOW INPUT CURRENT OPERATIONAL AMPLIFIER EXTERNALLY COMPENSATED 

## GENERAL DESCRIPTION

This data sheet covers the electrical requirements for a monolithic, low input current externally compensated operational amplifier as specified in MIL-M-38510/101 for device type 04. Devices supplied to this data sheet are manufactured and tested at PMI's MIL-M-38510 certified facility and are listed in QPL-38510.

Complete device requirements will be found in MIL-M-38510 and MIL-M-38510/101 for Class B processed devices.

## GENERIC CROSS-REFERENCE INFORMATION

This cross-reference information is presented for the convenience of the user. The generic-industry types listed may not have identical operational performance characteristics across the military temperature range or reliability factors equivalent to the MIL-M-38510 device.

## Military Device Type <br> 04 <br> Generic-Industry Type LM108A

PIN CONNECTIONS AND ORDERING INFORMATION
NOTE: Lead Finish: Gold Plate.
Check with factory for other qualified lead finishes.
JM38510/10104BGC
PMI Device Type
PM108AJ1/38510

## POWER AND THERMAL CHARACTERISTICS

| Package | Case outline | Maximum allowable <br> power dissipation | Maximum <br> $\theta \mathrm{J}-\mathbf{C}$ | Maximum <br> $\theta \mathrm{J}-\mathbf{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| 8 Lead Can G 330 mW at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ <br> (TO-99)  $40^{\circ} \mathrm{C} / \mathrm{W}$ $150^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |

## CASE OUTLINE

Per MIL-M-38510, Appendix C, Case Outline A-1 (8 Lead Can). Package Type Designator " $G$ ".

## SIMPLIFIED SCHEMATIC



ELECTRICAL CHARACTERISTICS at $5 \mathrm{~V} \leq \pm \mathrm{V}_{C C} \leq 20 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$ ，unless otherwise noted．

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $V_{10}$ | $\begin{array}{ll} \text { (Note 2) } & T_{A}=25^{\circ} \mathrm{C} \\ R_{S}=50 \Omega & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -0.5 \\ & -1.0 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +1.0 \end{aligned}$ | mV |
| Input Offset Voltage Temperature Sensitivity | $\frac{\Delta \mathrm{V}_{10}}{\Delta \mathrm{~T}}$ | $\begin{aligned} & \Delta \mathrm{T}_{\mathrm{A}} \text { from }-55^{\circ} \mathrm{C} \text { to }+25^{\circ} \mathrm{C} \\ & \Delta \mathrm{~T}_{\mathrm{A}} \text { from }+25^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{aligned} & -5.0 \\ & -5.0 \\ & \hline \end{aligned}$ | $\begin{array}{r} +5.0 \\ +5.0 \\ \hline \end{array}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | 110 | （Note 2） $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -0.2 \\ & -0.4 \end{aligned}$ | $\begin{aligned} & +0.2 \\ & +0.4 \end{aligned}$ | nA |
| Input Offset Current Temperature Sensitivity | $\frac{\Delta I_{10}}{\Delta T}$ | $\begin{aligned} & \Delta \mathrm{T}_{\mathrm{A}} \text { from }-55^{\circ} \mathrm{C} \text { to }+25^{\circ} \mathrm{C} \\ & \Delta \mathrm{~T}_{\mathrm{A}} \text { from }+25^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -2.5 \\ & -2.5 \end{aligned}$ | $\begin{aligned} & +2.5 \\ & +2.5 \end{aligned}$ | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\begin{aligned} & +1_{1 \mathrm{~B}} \\ & -1_{1 \mathrm{~B}} \end{aligned}$ | （Note 2） $\begin{aligned} & 25^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -0.1 \\ & -0.1 \\ & -0.1 \\ & -0.1 \end{aligned}$ | $\begin{aligned} & +2.0 \\ & +3.0 \\ & +2.0 \\ & +3.0 \end{aligned}$ | $n A$ $n A$ |
| Power Supply Rejection Ratio | ＋PSRR | $\begin{array}{lll} +V_{C C}=10 V & R_{S}=50 \Omega & T_{A}=25^{\circ} \mathrm{C} \\ -V_{C C}=20 V & -55^{\circ} \mathrm{C} \leq T_{A} 125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -16 \\ & -16 \end{aligned}$ | $\begin{aligned} & +16 \\ & +16 \end{aligned}$ | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Supply Rejection Ratio | －PSRR | $\begin{array}{ll} +V_{C C}=20 V & R_{S}=50 \Omega \\ -V_{C C}=-10 V & T_{A}=25^{\circ} \mathrm{C} \\ -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & -16 \\ & -16 \end{aligned}$ | $\begin{aligned} & +16 \\ & +16 \end{aligned}$ | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Voltage Common Mode Rejection | CMR | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{S}}=50 \Omega \end{aligned}$ | 96 | － | dB |
| Adjustment For Input Offset Voltage | $\begin{aligned} & V_{10} \\ & \text { ADJ (+) } \end{aligned}$ | $\pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  |  | mV |
| Adjustment For Input Offset Voltage | $\begin{aligned} & V_{10} \\ & \text { ADJ (-) } \end{aligned}$ | $\pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  |  | mV |
| Output Short Circuit Current （For Positive Output） | ＇0s（＋） | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \quad \mathrm{t} \leq 25 \mathrm{mS} \\ & \text { (Note 3) } \end{aligned}$ | 15 | － | mA |
| Output Short Circuit Current （For Negative Output） | $\mathrm{IOS}_{(-)}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \quad \mathrm{t} \leq 25 \mathrm{mS} \\ & \text { (Note 3) } \end{aligned}$ | － | 15 | mA |
| Supply Current | ${ }^{\text {I cc }}$ | $\begin{array}{ll}  \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} & \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & T_{\mathrm{A}}=+125^{\circ} \mathrm{C} \end{array}$ | － | $\begin{aligned} & 0.8 \\ & 0.6 \\ & 6.6 \end{aligned}$ | mA |
| Output Voltage Swing （Maximum） | $V_{\text {OP }}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\pm 16$ - | － | V |
| Open Loop Voltage Gain （Single Ended）（Note 1） | $\mathrm{Avs}_{( \pm)}$ | $\begin{array}{lc}  \pm V_{C C}=20 \mathrm{~V} & T_{A}=25^{\circ} \mathrm{C} \\ R_{L}=10 \mathrm{k} \Omega & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ V_{\text {OUT }}= \pm 15 \mathrm{~V} & \\ \hline \end{array}$ | 80 40 | － | V／mV |
| Open Loop Voltage Gain （Single Ended）（Note 1） | Avs | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V} \\ & \hline \end{aligned}$ | 20 | － | $\mathrm{V} / \mathrm{mV}$ |
| Transient Response Rise Time | $\mathrm{TR}_{(\text {（tr）}}$ | $\mathrm{C}_{\mathrm{F}}=10 \mathrm{pF}$ | － | 1000 | nsec |
| Transient Response Overshoot | $\mathrm{TR}_{(\mathrm{OS})}$ | $\mathrm{C}_{\mathrm{F}}=10 \mathrm{pF}$ | － | 50 | \％ |
| Noise（Referred to Input） Broadband | $\mathrm{N}_{1}$（BB） | $\begin{array}{ll}  \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V} \\ \text { Bandwidth }=5 \mathrm{kHz} \end{array} \quad T_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | － | 15 | $\mu \mathrm{V}$ rms |
| Noise（Referred to Input） Popcorn | $N_{1}(P C)$ | $\begin{array}{ll}  \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V} \\ \text { Bandwidth }=5 \mathrm{kHz} \end{array} \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | － | 40 | $\mu \mathrm{V}$ peak |

## NOTES：

1．Note that gain is not specified at $\mathrm{V}_{1 O \text {（ADJ）}}$ extremes．Some gain reduction is usually seen at $\mathrm{V}_{10}$（ADJ）extremes．For closed loop applications（closed loop gain less than 1,000 ），the open loop tests（ $A_{\text {vs }}$ ）prescribed herein should guarantee a positive，reasonably linear，transfer characteristic． They do not，however，guarantee that the open loop gain is linear，or even positive，over the operating range．If either of these requirements exist
（positive open loop gain or open loop gain linearity）．they should be specified in the individual procurement document as additional require－ ments．
2．Tests at common mode $\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{CM}}=-15 \mathrm{~V}$ ，and $\mathrm{V}_{\mathrm{CM}}=+15 \mathrm{~V}$ ．
3．Continuous short circuit limits will be considerably less than the indicated test limits．Continuous IOS at $T_{A} \leq 75^{\circ} \mathrm{C}$ will cause $\mathrm{T}_{\mathrm{j}}$ to exceed the maxi－ mum of $175^{\circ} \mathrm{C}$ ．For dual devices， $\mathrm{I}_{\mathrm{OS}}$ is measured one channel at a time．

ELECTRICAL CHARACTERISTICS at $5 \mathrm{~V} \leq \pm \mathrm{V}_{\mathrm{CC}} \leq 20 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR ( + ) | $\begin{array}{ll} A_{V}=1 & -55^{\circ} \mathrm{C} \leq T_{A} \leq 25^{\circ} \mathrm{C} \\ V_{I N}=+5 \mathrm{~V} & T_{A}=125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & 0.05 \\ & 0.05 \\ & \hline \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{sec}$ |
| Slew Rate | SR (-) | $\begin{array}{ll} A_{V}=1 & -55^{\circ} \mathrm{C} \leq T_{A} \leq 25^{\circ} \mathrm{C} \\ V_{I N}= \pm 5 \mathrm{~V} & T_{A}=125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{sec}$ |
| Settling Time | $\begin{aligned} & t_{S}(+) \\ & t_{S}(-) \end{aligned}$ | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C} \\ & \mathrm{~T}_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \end{aligned}$ | - - - - | - - - - | ns |

## NOTES:

1. Note that gain is not specified at $V_{1 O}(A D J)$ extremes. Some gain reduction is usually seen at $V_{I O}$ (ADJ) extremes. For closed loop applications (closed loop gain less than 1,000 ), the open loop tests ( $A_{\mathrm{Vs}}$ ) prescribed herein should guarantee a positive, reasonably linear, transfer characteristic. They do not, however, guarantee that the open loop gain is linear, or even positive, over the operating range. If either of these requirements exist (positive open loop gain or open loop gain linearity). they should be specified in the individual procurement document as additional requirements.
2. Tests at common mode $\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{CM}}=-15 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{CM}}=+15 \mathrm{~V}$.
3. Continuous short circuit limits will be considerably less than the indicated test limits. Continuous $\mathrm{I}_{\mathrm{OS}}$ at $\mathrm{T}_{A} \leq 75^{\circ} \mathrm{C}$ will cause $\mathrm{T}_{j}$ to exceed the maximum of $175^{\circ} \mathrm{C}$. For dual devices, $\mathrm{I}_{\mathrm{OS}}$ is measured one channel at a time.

For Test Circuit Diagrams See MIL-M-38510/101

## GENERAL DESCRIPTION

This data sheet covers the electrical requirements for a dual low input current externally compensated operational amplifier as specified in MIL－M－38510／101 for device type 06.
Devices supplied to this data sheet are manufactured and tested at PMI＇s MIL－M－38510 certified facility and are listed in QPL－38510．
Complete device requirements will be found in MIL－M－38510 and MIL－M－38510／101 for Class B processed devices．

## GENERIC CROSS－REFERENCE INFORMATION

This cross－reference information is presented for the conven－ ience of the user．The generic－industry types listed may not have identical operational performance characteristics across the mil－ itary temperature range or reliability factors equivalent to the MIL－M－38510 device．

Military Device Type
06

Generic－Industry Type LM2108A

PIN CONNECTIONS AND ORDERING INFORMATION


## 16 PIN HERMETIC DIP

 （Q－Suffix）Jan Device JM38510／10106BEB

PMI Device Type PM2108AQ2／38510

Note：Lead Finishe：Acid Tin Plate Check with factory for other qualified lead finishes．

POWER AND THERMAL CHARACTERISTICS

| Package | Case outline | Maximum allowable <br> power dissipation | Maximum <br> $\theta \mathrm{J}-\mathrm{C}$ | Maximum <br> $\theta \mathrm{J}-\mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: |
| Dual－in－line | E | 400 mW at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $35^{\circ} \mathrm{C} / \mathrm{W}$ | $120^{\circ} \mathrm{C} / \mathrm{W}$ |

## SIMPLIFIED SCHEMATIC



ELECTRICAL CHARACTERISTICS at $5 \mathrm{~V} \leq \pm \mathrm{V}_{\mathrm{CC}} \leq 20 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Offset Voltage | $V_{10}$ | $\begin{array}{ll} \text { (Note 2) } & T_{A}=25^{\circ} \mathrm{C} \\ R_{S}=50 \Omega & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & -0.5 \\ & -1.0 \end{aligned}$ | $\begin{aligned} & +0.5 \\ & +1.0 \end{aligned}$ | mV |
| Input Offset Voltage Temperature Sensitivity | $\frac{\Delta V_{10}}{\Delta T}$ | $\begin{aligned} & \Delta T_{A} \text { from }-55^{\circ} \mathrm{C} \text { to }+25^{\circ} \mathrm{C} \\ & \Delta T_{A} \text { from }+25^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} -5.0 \\ -5.0 \\ \hline \end{array}$ | $\begin{array}{r} +5.0 \\ +5.0 \\ \hline \end{array}$ | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | $I_{10}$ | (Note 2) $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -0.2 \\ & -0.4 \end{aligned}$ | $\begin{aligned} & +0.2 \\ & +0.4 \end{aligned}$ | nA |
| Input Offset Current Temperature Sensitivity | $\frac{\Delta I_{10}}{\Delta T}$ | $\begin{aligned} & \Delta T_{A} \text { from }-55^{\circ} \mathrm{C} \text { to }+25^{\circ} \mathrm{C} \\ & \Delta T_{A} \text { from }+25^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -2.5 \\ & -2.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} +2.5 \\ +2.5 \\ \hline \end{array}$ | $\mathrm{pA} /{ }^{\circ} \mathrm{C}$ |
| Input Bias Current | $\begin{aligned} & +I_{18} \\ & -I_{1 B} \end{aligned}$ | (Note 2) $\begin{aligned} & 25^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq+25^{\circ} \mathrm{C} \\ & 25^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq+25^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -0.1 \\ & -0.1 \\ & -0.1 \\ & -0.1 \\ & \hline \end{aligned}$ | $\begin{aligned} & +2.0 \\ & +3.0 \\ & +2.0 \\ & +3.0 \\ & \hline \end{aligned}$ | $n \mathrm{n}$ |
| Power Supply Rejection Ratio | +PSRR | $\begin{aligned} & +V_{C C}=10 \mathrm{~V} \quad R_{S}=50 \Omega \\ & -V_{C C}=20 \mathrm{~V} \end{aligned} \quad \begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} 125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | $\begin{aligned} & -16 \\ & -16 \end{aligned}$ | $\begin{aligned} & +16 \\ & +16 \end{aligned}$ | $\mu \mathrm{V} / \mathrm{V}$ |
| Power Supply Rejection Ratio | -PSRR | $\begin{array}{ll} +V_{C C}=20 \mathrm{~V} & \mathrm{R}_{S}=50 \Omega \\ -\mathrm{V}_{\mathrm{AC}}=-105^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} -16 \\ -16 \\ \hline \end{array}$ | $\begin{aligned} & +16 \\ & +16 \\ & \hline \end{aligned}$ | $\mu \mathrm{V} / \mathrm{V}$ |
| Input Voltage Common Mode Rejection | CMR | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V} \\ & \mathrm{~V}_{I N}= \pm 15 \mathrm{~V} \\ & R_{\mathrm{S}}=50 \Omega \\ & \hline \end{aligned}$ | 96 | - | dB |
| Adjustment For Input Offset Voltage | $V_{10}$ <br> ADJ (+) | $\pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  |  | mV |
| Adjustment For Input Offset Voltage | $\begin{aligned} & V_{10} \\ & \operatorname{ADJ}(-1 \end{aligned}$ | $\pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}$ |  |  | mV |
| Output Short Circuit Current (For Positive Output) | '0S (t) | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \quad \mathrm{t} \leq 25 \mathrm{mS} \\ & \text { Note } 3) \end{aligned}$ | 15 | - | mA |
| Output Short Circuit Current (For Negative Output) | $\mathrm{I}_{\text {OS }}^{(-)}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \quad \mathrm{t} \leq 25 \mathrm{mS} \\ & \text { (Note 3) } \end{aligned}$ | - | 15 | mA |
| Supply Current | ${ }^{\text {I Cc }}$ | $\pm \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} \quad \begin{aligned} & \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \\ & \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | - - - | $\begin{aligned} & 0.8 \\ & 0.6 \\ & 0.6 \\ & \hline \end{aligned}$ | mA |
| Output Voltage Swing (Maximum) | $V_{\text {OP }}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega \end{aligned}$ | $\pm 16$ | - | V |
| Open Loop Voltage Gain (Single Ended) (Note 1) | $\mathrm{Alvs}_{\text {( } ~}^{\text {l }}$ | $\begin{array}{ll}  \pm V_{C C}=20 \mathrm{~V} & T_{A}=25^{\circ} \mathrm{C} \\ R_{\mathrm{L}}=10 \mathrm{k} \Omega & -55^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq 125^{\circ} \mathrm{C} \\ V_{\text {OUT }}= \pm 15 \mathrm{~V} & \end{array}$ | $\begin{aligned} & 80 \\ & 40 \end{aligned}$ | - | V/mV |
| Open Loop Voltage Gain (Single Ended) (Note 1) | Avs | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V} \\ & \hline \end{aligned}$ | 20 | - | V/mV |
| Transient Response Rise Time | $\mathrm{TR}_{(\text {(tr) }}$ | $\mathrm{C}_{\mathrm{F}}=10 \mathrm{pF}$ | - | 1000 | nsec |
| Transient Response Overshoot | TR ${ }_{\text {OS }}$ | $\mathrm{C}_{\mathrm{F}}=10 \mathrm{pF}$ | - | 50 | \% |
| Noise (Referred to Input) Broadband | $\mathrm{N}_{1}(\mathrm{BB})$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 15 | $\mu \mathrm{V}$ rms |
| Noise (Referred to Input) Popcorn | $\mathrm{N}_{1}(\mathrm{PC})$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | - | 40 | $\mu \mathrm{V}$ peak |

## NOTES:

1. Note that gain is not specified at $V_{1 O(A D J)}$ extremes. Some gain reduction is usually seen at $\mathrm{V}_{10}(A D J)$ extremes. For closed loop applications (closed loop gain less than 1,000 ), the open loop tests ( $A_{\text {vs }}$ ) prescribed herein should guarantee a positive, reasonably linear, transfer characteristic. They do not, however, guarantee that the open loop gain is linear, or even positive, over the operating range. If either of these requirements exist
(positive open loop gain or open loop gain linearity). they should be specified in the individual procurement document as additional requirements.
2. Tests at common mode $\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{CM}}=-15 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{CM}}=+15 \mathrm{~V}$.
3. Continuous short circuit limits will be considerably less than the indicated test limits. Continuous IOS at $T_{A} \leq 75^{\circ} \mathrm{C}$ will cause $T_{j}$ to exceed the maximum of $175^{\circ} \mathrm{C}$. For dual devices, $\mathrm{I}_{\mathrm{OS}}$ is measured one channel at a time.

ELECTRICAL CHARACTERISTICS at $5 \mathrm{~V} \leq \pm \mathrm{V}_{\mathrm{CC}} \leq 20 \mathrm{~V}$ and $-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}$, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Slew Rate | SR ( + ) | $\begin{array}{ll} A_{V}=1 & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 25^{\circ} \mathrm{C} \\ \mathrm{~V}_{\text {IN }}=+5 \mathrm{~V} & \mathrm{~T}_{A}=125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ |  | V/ $/$ sec |
| Slew Rate | SR (-) | $\begin{array}{ll} A_{V}=1 & -55^{\circ} \mathrm{C} \leq T_{A} \leq 25^{\circ} \mathrm{C} \\ V_{\text {IN }}= \pm 5 \mathrm{~V} & T_{A}=125^{\circ} \mathrm{C} \end{array}$ | $\begin{aligned} & 0.05 \\ & 0.05 \end{aligned}$ |  | $\mathrm{V} / \mu \mathrm{sec}$ |
| Settling Time | $\begin{aligned} & \mathrm{t}_{\mathrm{S}}(+) \\ & \mathrm{t}_{\mathrm{S}}(-) \end{aligned}$ | $\begin{aligned} & T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\ & T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \end{aligned}$ | - - - - | - - - - | ns |
| Channel Separation | CS | $\begin{aligned} & \pm V_{C C}=20 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | 80 | - | dB |

## NOTES:

1. Note that gain is not specified at $V_{1 O \text { (ADJ) }}$ extremes. Some gain reduction is usually seen at $V_{10}$ (ADJ) extremes. For closed loop applications (closed loop gain less than 1,000), the open loop tests ( $A_{V S}$ ) prescribed herein should guarantee a positive, reasonably linear, transfer characteristic. They do not, however, guarantee that the open loop gain is linear, or even positive, over the operating range. If either of these requirements exist (positive open loop gain or open loop gain linearity). they should be specified in the individual procurement document as additional requirements.
2. Tests at common mode $\mathrm{V}_{\mathrm{CM}}=0, \mathrm{~V}_{\mathrm{CM}}=-15 \mathrm{~V}$, and $\mathrm{V}_{\mathrm{CM}}=+15 \mathrm{~V}$.
3. Continuous short circuit limits will be considerably less than the indicated test limits. Continuous $I_{O S}$ at $T_{A} \leq 75^{\circ} \mathrm{C}$ will cause $T_{j}$ to exceed the maximum of $175^{\circ} \mathrm{C}$. For dual devices, $\mathrm{I}_{\mathrm{OS}}$ is measured one channel at a time.

For Test Circuit Diagrams See MIL-M-38510/101

# JM38510/11401/11402/ 11403/11404/11405/11406 JAN JFET INPUT OPERATIONAL AMPLIFIERS 

## GENERAL DESCRIPTION

This data sheet covers the electrical requirements for a monolithic, low-power, internally compensated BIFET operational amplifier as specified in MIL-M-38510/114 for device types 01 to 06 . Devices supplied to this data sheet are manufactured and tested at PMI's MIL-M-38510 certified facility and are listed in QPL-38510.

Complete device requirements will be found in MIL-M-38510 and MIL-M-38510/114 for Class B processed devices.

## GENERIC CROSS-REFERENCE INFORMATION

This cross-reference information is presented for the convenience of the user. The generic-industry types listed may not have identical operational performance characteristics across the military temperature range or reliability factors equivalent to the MIL-M-38510 device.

Military Device Type

| 01 | LF-155 |
| :--- | :--- |
| 04 | LF-155A |
| 02 | LF-156 |
| 05 | LF-156A |
| 03 | LF-157 |
| 06 | LF-157A |

## SIMPLIFIED SCHEMATIC



NOTE: For values of C1, C2, R5, R6 see the following table:

|  | $01 / 04$ | $02 / 05$ | $03 / 06$ |
| :---: | :---: | :---: | :---: |
| C 1 | 7 pF | 5 pF | 1.7 pF |
| C 2 | 7 pF | 5 pF | 1.7 pF |
| R 5 | $7.2 \mathrm{k} \Omega$ | $3.6 \mathrm{k} \Omega$ | $3.6 \mathrm{k} \Omega$ |
| R 6 | $7.2 \mathrm{k} \Omega$ | $3.6 \mathrm{k} \Omega$ | $3.6 \mathrm{k} \Omega$ |

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Input Voltage Range (Note 1) . . . . . . . . . . . . . . . . . . . . . $\pm 20 \mathrm{~V}$
Differential Input Voltage Range . . . . . . . . . . . . . . . . . $\pm 40 \mathrm{~V}$
NOTES:

1. The absolute maximum negative input voltage is equal to the negative power supply voltage.
2. Short circuit may be to ground to either supply. Rating applies to $+125^{\circ} \mathrm{C}$ case temperature or $+75^{\circ} \mathrm{C}$ ambient temperature.

Lead Temperature (Soldering, 60 sec.) . . . . . . . . . . . $300^{\circ} \mathrm{C}$ Junction Temperature . . . . . . . . . . . . . . T $\mathrm{T}_{\mathrm{J}}=175^{\circ} \mathrm{C}$ (Note 3) Storage Temperature Range . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Output Short-Circuit Duration . . . . . . . . . Unlimited (Note 2)
3. For short-term test (in the specific burn-in and life test configuration when required and up to 168 hours maximum), $\mathrm{T}_{\mathrm{J}}=275^{\circ} \mathrm{C}$.

## RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range . . . . . . . . . . . . . . . . . . $\pm 5$ to $\pm 20$ VDC
Ambient Temperature Range .......... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $\quad V_{C C}$ from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$; source resistance $=50$ ohm; ambient temperature range $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and figure 1, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | 01 LIMITS |  | 04 LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Input Offset Voltage | $V_{10}$ | $\begin{aligned} & \pm V_{C C}= \pm 5 \mathrm{~V}, V_{C M}=0 \mathrm{~V} \\ & T_{A}=25^{\circ} \mathrm{C} \end{aligned}$ | -5 | 5 | -2 | 2 |  |
|  |  | $\begin{aligned} & \pm V_{C C}= \pm 20 \mathrm{~V} \\ & V_{C M}= \pm 15 \mathrm{~V}, 0 \mathrm{~V} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | -7 | 7 | -2.5 | 2.5 | mV |
| Input Offset Voltage Temperature Sensitivity | $\frac{\Delta V_{10}}{\Delta T}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=\mathrm{OV} \end{aligned}$ | -30 | 30 | -10 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | 110 | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ | -20 | 20 | -20 | 20 | pA |
|  |  | $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ | -20 | 20 | -20 | 20 | nA |
| Input Bias Current <br> (Note 1) <br> (Note 2) <br> (Note 3) | $\begin{aligned} & +I_{I B} \\ & -I_{1 B} \end{aligned}$ | $\begin{array}{ll}  \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, & \mathrm{~V}_{\mathrm{CM}}=+15 \mathrm{~V} \\ \mathrm{t} \leq 25 \mathrm{~ms} & \mathrm{~T}_{j}=25^{\circ} \mathrm{C} \\ & \mathrm{~T}_{j}=125^{\circ} \mathrm{C} \end{array}$ | $\begin{array}{r} -100 \\ -10 \end{array}$ | 3500 60 | -100 -10 | 3500 60 | pA |
|  |  | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \quad \mathrm{~V}_{\mathrm{CM}}=+10 \mathrm{~V},$ | -100 | 300 | -100 | 300 | pA |
|  |  | $\mathrm{t} \leq 25 \mathrm{~ms} \quad \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | -10 | 50 | -10 | 50 | nA |
|  |  | $\pm V_{C C}= \pm 20 \mathrm{~V}, \quad-15 \mathrm{~V} \leq V_{C M} \leq 0 \mathrm{~V}$ | -100 | 100 | -100 | 100 | pA |
|  |  | t $\leq 25 \mathrm{~ms} \quad \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | -100 -10 | 50 | -10 -10 | 50 | nA |
| Power Supply Rejection Ratio | +PSRR <br> -PSRR | $\begin{aligned} & +V_{C C}=10 \mathrm{~V},-V_{C C}=-20 \mathrm{~V} \\ & +V_{C C}=20 \mathrm{~V},-V_{C C}=-10 \mathrm{~V} \end{aligned}$ | 85 | - | 85 | - | dB |
| Input Voltage Common Mode Rejection (Note 4) | CMR | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 15 \mathrm{~V} \end{aligned}$ | 85 | - | 85 | - | dB |
| Adjustment for Input Offset Voltage | $\mathrm{V}_{10} \mathrm{ADJJ}(+)$ | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}$ | +8 | - | +8 | - | mV |
|  | $\mathrm{V}_{10}$ ADJ ( - ) | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}$ | - | -8 | - | -8 |  |
| Output Short Circuit Current (for Positive Output) (Note 5) | $\mathrm{IOS}(+)$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & t \leq 25 \mathrm{~ms} \\ & \text { (Short Circuit to Ground) } \end{aligned}$ | -50 | - | -50 | - | mA |
| Output Short Circuit Current (for Negative Output) (Note 5) | $\operatorname{los}(-)$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & t \leq 25 \mathrm{~ms} \\ & \text { (Short Circuit to Ground) } \end{aligned}$ | - | 50 | - | 50 | mA |
| Suppiy Current | $I_{\text {cc }}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | - | 6 | - | 6 |  |
|  |  | $\pm \mathrm{V}_{C C}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 4 | - | 4 | mA |
|  |  | $\mathrm{T}_{A}=+125^{\circ} \mathrm{C}$ | - | 4 | - | 4 |  |
| Output Voltage Swing (Maximum) | $\mathrm{V}_{\mathrm{OP}}$ | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 16$ | - | $\pm 16$ | - | V |
|  |  | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 15$ | - | $\pm 15$ | - |  |
| Open Loop Voltage Gain (Single Ended) (Note 6) | $A_{\mathrm{VS}}(+)$ <br> Avs(-) | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}= \pm 15 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | 50 | - | 50 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | 25 | - | 25 | - |  |
| Open Loop Voltage Gain (Single Ended) (Note 6) | Avs | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V} \end{aligned}$ | 10 | - | 10 | - | $\mathrm{V} / \mathrm{mV}$ |

ELECTRICAL CHARACTERISTICS at $\quad V_{C C}$ from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$; source resistance $=50$ ohm; ambient temperature range $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and figure 1, unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | 01 LIMITS |  | 04 LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Transient Response Rise Time | $T R_{(t r)}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{AV}=1 \\ & \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \text { See Figure } 2 \\ & \mathrm{~V}_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | - | 150 | - | 150 | ns |
| Transient Response Overshoot | TR ${ }_{(0 \mathrm{os})}$ | $\begin{aligned} & \pm V_{C C}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega, A V=1 \\ & C_{L}=100 \mathrm{pF}, \text { See Figure } 2 \\ & V_{I N}=50 \mathrm{mV} \end{aligned}$ | - | 40 | - | 40 | \% |
| Slew Rate | $\begin{aligned} & \text { SR(+) } \\ & \text { and } \\ & \text { SR(-) } \end{aligned}$ | $\begin{aligned} & V_{I N}= \pm 5 \mathrm{~V}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & A V=1, \text { See Figure } 2 \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C},+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 2 \\ & 1 \end{aligned}$ | - | $\begin{array}{r} 3 \\ 1.5 \end{array}$ | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Settling Time | ts( + ) and ts( - ) | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}(0.1 \% \text { error }) \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{AV}=-1 \\ & \text { See Figure } 3 \end{aligned}$ | - | 1500 | - | 1500 | ns |
| Noise (Referred to Input) Broadband | $\mathrm{N}_{\mathbf{\prime}}(\mathrm{BB})$ | $\begin{aligned} & \pm V_{C C}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned}$ | - | 10 | - | 10 | $\mu \mathrm{V}_{\text {rms }}$ |
| Noise (Referred to Input) Popcorn | $N_{l}(P C)$ | $\begin{aligned} & \mathrm{IV}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned}$ | - | 80 | - | 80 | $\mu \mathrm{V}_{\mathrm{pk}}$ |

## NOTES:

1. Bias currents are actually junction leakage currents which double (approximately) for each $10^{\circ} \mathrm{C}$ increase in junction temperature $\mathrm{T}_{\mathrm{J}}$. Measurement of bias current is specified at $T_{j}$ rather than $T_{A}$, since normal warmup thermal transients will affect the bias currents. The measurements for bias currents must be made within 25 ms after power is first applied to the device for test. Measurement at $T_{A}=-55^{\circ} \mathrm{C}$ is not necessary since expected values are too small for typical test systems.
2. Bias current is sensitive to power supply voltage, common mode voltage and temperature as shown by the following typical curves:


## CASE OUTLINE

Per MIL-M-38510, Appendix C, Case Outline A-1 (8 Lead Can). Package Type Designator " G ".

3. Negative $\mathrm{I}_{\mathrm{IB}}$ minimum limits reflect the characteristics of devices with bias current compensation.
4. CMR is calculated from $V_{10}$ measurements at $V_{C M}=+15 \mathrm{~V}$ and -15 V .
5. Continuous limits shall be considerably lower. Protection for shorts to either supply exists providing that $T_{J}(\max ) \leq 175^{\circ} \mathrm{C}$.
6. Because of thermal feedback effects from output to input, open loop gain is not guaranteed to be linear or positive over the operating range. These requirements, if needed, should be specified by the user in additional procurement documents.

## POWER AND THERMAL CHARACTERISTICS

| Package | Case outline | Maximum allowable <br> power dissipation | Maximum <br> $\Theta J-C$ | Maximum <br> $\Theta J-A$ |
| :---: | :---: | :---: | :---: | :---: |
| 8 Lead Can <br> (TO-99) | $G$ | 330 mW at $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$ | $40^{\circ} \mathrm{C} / \mathrm{W}$ | $150^{\circ} \mathrm{C} / \mathrm{W}$ |

## PIN CONNECTIONS \& ORDERING INFORMATION


(PIN 4 CONNECTED TO CASE)

Jan Device JM38510/11401BGC JM38510/11404BGC JM38510/11402BGC JM38510/11405BGC JM38510/11403BGC JM38510/11406BGC
Note: Lead Finish-Gold Plate.
Check with factory for other qualified lead finishes.

## ABSOLUTE MAXIMUM RATINGS

Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . $\pm 22 \mathrm{~V}$
Input Voltage Range (Note 1) . . . . . . . . . . . . . . . . . . . . . $\pm 20 \mathrm{~V}$
Differential Input Voltage Range . . . . . . . . . . . . . . . . . $\pm 40 \mathrm{~V}$

## NOTES:

1. The absolute maximum negative input voltage is equal to the negative power supply voltage.
2. Short circuit may be to ground to either supply. Rating applies to $+125^{\circ} \mathrm{C}$ case temperature or $+75^{\circ} \mathrm{C}$ ambient temperature.

## RECOMMENDED OPERATING CONDITIONS

Supply Voltage Range $\pm 5$ to $\pm 20 \mathrm{VDC}$

| Junction Temperature . . . . . . . . . . . . . . . $\mathrm{T}_{\mathrm{J}}=175^{\circ} \mathrm{C}$ (Note 3) <br> Storage Temperature Range . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| :---: |
|  |  |
|  |  |
|  |  |

3. For short-term test (in the specific burn-in and life test configuration when required and up to 168 hours maximum), $\mathrm{T}_{\mathrm{J}}=275^{\circ} \mathrm{C}$.
Lead Temperature (Soldering, 60 sec .)
$300^{\circ} \mathrm{C}$

Output Short-Circuit Duration . . . . . . . . . Unlimited (Note 2)

Ambient Temperature Range ......... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

ELECTRICAL CHARACTERISTICS at $\quad V_{C C}$ from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$; source resistance $=50$ ohm; ambient temperature range $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and figure 1 , unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | 02 LIMITS |  | 05 LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -5 | 5 | -2 | 2 |  |
|  |  | $\begin{aligned} & \pm V_{C C}= \pm 20 \mathrm{~V} \\ & V_{C M}= \pm 15 \mathrm{~V}, 0 \mathrm{~V} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | -7 | 7 | -2.5 | 2.5 | mV |
| Input Offset Voltage Temperature Sensitivity | $\frac{\Delta V_{10}}{\Delta T}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ | -30 | 30 | -10 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | 110 | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V}, \\ & \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ | -20 | 20 | -20 | 20 | pA |
|  |  | $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ | -20 | 20 | -20 | 20 | nA |
| Input Bias Current <br> (Note 1) <br> (Note 2) <br> (Note 3) | $\begin{aligned} & +I_{18} \\ & -I_{1 B} \end{aligned}$ | $\begin{array}{ll}  \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, & \mathrm{~V}_{\mathrm{CM}}=+15 \mathrm{~V} \\ \mathrm{t} \leq 25 \mathrm{~ms} & \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C} \\ \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C} \end{array}$ | -100 -10 | 3500 60 | -100 -10 | 3500 60 | nA |
|  |  | $\begin{aligned} & \pm V_{C C}= \pm 15 \mathrm{~V}, V_{C M}=+10 \mathrm{~V} \\ & T_{j}=25^{\circ} \mathrm{C} \end{aligned}$ | -100 | 300 | -100 | 300 | pA |
|  |  | $\mathrm{t} \leq 25 \mathrm{~ms} \quad \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | -10 | 50 | -10 | 50 | nA |
|  |  | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq 0 \mathrm{~V}$ |  |  |  |  |  |
|  |  | $\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}$ | -100 | 100 | -100 | 100 | pA |
|  |  | $\mathrm{t} \leq 25 \mathrm{~ms} \quad \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | -10 | 50 | -10 | 50 | nA |
| Power Supply Rejection Ratio | $\begin{aligned} & \text { + PSRR } \\ & \text {-PSRR } \end{aligned}$ | $\begin{aligned} & +V_{C C}=10 \mathrm{~V},-V_{C C}=-20 \mathrm{~V} \\ & +V_{C C}=20 \mathrm{~V},-V_{C C}=-10 \mathrm{~V} \end{aligned}$ | 85 | - | 85 | - | dB |
| Input Voltage Common Mode Rejection (Note 4) | CMR | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 15 \mathrm{~V} \end{aligned}$ | 85 | - | 85 | - | dB |
| Adjustment for Input Offset Voltage | $\mathrm{V}_{10} \mathrm{ADJ}(+)$ | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}$ | +8 | - | +8 | - | mV |
|  | $\mathrm{V}_{10}$ ADJ ( -1 | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}$ | - | -8 | - | -8 |  |
| Output Short Circuit Current (for Positive Output) (Note 5) | $\mathrm{los}(+)$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & \mathrm{t} \leq 25 \mathrm{~ms} \\ & \text { (Stiort Circuit to Ground) } \end{aligned}$ | -50 | - | -50 | - | mA |
| Output Short Circuit Current (for Negative Output) (Note 5) | $\operatorname{los}(-)$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & t \leq 25 \mathrm{~ms} \\ & \text { (Short Circuit to Ground) } \end{aligned}$ | - | 50 | - | 50 | mA |
| Supply Current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | - | 11 | - | 11 7 | mA |
|  |  | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 7 | - | 7 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ | - | 7 | - | 7 |  |
| Output Voltage Swing (Maximum) | $V_{O P}$ | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 16$ | - | $\pm 16$ | - | V |
|  |  | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 15$ | - | $\pm 15$ | - |  |
| Open Loop Voltage Gain (Single Ended) (Note 6) | $\mathrm{A}_{\mathrm{VS}(+)}$ <br> $A_{\text {VS( }}$ - | $\begin{aligned} & \pm V_{C C}= \pm 20 \mathrm{~V}, V_{O U T}= \pm 15 \mathrm{~V} \\ & R_{L}=2 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | 50 | - | 50 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | 25 | - | 25 | - |  |
| $\begin{aligned} & \text { Open Loop } \\ & \text { Voltage Gain } \\ & \text { (Single Ended) (Note 6) } \end{aligned}$ | Avs | $\begin{aligned} & \pm V_{C C}= \pm 5 \mathrm{~V} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & V_{\text {OUT }}= \pm 2 \mathrm{~V} \end{aligned}$ | 10 | - | 10 | - | $\mathrm{V} / \mathrm{mV}$ |

ELECTRICAL CHARACTERISTICS at $V_{C C}$ from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$; source resistance $=50 \mathrm{ohm}$; ambient temperature range $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and figure 1 , unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | 02 LIMITS |  | 05 LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Transient Response Rise Time | $T R_{(t r)}$ | $\begin{aligned} & \pm V_{C C}= \pm 15 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, A V=1 \\ & C_{\mathrm{L}}=100 \mathrm{pF}, \text { See Figure } 2 \\ & V_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | - | 100 | - | 100 | ns |
| Transient Response Overshoot | $\mathrm{TR}_{\text {(os) }}$ | $\begin{aligned} & \pm V_{C C}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega, A V=1 \\ & C_{\mathrm{L}}=100 \mathrm{pF}, \text { See Figure } 2 \\ & \mathrm{~V}_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | - | 40 | - | 40 | \% |
| Slew Rate | $\begin{aligned} & S R(+) \\ & \text { and } \\ & S R(-) \end{aligned}$ | $\begin{aligned} & V_{I N}= \pm 5 \mathrm{~V}, \pm V_{C C}= \pm 15 \mathrm{~V} \\ & A V=1, \text { See Figure } 2 \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C},+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{array}{r} 7.5 \\ 5 \end{array}$ | - | $\begin{array}{r} 10 \\ 7 \\ \hline \end{array}$ | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Settling Time | $\begin{aligned} & \text { ts }(+) \\ & \text { and } \\ & \mathrm{ts}(-) \end{aligned}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}(0.1 \% \text { error }) \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{AV}=-1 \\ & \text { See Figure } 3 \end{aligned}$ | - | 1500 | - | 1500 | ns |
| Noise (Referred to Input) Broadband | $\mathrm{N}_{1}(\mathrm{BB})$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned}$ | - | 10 | - | 10 | $\mu V_{\text {rms }}$ |
| Noise (Referred to Input) Popcorn | $N_{1}(\mathrm{PC})$ | $\begin{aligned} & \mathrm{IV}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned}$ | - | 80 | - | 80 | $\mu \mathrm{V}$ pk |

## NOTES:

1. Bias currents are actually junction leakage currents which double (approximately) for each $10^{\circ} \mathrm{C}$ increase in junction temperature $T_{J}$. Measurement of bias current is specified at $T_{J}$ rather than $T_{A}$, since normal warmup thermal transients will affect the bias currents. The measurements for bias currents must be made within 25 ms after power is first applied to the device for test. Measurement at $T_{A}=-55^{\circ} \mathrm{C}$ is not necessary since expected values are too small for typical test systems.
2. Bias current is sensitive to power supply voltage, common mode voltage and temperature as shown by the following typical curves:

3. Negative $I_{I B}$ minimum limits reflect the characteristics of devices with bias current compensation.

4. $C M R$ is calculated from $V_{10}$ measurements at $V_{C M}=+15 \mathrm{~V}$ and -15 V .
5. Continuous limits shall be considerably lower. Protection for shorts to either supply exists providing that $\mathrm{T}_{\mathrm{J}}(\max ) \leq 175^{\circ} \mathrm{C}$.
6. Because of thermal feedback effects from output to input, open loop gain is not guaranteed to be linear or positive over the operating range. These requirements, if needed, should be specified by the user in additional procurement documents.

## ABSOLUTE MAXIMUM RATINGS

| Supply Voltage Range . . . . . . . . . . . . . . . . . . . . . . . . . . . | $\pm 22 \mathrm{~V}$ |
| :--- | :--- |
| Input Voltage Range (Note 1) . . . . . . . . . . . . . . . | $\pm 40 \mathrm{~V}$ |

## NOTES:

1. The absolute maximum negative input voltage is equal to the negative power supply voltage.
2. Short circuit may be to ground to either supply. Rating applies to $+125^{\circ} \mathrm{C}$ case temperature or $+75^{\circ} \mathrm{C}$ ambient temperature.

Lead Temperature (Soldering, 60 sec.) . . . . . . . . . . . . $300^{\circ} \mathrm{C}$ Junction Temperature . . . . . . . . . . . . . . . TJ $=175^{\circ} \mathrm{C}$ (Note 3)
Storage Temperature Range . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Output Short-Circuit Duration . . . . . . . . . Unlimited (Note 2)
3. For short-term test (in the specific burn-in and life test configuration when required and up to 168 hours maximum), $\mathrm{T}_{\mathrm{J}}=275^{\circ} \mathrm{C}$.

Ambient Temperature Range ......... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

RECOMMENDED OPERATING CONDITIONS
Supply Voltage Range . . . . . . . . . . . . . . . . . $\pm 5$ to $\pm 20$ VDC
en ele
(

ELECTRICAL CHARACTERISTICS at $\quad V_{C C}$ from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$; source resistance $=50$ ohm; ambient temperature range $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and figure 1 , unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | 03 LIMITS |  | 06 LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Input Offset Voltage | $\mathrm{V}_{10}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & T_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | -5 | 5 | -2 | 2 |  |
|  |  | $\begin{aligned} & \pm V_{C C}= \pm 20 \mathrm{~V} \\ & V_{C M}= \pm 15 \mathrm{~V}, 0 \mathrm{~V} \\ & -55^{\circ} \mathrm{C} \leq T_{\mathrm{A}} \leq+125^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | -7 | 7 | -2.5 | 2.5 | mV |
| Input Offset Voltage Temperature Sensitivity | $\frac{\Delta V_{10}}{\Delta T}$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \end{aligned}$ | -30 | 30 | -10 | 10 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Input Offset Current | 110 | $\begin{aligned} & \pm \mathrm{V}_{C C}= \pm 20 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=0 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{J}}=25^{\circ} \mathrm{C} \end{aligned}$ | -20 | 20 | -20 | 20 | pA |
|  |  | $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ | -20 | 20 | -20 | 20 | nA |
| Input Bias Current <br> (Note 1) <br> (Note 2) <br> (Note 3) | $\begin{aligned} & +I_{I B} \\ & -I_{I B} \end{aligned}$ | $\begin{array}{ll}  \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, & V_{\mathrm{CM}}=+15 \mathrm{~V} \\ \mathrm{~T} \leq 25 \mathrm{~ms} & T_{j}=25^{\circ} \mathrm{C} \\ T_{j}=125^{\circ} \mathrm{C} \end{array}$ | -100 -10 | 3500 60 | -100 -10 | 3500 60 | pA |
|  |  |  | -100 | 300 | -100 | 300 | pA |
|  |  | $\mathrm{t} \leq 25 \mathrm{~ms} \quad \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | -10 | 50 | -10 | 50 | nA |
|  |  | $\begin{array}{ll}  \pm V_{C C}= \pm 20 \mathrm{~V}, & -15 \mathrm{~V} \leq V_{C M} \leq 0 \mathrm{~V} \\ T_{\mathrm{i}}=25^{\circ} \mathrm{C} \end{array}$ | -100 | 100 | -100 | 100 | pA |
|  |  | $\mathrm{t} \leq 25 \mathrm{~ms} \quad \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$ | $\begin{array}{r}-10 \\ \hline\end{array}$ | 50 | -10 | 50 | nA |
| Power Supply Rejection Ratio | $\begin{aligned} & \text { +PSRR } \\ & \text { - PSRR } \end{aligned}$ | $\begin{aligned} & +V_{C C}=10 \mathrm{~V},-V_{C C}=-20 \mathrm{~V} \\ & +V_{C C}=20 \mathrm{~V},-V_{C C}=-10 \mathrm{~V} \end{aligned}$ | 85 | - | 85 | - | dB |
| Input Voltage Common Mode Rejection (Note 4) | CMR | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}= \pm 15 \mathrm{~V} \\ & \hline \end{aligned}$ | 85 | - | 85 | - | dB |
| Adjustment for Input Offset Voltage | $\mathrm{V}_{10} \mathrm{ADJ}(+)$ | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}$ | +8 | - | +8 | - | mV |
|  | $\mathrm{V}_{10}$ ADJ ( - ) | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}$ | - | -8 | - | -8 |  |
| Output Short Circuit Current (for Positive Output) (Note 5) | $\operatorname{los}(+)$ | $\begin{aligned} & \pm V_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & \mathrm{t} \leq 25 \mathrm{~ms} \\ & \text { (Short Circuit to Ground) } \end{aligned}$ | -50 | - | -50 | - | mA |
| Output Short Circuit Current (for Negative Output) (Note 5) | $\mathrm{IOS}(-)$ | $\begin{aligned} & \pm V_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & t \leq 25 \mathrm{~ms} \\ & \text { (Short Circuit to Ground) } \end{aligned}$ | - | 50 | - | 50 | mA |
| Supply Current | ICC | $\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}$ | - | 11 | - | 11 | mA |
|  |  | $\pm \mathrm{V}_{C C}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | - | 7 | - | 7 |  |
|  |  | $T_{A}=+125^{\circ} \mathrm{C}$ | - | 7 | - | 7 |  |
| Output Voltage Swing (Maximum) | $V_{\text {OP }}$ | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | $\pm 16$ | - | $\pm 16$ | - | V |
|  |  | $\pm \mathrm{V}_{\mathrm{CC}}= \pm 20 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega$ | $\pm 15$ | - | $\pm 15$ | - |  |
| Open Loop Voltage Gain (Single Ended) (Note 6) | $\mathrm{A}_{\mathrm{VS}(+)}$ <br> AvS(-) | $\begin{aligned} & \pm V_{C C}= \pm 20 \mathrm{~V}, V_{O U T}= \pm 15 \mathrm{~V} \\ & R_{L}=2 \mathrm{k} \Omega, T_{A}=25^{\circ} \mathrm{C} \\ & -55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C} \end{aligned}$ | 50 | - | 50 | - | $\mathrm{V} / \mathrm{mV}$ |
|  |  |  | 25 | - | 25 | - |  |
| Open Loop Voltage Gain (Single Ended) (Note 6) | Avs | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 5 \mathrm{~V} \\ & R_{\mathrm{L}}=2 \mathrm{k} \Omega \\ & \mathrm{~V}_{\text {OUT }}= \pm 2 \mathrm{~V} \end{aligned}$ | 10 | - | 10 | - | $\mathrm{V} / \mathrm{mV}$ |

ELECTRICAL CHARACTERISTICS at $\quad V_{C C}$ from $\pm 5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$; source resistance $=50$ ohm; ambient temperature range $=-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ and figure 1 , unless otherwise noted.

| PARAMETER | SYMBOL | CONDITIONS | 03 LIMITS |  | 06 LIMITS |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | MAX | MIN | MAX |  |
| Transient Response Rise Time | $T R_{\text {(tr) }}$ | $\begin{aligned} & \pm V_{C C}= \pm 15 \mathrm{~V}, R_{\mathrm{L}}=2 \mathrm{k} \Omega, A V=1 \\ & C_{\mathrm{L}}=100 \mathrm{pF}, \text { See Figure } 2 \\ & \mathrm{~V}_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | - | 450 | - | 450 | ns |
| Transient Response Overshoot | $\mathrm{TR}_{(\mathrm{os})}$ | $\begin{aligned} & \pm V_{C C}= \pm 15 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \mathrm{AV}=1 \\ & C_{\mathrm{L}}=100 \mathrm{pF}, \text { See Figure } 2 \\ & \mathrm{~V}_{\mathrm{IN}}=50 \mathrm{mV} \end{aligned}$ | - | 25 | - | 25 | \% |
| Slew Rate | SR(+) and SR(-) | $\begin{aligned} & V_{I N}= \pm 5 \mathrm{~V}, \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V} \\ & A V=1, \text { See Figure } 2 \\ & T_{A}=25^{\circ} \mathrm{C} \\ & T_{A}=-55^{\circ} \mathrm{C},+125^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & 30 \\ & 20 \end{aligned}$ | - | 40 25 | - | $\mathrm{V} / \mu \mathrm{S}$ |
| Settling Time | ts( + ) and ts $(-)$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{~V}(0.1 \% \text { error }) \\ & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \quad \mathrm{AV}=-1 \\ & \text { See Figure } 3 \end{aligned}$ | - | 800 | - | 800 | ns |
| Noise (Referred to Input) Broadband | $\mathrm{N}_{\mathrm{l}}(\mathrm{BB})$ | $\begin{aligned} & \pm \mathrm{V}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned}$ | - | 10 | - | 10 | $\mu V_{\text {rms }}$ |
| Noise (Referred to Input) Popcorn | $\mathrm{N}_{\mathbf{i}}(\mathrm{PC})$ | $\begin{aligned} & \mathrm{IV}_{\mathrm{CC}}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \text { Bandwidth }=5 \mathrm{kHz} \end{aligned}$ | - | 80 | - | 80 | $\mu \mathrm{V}_{\mathrm{pk}}$ |

## NOTES:

1. Bias currents are actually junction leakage currents which double (approximately) for each $10^{\circ} \mathrm{C}$ increase in junction temperature $\mathrm{T}_{J}$. Measurement of bias current is specified at $T_{j}$ rather than $T_{A}$, since normal warmup thermal transients will affect the bias currents. The measurements for bias currents must be made within 25 ms after power is first applied to the device for test. Measurement at $T_{A}=-55^{\circ} \mathrm{C}$ is not necessary since expected values are too small for typical test systems.
2. Bias current is sensitive to power supply voltage, common mode voltage and temperature as shown by the following typical curves:

3. Negative $\mathrm{I}_{\mathrm{IB}}$ minimum limits reflect the characteristics of devices with bias current compensation.

4. $C M R$ is calculated from $V_{I O}$ measurements at $V_{C M}=+15 \mathrm{~V}$ and -15 V .
5. Continuous limits shall be considerably lower. Protection for shorts to either supply exists providing that $\mathrm{T}_{\mathrm{J}}(\max ) \leq 175^{\circ} \mathrm{C}$.
6. Because of thermal feedback effects from output to input, open loop gain is not guaranteed to be linear or positive over the operating range. These requirements, if needed, should be specified by the user in additional procurement documents.


NOTES:
ALL RESISTORS ARE $\pm 0.1 \%$ TOLERANCE AND ALL CAPACITORS ARE $\pm 10 \%$ TOLERANCE UNLESS OTHERWISE SPECIFIED.
2. PRECAUTIONS SHALL BE TAKEN TO PREVENT DAMAGE TO THE D.U.T. DURING INSERTION INTO SOCKET AND CHANGE OF STATE OF RELAYS (i.e. DISABLE VOLTAGE SUPPLIES, CURRENT LIMIT $\pm \mathrm{V}_{\mathrm{C}}$, ETC.).
3. COMPENSATION CAPACITORS SHOULD BE ADDED AS REQUIRED FOR TEST CIRCUIT STABILITY.TWO GENERAL METHODS FOR STA. BILITY COMPENSATION EXIST. ONE METHOD IS WITH A CAPACITOR FOR NULLING AMP FEEDBACK. THE OTHER METHOD IS WITH A CAPACITOR IN PARALLEL WITH THE 49.9k $\Omega$ CLOSED LOOP FEED. BACK RESISTOR. BOTH METHODS SHOULD NOT BE USED SIMUL. TANEOUSLY. PROPER WIRING PROCEDURES SHALL BE FOLLOWED TO PREVENT UNWANTED COUPLING AND OSCILLATIONS, ETC. LOOP RESPONSE AND SETTLING TIME SHALL BE CONSISTENT WITH
the test rate such that any value has settled for at LEAST FIVE LOOP TIME CONSTANTS BEFORE THE VALUE IS MEASURED.
4. ADEQUATE SETtLING Time should be allowed such that EACH PARAMETER HAS SETTLED TO WITHIN $5 \%$ OF ITS FINAL VALUE.
5. ALL RELAYS ARE SHOWN IN THE NORMAL DE-ENERGIZED STATE 6. THE NULLING AMPLIFIER SHALL BE A M38510/10101XXX. SATUR ATION OF THE NULLING AMPLIFIER IS NOT ALLOWED ON TESTS WHERE THE E (PIN 5) VALUE IS MEASURED.
7. THE LOAD RESISTORS $2050 \Omega$ AND $11.1 \mathrm{k} \Omega$ YIELD EFFECTIVE LOAD RESISTANCES OF $\mathbf{2 k} \Omega$ AND $10 \mathrm{k} \Omega$ RESPECTIVELY
8. ANY OSCILLATION GREATER THAN 300 mV IN AMPLITUDE (PEAK TO-PEAK) SHALL BE CAUSE FOR DEVICE FAILURE.

Figure 1. Test Circuit for Static Tests


NOTES:

1. RESISTORS ARE $\pm 1.0 \%$ TOLERANCE AND CAPACITORS ARE $\pm 10 \%$ TOLERANCE
THIS CAPACITANCE INCLUDES THE ACTUAL MEASURED VALUE WITH STRAY AND WIRE CAPACITANCE
PRECAUTIONS SHALL BE TAKEN TO PREVENT DAMAGE TO THE D.U.T. DURING INSERTION INTO SOCKET AND IN APPLYING POWER.


| PARAMETER SYMBOL | DEVICE TYPE | INPUT PULSE SIGNAL AT $\mathrm{t}_{\mathrm{r}} \leq 50 \mathrm{~ns}$ | OUTPUT PULSE SIGNAL | EQUATION |
| :---: | :---: | :---: | :---: | :---: |
| TR ( $\mathbf{t}_{\mathbf{r}}$ ). | ALL | $+50 \mathrm{mV}$ | WAVEFORM 1 | TR $\left(t_{r}\right)=\Delta t$ |
| TR ( $\mathrm{O}_{\mathrm{S}}$ ) | ALL | $+50 \mathrm{mV}$ | WAVEFORM 1 | TR $\left(\mathrm{O}_{\mathrm{S}}\right)=100\left(\Delta \mathrm{~V}_{\mathrm{O}} / \mathrm{V}_{\mathrm{O}}\right) \%$ |
| SR ( + ) | $\begin{gathered} 01,02,04,05 \\ 03,06 \end{gathered}$ | $\begin{aligned} & -5 \mathrm{~V} \text { to }+5 \mathrm{~V} \text { STEP } \\ & -1 \mathrm{to}+1 \mathrm{STEP} \end{aligned}$ | WAVEFORM 2 WAVEFORM 2 | $\mathrm{SR}(+)=\Delta \mathrm{V}^{(+) / \Delta t(+)}$ |
| SR (-) | $\begin{gathered} 01,02,04,05 \\ 03,06 \end{gathered}$ | $\begin{aligned} & +5 \mathrm{~V} \text { to }-5 \mathrm{~V} \text { STEP } \\ & -1 \mathrm{~V} \text { to }+1 \mathrm{~V} \text { STEP } \end{aligned}$ | WAVEFORM 3 WAVEFORM 3 | $\mathrm{SR}(-)=\Delta \mathrm{V}_{\mathrm{O}^{(-) / \Delta t(-)}}$ |

Figure 2. Test Circuit for Transient Response and Slew Rate


NOTES：
1．RESISTORS ARE $\pm 1.0 \%$ AND CAPACITORS ARE $\pm 10 \%$ UNLESS OTHERWISE SPECIFIED．
PRECAUTION SHALL BE TAKEN TO PREVENT DAMAGE TO THE D．U．T．DUR ing insertion into socket and in Applying power
3．FOR DEVICE TYPES 01 and $O 4$ ，$S 1$ IS OPEN，$A V=-1$ AND $V_{I N}=10 \mathrm{~V}$
4．SETTLING TIME， $\mathrm{t}_{\text {s }}$ ，MEASURED ON PIN 5，IS THE INTERVAL DURING WHICH SETTLING TIME， $\mathrm{t}_{\text {s．M M M }}$ MEASURED ON PIN 5，IS THE INTERVAL DURING WHICH
THE SUMMING NODE IS NOT NULLED WITHIN THE SPECIFIED ACCURACY REFERRED TO THE OUTPUT．

Figure 3．Test Circuit for Settling Time

## BURN－IN

Devices supplied by PMI have been subjected to burn－in per method 1015 of MIL－STD－883 using test condition $C$ with cir－ cuit shown on Figure 4 or test condition $F$ using circuit shown on Figure 5.


Figure 4．Test Circuit，Burn－In（Steady－State Power and Reverse Bias）and Operating Life Test


Figure 5．Accelerated Burn－In and Life Test Circuit

| ORDERING INFORMATION <br> Q.A. PROGRAM <br> I.C.CROSS REFERENCE <br> OPERATIONAL AMPLIFIERS |
| :--- |
| \begin{tabular}{\|l|}
\hline
\end{tabular} |

BUFFERS (VOLTAGE FOLLOWERS)

## BUFFERS <br> (VOLTAGE FOLLOWERS)

MATCHED TRANSISTORS


## BUFFERS (VOLTAGE FOLLOWERS)

## INDEX

| PRODUCT | TITLE | PAGE |
| :---: | :---: | :---: |
| BUF-01 | Precision Buffer/Voltage-Follower | 6-3 |
| BUF-02 | High-Speed BIFET Buffer/Voltage-Follower | 6-8 |
| BUF-03 | Very High-Speed Buffer/Voltage-Follower | 6-12 |

## INTRODUCTION

Analog buffers, as the name implies, are used to buffer a high-impedance source from a low-impedance load while accurately reproducing the input signal. Consequently, the most important criterion for a buffer is that it introduces minimal error between input signal and output signal. Inaccuracies such as those due to offsets, bandwidth limitations, or non-unity gain must be considered when specifying an analog buffer. The buffer is like an op amp operating in the voltage follower mode. Many manufacturers specify buffers as if they were operational amplifiers making the error analysis of a buffer a tedious chore.

PMI's buffers are unique in specifying maximum DC output error for a wide range of input signals, source resistances, and load impedances. Output error includes errors introduced by offset voltage (VOS), input bias current (IB), voltage gain (Av), common-mode rejection ratio (CSMRR) and output loading ( $\mathrm{Ro}_{\mathrm{o}} /\left(\mathrm{R}_{\mathrm{L}}+\mathrm{ro}_{\mathrm{o}}\right)$ ).
PMI tests, specifies and guarantees the maximum output
error. For people using op amps as buffers, a worst-case analysis must be performed to determine what the maximum DC output error could be.
The important specs for a buffer are output error, slew rate, bandwidth, input bias current, and output drive capability. A brief scan of the PMI buffer specifications will show the premium performance that has been achieved through PMI's high-technology processing which includes triple passivation, Zener Zap trimming and superior design. Common applications of buffers include Sample/Hold circuits, ADCs, analog commutators, and impedance converters.

Three PMI voltage buffers (also known as unity-gain amplifiers or voltage followers) satisfy most buffer applications. The BUF-01 stresses accuracy and is suitable in low-speed applications. The BUF-02 provides high speed along with accuracy. The BUF-03 delivers very high speed and bandwidth while surpassing the accuracy specifications of comparable devices. The BUF-03 is especially well-suited to drive large capacitive loads.

## PRECISION BUFFER/VOLTAGE FOLLOWER WITH OVERVOLTAGE PROTECTION

## FEATURES

```
- Output Error Fully Specified
``` \(\qquad\)
``` 250 \({ }_{\mu} \mathrm{V}\) Maximum
- Low Input Offset Voltage 110
- Drives \(10 \mathrm{k} \Omega\) Load to \(\pm 10 \mathrm{~V}\)
- Low Voltage Gain Error
0.001\%
- Excellent Power Supply Rejection Ratio
106dB Typical
- Low Output Impedance \(0.03 \Omega\) Typical
- Low Input Noise Voltage
``` \(\qquad\)

\section*{GENERAL DESCRIPTION}

The BUF-01 is the first precision voltage follower tested and guaranteed with a Maximum Output Error specification. Maximum Output Error includes errors introduced by offset

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{clcc}
\hline \(\mathrm{T}_{\mathbf{A}}=25^{\circ} \mathbf{C}\) & \multicolumn{2}{c}{ HERMETIC PACKAGE } & \multirow{2}{*}{ OPERATING } \\
\cline { 2 - 3 } \(\mathbf{V}_{\text {OS }}\) MAX \\
\((\mu \mathrm{V})\) & TO-99 & DIP & TEMPERATURE \\
\hline 100 & 8-PIN & B-PIN & RANGE \\
100 & BUF01AJ* & BUF01AZ* & MIL \\
150 & BUF01BJ** & BUF01EZ & BUF01BZ* \\
150 & BUF01FJ & BUF01FZ & MIL \\
\hline
\end{tabular}
* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
voltage, input bias current, gain, CMRR and output loading. This ensures that the TOTAL output error will not exceed the maximum under any combination of input or output.
Pin compatible with the LM110, the BUF-01 features low output impedance ( \(0.03 \Omega\) typical), high gain and excellent power supply rejection (106dB typical) with extremely low input voltage noise.

Fabricated with Precision Monolithics' exclusive SiliconNitride "Triple Passivation \({ }^{\text {™ }}\) Process," the BUF-01 utilizes on-chip zener-zap trimming to achieve very low offset voltage with excellent long-term stability. This eliminates the need for offset nulling in all but the most stringent applications.

\section*{PIN CONNECTIONS}


\section*{SIMPLIFIED SCHEMATIC}


\section*{ABSOLUTE MAXIMUM RATINGS (Note 3)}

Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 22 \mathrm{~V}\)
Internal Power Dissipation (Note 1) ................. . 500 mW
Input Voltage (Note 2) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 22 \mathrm{~V}\)
Output Short Circuit Duration. . . . . . . . . . . . . . . . . . . Indefinite
Storage Temperature Range ............. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Operating Temperature Range
BUF-01A, BUF-01B . . . . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
BUF-01E, BUF-01F . . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) \(\ldots \ldots . . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature Range (Soldering, 60 sec )........ \(300^{\circ} \mathrm{C}\)

NOTES:
1. See table for maximum ambient temperature rating and derating factor.
2. For supply voltages less than \(\pm \mathbf{2 2 V}\), the absolute maximum input voltage is equal to the supply voltage.
3. Absolute ratings apply to both DICE and packaged parts unless otherwise noted.
Package Type \(\left.\begin{array}{ccc}\text { Maximum Amblent } \\ \text { Temperature Rating }\end{array} \begin{array}{c}\text { Derate Above Maximum } \\ \text { Amblent Temperature }\end{array}\right]\)

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\begin{tabular}{l}
BUF-01A \\
BUF-01E
\end{tabular}} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { BUF-01B } \\
& \text { BUF-01F }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Maximum Output Error & OUT error & \[
\begin{aligned}
& V_{I N}=+10 \mathrm{~V}, 0 \mathrm{~V},-10 \mathrm{~V} \\
& R_{\mathrm{S}}=0 \text { to } 20 \mathrm{k} \Omega \\
& R_{\mathrm{L}} \geq 10 \mathrm{~K} \Omega \text { (in all combinations.) }
\end{aligned}
\] & - & 0.1 & 0.25 & - & 0.2 & 0.5 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 60 & 100 & - & 80 & 150 & \(\mu \mathrm{V}\) \\
\hline Input Current & In & & - & \(\pm 2.0\) & \(\pm 7.0\) & - & \(\pm 2.0\) & \(\pm 7.0\) & \(n A\) \\
\hline Input Resistance & \(\mathrm{R}_{1 \mathrm{~N}}\) & & - & \(10^{11}\) & - & - & \(10^{11}\) & - & \(\Omega\) \\
\hline Large-Signal Voltage Gain Error & AVE & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\) & - & 0.001 & 0.0025 & - & 0.001 & 0.005 & \% \\
\hline Output Resistance & \(\mathrm{R}_{\mathrm{O}}\) & \(\mathrm{V}_{\mathrm{O}}=0,10=0\) & - & 0.03 & - & - & 0.03 & - & \(\Omega\) \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{IN}}\) & & \(\pm 12.0\) & \(\pm 13.0\) & - & \(\pm 12.0\) & \(\pm 13.0\) & - & V \\
\hline Output Current & 10 & \(-5 \mathrm{~V} \leq \mathrm{V}_{0} \leq+5 \mathrm{~V}\) & - & \(\pm 13\) & - & - & \(\pm 13\) & - & mA \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 3 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}\) & - & 5 & 20 & - & 7 & 32 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Small Signal Bandwidth & BW & (Note 1) & 0.4 & 0.7 & - & 0.4 & 0.7 & - & MHz \\
\hline Input Noise Voltage & \(e_{n} \mathrm{p}-\mathrm{p}\) & 0.1 Hz to 10 Hz (Note 2) & - & 0.5 & 0.8 & - & 0.5 & 0.8 & \({ }_{\mu} V_{\text {p-p }}\) \\
\hline Input Noise Current & \(i_{n}\) p-p & 0.1 Hz to 10 Hz ( Note 2) & - & 15 & 40 & - & 15 & 40 & \(p A_{p-p}\) \\
\hline Slew Rate & SR & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) (Note 1) & 0.1 & 0.2 & - & 0.1 & 0.2 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Consumption & Pd & \[
\begin{aligned}
& V_{S}= \pm 15 \mathrm{~V}, V_{O}=0 \\
& V_{S}= \pm 3 \mathrm{~V}, V_{O}=0
\end{aligned}
\] & - & \[
\begin{array}{r}
75 \\
6 \\
\hline
\end{array}
\] & 120
- & - & 80
8 & 150 & mW \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for BUF-01A and FUB-01B, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for BUF-01E and BUF-01F, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { BUF-01A } \\
& \text { BUF-01E }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { BUF-01B } \\
& \text { BUF-01F }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Maximum Output Error & OUT \({ }_{\text {error }}\) & \[
\begin{aligned}
& \mathrm{V}_{I N}=+10 \mathrm{~V}, 0 \mathrm{~V},-10 \mathrm{~V} ; \\
& R_{\mathrm{S}}=0 \text { to } 20 \mathrm{k} \Omega \\
& \mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega \text { (in all combinations) }
\end{aligned}
\] & - & 0.2 & 0.35 & - & 0.4 & 0.8 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 80 & 280 & - & 120 & 400 & \({ }_{\mu} \mathrm{V}\) \\
\hline Large-Signal Voltage Gain Error & Ave & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{V}_{\mathrm{O}}= \pm 10 \mathrm{~V}\) & - & 0.002 & 0.0035 & - & 0.002 & 0.008 & \% \\
\hline Average Input Offset Voltage Drift & \(\mathrm{TCV}_{\text {Os }}\) & (Note 2) & - & 0.2 & 1.8 & - & 0.3 & 2.5 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Current & 1 IN & & - & - & \(\pm 12\) & - & - & \(\pm 12\) & nA \\
\hline Average Input Current Drift & TClin & (Note 2) & - & 10 & 120 & - & 12 & 120 & pA \(/{ }^{\circ} \mathrm{C}\) \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {IN }}\) & & \(\pm 11.5\) & \(\pm 12.6\) & - & \(\pm 11.0\) & \(\pm 12.6\) & - & \(V\) \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{\mathrm{S}}= \pm 3 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & - & 7 & 32 & - & 10 & 51 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Power Consumption & Pd & \(V_{O}{ }^{*}=0\) & - & 80 & 150 & - & 90 & 180 & mW \\
\hline
\end{tabular}

\section*{NOTES:}
1. Guaranteed by design.
2. Sample tested.

TYPICAL PERFORMANCE CURVES


TOTAL INPUT NOISE VOLTAGE vs FREQUENCY


TRIMMED OFFSET VOLTAGE vs TEMPERATURE


SMALL-SIGNAL TRANSIENT RESPONSE


INPUT WIDEBAND NOISE vs BANDWIDTH
( 0.1 Hz TO FREQUENCY
INDICATED)


INPUT BIAS CURRENT vs TEMPERATURE


LARGE-SIGNAL TRANSIENT RESPONSE


\section*{TYPICAL PERFORMANCE CURVES}




GAIN AND PHASE vs FREQUENCY RESPONSE


TYPICAL APPLICATIONS
SECOND-ORDER HIGHPASS FILTER


SECOND-ORDER LOWPASS FILTER


HIGH-IMPEDANCE DIFFERENTIAL AMPLIFIER


\section*{BUFFERED REFERENCE}


HIGH RESOLUTION ADC INPUT BUFFER


BUF-01 RESOLVES \(1 / 2\) LSB OF 14-BIT SYSTEM

TRANSIENT RESPONSE TEST CIRCUIT


\section*{MAXIMUM OUTPUT ERROR}

The Maximum Output Error specification combines errors introduced by offset voltage, input bias current, gain, CMRR, and device output impedance. The specification is \(100 \%\) tested for a given combination of source resistance, load resistance, and input voltages. The tedious chore of performing a worst case summation of component error terms is not necessary.

To assist the designer who has a specific application, the individual parameters of offset voltage, input current, voltage gain and PSRR are also given.

It should be noted that an error analysis may yield a figure higher than the Maximum Output Error specification. This is due to the potential cancellation of the effects of one error source by another. In situations such as this, the Maximum Output Error specification supersedes results from any error analysis.

\section*{GENERAL DESCRIPTION}

The BUF-02 is the first high-speed voltage follower tested and guaranteed with a Maximum Output Error specification. Comprised of a wide array of input and output loads and input voltage test conditions, this specification assures that the BUF-02 will drive a \(10 \mathrm{k} \Omega\) load over a \(\pm 10 \mathrm{~V}\) output voltage range with less than 1.5 mV error referred to the input. Pin compatible with the LM110 in unnulled applications, the BUF-02 features low output impedance ( \(0.03 \Omega\) typical), high gain, and excellent power supply rejection (100dB typical) with very low input bias current.

PIN CONNECTIONS


TO-99
(J-SUFFIX)


8-PIN HERMETIC DIP (Z-SUFFIX)

\section*{HIGH-SPEED BIFET BUFFER/VOLTAGE FOLLOWER}

\section*{FEATURES}
* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

ORDERING INFORMATION \(\dagger\)
PACKAGE
\begin{tabular}{|c|c|c|c|}
\hline \[
\begin{gathered}
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
\mathrm{~V}_{\text {OS MAX }}(\mathrm{mV})
\end{gathered}
\] & \[
\begin{aligned}
& \text { TO-99 } \\
& \text { 8-PIN }
\end{aligned}
\] & \[
\begin{gathered}
\text { HERMETIC } \\
\text { DIP } \\
8-\text { PIN }
\end{gathered}
\] & OPERATING TEMP. RANGE \\
\hline 1.5 & BUF02AJ* & BUF02AZ* & MIL \\
\hline 1.5 & BUF02EJ & BUF02EZ & COM \\
\hline 4.0 & BUFO2BJ* & BUF02BZ* & MIL \\
\hline 4.0 & BUF02FJ & BUF02FZ & COM \\
\hline
\end{tabular}

SIMPLIFIED SCHEMATIC


\section*{ABSOLUTE MAXIMUM RATINGS}

Supply Voltage ...................................... \(\pm 18 \mathrm{~V}\)
Internal Power Dissipation (Note 1) . . . . . . . . . . . . 500 mW
Input Voltage (Note 2) ............................... \(\pm 15 \mathrm{~V}\)
Output Short Circuit Duration ................. Indefinite
Storage Temperature Range \(\ldots \ldots . . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Operating Temperature Range

BUF-02A, BUF-02B ................ \(-25^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
BUF-02E, BUF-02F .................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) Lead Temperature Range (Soldering 60 sec .) ...... \(300^{\circ} \mathrm{C}\)
\begin{tabular}{lcc}
\hline \multicolumn{1}{c}{ Package Type } & \begin{tabular}{c} 
Maximum Amblent \\
Temperature for Rating
\end{tabular} & \begin{tabular}{c} 
Derate Above Maximum \\
Ambient Temperature
\end{tabular} \\
\hline TO-99 (J) & \(80^{\circ} \mathrm{C}\) & \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline 8 -Pin Hermetic Dip \((\mathrm{Z})\) & \(75^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { BUF-02A } \\
& \text { BUF-02E }
\end{aligned}
\]} & \multicolumn{3}{|l|}{BUF-02B
BUF-02F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Maximum Output Error & OUT error & \[
\begin{aligned}
& \mathrm{V}_{I N}=+10 \mathrm{~V}, 0 \mathrm{~V},-10 \mathrm{~V} \\
& R_{\mathrm{S}}=0 \text { to } 20 \mathrm{k} \Omega \\
& R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \text { in all combinations. }
\end{aligned}
\] & - & 0.8 & 1.5 & - & 1.5 & 4.0 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}} \leq 50 \Omega\) & - & 0.5 & 1.0 & - & 1.0 & 3.0 & mV \\
\hline Input Current & In & (Note 4) & - & 0.1 & 0.2 & - & 0.2 & 0.5 & nA \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & - & \(10^{12}\) & - & - & \(10^{12}\) & - & \(\Omega\) \\
\hline Large Signal Voltage Gain Error & Ave & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \Delta \mathrm{V}_{1 \mathrm{~N}}= \pm 10 \mathrm{~V}\) & - & 0.001 & 0.015 & - & 0.001 & 0.04 & \% \\
\hline Output Resistance & \(\mathrm{R}_{0}\) & & - & 0.03 & - & - & 0.03 & - & \(\Omega\) \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{IN}}\) & & \(\pm 10.5\) & \(\pm 11.5\) & - & \(\pm 10.5\) & \(\pm 11.5\) & - & V \\
\hline Input Noise Voltage Density & \(e_{n}\) & \(\mathrm{R}_{\mathrm{S}}=100 \Omega, \mathrm{f}=100 \mathrm{~Hz}\) & - & 15 & - & - & 15 & - & \(n \mathrm{~V} / \sqrt{\mathrm{Hz}}\) \\
\hline Input Noise Current Density & \(i_{n}\) & \(f=100 \mathrm{~Hz}\) & - & 0.01 & - & - & 0.01 & - & \(\mathrm{pA} \sqrt{ } \sqrt{\mathrm{Hz}}\) \\
\hline Slew Rate & SR & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) (Note 3) & 12 & 24 & - & 9.0 & 18 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Consumption & \(P_{d}\) & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & - & 150 & 210 & - & 160 & 240 & mW \\
\hline Output Current & & \(-5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{O}} \leq+5 \mathrm{~V}\) & - & 10 & - & - & 10 & - & mA \\
\hline Power Supply Rejection & PSRR & \(\pm 10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & - & 10 & 57 & - & 20 & 63 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Settling Time & \(\mathrm{t}_{\text {s }}\) & \[
\begin{aligned}
& \Delta V_{I N}=10 \mathrm{~V}, \text { to } 0.1 \% \\
& \Delta V_{I N}=10 \mathrm{~V} \text {, to } 0.02 \%
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.7 \\
& 1.5 \\
& \hline
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 0.7 \\
& 1.5 \\
& \hline
\end{aligned}
\] & - & \(\mu \mathrm{S}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for BUF-02A and BUF-02B, and for \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for BUF-02E and BUF-02F, unless otherwise noted. (Note 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { BUF-02A } \\
& \text { BUF-02E }
\end{aligned}
\]} & \multicolumn{3}{|r|}{\[
\begin{aligned}
& \text { BUF-02B } \\
& \text { BUF-02F }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Maximum Output Error & OUT error & \[
\begin{aligned}
& V_{I N}=+10 \mathrm{~V}, 0 \mathrm{~V},-10 \mathrm{~V} ; \\
& R_{S}=0 \text { to } 20 \mathrm{k} \Omega \\
& R_{L} \geq 10 \mathrm{k} \Omega \text { in all combinations. }
\end{aligned}
\] & - & 1.0 & 2.5 & - & 2.0 & 6.0 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 0.7 & 1.5 & - & 1.5 & 5.0 & mV \\
\hline Large Signal Voltage Gain Error & \(A_{V E}\) & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \Delta \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & - & 0.01 & 0.025 & - & 0.01 & 0.06 & \% \\
\hline Average Input Offset Voltage Drift & TCV \({ }_{\text {os }}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 2.0 & - & - & 5.0 & - & \({ }_{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}\) \\
\hline Change in Input Offset Drift with \(V_{\text {OS }}\) Adjust & \[
\frac{\Delta \mathrm{TCV} \text { os }}{\Delta V_{\text {os }}}
\] & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 0.5 & - & - & 0.5 & - & \(\frac{\mu \mathrm{V} /{ }^{\circ} \mathrm{C}}{\mathrm{mV}}\) \\
\hline Input Current & In & \[
\begin{aligned}
& T_{A} \leq 125^{\circ} \mathrm{C} \text { (Note 4) } \\
& T_{A} \leq 70^{\circ} \mathrm{C} \text { (Note 4) }
\end{aligned}
\] & - & 3
0.4 & \[
\begin{aligned}
& 10 \\
& 1.0
\end{aligned}
\] & - & 8
0.8 & \[
\begin{array}{r}
25 \\
2.0 \\
\hline
\end{array}
\] & nA \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {IN }}\) & & \(\pm 10.4\) & \(\pm 11.3\) & - & \(\pm 10.4\) & \(\pm 11.3\) & - & V \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 15 \mathrm{~V}\) & - & 16 & 100 & - & 32 & 200 & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Power Consumption & Pd & \(\mathrm{V}_{\mathrm{O}}=0 \mathrm{~V}\) & - & 180 & 240 & - & 190 & 270 & mW \\
\hline
\end{tabular}

\section*{NOTES:}
1. See table for maximum ambient temperature rating and derating factor.
2. For supply voltages less than \(\pm 15 \mathrm{~V}\), the absolute maximum input voltage is equal to the supply voltage.
3. Parameter is guaranteed by design.
4. The input bias currents are junction leakage currents which approx-
imately double for every \(18^{\circ} \mathrm{C}\) increase in the junction temperature. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, \(\mathrm{P}_{\mathrm{d}}\)
5. Military grade devices are tested at \(0^{\circ} \mathrm{C}\) ambient temperature. This is equivalent to a \(-25^{\circ} \mathrm{C}\) ambient temperature test with the device warmed up.

TYPICAL PERFORMANCE CURVES



SMALL SIGNAL FREQUENCY RESPONSE


SMALL-SIGNAL TRANSIENT RESPONSE

\(V_{S}= \pm 15 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\)

SETTLING TIME vs STEP SIZE


OFFSET VOLTAGE vs TEMPERATURE OF REPRESENTATIVE UNITS


\section*{POWER SUPPLY REJECTION} vs FREQUENCY


\section*{TYPICAL PERFORMANCE CURVES}


\section*{TYPICAL APPLICATIONS}

\section*{BILATERAL CURRENT SOURCE}


\section*{SECOND-ORDER HIGH-PASS ACTIVE FILTER}


HIGH IMPEDANCE METER DRIVER


HIGH-SPEED SINGLE-SUPPLY AC BUFFER


OPTIONAL OFFSET NULLING CIRCUIT


\section*{MAXIMUM OUTPUT ERROR}

The Maximum Output Error specification combines errors introduced by offset voltage, input bias current, gain, CMRR and device output impedance. The specification is \(100 \%\) tested for a given combination of source resistance, load resistance and input voltages. The tedious chore of performing a worst case summation of component error terms is not necessary.

The individual parameters of offset voltage, input current, voltage gain and PSRR are also given.

It should be noted that an error analysis may yield a figure higher than the Maximum Output Error specification. This is due to the potential cancellation of the effects of one error source by another. In situations such as this, the Maximum Output Error specification supersedes results from any error analysis.

\section*{VERY HIGH-SPEED BUFFER/VOLTAGE FOLLOWER}

FEATURES
- Very High Slew Rate 300V/ \(\mu\) sec
- Wide Bandwidth 63 MHz
- Load Drive Current . . . . . . . . . . . . . . . . . . . . . 70mA Peak
- Easily Drives any Capacitive Load without Oscillation
- High Input Resistance . . . . . . . . . . . . . . . . . . . . . \(5 \times\) 10 \(^{11} \Omega\)
- Low Output Resistance . . . . . . . . . . . . . . . . . . . . . . . . . 2』
- Very Low Bias Current (Warmed Up) . . . . . . . . . . . 150pA
- Low Offset Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(2 m V\)
- Unity Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.997V/V
- Excellent Gain Linearity . . . . . . . . . . . . . . . . . . . . . 0.015\%

\section*{GENERAL DESCRIPTION}

The BUF-03 is the first very high-speed monolithic voltage follower. Featuring performance previously unobtainable in a monolithic unit, it offers a combination of both exceptional speed and excellent input/output specifications. Implemented

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{ccc}
\hline \(\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}\) & PACKAGE & OPERATING \\
\(\mathbf{V}_{\text {OS }}\) MAX \\
\((\mathbf{m V})\) & TO-99 & TEMPERATURE \\
\hline 6 & 8-PIN & RANGE \\
6 & BUF03AJ* & MIL \\
15 & BUF03EJ & COM \\
15 & BUF03BJ* & MIL \\
\hline
\end{tabular}

\footnotetext{
*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
}
in an open-loop circuit employing source followers and emitter followers, the BUF-03 utilizes a quasi-quad FET input structure to optimize both speed and D.C. input characteristics. On-chip zener-zap trimming is used to achieve low offset voltage while careful biasing throughout results in excellent gain linearity over the full input voltage range.
Applications for which the BUF-03 is well suited include highspeed line drivers, isolation amplifiers for driving reactive loads and high-speed data conversion and sample-hold circuits.

\section*{PIN CONNECTIONS}


OPTIONAL OFFSET NULLING CIRCUIT


SIMPLIFIED SCHEMATIC



Maximum Junction Temperature \(\left(\mathrm{T}_{\mathrm{j}}\right) \ldots \ldots \ldots \ldots . . .175^{\circ} \mathrm{C}\)
Storage Temperature Range \(. \ldots . . . . . \quad-65^{\circ} \mathrm{C}\) to \(+175^{\circ} \mathrm{C}\) Operating Temperature Range
BUF-03A, BUF-03B .................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
BUF-03E, BUF-03F ...................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
Lead Temperature (soldering, 60 sec )................ \(300^{\circ} \mathrm{C}\)
DICE Junction Temperature \(\left(\mathrm{T}_{\mathrm{j}}\right) \ldots \ldots . .-65^{\circ} \mathrm{C}\) to \(+175^{\circ} \mathrm{C}\)

NOTE: Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{T}_{\text {CHIP }}=75^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted. (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{BUF-03A/E} & \multicolumn{3}{|c|}{BUF-03B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{AC SPECIFICATIONS} \\
\hline Slew Rate & SR & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) (Note 2) & 220 & 300 & - & 180 & 250 & - & \(\mathrm{V} / \mu \mathrm{sec}\) \\
\hline Power Bandwidth & PBW & \(\mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega\) & - & 9 & - & - & 8 & - & MHz \\
\hline Bandwidth & BW & \(\Delta \mathrm{V}_{\text {IN }}=\leq 2 \mathrm{Vp}-\mathrm{p}\) & - & 63 & - & - & 50 & - & MHz \\
\hline Settling Time & \(\mathrm{t}_{\mathrm{s}}\) & to \(0.1 \%, \pm 10 \mathrm{~V}\) step & - & 90 & - & - & 100 & - & nsec \\
\hline Capacitive Load Capability & \(\mathrm{C}_{\text {LOAD }}\) & No Oscillations & - & 1 & - & - & 1 & - & \({ }_{\mu} \mathrm{F}\) \\
\hline Propagation Delay & \(\mathrm{t}_{\mathrm{d}}\) & & - & 7 & - & - & 7 & - & nsec \\
\hline Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\Delta V=0.5 \mathrm{~V}\) & - & 7 & - & - & 7 & - & nsec \\
\hline Wide Band Input Noise Voltage & \(\mathrm{V}_{\mathrm{n}}\) & DC to 50 MHz & - & 350 & - & - & 400 & - & \({ }_{\mu} \mathrm{V}_{\text {RMS }}\) \\
\hline Input Noise Voltage Density & \(e_{n}\) & \(\mathrm{f}=10 \mathrm{kHz}\) & - & 50 & - & - & 60 & - & \(\mathrm{nV} / \sqrt{\mathrm{Hz}}\) \\
\hline \multicolumn{10}{|l|}{DC SPECIFICATIONS} \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega\) & - & 2 & 6 & - & 4 & 15 & mV \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & 150 & 400 & - & 180 & 700 & pA \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & - & \(5 \times 10^{11}\) & - & - & \(4 \times 10^{11}\) & - & \(\Omega\) \\
\hline \multirow{3}{*}{Voltage Gain ( \(\left.\mathrm{V}_{1 \mathrm{~N}}= \pm 10 \mathrm{~V}\right)\)} & \multirow{3}{*}{\(A_{\text {vo }}\)} & \(\mathrm{R}_{\mathrm{L}} \geq 10 \mathrm{k} \Omega\) & 0.9960 & 0.9975 & - & 0.9940 & 0.9970 & - & \\
\hline & & \(R_{L} \geq 2 \mathrm{k} \Omega\) & 0.9945 & 0.9960 & - & 0.9930 & 0.9950 & - & VIV \\
\hline & & \(R_{L} \geq 1 \mathrm{k} \Omega\) & 0.9925 & 0.9945 & - & 0.9905 & 0.9930 & - & \\
\hline \multirow[t]{2}{*}{Nonlinearity (Note 3)} & \multirow[t]{2}{*}{NL} & \[
V_{I N}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega
\] & - & 0.015 & 0.023 & - & \[
0.017
\] & & \multirow[t]{2}{*}{\%F.S.} \\
\hline & & \[
V_{\mathrm{IN}}= \pm 7 \mathrm{~V}, \mathrm{R}_{\mathrm{L}} \geq 1 \mathrm{k} \Omega
\] & - & 0.013 & 0.023 & - & 0.015 & 0.03 & \\
\hline Maximum Output Error & OUT error & \[
\begin{aligned}
& V_{1 N}=+10 \mathrm{~V}, 0 \mathrm{~V},-10 \mathrm{~V} \\
& R_{\mathrm{S}}=0 \text { to } 20 \mathrm{k} \Omega \\
& R_{\mathrm{L}} \geq 2 \mathrm{k} \Omega \text { in all combinations }
\end{aligned}
\] & - & 40 & 60 & - & 50 & 85 & mV \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & - & 0.10 & 0.71 & - & 0.15 & 1.42 & \(\mathrm{mV} / \mathrm{V}\) \\
\hline Supply Current & ISY & No Load & - & 18 & 22 & - & 19 & 25 & mA \\
\hline Peak Load Current & \(\mathrm{I}_{\text {L(PK) }}\) & & - & 70 & - & - & 70 & - & mA \\
\hline Output Resistance & \(\mathrm{R}_{\mathrm{O}}\) & & - & 2 & - & - & 2 & - & \(\Omega\) \\
\hline Offset Voltage Nulling Range & \(\Delta V_{\text {OS }}\) & \(R_{P} \geq 1 \mathrm{k}\) ! & - & \(\pm 80\) & - & - & \(\pm 80\) & - & mV \\
\hline Input Voltage Range (Reduced Accuracy) & IVR & & - & \(\pm 11.5\) & - & - & \(\pm 11.5\) & - & V \\
\hline
\end{tabular}

\section*{NOTES:}
1. The BUF-03 package thermal resistance, in still air, is \(145^{\circ} \mathrm{C} / \mathrm{W}\left(45^{\circ} \mathrm{C} / \mathrm{W}\right.\) junction to case, \(100^{\circ} \mathrm{C} / \mathrm{W}\) case to ambient). The chip temperature of \(75^{\circ} \mathrm{C}\) is achieved by reducing the case to ambient thermal resistance to \(45^{\circ} \mathrm{C} / \mathrm{W}\). An inexpensive heat sink, such as the Thermalloy 2271 or 6203 , is recommended for use in this application. In addition, if the device is ommended for use in this application. In addition, if the device is
operated in a forced-air environment, or is attached to a PC board which operated in a forced-air environment, or is attached to a PC board which reduced.

If no heat sinking is used, the chip temperature (in still air) may exceed \(105^{\circ} \mathrm{C}\). The effect of this elevated temperature will be to increase the in: put bias current by a factor of eight, increase the \(\mathrm{V}_{\mathrm{OS}}\) specification by TCV OS \(\times 30^{\circ} \mathrm{C}\), and reduce device speed by \(10 \%\).
2. Guaranteed by design.
3. Nonlinearity is computed using linear regression techniques with data from five points (e.g., \(-10 \mathrm{~V},-5 \mathrm{~V}, 0 \mathrm{~V},+5 \mathrm{~V}\), and +10 V for \(\pm 10 \mathrm{~V}\) fullscale linearity).

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{CHIP}}(\mathrm{MAX})=+165^{\circ} \mathrm{C}\), device fully warmed-up, unless otherwise noted. (Note 1)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{BUF.03A} & \multicolumn{3}{|c|}{BUF.03B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Slew Rate & SR & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) & - & 260 & - & - & 220 & - & \(\mathrm{V} /\) ısec \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 2 \mathrm{k} \Omega\) & - & 6 & 20 & - & 10 & 35 & mV \\
\hline Average Input Offset Voltage Drift & \(\mathrm{TCV}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 2 \mathrm{k} \Omega\) (Note 2) & - & 50 & 100 & - & 90 & 170 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \(I_{B}\) & \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}\) & - & 25 & 75 & - & 30 & 90 & nA \\
\hline Voltage Gain & \(\mathrm{A}_{\text {vo }}\) & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 0.9920 & 0.9955 & - & 0.9902 & 0.9942 & - & \(\mathrm{V} / \mathrm{V}\) \\
\hline Gain Drift with Temperature & & & - & 5 & - & - & 8 & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{\mathrm{S}}= \pm 7 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & - & 0.15 & 1.26 & - & 0.20 & 0.24 & \(\mathrm{mV} / \mathrm{V}\) \\
\hline Supply Current & \(\mathrm{I}_{\text {SY }}\) & \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}\) & - & 17 & 21 & - & 18 & 24 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{CHIP}}(\mathrm{MAX})=+120^{\circ} \mathrm{C}\), device fully warmed-up, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{BUF-03E} & \multicolumn{3}{|c|}{BUF.03F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Slew Rate & SR & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega\) & - & 280 & - & - & 240 & - & \(\mathrm{V} / \mu \mathrm{sec}\) \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) & - & 4 & 14 & - & 7 & 28 & mV \\
\hline Average Input Offset Voltage Drift & TCV \({ }_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 2 \mathrm{k} \Omega\) (Note 2) & - & 40 & 90 & - & 80 & 150 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Bias Current & \(I_{B}\) & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 1.5 & 5.0 & - & 1.8 & 8.0 & nA \\
\hline Voltage Gain ( \(\mathrm{V}_{1 \mathrm{~N}}= \pm 10 \mathrm{~V}\) ) & Avo & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega\) & 0.9935 & 0.9958 & - & 0.9918 & 0.9946 & - & \(\mathrm{V} / \mathrm{V}\) \\
\hline Gain Drift with Temperature & & & - & 5 & - & - & 8 & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{S}= \pm 7 \mathrm{~V}\) to \(\pm 15 \mathrm{~V}\) & - & 0.12 & 1.0 & - & 0.16 & 1.78 & \(\mathrm{mV} / \mathrm{V}\) \\
\hline Supply Current & \(\mathrm{I}_{\text {SY }}\) & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 18 & 22 & - & 19 & 25 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. in order to operate the device at an ambient temperature of \(+125^{\circ} \mathrm{C}\), more extensive heat sinking must be used to ensure that the chip temperature never exceeds the absolute maximum of \(+175^{\circ} \mathrm{C}\). The chip temperature of
\(+165^{\circ} \mathrm{C}\) is achieved by reducing the case to ambient thermal resistance to \(30^{\circ} \mathrm{C} / \mathrm{W}\) (e.g., Thermalloy 2227).
2. Guaranteed by design.

\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS at \(\mathrm{T}_{\mathrm{j}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & BUF－03N LIMIT & BUF-03G
LIMIT & UNITS \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 20 \mathrm{k} \Omega\) & 6 & 15 & mV MAX \\
\hline Slew Rate（Note 1） & SR & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\) & 250 & 180 & \(V / \mu \mathrm{sec} \mathrm{MIN}\) \\
\hline Voltage Gain & \(A_{\text {vo }}\) & \(R_{\mathrm{L}} \geq 10 \mathrm{k} \Omega, \mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}\) & 0.9960 & 0.9940 & V／V MIN \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & 0.71 & 1.42 & mV／V MAX \\
\hline Supply Current & \(\mathrm{I}_{\mathrm{SY}}\) & No Load & 22 & 25 & mA MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{j}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
BUF－03N \\
TYPICAL
\end{tabular} & \begin{tabular}{l}
BUF-03G \\
TYPICAL
\end{tabular} & UNITS \\
\hline Peak Load Current & \(\mathrm{I}_{\mathrm{L}}\)（PK） & & 70 & 70 & mA \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & 40 & 60 & pA \\
\hline Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & \(5 \times 10^{11}\) & \(5 \times 10^{11}\) & \(\Omega\) \\
\hline Output Resistance & \(\mathrm{R}_{0}\) & & 2 & 2 & \(\Omega\) \\
\hline Offset Voltage Nulling Range & \(\Delta V_{\text {OS }}\) & \(R_{P} \geq 1 \mathrm{k} \Omega\) & \(\pm 80\) & \(\pm 80\) & mV \\
\hline Input Voltage Range （Reduced Accuracy） & IVR & & \(\pm 11.5\) & \(\pm 11.5\) & V \\
\hline Power Bandwidth & PBW & \(\mathrm{V}_{\text {IN }}=10 \mathrm{Vp-p}, \mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega\) & 9 & 8 & MHz \\
\hline Bandwidth & BW & \(\Delta \mathrm{V}_{\text {IN }} \leq 2 \mathrm{~V}\) p－p & 63 & 55 & MHz \\
\hline Settling Time & \(\mathrm{t}_{5}\) & To 0．1\％，\(\pm 10 \mathrm{~V}\) step & 90 & 100 & ns \\
\hline Capacitive Load Capacity & \(\mathrm{C}_{\text {LOAD }}\) & No Oscillations & 1 & 1 & \(\mu \mathrm{F}\) \\
\hline Propagation Delay & \(t_{d}\) & & 7 & 7 & ns \\
\hline Rise Time & \(\mathrm{t}_{\mathrm{r}}\) & \(\Delta \mathrm{V}_{\mathrm{IN}}=0.5 \mathrm{~V}\) & 7 & 7 & ns \\
\hline Wide Band Input Noise Voltage & \(v_{n}\) & DC to 50 MHz & 350 & 400 & \(\mu \mathrm{V}\) RMS \\
\hline Input Noise Voltage Density & \(e_{n}\) & \(\mathrm{f}=10 \mathrm{kHz}\) & 50 & 60 & \(\mathrm{nV} / \sqrt{ } \mathrm{Hz}\) \\
\hline
\end{tabular}

\section*{NOTE：}

1．Sample tested．

\section*{TYPICAL PERFORMANCE CURVES}


MAXIMUM POWER DISSIPATION vs
AMBIENT TEMPERATURE


INPUT BIAS CURRENT vs INPUT VOLTAGE


GAIN AND PHASE RESPONSE vs FREQUENCY


OUTPUT CURRENT vs OUTPUT VOLTAGE


SLEW RATE vs TEMPERATURE


LARGE SIGNAL FREQUENCY RESPONSE


INPUT BIAS CURRENT vs TEMPERATURE (WARMED.UP)


GAIN ERROR vs TEMPERATURE


TYPICAL PERFORMANCE CURVES


SLEW RATE vs
SUPPLY VOLTAGE


SLEW RATE


\section*{APPLICATIONS INFORMATION}

\section*{OPERATING THE BUF-03 AT REDUCED}

\section*{POWER SUPPLIES}

In most video applications the signal levels are significantly lower than the 20 V peak-to-peak capability of the BUF-03. This suggests operating the BUF-03 at reduced power supplies; for example, at \(\pm 6 \mathrm{~V}\) supplies \(\pm 2 \mathrm{~V}\) signals can be handled. The obvious advantage of reduced supplies is the accompanying decrease in power dissipation: from a typical \(540 \mathrm{~mW}(=30 \mathrm{~V} \times 18 \mathrm{~mA})\) to 195 mW \((=12 \mathrm{~V} \times 16.2 \mathrm{~mA})\) at \(\pm 6 \mathrm{~V}\). At lower supply voltages heat sinking is no longer necessary. However, as shown on the slew rate vs supply voltage curve, slew rate does degrade at lower supplies. This occurs because of higher internal node capacitances at lower voltages and because of the slightly decreased operating current.

HIGH SPEED 6-BIT A/D BUFFER


HIGH-SPEED SAMPLE/HOLD AMPLIFIER

\begin{tabular}{|cr|}
\hline ORDERING INFORMATION & 2 \\
\hline Q.A. PROGRAM & 3 \\
\hline I.C. CROSS REFERENCE & 4 \\
\hline OPERATIONAL AMPLIFIERS & 5 \\
\hline BUFFERS (VOLTAGE FOLLOWERS) & 6 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline COMPARATORS & 7
\end{tabular}
\begin{tabular}{|cc|}
\hline MATCHED TRANSISTORS & 8 \\
\hline VOLTAGE REFERENCES & 9 \\
\hline D/A CONVERTERS & 9 \\
\hline
\end{tabular}

MULTIPLEXERS/ANALOG SWITCHES

SAMPLE AND HOLD AMPLIFIERS

TELECOMMUNICATIONS
CUSTOM WAFER FAB 14
\begin{tabular}{|cc|}
\hline APPLICATION NOTES & 15 \\
\hline PACKAGE INFORMATION & 16 \\
\hline
\end{tabular}

SALES OFFICES, REPRESENTATIVES 17 AND DISTAIBUTORS 17

\section*{COMPARATORS}
INDEX
PRODUCT TITLE PAGE
CMP-01 Fast Precision Comparator ..... 7-5CMP-02CMP-04CMP-05
Low Input Current Precision Comparator ..... 7-14
Low Power Precision Quad Comparator ..... 7-22
High-Speed Precision Comparator With Latch Circuit ..... 7-30
PM139/239/339
PM139A/239A/339A Low Power Quad Voltage Comparator ..... 7-37

\section*{INTRODUCTION}

A comparator provides a logic output indicating the amplitude relationship between two analog signal inputs.

When selecting a comparator, certain device parameters must be considered for proper design and application. These parameters are:
\(V_{\text {os }}\) (Input Offset Voltage)
Response Time
Slew Rate and Response Time
PSRR (Power Supply Rejection)
\(I_{B}\) (Input Bias Current)
CMVR (Common-Mode Voltage Range)
Output Configuration
Voltage Gain
The input offset voltage ( \(\mathrm{V}_{\mathrm{OS}}\) ) for a comparator should be as small as possible because in a high gain circuit it is the dominating factor that determines the exact threshold level. For this reason, comparators should be nulled or a Precision Comparator used so that the input differential voltage is as close to zero as practical when the output is at the logic switching threshold.
The voltage gain ( \(\mathrm{A}_{\mathrm{V}}\) ) determines the sensitivity and threshold accuracy of a comparator. For the ideal comparator, the gain could be considered infinite; and an extremely small voltage applied between the two inputs will cause a change in the output. In practice, some minimum
voltage variation will be required at the input to effect a change in the output state. This minimum sensitivity will be determined from the voltage gain of the comparator. The relationship is as follows:
\[
\Delta \mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}=\frac{\Delta \mathrm{V}_{\mathrm{O}}}{\mathrm{~A}_{\mathrm{V}}}
\]

The quantity \(\Delta \mathrm{V}_{\text {O }}\) which is the difference between the high and low state of the output is generally chosen to be 2.5 V to insure the matching of the comparator with the TTL load.
Precision Monolithic's comparator product line has expanded to five devices.
The CMP01 is a fast precision comparator with low offset voltage. The CMP02 offers the CMP01's offset voltage performance along with lower input bias currents.

The quad CMP04 offers both low power and low offset voltages. Existing "139" type applications can be upgraded by the pin compatible CMP04. The PM139/239/339 devices provide equal performance to "139/239/339" type comparators.

The CMP05 brings together superior input specifications with very fast response times. This combination makes the CMP05 the ideal choice in high-accuracy 10 and 12-bit data systems.

\section*{COMPARATOR DEFINITIONS}

\section*{COMMON MODE REJECTION RATIO (CMRR)}

The ratio, expressed in dB , of the change in the arithmetic mean of voltage present at the device inputs with respect to the device reference ground ( \(\Delta\) common mode voltage) to the change in input offset voltage ( \(\Delta \mathrm{V}_{\text {OS }}\) ).
\[
C M R R(d B)=20 \log (\Delta C M V / \Delta V O S)
\]

\section*{COMMON-MODE VOLTAGE RANGE (CMVR)}

The range of common mode voltage on the input terminals for which operation within specifications is assured.

\section*{DIFFERENTIAL INPUT RESISTANCE ( \(\mathrm{R}_{\mathrm{IN}}\) )}

The resistance looking into either input terminal with the other grounded.

\section*{DIFFERENTIAL INPUT VOLTAGE}

The range of voltage between the input terminals for which operation within specifications is assured.

\section*{INPUT BIAS CURRENT ( \(I_{B}\) )}

The average of the two input currents, with the inputs tied together.

\section*{INPUT OFFSET CURRENT (los)}

The difference in the currents into the two input terminals when the output is within a specified voltage range.

\section*{INPUT OFFSET VOLTAGE (Vos)}

The voltage between the input terminals when the output is within a specified voltage range.

\section*{INPUT SLEW RATE}

The maximum rate of change in differential and/or commonmode input voltage which the input stage can follow. The comparator's total response time for any input voltage step with arbitrary overdrive is equal to the sum of the response time for the small signal \((100 \mathrm{mV})\) step with the same overdrive, plus the slewing time (=initial differential input voltage divided by input slew rate).

\section*{INPUT TO OUTPUT HIGH PROPAGATION DELAY (tpd+)}

The time measured between the input signal's \(\mathrm{V}_{\mathrm{OS}}\) crossing and the output voltage's \(50 \%\) low-to-high transition point. Specified for given input voltage step size and overdrive.

\section*{INPUT TO OUTPUT LOW PROPAGATION DELAY (tpd-)}

The time measured between the input signal's \(V_{O S}\) crossing and the output voltage's \(50 \%\) high-to-low transition point. Specified for a given input voltage step size and overdrive.

\section*{LATCH DISABLE PROPAGATION DELAY (tLPD)}

The time measured between the 50\% transition points of the latch enable signal's high-to-low transition and the output signal's low-to-high or high-to-low transition point.

\section*{LATCH SET-UP TIME ( \(\mathrm{t}_{\mathrm{s}}\) )}

The minimum time required before the low-to-high latch enable signal transition that an input signal change can oc-
cur and still be recognized and held at the output. Specified for a given input voltage step size and overdrive.

\section*{OFFSET VOLTAGE ADJUSTMENT RANGE}

The change in offset voltage that can be obtained by adjusting a specified external nulling potentiometer.

\section*{OUTPUT LEAKAGE CURRENT (ILeak)}

The current into the output terminal with a given output voltage and input drive equal to or greater than a specified value.

\section*{OUTPUT SINK CURRENT (IsINK)}

The maximum negative current that can be delivered by the comparator.

\section*{OVERDRIVE}

The input step voltage of specified size drives the comparator from some initial input voltage to an input level just barely in excess of that required to bring the output from its high or low state to the logic threshold voltage. This excess is defined as the voltage overdrive.

\section*{POSITIVE OUTPUT VOLTAGE ( \(\mathbf{V O H}_{\mathbf{O H}}\) )}

The high output voltage level with a given load and input drive equal to or greater than a specified value.

\section*{POWER SUPPLY REJECTION RATIO (PSRR)}

The ratio of the maximum change in input offset voltage to the specified change in power supply voltage.

\section*{RESPONSE TIME ( \(\mathbf{t}_{\mathrm{r}}\) )}

The interval between the application of an input step function and the time when the output crosses the logic threshold voltage. Logic threshold is defined as the voltage at the output of the comparator at which the loading logic circuitry changes its digital state, or, as 1.4 V when the loading logic circuitry is not used.

\section*{SATURATION VOLTAGE (V)}

The low output voltage level with a given sink current and drive less than or equal to a specified value.

\section*{STROBE CURRENT (Istb)}

The current out of the strobe terminal when it is active.

\section*{STROBED OUTPUT VOLTAGE (VO(STB)}

The DC output voltage - independent of input conditions - with the strobe function active.

\section*{SUPPLY CURRENTS}

The currents required from the positive or negative supplies to operate the comparator with no output load. The currents will vary with input voltage, but are maximum when the output is low, and, therefore, are specified with the input drive less than or equal to a given value.

\section*{VOLTAGE GAIN (Av)}

The ratio of the change in output voltage (over a specified range) to the change in input voltage producing it.

Diode process. It features fast response time to both large and small input signals, while maintaining excellent input characteristics. The CMP-01 is capable of operating over a wide range of supply voltages including single ended 5 volt supply. The large output current sinking and high output voltage capability assure good application flexibility, while the combination of fast response, high accuracy, and freedom from oscillation assure performance in precision level detectors and 12 and 13 -bit A/D converters. The CMP-01 is pin-compatible to earlier 111, 106, and 710 types. For applications requiring lower input offset and bias currents, refer to the CMP-02 data sheet.

\section*{PIN CONNECTIONS}
\begin{tabular}{|c|c|}
\hline  & 14-PIN HERMETIC DIP (Y-Suffix) \\
\hline  & 8-PIN HERMETIC MINI-DIP (Z-Suffix) EPOXY B MINI-DIP (P-Suffix) \\
\hline
\end{tabular}

\section*{FAST PRECISION COMPARATOR}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{FEATURES}
- Fast Response Time .. 110ns Typical, 180ns Maximum
- High Input Slew Rate ............................. 92V/ \(\mu \mathrm{s}\)
- Low Offset Voltage ... 0.3mV Typical, 0.8 mV Maximum
- Low Offset Current ...... 4nA Typical, 25nA Maximum
- Low Offset Drift \(\qquad\) \(1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 30 \mathrm{pA} /{ }^{\circ} \mathrm{C}\)
- Standard Power Supplies \(\ldots \ldots . . \ldots \ldots . \pm 5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- Guaranteed Operation from Single +5V Supply
- No Pull-Up Resistor Required for TTL Drive
- Wired OR Capability
- Fits 111, 106, 710 Sockets
- Easy Offset Nulling .......... Single 2k \(\Omega\) Potentiometer
- Easy to Use ..................... Free from Oscillations

\section*{GENERAL DESCRIPTION}

The CMP-01 is a monolithic fast precision voltage comparator using an advanced compatible NPN-Schottky Barrier

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{\[
\begin{aligned}
& +25^{\circ} \mathrm{C} \\
& \mathrm{~V}_{\mathrm{OS}} \\
& (\mathrm{mV})
\end{aligned}
\]} & \multicolumn{4}{|c|}{PACKAGE} & \multirow[b]{4}{*}{OPERATING TEMPERATURE RANGE} \\
\hline & \multicolumn{3}{|c|}{HERMETIC} & \multirow[b]{3}{*}{\[
\begin{aligned}
& \text { PLASTIC } \\
& \text { DIP } \\
& 8 \text { PIn } \\
& \hline
\end{aligned}
\]} & \\
\hline & \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { TO-99 } \\
& 8 \text { Pin }
\end{aligned}
\]} & \multicolumn{2}{|r|}{DIP} & & \\
\hline & & 8 Pin & 14 Pin & & \\
\hline \multirow[t]{2}{*}{0.8} & CMP01J* & CMP01Z* & CMP01Y* & & MIL \\
\hline & CMP01EJ & CMP01EZ & CMP01EY & CMP01EP & COM \\
\hline \multirow[t]{2}{*}{2.8} & CMP01BJ* & CMP01BZ* & CMP01BY* & - & MIL \\
\hline & CMP01CJ & CMP01CZ & CMP01CY & CMP01CP & COM \\
\hline
\end{tabular}

\section*{SIMPLIFIED SCHEMATIC}

\begin{tabular}{|c|}
\hline ABSOLUTE MAXIMUM RATINGS (Note 2) \\
\hline Total Supply Voltage, V+ to V- ........................ 36V \\
\hline Output to Ground . . . . . . . . . . . . . . . . . . . . . . - 5 V to +32V \\
\hline Output to Negative Supply Voltage . .................. 50V \\
\hline Ground to Negative Supply Voltage \\
\hline Positive Supply Voltage to Ground \\
\hline Positive Supply Voltage to Offset Nuil .............. 0 to 2 V \\
\hline Power Dissipation (See Note) .................... 500 mW \\
\hline Differential Input Voltage .......................... \(\pm 11 \mathrm{~V}\) \\
\hline Input Voltage ( \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) ) .......................... \(\pm 15 \mathrm{~V}\) \\
\hline Output Sink Current (Continuous Operation) ...... 75mA \\
\hline Operating Temperature Range - \\
\hline CMP-01, CMP-01B .................. \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ}\) \\
\hline CMP-01E, CMP-01C .................... \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) ....... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ}\) \\
\hline Storage Temperature Range ............ -65 \\
\hline
\end{tabular}

Lead Temperature (Soldering, 60 sec )
\(300^{\circ} \mathrm{C}\)
Output Short Circuit Duration - to ground .... Indefinite to \(\mathrm{V}+\ldots . .\). . . . . 1 Minute

NOTES:
1. Maximum package power dissipation vs. ambient temperature.
\begin{tabular}{lcc}
\hline Package Type & \begin{tabular}{c} 
Maximum Ambient \\
Temperature for Rating
\end{tabular} & \begin{tabular}{c} 
Derate Above Maximum \\
Ambient Temperature
\end{tabular} \\
\hline TO-99 \((\mathrm{J})-8\)-Pin & \(80^{\circ} \mathrm{C}\) & \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Dual-in-Line \((\mathrm{Y})-\) \\
\(14-\) Pin
\end{tabular} & \(100^{\circ} \mathrm{C}\) & \(10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Epoxy Mini-Dip \((\mathrm{P})-\) \\
\(8-\) Pin
\end{tabular} & \(36^{\circ} \mathrm{C}\) & \(5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Hermetic Mini-Dip \((\mathrm{Z})-\) \\
8 8-Pin
\end{tabular} & \(75^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline 2. Absolute ratings apply to both DICE and packaged parts unless otherwise \\
noted.
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\begin{tabular}{l}
CMP-01 \\
CMP-01E
\end{tabular}} & \multicolumn{2}{|r|}{CMP01B CMP01C} & \multirow[b]{2}{*}{MAX} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & & \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & - & 0.3 & 0.8 & - & 0.4 & 2.8 & mV \\
\hline Input Offset Current & los & (Note 1) & - & 4 & 25 & - & 5 & 80 & \(n \mathrm{~A}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & 350 & 600 & - & 400 & 900 & \(n \mathrm{~A}\) \\
\hline Differential Input Resistance & \(\mathrm{R}_{\text {IN }}\) & (Note 2) & 3.0 & 14 & - & 1.0 & 10 & - & \(\mathrm{m} \Omega\) \\
\hline Voltage Gain & \(A_{V}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4 V (Notes 1 and 2) & 200 & 500 & - & 100 & 500 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \multirow[t]{2}{*}{Response Time} & \multirow[b]{2}{*}{\(t_{r}\)} & \begin{tabular}{l}
100 mV step, 5 mV overdrive \\
No Load (No Pull-Up) (Note 3) \\
\(5 \mathrm{k} \Omega\) to 5 V (Pull-Up) \\
TTL Fan-Out \(=4\), No Pull-Up
\end{tabular} & - & \[
\begin{aligned}
& 110 \\
& 110 \\
& 110
\end{aligned}
\] & 180
-
- & - & \[
\begin{aligned}
& 110 \\
& 110 \\
& 110
\end{aligned}
\] & 180 & \multirow[t]{2}{*}{ns} \\
\hline & & \begin{tabular}{l}
5V Step 5mV Overdrive \\
No Load (No Pull-Up) \\
\(5 \mathrm{k} \Omega\) to 5 V (Pull-Up) \\
TTL Fan-Out \(=4\), No Pull-Up
\end{tabular} & - & \[
\begin{aligned}
& 160 \\
& 160 \\
& 160 \\
& \hline
\end{aligned}
\] & - & - & \[
\begin{aligned}
& 160 \\
& 160 \\
& 160
\end{aligned}
\] & - & \\
\hline Input Slew Rate & & & - & 92 & - & - & 92 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Input Voltage Range & CMVR & & \(\pm 12.5\) & \(\pm 13.0\) & - & \(\pm 12.5\) & \(\pm 13.0\) & - & V \\
\hline Common Mode Rejection Ratio & CMRR & & 94 & 110 & - & 90 & 110 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \[
\begin{aligned}
& 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 18 \mathrm{~V}, \\
& -18 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}_{-}} \leq 0 \mathrm{~V}
\end{aligned}
\] & 80 & 100 & - & 74 & 98 & - & dB \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \[
\begin{aligned}
& V_{I N} \geq 3 \mathrm{mV}, I_{O}=320 \mu \mathrm{~A} \\
& V_{I N} \geq 3 \mathrm{mV}, I_{O}=240 \mu \mathrm{~A} \\
& \mathrm{~V}_{1 \mathrm{IN}} \geq 3 \mathrm{mV}, I_{O}=0 \mathrm{~mA}
\end{aligned}
\] & 2.4
-
2.4 & \begin{tabular}{r}
3.2 \\
\hline \\
4.8
\end{tabular} & - & 2.4
2.4 & \begin{tabular}{l}
3.4 \\
4.8 \\
\hline
\end{tabular} & - & V \\
\hline Saturation Voltage & Vol & \[
\begin{aligned}
& \mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}, I_{\text {sink }}=0 \mathrm{~A} \\
& \mathrm{~V}_{1 \mathrm{~N}} \leq-10 \mathrm{mV}, I_{\text {sink }} \leq 6.4 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN }} \leq-10 \mathrm{mV}, I_{\text {sink }} \leq 12 \mathrm{~mA} \text { (CMP-01 only) }
\end{aligned}
\] & - & \[
\begin{array}{r}
0.16 \\
0.3 \\
0.36
\end{array}
\] & \[
\begin{array}{r}
0.4 \\
0.45 \\
0.5
\end{array}
\] & - & 0.16
0.31 & 0.4
0.45
- & V \\
\hline Output Leakage Current & I Leak & \(\mathrm{V}_{\text {IN }} \geq 10 \mathrm{mV}, \mathrm{V}_{\mathrm{O}}=+30 \mathrm{~V}\) & - & 0.03 & 2.0 & - & 0.05 & 8.0 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & \(1+\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 5.6 & 8.0 & - & 5.6 & 8.5 & mA \\
\hline Negative Supply Current & \(1-\) & \(V_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 1.3 & 2.2 & - & 1.3 & 2.2 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 103 & 153 & - & 103 & 161 & mW \\
\hline Offset Voltage Adjustment Range & & Nulling Pot \(\geq 2 \mathrm{k} \Omega\) & - & \(\pm 5\) & - & - & \(\pm 5\) & - & mV \\
\hline
\end{tabular}

\section*{NOTES:}
1. These Parameters are specified as the maximum values required to drive the output between the logic levels of 0.4 V and 2.4 V with a \(1 \mathrm{k} \Omega\) load tied to +5 V ; thus, these parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.
2. Guaranteed by design.
3. Sample tested

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{CMP-01 CMP-01E} & \multicolumn{3}{|c|}{CMP01B CMP01C} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & & MAX & \\
\hline Input Offset Voitage & \(\mathrm{V}_{\mathrm{OS}}\) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & - & 0.4 & 1.5 & - & 0.5 & 3.5 & mV \\
\hline Input Offset Current & los & (Note 1) & - & 3 & 21 & - & 4 & 65 & \(n \mathrm{~A}\) \\
\hline Input Bias Current & \(\mathrm{I}_{B}\) & & - & 250 & 500 & - & 300 & 720 & nA \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4 V (Notes 1 and 2) & - & 50 & - & - & 50 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time & \(t_{r}\) & \begin{tabular}{l}
100 mV Step, 5 mV Overdrive \(5 \mathrm{k} \Omega\) to 5 V (Pull-Up) \\
TTL Fan-Out \(=4,5 \mathrm{k} \Omega\) to 5 V (Pull-Up)
\end{tabular} & \[
-
\] & \[
\begin{aligned}
& 150 \\
& 150
\end{aligned}
\] & \[
-
\] & - & \[
\begin{aligned}
& 150 \\
& 150
\end{aligned}
\] & - & ns \\
\hline Input Voltage Range & CMVR & & 1.8 & 1.7-3.8 & 3.5 & 1.8 & 1.7-3.8 & 3.5 & V \\
\hline Saturation Voltage & Vol & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }} \leq 6.4 \mathrm{~mA}\) & - & 0.3 & 0.45 & - & 0.3 & 0.45 & V \\
\hline Positive Supply Current & \(1+\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 2.3 & 3.2 & - & 2.4 & 3.8 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 11.5 & 16.0 & - & 12.0 & 19.0 & mW \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{CMP-01} & \multicolumn{3}{|c|}{CMP-01B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow[t]{2}{*}{Input Offset Voltage} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {OS }}\)} & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & - & 0.5 & 1.6 & - & 0.5 & 3.5 & \multirow[t]{2}{*}{\(m V\)} \\
\hline & & \(\mathrm{V}_{\mathrm{S}_{-}}=5 \mathrm{~V}, \mathrm{~V}_{\text {S- }}=0 \mathrm{~V}\) (Note 1) & - & 0.6 & 2.8 & - & 0.6 & 4.3 & \\
\hline \multicolumn{10}{|l|}{\multirow[t]{2}{*}{Average Input Offset
Voltage Drift}} \\
\hline & & & & & & & & & \\
\hline Without External Trim & TCV \({ }_{\text {OS }}\) & \multirow[t]{2}{*}{\(\mathrm{R}_{\mathrm{S}}=50 \Omega\)} & - & 1.5 & - & - & 1.8 & - & \multirow[b]{2}{*}{\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)} \\
\hline With External Trim & TCV \({ }_{\text {OSn }}\) & & - & 1.0 & - & - & 1.2 & - & \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \multirow[t]{2}{*}{'os} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C} \text { (Note 1) } \\
& \mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C} \text { (Note 1) }
\end{aligned}
\]} & - & 4 & 25 & - & 5 & 80 & \multirow[t]{2}{*}{nA} \\
\hline & & & - & 5 & 45 & - & 6 & 120 & \\
\hline \multirow[t]{2}{*}{Average Input Offset Current Drift} & \multirow[t]{2}{*}{\(\mathrm{TCl}_{\text {os }}\)} & \(+25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & - & 12 & - & - & 12 & - & \multirow[t]{2}{*}{\(\mathrm{pA} /{ }^{\circ} \mathrm{C}\)} \\
\hline & & \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+25^{\circ} \mathrm{C}\) & - & 35 & - & - & 40 & - & \\
\hline \multirow[b]{2}{*}{Input Bias Current} & \multirow[b]{2}{*}{\(I_{B}\)} & \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}\) & - & 330 & 600 & - & 340 & 900 & \multirow[t]{2}{*}{nA} \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) & - & 550 & 1400 & - & 450 & 1200 & \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4 V (Notes 1 and 2) & 100 & 500 & - & 70 & 500 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline \multirow{3}{*}{Response Time} & \multirow{3}{*}{\(\mathrm{t}_{\mathrm{r}}\)} & \multirow[t]{3}{*}{\begin{tabular}{l}
100 mV Step, 5 mV Overdrive \\
\(T_{A}=+125^{\circ} \mathrm{C}\) No Load \\
\(T_{A}=-55^{\circ} \mathrm{C}\), No Load
\end{tabular}} & & & & & & & \multirow{3}{*}{ns} \\
\hline & & & - & & - & - & & - & \\
\hline & & & - & 100 & - & - & 100 & - & \\
\hline Input Voltage Range & CMVR & & \(\pm 12.0\) & \(\pm 13.0\) & - & \(\pm 12.0\) & \(\pm 13.3\) & - & V \\
\hline Common Mode Rejection Ratio & CMRR & & 88 & 106 & - & 86 & 108 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}^{+}} \leq 15 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}_{-}} \leq 0 \mathrm{~V}\) & 75 & 96 & - & 70 & 88 & - & dB \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(V_{I N} \geq 4 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=200 \mu \mathrm{~A}\) & 2.4 & 3.0 & - & 2.4 & 3.2 & - & V \\
\hline \multirow[t]{2}{*}{Saturation Voltage} & \multirow[t]{2}{*}{Vol} & \(V_{\text {IN }} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=0\) & - & 0.20 & 0.4 & - & 0.17 & 0.4 & \multirow[t]{2}{*}{V} \\
\hline & & \(\mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=6.4 \mathrm{~mA}\) & - & 0.32 & 0.5 & - & 0.31 & 0.5 & \\
\hline
\end{tabular}

\section*{NOTES:}
1. These Parameters are specified as the maximum values required to drive the output between the logic levels of 0.4 V and 2.4 V with a \(1 \mathrm{k} \Omega\) load tied to
+5 V ; thus, these parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.
2. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq T_{A} \leq 70^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & CMP-0
TYP & MAX & MIN & \[
\begin{array}{r}
\text { MP-01 } \\
\text { TYP }
\end{array}
\] & MAX & UNITS \\
\hline \multirow[b]{2}{*}{Input Offset Voltage} & \multirow[b]{2}{*}{\(\mathrm{V}_{\text {OS }}\)} & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & - & 0.4 & 1.4 & - & 0.5 & 3.5 & \multirow[t]{2}{*}{mV} \\
\hline & & \(\mathrm{V}_{\mathrm{S}^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{+}}=0 \mathrm{~V}\) (Note 1) & - & 0.5 & 2.4 & - & 0.6 & 4.3 & \\
\hline \multicolumn{10}{|l|}{\multirow[t]{2}{*}{Average Input Offset Voltage Drift}} \\
\hline & & & & & & & & & \\
\hline Without External Trim & TCV \({ }_{\text {OS }}\) & \multirow[b]{2}{*}{\(\mathrm{R}_{\mathrm{S}}=50 \Omega\)} & - & 1.5 & - & - & 1.8 & - & \multirow[b]{2}{*}{\(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\)} \\
\hline With External Trim & TCV \({ }_{\text {OSn }}\) & & - & 1.0 & - & - & 1.2 & - & \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \multirow[t]{2}{*}{Ios} & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) (Note 1) & - & 4 & 25 & - & 5 & 80 & \multirow[t]{2}{*}{nA} \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) (Note 1) & - & 5 & 45 & - & 6 & 120 & \\
\hline \multirow[t]{2}{*}{Average Input Offset Current Drift} & \multirow[b]{2}{*}{\(\mathrm{TCl}_{\text {os }}\)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& +25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C} \\
& 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+25^{\circ} \mathrm{C}
\end{aligned}
\]} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{12
35} & \multirow[t]{2}{*}{\[
-
\]} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{\[
\begin{aligned}
& 12 \\
& 40
\end{aligned}
\]} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{\(\mathrm{pA} /{ }^{\circ} \mathrm{C}\)} \\
\hline & & & & & & & & & \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{\(I_{B}\)} & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) & - & 330 & 600 & - & 340 & 900 & \multirow[t]{2}{*}{nA} \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) & - & 400 & 950 & - & 450 & 1200 & \\
\hline Voltage Gain & \(A_{V}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4 V (Notes 1 and 2) & 100 & 500 & - & 70 & 500 & - & V/mV \\
\hline \multirow{3}{*}{Response Time} & \multirow{3}{*}{\(t_{r}\)} & \multirow[t]{3}{*}{\begin{tabular}{l}
100 mV Step, 5 mV Overdrive \\
\(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\), No Load \\
\(T_{A}=0^{\circ} \mathrm{C}\), No Load
\end{tabular}} & & & & & & & \multirow{3}{*}{ns} \\
\hline & & & - & 220 & - & - & 220 & - & \\
\hline & & & - & 100 & - & - & 100 & - & \\
\hline Input Voltage Range & CMVR & & \(\pm 12.0\) & \(\pm 13.3\) & - & \(\pm 12.0\) & \(\pm 13.3\) & - & V \\
\hline Common Mode Rejection Ratio & CMRR & & 90 & 108 & - & 86 & 108 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}^{+}} \leq 15 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}_{-}} \leq 0 \mathrm{~V}\) & 77 & 98 & - & 70 & 88 & - & dB \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(V_{I N} \geq 4 \mathrm{mV}, \mathrm{I}^{\prime}=200 \mu \mathrm{~A}\) & 2.4 & 3.2 & - & 2.4 & 3.2 & - & V \\
\hline \multirow[t]{2}{*}{Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {SAT }}\)} & \(\mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=0\) & - & 0.17 & 0.4 & - & 0.17 & 0.4 & \multirow[t]{2}{*}{V} \\
\hline & & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=6.4 \mathrm{~mA}\) & - & 0.3 & 0.5 & - & 0.31 & 0.5 & \\
\hline
\end{tabular}

\section*{NOTES:}
1. These Parameters are specified as the maximum values required to drive the output between the logic levels of 0.4 V and 2.4 V with a \(1 \mathrm{k} \Omega\) load tied to
+5 V ; thus, these parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.
2. Guaranteed by design.

\section*{DICE CHARACTERISTICS}


DIE SIZE \(0.065 \times 0.042\) inch
1. GROUND
2. NON-INVERTING INPUT
3. INVERTING INPUT
4. NEGATIVE SUPPLY
5. BALANCE
6. BALANCE
7. OUTPUT
8. POSITIVE SUPPLY

Refer to Section 2 for additional DICE Information.

ELECTRICAL CHARACTERISTICS for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) at \(25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & CMP-01N LIMIT & \begin{tabular}{l}
CMP-01GR \\
LIMIT
\end{tabular} & UNITS \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{OS}}\) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & 0.8 & 2.8 & mV MAX \\
\hline Input Offset Current & los & & 25 & 80 & nA MAX \\
\hline Input Bias Current & \(\mathrm{I}_{B}\) & & 600 & 900 & nA MAX \\
\hline Differential Input Resistance & \(\mathrm{R}_{\text {IN }}\) & (Note 2) & 3.0 & 1.0 & M \(\Omega\) MIN \\
\hline Input Voltage Range & IVR & & \(\pm 12.5\) & \(\pm 12.5\) & \(V\) MIN \\
\hline Common Mode Rejection Ratio & CMRR & \(\mathrm{V}_{\text {CM }}= \pm\) CMVR & 94 & 90 & dB MIN \\
\hline Power Supply Rejection Ratio & PSRR & \[
\begin{aligned}
& 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}}+\leq 18 \mathrm{~V} \\
& -18 \mathrm{~V} \leq \mathrm{V}_{S^{-}} \leq 0 \mathrm{~V}
\end{aligned}
\] & 80 & 74 & dB MIN \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \[
\begin{aligned}
& V_{I N} \geq 3 \mathrm{mV}, I_{O}=320 \mu \mathrm{~A} \\
& \mathrm{~V}_{I N} \geq 3 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=240 \mu \mathrm{~A}
\end{aligned}
\] & \[
2.4
\] & \[
\frac{-}{2.4}
\] & \(V \mathrm{MIN}\) \\
\hline Saturation Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {sink }}=6.4 \mathrm{~mA}\) & 0.45 & 0.45 & \(\checkmark\) MAX \\
\hline Output Leakage Current & \(\mathrm{I}_{\text {LEAK }}\) & \(\mathrm{V}_{\text {IN }} \geq 10 \mathrm{mV}, \mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}\) & 4.0 & 8.0 & \(\mu \mathrm{A}\) MAX \\
\hline Positive Supply Current & I+ & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & 8.0 & 8.5 & mA MAX \\
\hline Negative Supply Current & 1- & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & 2.2 & 2.2 & mA MAX \\
\hline Power Consumption & \(\mathrm{P}_{\mathrm{d}}\) & \(V_{\text {IN }} \leq-10 \mathrm{mV}\) & 153 & 161 & mW MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. These Parameters are specified as the maximum values required to drive the output between the logic levels of 0.4 V and 2.4 V with a \(1 \mathrm{k} \Omega\) load tied to
+5 V ; thus, these parameters define an error band which takes into account the worst case effects of voltage gain and input impedance.
2. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}^{+}}=5 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{S}^{-}}=0 \mathrm{~V}\) at \(25^{\circ} \mathrm{C}\).
\begin{tabular}{llllll}
\hline PARAMETER & SYMBOL & CONDITIONS & CMP-01N & CMP-01GR \\
LIMIT & LIMIT & UNITS \\
\hline Input Offset Voltage & \(V_{O S}\) & \(R_{S} \leq 5 \mathrm{k} \Omega\) & 1.5 & 3.5 & mV MAX \\
\hline Input Offset Current & IOS & & 21 & 65 & nA MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
CMP-01N \\
TYPICAL
\end{tabular} & CMP-01GR TYPICAL & UNITS \\
\hline Average Input Offset Voltage Drift & \(\mathrm{TCV}_{\text {Os }}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) (Note 1) & 1.5 & 1.8 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Average Input Offset Current Drift & \(\mathrm{TCl}_{\text {OS }}\) & & 35 & 40 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Response Time & \(\mathrm{t}_{\mathrm{r}}\) & 100 mV Step, 5 mV Overdrive No Load (No Pull-Up) & 100 & 100 & ns \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}



INPUT BIAS CURRENT vs TEMPERATURE




INPUT BIAS CURRENT vs DIFFERENTIAL INPUT VOLTAGE


RESPONSE TIME TEST CIRCUIT



INPUT VOLTAGE RANGE vs TEMPERATURE


TYPICAL PERFORMANCE CURVES

RESPONSE TIME FOR 100 mV STEP AND VARIOUS INPUT OVERDRIVES


SATURATION VOLTAGE vs SINK CURRENT


OFFSET TRIMMING AND STROBE CIRCUIT


RESPONSE TIME FOR 5V STEP AND 5mV OVERDRIVE



\section*{APPLICATION NOTES}

The CMP-01 provides fast response times even with small input overdrives; to achieve this performance requires very high gain at high frequencies. The CMP-01 is completely free of oscillations; however, small values of stray capacitance from output to input when combined with high-source resistances can cause an unstable condition. DC characteristics are not affected, but when the input is within a few microvolts of the transition level, certain conditions can create an oscillation region. The width of this oscillatory region and the size of source resistance where oscillations begin is a strong function of the stray coupling present. The following suggestions are offered as a guide towards minimizing the conditions for oscillation: matched source resistors, minimized stray capacitances (e.g., a ground plane between output and input), capacitive output loading ( \(C_{\downarrow}\) ), or a capacitor from the compensation terminal to AC ground (DIP only). The capacitive loading techniques will eliminate the oscillations, but result in slower response time. Positive resistive feedback creating a hysteresis condition can be very effective see level detector below. Matched bypass capacitors across the input resistors also can eliminate the instability,

and if \(\mathrm{C}_{S} \geq 20 \mathrm{pF} \frac{\text { maximum step size }}{\text { minimum overdrive }}\)
the response time will approximate the response time for low values of \(\mathbf{R}_{\mathbf{s}}\). It should be noted that the offset nulling terminals do not require bypassing for stability. As with all wideband circuits, it is recommended that the supplies be bypassed near the socket of the device.

PRECISION, DUAL LIMIT, GO/NO GO TESTER


\section*{8 -BIT TRACKING A/D CONVERTER}


3 IC LOW COST AND CONVERTER


LEVEL DETECTOR WITH HYSTERESIS(Positive Feedback)


\section*{BURN-IN CIRCUIT}


4-CHANNEL DIGITALLY MULTIPLEXED RAMPED AND CONVERTER


\section*{LOW INPUT CURRENT PRECISION COMPARATOR}

\section*{FEATURES}
- Low Offset Voltage ... 0.3mV Typical, 0.8 mV Maximum - Low Offset Current .... 0.3nA Typical, 3.0nA Maximum - Low Bias Current . ....... 28nA Typical, 50nA Maximum
- Low Offset Drift \(1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}, 4 \mathrm{pA} /{ }^{\circ} \mathrm{C}\)
- High Gain ............................. 200,000 Minimum
- High CMRR ............ 110dB Typical, 94dB Minimum
- High Input Impedance ............................ 16M \(\Omega\)
- Fast Response Time .. 190ns Typical, 270ns Maximum
- Standard Power Supplies ................ \(\pm 5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- Guaranteed Operation from Single +5 V to \(\pm 18 \mathrm{~V}\)
- No Pull-Up Resistor Required for TTL Drive
- Wired-OR Capability
- Fits 111, 106, 710 Sockets
- Easy Offset Nulling

Single \(2 k \Omega\) Potentiometer
- Easy to Use

Free from Oscillations

\section*{GENERAL DESCRIPTION}

The CMP-02 is a monolithic low input current comparator using an advanced compatible NPN-Schottky Barrier Diode

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multirow[b]{4}{*}{\[
\begin{gathered}
+25^{\circ} \mathrm{C} \\
\mathrm{~V}_{\mathrm{OS}} \\
(\mathrm{mV})
\end{gathered}
\]} & \multicolumn{4}{|c|}{PACKAGE} & \multirow[b]{4}{*}{operating TEMPERATURE RANGE} \\
\hline & \multicolumn{3}{|c|}{HERMETIC} & \multirow[b]{3}{*}{\[
\begin{aligned}
& \text { PLASTIC } \\
& \text { DIP } \\
& 8 \mathrm{PIn} \\
& \hline
\end{aligned}
\]} & \\
\hline & \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { TO-99 } \\
& 8 \mathrm{Pin}
\end{aligned}
\]} & \multicolumn{2}{|r|}{DIP} & & \\
\hline & & 8 Pin & 14 Pin & & \\
\hline \multirow[b]{2}{*}{0.8} & CMP02J* & CMP02Z* & CMP02Y* & - & MIL \\
\hline & CMP02EJ & CMP02EZ & CMP02EY & CMP02EP & COM \\
\hline \multirow[t]{2}{*}{2.8} & CMP02BJ* & CMP02BZ* & CMP02BY* & - & MIL \\
\hline & CMP02CJ & CMP02CZ & CMP02CY & CMP02CP & COM \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
process. It features superior input characteristics with extremely low offset voltage, offset current, bias current and temperature drift. High common mode and power supply rejection plus good response time contribute to excellent performance in the most demanding applications. The balanced offset nulling, large output drive, and wired-OR capability combined with internal pull-up maximize application convenience. The CMP-02 is capable of operating over a wide range of supply voltages, including single plus 5 volt supply operation, and is pin-compatible to earlier 111, 106, and 710 types. For applications requiring faster response time, please refer to the CMP-01 Fast Precision Comparator data sheet.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC

\begin{tabular}{|c|}
\hline ABSOLUTE MAXIMUM RATINGS（Note 2） \\
\hline Total Supply Voltage，V＋to V－．．．．．．．．．．．．．．．．．．．．．．．36． 36 \\
\hline Output to Ground ．．．．．．．．．．．．．．．．．．．．．．．．．．．．-5 F to +32 V \\
\hline Output to Negative Supply Voltage ．．．．．．．．．．．．．．．．．．．50V \\
\hline Ground to Negative Supply Voltage ．．．．．．．．．．．．．．．．．．30V \\
\hline Positive Supply Voltage to Ground ．．．．．．．．．．．．．．．．．．．30V \\
\hline Positive Supply Voltage to Offset Null ．．．．．．．．．．．．．． 0 to 2 V \\
\hline Power Dissipation（See Note）．．．．．．．．．．．．．．．．．．．．500． 50. \\
\hline Differential Input Voltage ．．．．．．．．．．．．．．．．．．．．．．．．．．．\(\pm 11 \mathrm{~V}\) \\
\hline Input Voltage（ \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) ）．．．．．．．．．．．．．．．．．．．．．．．．．．\(\pm 15 \mathrm{~V}\) \\
\hline Output Sink Current（Continuous Operation）．．．．．． 75 mA \\
\hline Operating Temperature Range－ \\
\hline CMP－01，CMP－01B ．．．．．．．．．．．．．．．．\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline CMP－01E，CMP－01C ．．．．．．．．．．．．．．．．． \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature（ \(\mathrm{T}_{\mathrm{j}}\) ）．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range \(\ldots . . . . . . . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Lead Temperature（Soldering， 60 sec ）．．．．．．．．．．．．．． \(300^{\circ} \mathrm{C}\) Output Short Circuit Duration－to ground ．．．．Indefinite to \(\mathrm{V}+\ldots . . . . .\). ． 1 Minute

NOTES：
1．Maximum package power dissipation vs．ambient temperature
\begin{tabular}{lcc} 
Package Type & \begin{tabular}{c} 
Maximum Ambient \\
Temperature for Rating
\end{tabular} & \begin{tabular}{c} 
Derate Above Maximum \\
Ambient Temperature
\end{tabular} \\
\hline TO－99（J）－8－Pin & \(80^{\circ} \mathrm{C}\) & \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Dual－in－Line \((\mathrm{Y})-\) \\
\(14-\mathrm{Pin}\)
\end{tabular} & \(100^{\circ} \mathrm{C}\) & \(10.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Mini－Dip（P）－8－Pin
\end{tabular} & \(36^{\circ} \mathrm{C}\) & \(5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Hermetic Mini－DIP \((\mathrm{Z})-\) \\
\(8-P i n\)
\end{tabular} & \(75^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

2．Ratings apply to both DICE and packaged parts，unless otherwise noted．

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { CMP-02 } \\
& \text { CMP-02E }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { CMP-02B } \\
& \text { CMP-02C }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\)（Note 1） & － & 0.3 & 0.8 & － & 0.4 & 2.8 & mV \\
\hline Input Offset Voltage & \(\mathrm{v}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\)（Note 1） & － & 0.3 & 0.9 & － & 0.4 & 3.0 & mV \\
\hline Input Offset Current & Ios & （Note 1） & － & 0.3 & 3.0 & － & 0.4 & 15 & \(n \mathrm{~A}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & － & 28 & 50 & － & 3.5 & 100 & \(n \mathrm{~A}\) \\
\hline Differential Input Resistance & \(\mathrm{R}_{\text {IN }}\) & （Note 2） & 5.0 & 16 & － & 1.5 & 12 & － & \(M \Omega\) \\
\hline Voltage Gain & \(A_{\text {vo }}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4 V （Notes 1 and 2） & 200 & 500 & － & 100 & 500 & － & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Response Time （Note 3） & \(t_{r}\) & \begin{tabular}{l}
100 mV Step 5 mV Overdrive \\
No Load（No Pull－Up） \\
\(5 \mathrm{k} \Omega\) to 5 V （Pull－Up） \\
TTL Fan－Out＝4，No Pull－Up
\end{tabular} & - & \[
\begin{aligned}
& 190 \\
& 190 \\
& 190
\end{aligned}
\] & 270
-
- & － & 190
190
190 & 270
-
- & ns \\
\hline Input Slew Rate & & & － & 15 & － & － & 15 & － & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Input Voltage Range & CMVR & & \(\pm 12.5\) & \(\pm 13.0\) & － & \(\pm 12.5\) & \(\pm 13.0\) & － & V \\
\hline Common Mode Rejection Ratio & CMRR & & 94 & 110 & － & 90 & 110 & － & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}_{+}} \leq 18 \mathrm{~V},-18 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}_{-}} \leq 0 \mathrm{~V}\) & 80 & 100 & － & 74 & 98 & － & dB \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \[
\begin{aligned}
& V_{I N} \geq 3 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=320 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}} \geq 3 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=240 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}} \geq 3 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=0 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{gathered}
2.4 \\
- \\
2.4
\end{gathered}
\] & 3.2
-
4.8 & － & \[
\begin{aligned}
& 2.4 \\
& 2.4
\end{aligned}
\] & 3.4
4.8 & － & v \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=0 \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }} \leq 6.4 \mathrm{~mA} \\
& \left.\mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }} \leq 12 \mathrm{~mA} \text { (CMP-02 only) }\right)
\end{aligned}
\] & \begin{tabular}{l}
- \\
- \\
\hline
\end{tabular} & \[
\begin{array}{r}
0.16 \\
0.3 \\
0.36
\end{array}
\] & \[
\begin{array}{r}
0.40 \\
0.45 \\
0.5
\end{array}
\] & － & 0.16
0.31
- & 0.4
0.45
- & V \\
\hline Output Leakage Current & I LEAK & \(V_{\text {IN }} \geq 10 \mathrm{mV}, \mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}\) & － & 0.03 & 2.0 & － & 0.05 & 8.0 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & 1＋ & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & － & 5.5 & 8.0 & － & 5.6 & 8.5 & mA \\
\hline Negative Supply Current & I－ & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & － & 1.1 & 2.2 & － & 1.2 & 2.2 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}\) & － & 99 & 153 & － & 102 & 161 & mW \\
\hline \begin{tabular}{l}
Offset Voltage \\
Adjustment Range
\end{tabular} & & Nulling Pot \(\geq 2 \mathrm{k} \Omega\) & － & \(\pm 5\) & － & － & \(\pm 5\) & － & mV \\
\hline
\end{tabular}

\section*{NOTES：}

1．These Parameters are specified as the maximum values required to drive the output between the logic levels of 0.4 V and 2.4 V with a \(1 \mathrm{k} \Omega\) load tied to +5 V ；thus，these parameters define an error band which takes into account
the worst case effects of voltage gain and input impedance
2．Guaranteed by design
3．Sample tested

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { CMP-02 } \\
& \text { CMP-02E }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { CMP-02B } \\
& \text { CMP-02C }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Input Offset Voltage & \(V_{\text {os }}\) & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & - & 0.4 & 1.5 & - & 0.5 & 3.5 & mV \\
\hline Input Offset Current & Ios & & - & 0.25 & 3.0 & - & 0.35 & 14 & nA \\
\hline Input Bias Current & \(\mathrm{I}_{B}\) & & - & 24 & 45 & - & 30 & 90 & nA \\
\hline Voltage Gain & \(A_{V}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4V (Notes 1 and 2) & - & 50 & - & - & 50 & - & \(\mathrm{v} / \mathrm{mV}\) \\
\hline Response Time & \(\mathrm{t}_{\mathrm{r}}\) & \begin{tabular}{l}
100 mV Step, 5 mV Overdrive \(5 \mathrm{k} \Omega\) to 5 V (Pull-Up) \\
TTL Fan-Out \(=4,5 \mathrm{k} \Omega\) to 5 V
\end{tabular} & - & 250
250 & - & - & \[
\begin{aligned}
& 250 \\
& 250
\end{aligned}
\] & - & ns \\
\hline Input Voltage Range & CMVR & & 1.8-3.5 & 1.7-3.8 & - & 1.8-3.5 & 1.7-3.8 & - & v \\
\hline Saturation Voltage & \(\mathrm{V}_{\text {SAT }}\) & \(\mathrm{V}_{\text {IN }} \leq-3.5 \mathrm{mV}, \mathrm{I}_{\text {sink }} \leq 6.4 \mathrm{~mA}\) & - & 0.3 & 0.45 & - & 0.3 & 0.45 & v \\
\hline Positive Supply Current & \(1+\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 2.2 & 3.0 & - & 2.3 & 3.6 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & - & 11.0 & 15.0 & - & 11.5 & 18.0 & mW \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\), unless otherwise noted.


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{CMP-02E} & \multicolumn{3}{|c|}{CMP-02C} & \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & UNITS \\
\hline \multirow[b]{2}{*}{Input Offset Voltage} & \multirow[b]{2}{*}{Vos} & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) (Note 1) & - & 0.4 & 1.4 & - & 0.5 & 3.5 & mV \\
\hline & & \(\mathrm{V}_{\mathrm{S}_{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}_{-}}=0 \mathrm{~V}\) (Note 1) & - & 0.5 & 2.4 & - & 0.6 & 4.3 & mV \\
\hline \multicolumn{10}{|l|}{\multirow[t]{2}{*}{Average Input Offset
Voltage Drift}} \\
\hline & & & & & & & & & \\
\hline Without External Trim & TCV \({ }_{\text {Os }}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 1.5 & - & - & 1.8 & - & \({ }^{\mathrm{V} /{ }^{\circ} \mathrm{C}}\) \\
\hline With External Trim & TCV \({ }_{\text {OSn }}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 1.0 & - & - & 1.2 & - & \(\mu \mathrm{V} /{ }^{\circ}\) \\
\hline \multirow[t]{2}{*}{Input Offset Current} & \multirow[t]{2}{*}{los} & \(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\) (Note 1) & - & 0.3 & 3.0 & - & 0.4 & 15 & nA \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) (Note 1) & - & 0.4 & 6.0 & - & 0.5 & 25 & nA \\
\hline \multirow[t]{2}{*}{Average Input Offset Current Drift} & \multirow[t]{2}{*}{\(\mathrm{TCl}_{\text {os }}\)} & \(+25^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+70^{\circ} \mathrm{C}\) & - & 2.0 & - & - & 3.0 & - & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline & & \(0^{\circ} \mathrm{C} \leq T_{A} \leq+25^{\circ} \mathrm{C}\) & - & 4.0 & - & - & 5.0 & - & \(\mathrm{PA}{ }^{\circ} \mathrm{C}\) \\
\hline \multirow[t]{2}{*}{Input Bias Current} & \multirow[t]{2}{*}{\(\mathrm{I}_{\mathrm{B}}\)} & \(\mathrm{T}_{A}=+70^{\circ} \mathrm{C}\) & - & 26 & 50 & - & 33 & 100 & nA \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) & - & 34 & 80 & - & 42 & 160 & \(n A\) \\
\hline Voltage Gain & \(A_{V}\) & \(\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}\) to 2.4V (Notes 1 and 2) & 100 & 500 & - & 70 & 500 & - & V/mV \\
\hline \multirow{3}{*}{Response Time} & \multirow{3}{*}{\(\mathrm{t}_{\mathrm{r}}\)} & 100 mV Step, 5 mV Overdrive & & & & & & & \\
\hline & & \multirow[t]{2}{*}{\[
\begin{aligned}
& T_{A}=+70^{\circ} \mathrm{C}, \text { No Load } \\
& T_{A}=0^{\circ} \mathrm{C}, \text { No Load }
\end{aligned}
\]} & - & 225 & - & - & 225 & - & ns \\
\hline & & & - & 180 & - & - & 180 & - & \\
\hline Input Voltage Range & CMVR & & \(\pm 12.0\) & \(\pm 13.0\) & - & \(\pm 12.0\) & \(\pm 13.0\) & - & V \\
\hline Common Mode Rejection Ratio & CMRR & & 90 & 108 & - & 86 & 108 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}^{+}} \leq 15 \mathrm{~V},-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}_{-}} \leq 0 \mathrm{~V}\) & 77 & 98 & - & 70 & 88 & - & dB \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(V_{I N} \geq 4 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=200 \mu \mathrm{~A}\) & 2.4 & 3.2 & - & 2.4 & 3.2 & - & V \\
\hline \multirow[t]{2}{*}{Saturation Voltage} & \multirow[t]{2}{*}{\(V_{\text {SAT }}\)} & \(\mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=0\) & - & 0.17 & 0.4 & - & 0.17 & 0.4 & V \\
\hline & & \(\mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=6.4 \mathrm{~mA}\) & - & 0.30 & 0.5 & - & 0.31 & 0.5 & \\
\hline
\end{tabular}

DICE CHARACTERISTICS


DIE SIZE \(0.065 \times 0.042\) inch
1. GROUND
2. NON-INVERTING INPUT
3. INVERTING INPUT
4. NEGATIVE SUPPLY
5. BALANCE
6. BALANCE
7. OUTPUT
8. POSITIVE SUPPLY

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) at \(25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & CMP-02N LIMIT & CMP-02GR LIMIT & UNITS \\
\hline \multirow[t]{2}{*}{Input Offset Voltage} & \multirow[b]{2}{*}{\(\mathrm{V}_{\mathrm{OS}}\)} & \(\mathrm{R}_{\mathrm{S}} \leq 5 \mathrm{k} \Omega\) & & & \multirow[t]{2}{*}{mV MAX} \\
\hline & & \(\mathrm{R}_{\mathrm{S}} \leq 50 \mathrm{k} \Omega\) & 0.9 & 3.0 & \\
\hline Input Offset Current & Ios & & 3.0 & 15 & nA MAX \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & 50 & 100 & nA MAX \\
\hline Differential Input Resistance & \(\mathrm{R}_{\text {IN }}\) & & 5.0 & 1.5 & M \(\Omega\) MIN \\
\hline Input Voltage Range & IVR & & \(\pm 12.5\) & \(\pm 12.5\) & V MIN \\
\hline Common Mode Rejection Ratio & CMRR & \(\mathrm{V}_{\mathrm{CM}}= \pm \mathrm{CMVR}\) & 94 & 90 & dB MIN \\
\hline Power Supply Rejection Ratio & PSRR & \[
\begin{aligned}
& 5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}}+\leq 18 \mathrm{~V} \\
& -18 \mathrm{~V} \leq \mathrm{V}_{S}-\leq 0 \mathrm{~V}
\end{aligned}
\] & 80 & 74 & dB MIN \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \[
\begin{aligned}
& \mathrm{V}_{I N} \geq 3 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=320 \mu \mathrm{~A} \\
& \mathrm{~V}_{I N} \geq 3 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=240 \mu \mathrm{~A}
\end{aligned}
\] & & & V MIN \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \(\mathrm{l}_{\text {sink }}=6.4 \mathrm{~mA}\) & 0.45 & 0.45 & \(V \mathrm{MAX}\) \\
\hline Output Leakage Current & ILEAK & \(\mathrm{V}_{\text {IN }} \geq 10 \mathrm{mV}, \mathrm{V}_{\mathrm{O}}=30 \mathrm{~V}\) & 4.0 & 8.0 & \(\mu \mathrm{A}\) MAX \\
\hline Positive Supply Current & I+ & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & 8.0 & 8.5 & mA MAX \\
\hline Negative Supply Current & \(1-\) & \(V_{\text {IN }} \leq-10 \mathrm{mV}\) & 2.2 & 2.2 & mA MAX \\
\hline Power Consumption & \(P_{d}\) & \(\mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}\) & 153 & 161 & mW MAX \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}^{+}}=5 \mathrm{~V}\) and \(\mathrm{V}_{\mathrm{S}^{-}}=0 \mathrm{~V}\) at \(25^{\circ} \mathrm{C}\).
\begin{tabular}{llllcc}
\hline & & CMP-02N & CMP-02GR \\
PARAMETER & SYMBOL & CONDITIONS & LIMIT & CIMIT & UNITS \\
\hline Input Offset Voltage & \(V_{O S}\) & \(R_{S} \leq 5 \mathrm{k} \Omega\) & 1.5 & 3.5 & mV MAX \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{OS}}\) & & 3.0 & 14 & nA MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(25^{\circ} \mathrm{C}\).
\begin{tabular}{lllll}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{c} 
CMP-02N \\
TYPICAL
\end{tabular} & \begin{tabular}{c} 
CMP-02GR \\
TYPICAL
\end{tabular} \\
\hline \begin{tabular}{l} 
Average Input Offset \\
Voltage Drift
\end{tabular} & \(\mathrm{TCV}_{\mathrm{OS}}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 1.5 & 1.8 \\
\hline \begin{tabular}{l} 
Average Input Offset \\
Current Drift
\end{tabular} & \(\mathrm{TCl}_{\mathrm{OS}}\) & & 4.0 & \(5 /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l} 
Response Time
\end{tabular} & \(\mathrm{t}_{\mathrm{r}}\) & \begin{tabular}{l}
\(100 \mathrm{mV} \mathrm{Step,5} 5\) \\
No Load (No Pull-Up) Overdrive
\end{tabular} & 180 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

RESPONSE TIME， 100 mV STEP， 5 mV OVERDRIVE，VARIOUS LOADS


INPUT OFFSET ERROR vs SOURCE RESISTANCE


INPUT BIAS CURRENT vs TEMPERATURE



OFFSET VOLTAGE vs TEMPERATURE


INPUT BIAS CURRENT vs DIFFERENTIAL INPUT VOLTAGE


RESPONSE TIME TEST CIRCUIT

r \(_{\text {FALL：}}\left(V_{\text {OS }}+\right.\) OVERDRIVE）
VIN－RISE：（VOS－OVERDRIVE）

INPUT VOLTAGE RANGE vs TEMPERATURE


\section*{TYPICAL PERFORMANCE CURVES}


STANDARD BURN-IN CIRCUIT



OUTPUT SHORT-CIRCUIT CURRENT


RESPONSE TIME FOR 100 mV STEP AND VARIOUS INPUT OVERDRIVES



POWER CONSUMPTION vs TEMPERATURE


OFFSET TRIMMING AND STROBE CIRCUITS


RESPONSE TIME vs SOURCE RESISTANCE


\section*{APPLICATION NOTES}

The CMP－02 provides fast response times even with small input overdrives；to achieve this performance requires very high gain at high frequencies．The CMP－02 is completely free of oscillations；however，small values of stray capacitance from output to input when combined with high－source res－ istances can cause an unstable condition．DC characteris－ tics are not affected，but when the input is within a few microvolts of the transition level，certain conditions can create an oscillation region．The width of this oscillatory region and the size of source resistance where oscillations begin is a strong function of the stray coupling present．The following suggestions are offered as a guide towards min－ imizing the conditions for oscillation：matched source resis－ tors，minimized stray capacitances（e．g．，a ground plane between output and input），capacitive output loading（ \(C_{L}\) ）， or a capacitor from the compensation terminal to AC ground （DIP only）．The capacitive loading techniques will eliminate the oscillations，but result in slower response time．Positive

resistive feedback creating a hysteresis condition can be very effective－see level detector below．Matched bypass capacitors across the input resistors also can eliminate the instability，
\[
\text { and if } C_{S} \geq 20 p F\left(\frac{\text { maximum step size }}{\text { minimum overdrive }}\right)
\]
the response time will approximate the response time for low values of \(R_{s}\) ．It should be noted that the offset nulling termi－ nals do not require bypassing for stability．As with all wide－ band circuits，it is recommended that the supplies be bypassed near the socket of the device．

PRECISION DUAL LIMIT GO／NO GO TESTER


\section*{LOW POWER PRECIIION QUAD COMPARATOR}

\section*{FEATURES}
- High Gain

200V/mV Typical
- Single or Dual Supply Operation
- Input Voltage Range Includes Ground
- Low Power Consumption ( \(1.5 \mathrm{~mW} /\) Comparator)
- Low Input Bias Current
...................... .. 25nA
- Low Input Offset Current . . . . . . . . . . . . . . . . . . . \(\pm 2.0 n A\)
- Low Offset Voltage . . . . . . . . . . . . . . . . \(\pm 0.4 \mathrm{mV}\) Typical
- Low Output Saturation Voltage \(\qquad\) 250 mV @ 4mA
- Logic Output Compatible with TTL, DTL, ECL, MOS and CMOS
- Directly Replaces LM139/239/339 Comparators

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{2}{*}{\[
\begin{gathered}
25^{\circ} \mathrm{C} \\
\mathbf{V}_{\mathrm{os}} \\
(\mathrm{mV})
\end{gathered}
\]} & \multicolumn{2}{|l|}{DIP PACKAGE} & \multirow[t]{2}{*}{OPERATING TEMPERATURE RANGE} \\
\hline & HERMETIC 14 PIN & PLASTIC 14 PIN & \\
\hline 1 & CMP04BY* & - & MIL \\
\hline 1 & CMP04FY & & IND \\
\hline 1 & & CMP04FP & COM \\
\hline
\end{tabular}
* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{SIMPLIFIED SCHEMATIC (1/4 CMP-04)}


\section*{GENERAL DESCRIPTION}

Four precision independent comparators comprise the CMP-04. Performance highlights include a very low offset voltage, low output saturation voltage and high gain in a single supply design. The input voltage range includes ground for single supply operation and \(V\) - for split supplies. A low power supply current of 2 mA , which is independent of supply voltage, makes this the preferred comparator for precision applications requiring minimal power consumption. Maximum logic interface flexibility is offered by the open-collector TTL output.

PIN CONNECTIONS


\section*{TYPICAL INTERFACE}

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS (Note 2)} \\
\hline Supply Voltage & V or \(\pm 18 \mathrm{~V}\) \\
\hline Differential Input Voltage & \(36 V_{D C}\) \\
\hline Input Voltage & 0.3 V to +36 V \\
\hline Power Dissipation (Note 1) & 500 mW \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline CMP-04 FY & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline CMP-04 BY & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline CMP-04 FP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) \(\ldots . . . . . .65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline Input Current ( \(\mathrm{V}_{\text {IN }}<-3.0 \mathrm{~V}\) ) & 50 mA \\
\hline
\end{tabular}

Output Short Circuit to GND \(\qquad\) Continuous Lead Temperature (soldering, 10 sec ) \(300^{\circ} \mathrm{C}\) NOTES:
1. See table for maximum ambient temperature rating and derating factor.
2. Absolute maximum ratings apply to both packaged parts and dice, unless otherwise noted.
\begin{tabular}{lcc}
\hline & \begin{tabular}{c} 
Maximum Amblent \\
Temperature \\
for Rating
\end{tabular} & \begin{tabular}{c} 
Derate Above \\
Maximum Amblent \\
Pemperature
\end{tabular} \\
\hline Hermetic DIP \((\mathrm{Y})\) & \(100^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
Plastic DIP \((P)\) & \(50^{\circ} \mathrm{C}\) & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{CMP-04B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & \[
\begin{aligned}
& R_{S}=0 \Omega, R_{L}=5.1 \mathrm{k} \Omega \\
& \mathrm{~V}_{\mathrm{O}}=1.4 \mathrm{~V}(\text { Note } 1)
\end{aligned}
\] & - & 0.40 & 1.0 & mV \\
\hline Input Offset Current & Ios & \[
\begin{aligned}
& I_{\mathbb{N}(+)-I_{\mathbb{N}}(-)} R_{\mathrm{L}}=5.1 \mathrm{k} \Omega \\
& V_{O}=1.4 \mathrm{~V}
\end{aligned}
\] & - & 2.0 & 10 & \(n A\) \\
\hline Input Bias Current & \(I_{B}\) & \[
\begin{aligned}
& \mathrm{I}_{\mathbb{N}^{(+)}} \text {or } \\
& \mathrm{I}_{\mathbb{N}^{(-)}(\text {Note } 1)}
\end{aligned}
\] & - & 25 & 100 & nA \\
\hline Voltage Gain & \(A_{V}\) & \(\mathrm{R}_{\mathrm{L}} \geq 15 \mathrm{k}, \mathrm{V}_{+}=15 \mathrm{~V}\) (Note 6) & 80 & 200 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Large Signal Response Time & \(\mathrm{t}_{\mathrm{r}}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}=\mathrm{TTL} \text { Logic Swing } \\
& \left.\mathrm{V}_{\mathrm{REF}}=1.4 \mathrm{~V} \text { (Note } 5\right) \\
& \mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & - & 300 & - & ns \\
\hline Small Signal Response Time & \(\mathrm{t}_{\mathrm{r}}\) & \begin{tabular}{l}
\[
V_{\mathrm{IN}}=100 \mathrm{mV} \text { Step (Note 5) }
\] \\
5 mV Overdrive
\[
\mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega
\]
\end{tabular} & - & 1.3 & - & \(\mu \mathrm{S}\) \\
\hline Input Voltage Range & IVR & (Note 2) & 0 & - & \(V+-1.5\) & V \\
\hline Common Mode Rejection Ratio & CMRR & (Note 4, Note 6) & 80 & 100 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}+=+5 \mathrm{~V}\) to 18 V (Note 6) & 80 & 100 & - & dB \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}(-) \geq 1 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}(-)=0 \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA}
\end{aligned}
\] & - & 250 & 400 & mV \\
\hline Output Sink Current & \({ }^{\text {Stink }}\) & \[
\begin{aligned}
& V_{\mathbf{I N}^{\prime}}(-) \geq 1 \mathrm{~V} \\
& \mathrm{~V}_{\mathbf{i N}}(+)=0, \mathrm{~V}_{\mathrm{O}} \leq 1.5 \mathrm{~V}
\end{aligned}
\] & 6.0 & 16 & - & mA \\
\hline Output Leakage Current & \(I_{\text {leak }}\) & \[
\begin{aligned}
& V_{I N_{N}}(+) \geq 1 \mathrm{~V} \\
& \mathrm{~V}_{\mathbf{I N}}(-)=0, \mathrm{~V}_{\mathrm{O}}=5 \mathrm{~V}
\end{aligned}
\] & - & 0.1 & 100 & nA \\
\hline Supply Current & \(1+\) & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{L}}=\infty, \text { All Comps } \\
& \mathrm{V}+=30 \mathrm{~V}
\end{aligned}
\] & - & 0.8 & 2.0 & mA \\
\hline \multicolumn{3}{|l|}{1. At output switch point, \(\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}\) on \(0 \Omega\) with \(\mathrm{V}+\) from 5 V ; and over the full input common-mode range ( 0 V to \(\mathrm{V}+-1.5 \mathrm{~V}\) ).} & ranges & & & \[
\begin{aligned}
& +125^{\circ} \mathrm{C} \\
& 0+85^{\circ} \mathrm{C} \\
& 0+70^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline \multicolumn{3}{|l|}{be allowed to go negative by more than 0.3 V . The upper end of the common-mode voltage range is \(\mathrm{V}+-1.5 \mathrm{~V}\), but either or both inputs can go to +30 V without damage.} & \[
=1.5
\] & \[
13.5 \mathrm{~V} .
\] & & \\
\hline
\end{tabular}

\section*{NOTES:}
1. At output switch point, \(\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}\) on \(0 \Omega\) with \(\mathrm{V}+\) from 5 V ; and over the full inout common-mode range ( \(O \mathrm{~V}\) to \(\mathrm{V}+-1.5 \mathrm{~V}\) ). be allowed to go negative by more than \(0.3 V\). The upper end of the common-mode voltage range is \(\mathrm{V}+-1.5 \mathrm{~V}\), but either or both inputs can go to +30 V without damage.
3. Operating temperature ranges are

BY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

4. \(R_{\mathrm{L}} \geq 15 \mathrm{k} \Omega \mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.5 \mathrm{~V}\) to 13.5 V .
6. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}+=5 \mathrm{~V}\). For CMP-04BY, \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\). For CMP-04FY, \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\). For CMP-04FP, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \begin{tabular}{l}
P-04 \\
Note \\
TYP
\end{tabular} & \[
\begin{aligned}
& 3 / F \\
& \text { max }
\end{aligned}
\] & UNITS \\
\hline Input Offset Voltage & \(V_{\text {os }}\) & \[
\begin{aligned}
& R_{S}=0 \Omega, R_{L}=5.1 \mathrm{k} \Omega \\
& V_{O}=1.4 \mathrm{~V}(\text { Note } 1)
\end{aligned}
\] & - & 1.0 & 2.0 & mV \\
\hline Input Offset Current & Ios & \[
\begin{aligned}
& I_{\mathbb{N}}(+)-I_{\mathbb{N}(-)} \\
& R_{L}=5.1 \mathrm{k} \Omega \\
& V_{O}=1.4 \mathrm{~V}
\end{aligned}
\] & - & 4.0 & 20 & nA \\
\hline Input Bias Current & \(I_{B}\) & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{IN}^{(+)}} \text {or } \\
& \mathrm{I}_{\mathbb{N}^{(-)}(\text {Note } 1)}
\end{aligned}
\] & - & 40 & 200 & nA \\
\hline Voltage Gain & \(A_{V}\) & \(\mathrm{R}_{\mathrm{L}} \geq 15 \mathrm{k}, \mathrm{V}_{+}=15 \mathrm{~V}\) ( N & 70 & 125 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Large Signal Response Time & \(t_{r}\) & \[
\begin{aligned}
& V_{I N}=T T L \text { Logic Swir } \\
& V_{\text {REF }}=1.4 \mathrm{~V}(\text { Note } 5) \\
& V_{\text {RL }}=5 \mathrm{~V}, R_{L}=5.1 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & - & 300 & - & ns \\
\hline Small Signal Response Time & \(t_{r}\) & \begin{tabular}{l}
\[
\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV} \text { Step }
\] \\
5 mV Overdrive
\[
V_{\mathrm{RL}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega
\]
\end{tabular} & - & 1.3 & - & \(\mu \mathrm{S}\) \\
\hline Input Voltage Range & IVR & (Note 2) & 0 & - & \(V+-1.5\) & V \\
\hline Common Mode Rejection Ratio & CMRR & (Note 4, Note 6) & 60 & 100 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\mathrm{V}+=+5 \mathrm{~V}\) to +18 V & 80 & 100 & - & dB \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}^{\prime}(-) \geq 1 \mathrm{~V}} \\
& \mathrm{~V}_{\mathrm{IN}}(+)=0 \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA}
\end{aligned}
\] & - & 250 & 700 & mV \\
\hline Output Sink Current & 'sink & \[
\begin{aligned}
& V_{\mathbb{I N}^{(-)}} \geq 1 \mathrm{~V} \\
& \mathrm{~V}_{\mathbb{N}^{(+)}}=0, \mathrm{~V}_{\mathrm{O}} \leq 1.5 \mathrm{~V}
\end{aligned}
\] & 5.0 & 16 & - & mA \\
\hline Output Leakage Current & \(I_{\text {leak }}\) & \[
\begin{aligned}
& V_{I N}(+) \geq 1 V \\
& V_{I N}(-)=0, V_{O}=5 \mathrm{~V}
\end{aligned}
\] & - & 0.1 & 200 & nA \\
\hline Supply Current & 1+ & \[
\begin{aligned}
& \mathbf{R}_{\mathrm{L}}=\infty, \text { All Comps } \\
& \mathrm{V}+=30 \mathrm{~V}
\end{aligned}
\] & - & 1.2 & 3.0 & mA \\
\hline \multicolumn{3}{|l|}{1. At output switch point, \(\mathrm{V}_{\mathrm{O}}=1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}\) on \(0 \Omega\) with \(\mathrm{V}+\) from 5 V ; and over the full input common-mode range ( 0 V to \(\mathrm{V}+-1.5 \mathrm{~V}\) ).} & \multicolumn{4}{|l|}{} \\
\hline 2. The input common-mode volt be allowed to go negative common-mode voltage range to +30 V without damage. & her input s than 0.3 V . 5 V , but eith & Itage should not per end of the th inputs can go & \(=1.5\) & 13.5 V . & & \\
\hline
\end{tabular}

\section*{DICE CHARACTERISTICS}
(1)

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise specified.
\begin{tabular}{llllll}
\hline PARAMETER & SYMBOL \\
CONDITIONS
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+5 \mathrm{~V}\), unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & CMP-04N TYP & CMP-04G TYP & CMP-04GR TYP & UNITS \\
\hline Large Signal Response Time & \(t_{r}\) & \[
\begin{aligned}
& V_{I N}=T T L \text { Logic (Note 5) } \\
& S_{\text {wing }} V_{\text {REF }}=1.4 \mathrm{~V} \\
& V_{R L}=5 \mathrm{~V}, R_{L}=5.1 \mathrm{k} \Omega
\end{aligned}
\] & 300 & 300 & 300 & ns \\
\hline Small Signal Response Time & \(t_{r}\) & \begin{tabular}{l}
\(\mathrm{V}_{\mathrm{IN}}=100 \mathrm{mV}\) Step (Note 5) \\
5 mV Overdrive
\[
\mathrm{V}_{\mathrm{RL}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega
\]
\end{tabular} & 1.3 & 1.3 & 1.3 & \(\mu \mathrm{S}\) \\
\hline \begin{tabular}{l}
NOTES: \\
1. At output switch point, \(\mathrm{V}_{\mathrm{O}}=\) input common-mode rang \\
2. The input common-mode be allowed to go negativ
\end{tabular} & \begin{tabular}{l}
, \(\mathrm{R}_{\mathrm{S}}\) on \(0 \Omega\) to \(\mathrm{V}+-1.5\) \\
ge or either more tha
\end{tabular} & \begin{tabular}{l}
with \(\mathrm{V}+\) from 5 V ; and over the full V). \\
input signal voltage should not 0.3 V . The upper end of the
\end{tabular} & mon-mode volta OV without da nteed by desi \(5 \mathrm{k} \Omega . \mathrm{V}+=15 \mathrm{~V}\) e tested. & \begin{tabular}{l}
\[
\text { range is } \mathrm{V}+-1
\] \\
e.
\[
M=1.5 \mathrm{~V} \text { to } 13 .
\]
\end{tabular} & V, but either or b & uts can go \\
\hline
\end{tabular}

TYPICAL PERFORMANCE CURVES


VOLTAGE GAIN
vs TEMPERATURE


INPUT BIAS CURRENT vs \(V+\) TEMPERATURE


SUPPLY CURRENT vs SUPPLY VOLTAGE



OUTPUT VOLTAGE vs OUTPUT CURRENT AND TEMPERATURE


RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES - NEGATIVE

TRANSITION


RESPONSE TIME FOR VARIOUS INPUT OVERDRIVES - POSITIVE TRANSITION


TYPICAL APPLICATIONS
OUTPUT STROBING


LIMIT COMPARATOR


NON-INVERTING COMPARATOR WITH HYSTERESIS


INVERTING COMPARATOR WITH HYSTERESIS


SQUAREWAVE OSCILLATOR


COMPARING INPUT VOLTAGES OF OPPOSITE POLARITY


TYPICAL APPLICATIONS
ONE-SHOT MULTIVIBRATOR


\section*{AND GATE}


OR GATE


\section*{PULSE GENERATOR}


ONE-SHOT MULTIVIBRATOR WITH INPUT LOCK OUT


\section*{TYPICAL APPLICATIONS}

TIME DELAY GENERATOR


\section*{BURN-IN CIRCUIT}


\section*{FEATURES}
```

- Precision Input Stage
Input Offset Voltage
Input Offset Current
100\muV
15nA
- Fast Response Time (5mV OD) . . . . . . . . . . . . . 35nsec
- High Voltage Gain.
- Latch Function with TTL Compatible Input
- TTL Compatible Output
- Available in Hermetic Mini-DIP Package

```

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{3}{*}{\[
\begin{gathered}
25^{\circ} \mathrm{C} \\
\mathbf{V}_{\text {Os }} \\
(\mu \mathrm{V}) \\
\hline
\end{gathered}
\]} & \multicolumn{3}{|c|}{PACKAGE} & \multirow[b]{3}{*}{OPERATING TEMPERATURE RANGE} \\
\hline & \multicolumn{2}{|c|}{HERMETIC} & PLASTIC & \\
\hline & \[
\begin{aligned}
& \text { TO-99 } \\
& 8 \text { PIN }
\end{aligned}
\] & \[
\begin{gathered}
\text { DIP } \\
8 \text { PIN }
\end{gathered}
\] & \[
\begin{aligned}
& \text { DIP } \\
& 8 \text { PIN }
\end{aligned}
\] & \\
\hline 250* & CMP05AJ & CMP05AZ & - & MIL \\
\hline 600* & CMP05BJ & CMP05BZ & & MIL \\
\hline 250 & CMP05EJ & CMP05EZ & - & IND \\
\hline 600 & CMP05FJ & CMP05FZ & & IND \\
\hline 250 & & - & CMP05EP & COM \\
\hline 600 & - & - & CMP05FP & COM \\
\hline
\end{tabular}
- Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{GENERAL DESCRIPTION}

The CMP05's very high speed and precision input specifications make it the ideal comparator in systems needing 12-bit accuracy along with high speed. By using "Zener Zap" trimming input offset voltage is less than \(1 / 10\) LSB (12-bit, 10 -volt system). An exceptionally fast response time of 50 nsec is possible with only \(1 / 2\) LSB overdrive (12-bit, 10 -volt system I.

The CMP05 design makes it the ideal component in systems requiring high speed with excellent low-level analog signal resolution. High-speed 12-bit successive approximation A/D converters, zero crossing detectors and logic threshold detectors are typical system appications.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC DIAGRAM


\section*{ABSOLUTE MAXIMUM RATINGS (Note 2)}
\begin{tabular}{|c|c|}
\hline & \\
\hline Negative Supply Voltage & V \\
\hline Power Dissipation (Note 1) & 500 mW \\
\hline Differential Input Voltage & 5 V \\
\hline Latch Enable Input Voltage & 0.5V to V+ Supply \\
\hline Operating Temperature Range & \\
\hline \begin{tabular}{l}
CMP-05A/B (J or Z Package) \\
(Note 3)
\end{tabular} & \[
-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C}
\] \\
\hline CMP-05E/F (J or Z Package) & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline CMP-05E/F (P Package) & \(.0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering, 60 & \(.300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Output Short Circuit Duration - to ground .......Indefinite - to \(\mathrm{V}+=5.0 \mathrm{~V} \ldots 1\) Minute
\begin{tabular}{lcc}
\hline \multicolumn{1}{c}{ Package } & \begin{tabular}{c} 
Maximum Ambient \\
Temperature \\
for Rating
\end{tabular} & \begin{tabular}{c} 
Derate Above \\
Maximum Ambient \\
Temperature
\end{tabular} \\
\hline TO-99 (J) & \(80^{\circ} \mathrm{C}\) & \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
Epoxy Mini-DIP \((\mathbf{P})\) & \(36^{\circ} \mathrm{C}\) & \(5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline Hermetic Mini-DIP \((\mathbf{Z})\) & \(75^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. See table for maximum ambient temperature rating and derating factor.
2. Absolute maximum ratings apply to both packaged parts and dice, unless otherwise noted.
3. Latch is functional for \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\).

ELECTRICAL CHARACTERISTICS \(\mathrm{V}_{\mathrm{S}^{+}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) and Latch Enable grounded, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{CMP-05A/E} & \multicolumn{3}{|l|}{CMP-05B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Input Offset Voltage & \(\mathrm{v}_{\text {OS }}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 100 & 250 & - & 200 & 600 & \(\mu \mathrm{V}\) \\
\hline Input Offset Current & \(\mathrm{l}_{\mathrm{os}}\) & & - & 15 & 80 & - & 30 & 150 & nA \\
\hline Input Bias Current & \(I_{B}\) & & - & 0.6 & 1.2 & - & 0.8 & 1.8 & \(\mu \mathrm{A}\) \\
\hline Voltage Gain & Avo & Note 1 & 8 & 16 & - & 7 & 14 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(\mathrm{V}_{\mathrm{cm}}= \pm 3.0 \mathrm{~V}\), Note 1 & 86 & 91 & - & 84 & 89 & - & dB \\
\hline Input Voltage Range & IVR & Note 1 & \(\pm 3.0\) & \(\pm 3.3\) & - & \(\pm 3.0\) & \(\pm 3.3\) & - & V \\
\hline Power Supply Rejection Ratio & PSRR & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 4.75 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{S}}= \pm 5.25 \mathrm{~V} \\
& \mathrm{~V}^{+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}^{-}=-5 \mathrm{~V} \text { to }-15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 51 \\
& 15
\end{aligned}
\] & \[
\begin{array}{r}
126 \\
51
\end{array}
\] & - & \[
\begin{aligned}
& 64 \\
& 18
\end{aligned}
\] & \[
\begin{array}{r}
126 \\
63
\end{array}
\] & - & \(\mu \mathrm{V} / \mathrm{V}\) \\
\hline Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \[
\begin{aligned}
& V_{I N} \geq 10 \mathrm{mV}, I_{\mathrm{O}}=0 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}} \geq 10 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=320 \mu \mathrm{~A} \\
& \mathrm{~V}_{\mathrm{IN}} \geq 10 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=200 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 2.4
\end{aligned}
\] & 2.9 & - & \(\begin{array}{r}2.4 \\ \hline 2.4\end{array}\) & \[
\begin{gathered}
2.9 \\
- \\
2.9 \\
\hline
\end{gathered}
\] & -
-
- & V \\
\hline Saturation Voltage & \(\mathrm{V}_{\text {SAT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=8 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{IN}} \leq-10 \mathrm{mV}, \mathrm{I}_{\text {sink }}=12.8 \mathrm{~mA}
\end{aligned}
\] & - & 0.13
-
0.32 & \(\begin{array}{r}0.40 \\ \hline\end{array}\) & - & \[
\begin{aligned}
& 0.13 \\
& 0.28
\end{aligned}
\] & 0.40
0.40 & V \\
\hline Positive Supply Current & \({ }^{\prime}{ }^{+}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{O}} \geq 2.4 \mathrm{~V}, \text { Note } 1 \\
& \mathrm{~V}_{\mathrm{O}} \leq 0.4 \mathrm{~V}
\end{aligned}
\] & - & 7.5
10 & 11
15 & - & \[
\begin{array}{r}
8.0 \\
11 \\
\hline
\end{array}
\] & & mA \\
\hline Negative Supply Current & \(\mathrm{I}_{5}\) & \(\mathrm{V}_{\mathrm{O}} \leq 0.4 \mathrm{~V}\) & - & 11 & 16 & - & 12 & 18 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\mathrm{O}} \leq 0.4 \mathrm{~V}\) & - & 105 & 155 & - & 115 & 170 & mW \\
\hline \begin{tabular}{l}
Latch Input Voltage Logic 1 \\
Logic 0
\end{tabular} & \(V_{\text {LH }}\)
\(V_{\text {LL }}\) & \begin{tabular}{l}
Over Operating Temp. Range Note 1 \\
Over Operating Temp. Range Note 1
\end{tabular} & 2.0 & - & -
0.80 & 2.0 & - & 0.80 & V \\
\hline \begin{tabular}{l}
Latch Input Current \\
Logic 1 \\
Logic 0
\end{tabular} & \[
\begin{aligned}
& I_{\mathrm{LH}} \\
& \mathrm{I}_{\mathrm{LL}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LH}}=3.0 \mathrm{~V}, \text { Note } 1 \\
& \mathrm{~V}_{\mathrm{LL}}=0.8 \mathrm{~V}, \text { Note } 1
\end{aligned}
\] & - & 10
6 & 45
25 & - & \[
\begin{array}{r}
10 \\
6
\end{array}
\] & 45
25 & \(\mu \mathrm{A}\) \\
\hline Input to Output High Response Time & \(t_{p d+}\) & \[
\begin{aligned}
& V_{O D}=1.2 \mathrm{mV}, \text { Notes } 1,2 \\
& V_{O D}=5.0 \mathrm{mV}, \text { Notes } 1,2
\end{aligned}
\] & - & 50
37 & 55 & - & & \(\overline{60}\) & ns \\
\hline Input to Output Low Response Time & \(\mathrm{t}_{\text {pd- }}\) & \[
\begin{aligned}
& V_{O D}=1.2 \mathrm{mV}, \text { Notes } 1,2 \\
& V_{O D}=5.0 \mathrm{mV}, \text { Notes } 1,2
\end{aligned}
\] & & 47
35 & 55 & - & & - & ns \\
\hline Latch Disable & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{ipd}}+{ }^{+}, \\
& \mathrm{t}_{\mathrm{ipd} \mathrm{a}^{-}}
\end{aligned}
\] & Notes 1, 3 & - & 16 & - & - & 18 & - & ns \\
\hline Latch Set-Up Time & \(\mathrm{t}_{\text {s }}\) & \(V_{O D}=100 \mathrm{mV}\), Notes 1,4 & 6 & 3 & - & 6 & 3 & - & ns \\
\hline
\end{tabular}

\section*{NOTES:}

\footnotetext{
1. Guaranteed by design.
2. Times are for 100 mV step inputs. See switching time waveforms.
3. See switching time waveforms.
}
4. With overdrive signals less than 100 mV set-up time decreases and may become negative. Large overdrive signals represent worst case conditions for set-up time.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{s}}+=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}-=-5.0 \mathrm{~V}\), and Latch Enable grounded. For \(\mathrm{CMP}-05 \mathrm{~A} / \mathrm{B},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq\) \(125^{\circ} \mathrm{C}\). For CMP-05E/F; \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\) (J,Z Packages) and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) (P Package), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{CMP-05A/E} & \multicolumn{3}{|l|}{CMP-05B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & max & \\
\hline Input Offiset Voltage & \(v_{\text {os }}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & - & 0.25 & 0.80 & - & 0.40 & 1.5 & mV \\
\hline Input Offset Voltage Drift & \(\mathrm{TC}_{\text {vos }}\) & & - & 1.5 & - & - & 2.5 & - & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Input Offset Current & los & & - & 40 & 250 & - & 70 & 400 & nA \\
\hline Input Bias Current & \(I_{B}\) & & - & 1.1 & 2.5 & - & 1.5 & 3.8 & \(\mu \mathrm{A}\) \\
\hline Voltage Gain & Avo & Note 1 & 6 & 11 & - & 5 & 10 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(\mathrm{V}_{\mathrm{cm}}= \pm 2.9 \mathrm{~V}\), Note 1 & 83 & 90 & - & 80 & 88 & - & dB \\
\hline Input Voltage Range & IVR & Note 1 & \(\pm 2.9\) & \(\pm 3.2\) & - & \(\pm 2.9\) & \(\pm 3.2\) & - & v \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 4.75 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 5.25 \mathrm{~V}\) & 63 & 178 & - & 80 & 252 & - & \({ }_{\mu} \mathrm{V} / \mathrm{V}\) \\
\hline Output High Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \[
\begin{aligned}
& V_{1 N} \geq 10 \mathrm{mV}, I_{O}=0 \mu \mathrm{~A} \\
& V_{I N} \geq 10 \mathrm{mV}, I_{O}=240 \mu \mathrm{~A} \\
& V_{I N} \geq 10 \mathrm{mV}, I_{O}=160 \mu \mathrm{~A}
\end{aligned}
\] & \[
\begin{aligned}
& 2.4 \\
& 2.4 \\
& -
\end{aligned}
\] & - & - & \[
\begin{gathered}
2.4 \\
2.4
\end{gathered}
\] & - & - & v \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \[
\begin{aligned}
& \mathrm{V}_{\text {IN }} \leq-10 \mathrm{mV}, I_{\text {sink }}=0 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN }} \leq-10 \mathrm{mV}, I_{\text {sink }}=9.6 \mathrm{~mA} \\
& \mathrm{~V}_{\text {IN }} \leq-10 \mathrm{mV}, I_{\text {sink }}=6.4 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& - \\
& \text { - }
\end{aligned}
\] & 0.18
0.2 & \[
\begin{aligned}
& 0.40 \\
& 0.40
\end{aligned}
\] & - & 0.20
0.30 & 0.40
-
0.40 & v \\
\hline Positive Supply Current & \(\mathrm{Is}^{+}\) & \(\mathrm{V}_{0} \leq 0.4 \mathrm{~V}\) & - & 11 & 16 & - & 12 & 17 & mA \\
\hline Negative Supply Current & \(\mathrm{Is}^{-}\) & \(\mathrm{V}_{0} \leq 0.4 \mathrm{~V}\) & - & 12 & 17 & - & 13 & 19 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{v}_{\mathrm{O}} \leq 0.4 \mathrm{~V}\) & - & 115 & 165 & - & 125 & 180 & mw \\
\hline Latch Input Current Logic 1 Logic 0 & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{LH}} \\
& \mathrm{I}_{\mathrm{LL}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LH}}=3 \mathrm{~V}, \text { Note } 1 \\
& \mathrm{~V}_{\mathrm{LL}}=0.8 \mathrm{~V}, \text { Note } 1
\end{aligned}
\] & - & \begin{tabular}{l}
18 \\
10 \\
\hline
\end{tabular} & \begin{tabular}{l}
90 \\
50 \\
\hline
\end{tabular} & & 18
10 & \[
\begin{aligned}
& 90 \\
& 50 \\
& \hline
\end{aligned}
\] & \(\mu \mathrm{A}\) \\
\hline Input to Output High Response Time & \({ }^{\text {ppd }}+\) & \[
\begin{aligned}
& V_{O D}=1.2 \mathrm{mV}, \text { Notes } 1,2 \\
& V_{O D}=5.0 \mathrm{mV} \text {, Notes } 1,2 \\
& \hline
\end{aligned}
\] & - & \(\begin{array}{r}125 \\ 92 \\ \hline\end{array}\) & - & - & 125
92 & - & ns \\
\hline Input to Output Low Response Time & \({ }_{\text {tpd }}\) & \[
\begin{aligned}
& V_{O D}=1.2 \mathrm{mV}, \text { Notes } 1,2 \\
& V_{O D}=5.0 \mathrm{mV} \text {, Notes } 1,2 \\
& \hline
\end{aligned}
\] & \[
-
\] & \[
\begin{array}{r}
115 \\
88 \\
\hline
\end{array}
\] & - & - & \[
\begin{array}{r}
115 \\
88 \\
\hline
\end{array}
\] & - & ns \\
\hline Latch Disable & \(\mathrm{t}_{\mathrm{pd}}\) & Notes 1, 2, 5 & - & 38 & - & - & 38 & - & ns \\
\hline Latch Set-Up Time & \(\mathrm{t}_{\text {s }}\) & Notes 2, 4, 5 & - & 6 & - & - & 6 & - & ns \\
\hline
\end{tabular}

\section*{NOTES}
1. Guaranteed by design.
2. Times are for 100 mV step inputs. See switching time waveforms.
3. A high on the latch enable input will cause the latch to assume the state of the comparator and not follow subsequent inputs.
4. With overdrive signals less than 100 mV set-up time decreases and may become negative. Large overdrive signals represent worst case conditions for set-up time.
5. Latch is functional for \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\).

DICE CHARACTERISTICS


1．DIGITAL GROUND
2．NON－INVERTING INPUT
3．INVERTING INPUT
4．NEGATIVE SUPPLY
6．LATCH ENABLE
7．OUTPUT
8．POSITIVE SUPPLY
Refer to Section 2 for additional DICE information．

ELECTRICAL CHARACTERISTICS \(\mathrm{V}_{S}= \pm 5 \mathrm{~V}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & CMP－05N LIMIT & CMP－05G LIMIT & UNITS \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{OS}}\) & \(\mathrm{R}_{\mathrm{S}}=50 \Omega\) & 250 & 600 & \(\mu \mathrm{V}\) MAX \\
\hline Input Offset Current & los & & 80 & 150 & nA MAX \\
\hline Input Bias Current & \(\mathrm{I}_{B}\) & & 1.2 & 1.8 & \(\mu \mathrm{A}\) MAX \\
\hline Voltage Gain & \(A_{\text {vo }}\) & Note 1 & 8 & 7 & V／mV MIN \\
\hline Input Voltage Range & IVR & Note 1 & \(\pm 3.0\) & \(\pm 3.0\) & \(V\) MIN \\
\hline Power Supply Rejection Ratio & PSRR & \[
\begin{aligned}
& \pm 4.75 \leq \mathrm{V}_{\mathrm{S}} \leq \pm 5.25 \\
& \mathrm{~V}_{\mathrm{S}^{+}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V} \text { to }-15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 78 \\
& 86
\end{aligned}
\] & \[
\begin{aligned}
& 75 \\
& 84 \\
& \hline
\end{aligned}
\] & dB MIN \\
\hline Positive Output Voltage & \(\mathrm{V}_{\mathrm{OH}}\) & \(V_{\text {IN }} \geq 10 \mathrm{mV}, \mathrm{I}_{\mathrm{O}}=0 \mu \mathrm{~A}\) & 2.4 & 2.4 & \(V\) MIN \\
\hline Saturation Voltage & \(\mathrm{V}_{\text {SAT }}\) & \(V_{\text {IN }} \leq 10 \mathrm{mV}, \mathrm{I}_{0}=0 \mu \mathrm{~A}\) & 0.4 & 0.4 & V MAX \\
\hline Positive Supply Current & \(1+\) & \(\mathrm{V}_{\mathrm{O}} \leq 0.4 \mathrm{~V}\) & 15 & 16 & mA MAX \\
\hline Negative Supply Current & 1－ & \(\mathrm{V}_{\mathrm{O}} \leq 0.4 \mathrm{~V}\) & 16 & 18 & mA MAX \\
\hline Negative Supply Current & 1－ & \(\mathrm{V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{O}} \leq 0.4 \mathrm{~V}\) & 18 & 20 & mA MAX \\
\hline Latch Input Voltage Logic 1 Logic 0 & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LH}} \\
& \mathrm{~V}_{\mathrm{LL}}
\end{aligned}
\] & \begin{tabular}{l}
Latch Enabled \\
Latch Disabled
\end{tabular} & & \[
\begin{aligned}
& 2.0 \\
& 0.8
\end{aligned}
\] & \begin{tabular}{l}
V MIN \\
V MAX
\end{tabular} \\
\hline Common Mode Rejection Ratio & CMRR & \begin{tabular}{l}
\[
V_{C M}= \pm 2.9 \mathrm{~V}
\] \\
Note 1
\end{tabular} & 83 & 80 & dB MIN \\
\hline \begin{tabular}{l}
Latch Input Current \\
Logic 1 \\
Logic 0
\end{tabular} & \[
\begin{aligned}
& \mathbf{I}_{\mathrm{LH}} \\
& \mathbf{I}_{\mathrm{LL}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LH}}=3.0 \mathrm{~V}, \text { Note } 1 \\
& \mathrm{~V}_{\mathrm{LL}}=0.8 \mathrm{~V}, \text { Note } 1
\end{aligned}
\] & & & \(\mu \mathrm{A}\) MAX \\
\hline Input－to－Output High Response Time & \({ }^{\text {p }}\) d＋ & \(\mathrm{V}_{\mathrm{OD}}=5.0 \mathrm{mV}\) ，Notes 1,2 & 55 & 60 & ns MAX \\
\hline Input－to－Output Low Response Time & \(t_{\text {pd－}}\) & \(\mathrm{V}_{\mathrm{OD}}=5.0 \mathrm{mV}\) ，Notes 1， 2 & 55 & 60 & ns MAX \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(V_{S}= \pm 5 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\underset{\text { TYPICAL }}{\text { CMP-05N }}
\] & CMP－05G TYPICAL & UNITS \\
\hline Input－to－Output High Response Time & \({ }_{\text {tpd }}+\) & \(V_{O D}=1.2 \mathrm{mV}\) ，Note 2 & 50 & 50 & ns \\
\hline Input－to－Output Low Response Time & \({ }_{\text {tpd }}\) & \(\mathrm{V}_{\text {OD }}=1.2 \mathrm{mV}\) ，Note 2 & 47 & 47 & ns \\
\hline Latch Disable Time & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{t}_{\text {pd }}+,} \\
& \mathrm{t}_{\mathrm{ipd}^{-}} \\
& \hline
\end{aligned}
\] & Note 3 & 16 & 18 & ns \\
\hline Latch Set－Up Time & \(\mathrm{t}_{5}\) & \(\mathrm{V}_{\text {OD }}=100 \mathrm{mV}\) & 3 & 3 & ns \\
\hline
\end{tabular}

\footnotetext{
NOTES：
1．Guaranteed by design．
2．Times are for 100 mv step inputs．
3．With overdrive signals less than 100 mV set－up time decreases and may become negative．Large overdrive signals represent worst case conditions for set－up time．
}

VOLTAGE GAIN vs FREQUENCY


INPUT CURRENTS vs TEMPERATURE




RESPONSE TIME vs TEMPERATURE


RESPONSE PHOTOGRAPH TEST SETUP
(20)


RESPONSE TIME vs BALANCED SOURCE RESISTANCE


RESPONSE TO 25MHz


\section*{TYPICAL PERFORMANCE CURVES}


\section*{APPLICATION INFORMATION}

The CMP-05 is a very accurate device providing fast response time even with small-Microvolt level-overdrives. To achieve this performance requires high gain at high frequencies. As shown in the voltage gain versus frequency curve, the gainbandwidth product of the CMP-05 is \(1.5 \times 10^{11} \mathrm{~Hz}\). It maintains its full gain to approximately 8 MHz and rolls off at a very fast rate beyond that frequency due to the fact that five poles occur in the 30 to 60 MHz range. At 30 MHz the gain of the comparator is still 2000. Therefore, in the transition region small values of source lead inductance and stray feedback capacitance can cause an oscillatory condition.

For example (in the figure below) with \(\mathrm{L}=0.1 \mu \mathrm{H}, \mathrm{C}_{\mathrm{S}}=0.15 \mathrm{pF}\), the closed loop gain of the circuit at 30 MHz is:
\(A_{V}=\frac{1}{L C_{S} \omega^{2}}=\frac{1}{10^{-7} \times 0.15 \times 10^{-12} \times\left(2 \pi \times 30 \times 10^{6}\right)^{2}}=1880\)

\section*{POTENTIAL FEEDBACK SOURCES}


RESPONSE TIME TO 5mV AND 1.2 mV ( \(=1 / 2\) LSB) OVERDRIVES.

With the open loop gain at 2000 oscillation will occur since the phase shift exceeds \(180^{\circ}\). To minimize these problems power supplies should be decoupled, lead lengths should be kept as short as possible, and a ground plane should be used to reduce the stray feedback capacitance. In addition, a ground plane substantially diminishes the possibility of the output current spike coupling back to the inputs through the ground lead. Keeping a separate digital ground (pin 1) and analog ground (to which the inputs are referenced) also reduces the magnitude of the problem.

Fortunately, in high-speed circuitry the comparator inputs will be driven at a fast rate, in which case no transition region oscillations will occur. As the minimum slew rate versus source resistance curve indicates, if the input is driven at a rate exceeding \(6 \mathrm{mV} / \mu \mathrm{sec}\), no oscillations will occur with source resistors of less than \(1 \mathrm{k} \Omega\). Examples of "clean" transitions can be observed in the photographs of the response time with 5 mV and 1.2 mV overdrives, and the response to the 10 and 25 MHz input signals.

In order to not degrade its speed the CMP-05's inputs are not internally clamped. If large differential voltages are present it is recommended that the inputs be clamped with high speed, low capacitance diodes such as the H.P. 5082-2835, which is a Schottky Diode.

As in all high-speed devices, it is to the user's advantage to keep the source impedances low and matched.

\section*{10-BIT A TO D CONVERTER}


\title{
EMI \\ PM139/PM239/PM339/ PM139A/PM239A/PM339A \\ \\ LOW POWER QUAD \\ \\ LOW POWER QUAD VOLTAGE COMPARATOR
} VOLTAGE COMPARATOR
}

\section*{FEATURES}
- Single or Dual Supply Operation
- Input Voltage Range Includes Ground
- Low Power Consumption (2mW/Comparator)
- Low Input Bias Current ............................. 25nA
- Low Input Offset Current . . . . . . . . . . . . . . . . . . . . . . . \(\pm 5\) nA
- Low Offset Voltage ................................. \(\pm 2 m V\)
- Low Output Saturation Voltage ( 250 mV @ 4 mA )
- Logic Outputs Compatible with TTL, DTL, ECL, MOS and CMOS
- Directly replaces LM139/239/339 and LM139A/239A/339A Comparators

ORDERING INFORMATION \(\dagger\)
\(\left.\begin{array}{ccc}\hline+25^{\circ} \mathrm{C} & \begin{array}{c}\text { PACKAGE } \\ \mathbf{V}_{\text {OS }} \\ (\mathbf{m V})\end{array} & \begin{array}{c}\text { Is 14 PIN } \\ \text { HERMETIC DIP }\end{array}\end{array} \begin{array}{c}\text { OPERATING } \\ \text { TEMPERATURE } \\ \text { RANGE }\end{array}\right]\).
*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

SIMPLIFIED SCHEMATIC (ONE COMPARATOR)


\section*{GENERAL DESCRIPTION}

The PM139 has four independent voltage comparators, each with precision DC specifications. Low offset voltage, bias current, power consumption and output saturation voltage are offered in a design that features single power supply operation. The input voltage range includes ground for convenient single supply operation. The 2 mA power supply current, independent of supply voltage - coupled with the single supply operation, makes this comparator ideal for low power applications. Open collector outputs aliow maximum applications flexibility.

PIN CONNECTIONS


TYPICAL INTERFACE


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{s}}=+5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SYMBOL CONDITIONS}} & \multicolumn{3}{|c|}{PM139A} & \multicolumn{3}{|c|}{PM239A PM339A} & \multicolumn{3}{|c|}{PM139} & \multicolumn{3}{|c|}{PM239 PM339} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & (Note 1) & - & \(\pm 1.0\) & \(\pm 2.0\) & - & \(\pm 1.0\) & \(\pm 2.0\) & - & \(\pm 2.0\) & \(\pm 5.0\) & - & \(\pm 2.0\) & \(\pm 5.0\) & mV \\
\hline Input Bias Current & \(I_{B}\) & \(I_{\mathbb{I N}^{( }}(+)\)or \(I_{\mathbb{N}^{( }}(-)\) with Output in Linear Range & - & 25 & 100 & - & 25 & 250 & - & 25 & 100 & - & 25 & 250 & nA \\
\hline Input Offset Current & los & \(\mathrm{I}_{\mathbf{N}}(+)\) or \(\mathrm{I}_{\mathbf{N}^{(-)}}\) & - & \(\pm 3.0\) & \(\pm 25\) & - & \(\pm 5.0\) & \(\pm 50\) & - & \(\pm 3.0\) & \(\pm 25\) & - & \(\pm 5.0\) & \(\pm 50\) & nA \\
\hline Input Common Mode Vol. Range & CMVR & (Note 2, Note 5) & 0 & - & V+-1.5 & 0 & - & V+-1.5 & 0 & - & V+-1.5 & 0 & - & V+-1.5 & V \\
\hline Supply Current & Is & \[
\begin{aligned}
& R_{L}=\infty \text { on all Compar. } \\
& V_{+}=30 \mathrm{~V}
\end{aligned}
\] & - & 0.8 & 2.0 & - & 0.8 & 2.0 & - & 0.8 & 2.0 & - & 0.8 & 2.0 & mA \\
\hline Voltage Gain & \(A_{\text {vo }}\) & \begin{tabular}{l}
\[
R_{L} \geq 15 \mathrm{k} \Omega, \mathrm{~V}+=15 \mathrm{~V}
\] \\
(to support large \\
\(V_{0}\) swing) (Note 5)
\end{tabular} & 50 & 200 & - & 50 & 200 & - & 50 & 200 & - & 50 & 200 & - & \(\mathrm{V} / \mathrm{mV}\). \\
\hline Large Signal Response Time & & \[
\begin{aligned}
& V_{I N}=\text { TTL Logicic Swing, } \\
& V_{R E F}=1.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{RL}}=5 \mathrm{~V}, \\
& R_{\mathrm{L}}=5.1 \mathrm{k} \Omega \text { Note } 4
\end{aligned}
\] & - & 300 & - & - & 300 & - & - & 300 & - & - & 300 & - & ns \\
\hline Response Time & & \[
\begin{aligned}
& V_{\mathrm{RL}}=5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5.1 \mathrm{k} \Omega \\
& \text { (Note 3, Note 4) }
\end{aligned}
\] & - & 1.3 & - & - & 1.3 & - & - & 1.3 & - & - & 1.3 & - & \(\mu \mathrm{s}\) \\
\hline Output Sink Current & \({ }^{1} 0\) & \[
\begin{aligned}
& \left.\mathrm{V}_{\mathrm{IN}}(-) \geq 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}} \mathrm{I}^{+}\right)=0, \\
& \mathrm{~V}_{\mathrm{O}} \leq 1.5 \mathrm{~V}
\end{aligned}
\] & 6.0 & 16 & - & 6.0 & 16 & - & 6.0 & 16 & - & 6.0 & 16 & - & mA \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \[
\begin{aligned}
& \mathrm{V}_{I N}(-) \geq 1 \mathrm{~V}, \mathrm{~V}_{I N}\left(^{+}\right)=0, \\
& \mathrm{I}_{\mathrm{SINK}} \leq 4 \mathrm{~mA}
\end{aligned}
\] & - & 250 & 400 & - & 250 & 400 & - & 250 & 400 & - & 250 & 400 & mV \\
\hline Output Leakage Current & \(I_{\text {leak }}\) & \[
\begin{aligned}
& V_{1 N}(+) \geq 1 \mathrm{~V}, \mathrm{~V}_{1 N}(-)=0, \\
& V_{O}=30 \mathrm{~V}
\end{aligned}
\] & - & 0.1 & - & - & 0.1 & - & - & 0.1 & - & - & 0.1 & - & nA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{S}=+5 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for \(\mathrm{PM}-139 / 139 \mathrm{~A},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) for PM-239/239A, and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for \(\mathrm{PM}-339 / 339 \mathrm{~A}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{SYMBOL CONDITIONS}} & \multicolumn{3}{|c|}{PM139A} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { PM239A } \\
& \text { PM339A }
\end{aligned}
\]} & \multicolumn{3}{|c|}{PM139} & \multicolumn{3}{|c|}{PM239 PM339} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Input Offset Voltage & \(V_{\text {OS }}\) & Note 1 & - & - & 4.0 & - & - & 4.0 & - & - & 9.0 & - & - & 9.0 & mV \\
\hline Input Offset Current & 'os & \(\mathrm{I}_{\mathbb{N}^{(+)}}\)or \(\mathrm{I}_{1 \mathbb{N}^{(-)}}\) & - & - & \(\pm 100\) & - & - & \(\pm 150\) & - & - & \(\pm 100\) & - & - & \(\pm 150\) & \(n A\) \\
\hline Input Bias Current & \(\mathrm{I}_{B}\) & \(I_{I_{N}}(+)\) or \(I_{\mathbb{I N}^{(-)}}\) with Output in Linear Range & - & - & 300 & - & - & 400 & - & - & 300 & - & - & 400 & \(n A\) \\
\hline Input Common Mode Vol. Range & CMVR & (Notes 3, 5) & 0 & - & V+-2.0 & 0 & - & V+-2.0 & 0 & - & \(v+-2.0\) & 0 & - & V+-2.0 & v \\
\hline Saturation Voltage & \(V_{\text {SAT }}\) & \[
\begin{aligned}
& V_{I N}(-) \geq 1 \mathrm{~V}, \mathrm{~V}_{I N}(+)=0, \\
& \mathrm{I}_{\text {SINK }} \leq 4 \mathrm{~mA}
\end{aligned}
\] & - & - & 700 & - & - & 700 & - & - & 700 & - & - & 700 & mV \\
\hline Output Leakage Current & Ileak & \[
\begin{aligned}
& V_{1 N}(+) \geq 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}^{(-)}}=0, \\
& \mathrm{~V}_{\mathrm{O}}=30 \mathrm{~V}
\end{aligned}
\] & - & - & 1.0 & - & - & 1.0 & - & - & 1.0 & - & - & 1.0 & \(\mu \mathrm{A}\) \\
\hline Differential Input Voltage & & Keep All \(\mathrm{V}_{\text {IN's }} \geq \mathrm{V}\) - & - & - & V+ & - & - & V+ & - & - & \(36 \mathrm{~V}+\) & - & & \(36 \mathrm{~V}+\) & V \\
\hline \begin{tabular}{l}
NOTES: \\
1. At output switch input common \\
2. The input comm be allowed to
\end{tabular} & point, V mode ran on mod go nega & \begin{tabular}{l}
\(=1.4 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega\) with \(\mathrm{V}+\) fro ( 0 V to \(\mathrm{V}+-1.5 \mathrm{~V}\) ). \\
voltage or either input vol e by more than 0.3 V .
\end{tabular} & \begin{tabular}{l}
\[
\mathrm{n} 5 \mathrm{~V}, \mathrm{a}
\] \\
age si up
\end{tabular} & \begin{tabular}{l}
d ove \\
nal sh er en
\end{tabular} & \begin{tabular}{l}
the full \\
uld not of the
\end{tabular} & & \begin{tabular}{l}
com \\
to + \\
The \\
For \\
secti \\
Sam
\end{tabular} & \begin{tabular}{l}
mon mod V withou esponse arger ove \\
n. Guar \\
ple tested
\end{tabular} & \begin{tabular}{l}
Itage amage. spec ive sig eed by \\
sign.
\end{tabular} & \begin{tabular}{l}
ange \\
fied is nals 3 desig
\end{tabular} & \begin{tabular}{l}
\[
s \mathrm{~V}+-1.5 \mathrm{~V}
\] \\
for a 100 m 00ns can
\end{tabular} & \begin{tabular}{l}
ut eith \\
input obtai
\end{tabular} & er or step ned. & \begin{tabular}{l}
oth input \\
th 5 mV o e charac
\end{tabular} & can go erdrive. eristics \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline Supply Voltage, V+ & 36 V or \(\pm 18 \mathrm{~V}\) \\
\hline Differential Input Voltage & 36 V \\
\hline Input Voltage & -0.3 V to +36V \\
\hline Power Dissipation Hermetic Dip & 500 mW \\
\hline Output Short-Circuit to Ground & Continuous \\
\hline Input Current ( \(\mathrm{V}_{\text {IN }}>\) - 0.3 V ) & 50 m \\
\hline
\end{tabular}

TYPICAL APPLICATIONS
OR GATE


Operating Temperature Range
\begin{tabular}{|c|c|}
\hline PM339A/339 & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline PM239A/239 & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline PM139A/139 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline Storage Temper & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperatur & \(300^{\circ}\) \\
\hline
\end{tabular}

AND GATE


TIME DELAY GENERATOR


\section*{TYPICAL APPLICATIONS}

ONE-SHOT MULTIVIBRATOR WITH INPUT LOCK-OUT


ONE-SHOT MULTIVIBRATOR


DRIVING CMOS


BURN-IN CIRCUIT


DRIVING TTL

ORDERING INFORMATION
Y O.A.PROGRAM : 3
\begin{tabular}{|c|c|}
\hline I.C. CROSS REFERENCE & 4 \\
\hline OPERATIONAL AMPLIFIERS & 5 \\
\hline BUFFERS (VOLTACE FOLLOWERS) & 6 \\
\hline
\end{tabular}


\section*{MATCHED TRANSISTORS}

\section*{INDEX}

\section*{INTRODUCTION}

Matched transistors such as the MAT-01 have applications in a variety of systems from temperature sensors to analog multipliers. The inherent close thermal proximity resulting from single-chip construction minimizes the errors introduced by temperature excursions.

Other useful characteristics of matched transistors include log conformity for use in analog multiplier applications, emitter-base voltage matching for amplifier front-end circuits, and a large matched \(\mathrm{h}_{\mathrm{FE}}\) for current mirrors.

The MAT-01 consists of four high-gain transistors connected in cross-coupled pairs for excellent thermal tracking.
The experience PMI has gained in the manufacture of Precision op amps has been applied to the MAT-01. The result is a matched transistor pair that exhibits low noise, low leakage, and low drift.

\section*{DEFINITIONS}

AVERAGE OFFSET CURRENT DRIFT ( \(\mathrm{TCl}_{\mathrm{OS}}\) )
The ratio of the change in \(\mathrm{I}_{\mathrm{OS}}\) to the change in temperature producing it.

\section*{AVERAGE OFFSET VOLTAGE DRIFT (TCV \({ }_{\text {os }}\) )}

The ratio of the change in \(V_{O S}\) to the change in temperature producing it.

\section*{BIAS CURRENT (IB)}

The average of the base currents at a specified collector voltage and current.

\section*{BROADBAND NOISE VOLTAGE ( \(\boldsymbol{\theta}_{\mathrm{nRMM}}\) )}

The root-mean-square noise voltage referred to the input in a specified bandwidth at a specified collector voltage and current.

\section*{CURRENT GAIN MATCH ( \(\Delta h_{\text {FE }}\) )}

The difference in \(h_{\text {FE }}\) between the transistors at a specified voltage and current, expressed as a percentage of the lower of the two hFE's.
\[
1-\frac{h_{F_{E_{1}}}}{h_{F_{2} 2}} \times 100
\]

\section*{NOISE VOLTAGE ( \(e_{\text {np-p }}\) )}

The peak-to-peak noise voltage referred to the input in a specified bandwidth at a specified collector voltage and current.

\section*{NOISE VOLTAGE DENSITY ( \(e_{n}\) )}

The rms noise voltage referred to the input within a 1 Hz band centered on a specified frequency. It is measured at a specified collector voltage and current.

\section*{OFFSET CURRENT (los)}

The difference between the base currents at a specified collector voltage and current.

\section*{OFFSET CURRENT CHANGE ( \(\Delta I_{O S} I \Delta V_{C B}\) )}

The ratio of the change in offset current to the change in collector-base voltage producing it.

OFFSET VOLTAGE (Vos)
The difference between the base-emitter voltages \(\left(\mathrm{V}_{\mathrm{BE}_{1}-}\right.\) \(\mathrm{V}_{\mathrm{BE}_{2}}\) ) at a specified collector voltage and current.

CROSS REFERENCE - MAT-01 TO MONOLITHIC DUAL TRANSISTORS \(\left(I_{C}=10 \mu A\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline DEVICE & BV \({ }_{\text {CEO }}\) MIN (V) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{OS}} \\
& \mathrm{MAX} \\
& (\mathrm{mV})
\end{aligned}
\] & \[
\begin{gathered}
\text { TCV OS }_{\text {O }} \\
\text { MAX } \\
\left(\mu \mathrm{V} /{ }^{\circ} \mathbf{C}\right)
\end{gathered}
\] & \begin{tabular}{l}
\(h_{\text {FE }}\) \\
MIN
\end{tabular} & \[
\begin{aligned}
& \text { Ios } \\
& \text { MAX }
\end{aligned}
\]
\[
(n A)
\] & \[
\begin{aligned}
& \mathrm{TClOS}_{\mathrm{O}} \\
& \text { MAX } \\
& \left(\mathrm{pA}{ }^{\circ} \mathrm{C}\right)
\end{aligned}
\] \\
\hline MAT.01AH & 45 & 0.1 & 0.5 & 500 & 0.6 & 90 \\
\hline MAT.01H & 60 & 0.1 & 0.5 & 330 & 0.8 & 110 \\
\hline MAT-01FH & 60 & 0.5 & 1.8 & 250 & 3.2 & 150 \\
\hline MAT-01GH & 45 & 0.5 & 1.8 & 250 & 3.2 & 150 \\
\hline LM114A & 45 & 0.5 & 2.0 & 500 & 2.0 & - \\
\hline LM114 & 45 & 2.0 & 10 & 250 & 10 & - \\
\hline LM115A & 60 & 0.5 & 2.0 & 250 & 2.0 & - \\
\hline LM115 & 60 & 2.0 & 10 & 250 & 10 & - \\
\hline AD810 & 35 & 3.0 & 15 & 100 & 2.0 & 600 \\
\hline AD811 & 45 & 1.5 & 7.5 & 200 & 10 & 300 \\
\hline AD812 DISCONTINUED & 35 & 1.0 & 5.0 & 400 & 2.5 & 300 \\
\hline AD813 & 45 & 0.5 & 2.5 & 200 & 5 & 300 \\
\hline AD818 & 20 & 1.0 & 5.0 & 200 & 10 & 300 \\
\hline
\end{tabular}

CROSS REFERENCE - MAT-01 TO 2N TYPES \(\left(I_{C}=10 \mu \mathrm{~A}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DEVICE & BV \({ }_{\text {CEO }}\) MIN (V) & \(V_{0 S}\) MAX (mV) & TCV MAX ( \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) ) & \(h_{\text {FE }}\) MIN & \%h \({ }_{\text {FE }}\) MATCH MAX & \[
\begin{aligned}
& \text { Ios } \\
& \text { MAX } \\
& \text { (nA) }
\end{aligned}
\] &  \\
\hline MAT-01GH & 45 & 0.5 & 1.8 & 250 & 8 & 3.2 & 150 \\
\hline 2N2639 & 45 & 5.0 & 10 & 50 & 10 & 20 & 1000 \\
\hline 2N2640 & 45 & 10 & 20 & 50 & 20 & 40 & 2000 \\
\hline 2N2642 & 45 & 5.0 & 10 & 100 & 10 & 10 & 500 \\
\hline 2N2643 & 45 & 10 & 20 & 100 & 20 & 20 & 375 \\
\hline 2N2915 & 45 & 3.0 & 10 & 60 & 10 & 17 & 600 \\
\hline 2N2915A & 45 & 2.0 & 5.0 & 60 & 15 & 26 & 900 \\
\hline 2N2916 & 45 & 5.0 & 10 & 150 & 10 & 7 & N.C. \\
\hline 2N2916A & 45 & 2.0 & 5.0 & 150 & 15 & 10 & 300 \\
\hline 2N2917 & 45 & 10 & 20 & 60 & 20 & 17 & 1450 \\
\hline 2N2918 & 45 & 5.0 & 20 & 150 & 20 & 7 & 750 \\
\hline MAT-01FH & 60 & 0.5 & 1.8 & 250 & 8 & 3.2 & 150 \\
\hline 2N2919 & 60 & 3.0 & 10 & 60 & 10 & 17 & 600 \\
\hline 2N2919A & 60 & 1.5 & 5.0 & 60 & 10 & 17 & 600 \\
\hline 2N2920 & 60 & 3.0 & 10 & 150 & 10 & 7 & N.C. \\
\hline 2N2920A & 60 & 1.5 & 5.0 & 150 & 10 & 7 & 300 \\
\hline 2N2060 & 60 & 5.0 & 10 & 25 & 10 & 40 & N.C. \\
\hline 2N2060A & 60 & 3.0 & 5.0 & 25 & 10 & 40 & N.C. \\
\hline 2N2060B & 60 & 1.5 & 5.0 & 25 & 10 & 40 & N.C. \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\mathrm{TCl}_{\text {OS }}\) Max and los Max calculated from published data.
2. N.C. = Insufficient published data to calculate.
3. All of the above are physically interchangeable pin-for-pin with MAT-01 series.

\section*{ULTRA-MATCHED MONOLITHIC DUAL TRANSISTOR EXCELLENT LOG CONFORMANCE}

\section*{FEATURES}

\author{
- Tight \(\mathbf{V}_{\text {OS }}\left(\mathrm{V}_{\mathrm{BE}}\right.\) Match) \\ \(40 \mu \mathrm{~V}\) Typical, \(100 \mu \mathrm{~V}\) Maximum \\ - Low TCV \({ }_{\text {OS }} \ldots 0.15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) Typical, \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) Maximum \\ - Tight \(h_{\text {FE }}\) Match 0.7\% Typical, 3.0\% Maximum \\ - High hre ..................... 77- Typical, 500 Minimum \\ - Excellent \(h_{\text {FE }}\) Linearity from 10 nA to 10 mA \\ - High \(\mathrm{h}_{\mathrm{FE}}\) at Low \(\mathrm{I}_{\mathrm{C}}\) 590 Typical @ \(\mathbf{I}_{\mathbf{C}}=10 \mathrm{nA}\) \\ - Low Noise Voltage \\ \(\qquad\) \(0.23 \mu V_{p-p}-0.1 \mathrm{~Hz}\) to 10 Hz \\ - Excellent Long-Term Stability ... \(0.2 \mu \mathrm{~V} /\) Month, Typical \\ - High Breakdown ............... 45V and 60V Minimum \\ - Precision Logarithmic Conformance \\ - Direct Replacement for Most Dual Transistors
}

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{clc}
\hline \begin{tabular}{l}
\(\mathbf{T}_{\mathbf{A}}=25^{\circ} \mathrm{C}\) \\
\(\mathbf{V}_{\text {OS }}\) MAX \\
\((\mathrm{mV})\)
\end{tabular} & PACKAGE & \begin{tabular}{c} 
OPERATING \\
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline 0.1 & MAT01AH \(^{*}\) & MIL \\
0.1 & MAT01H \(^{*}\) & MIL \\
0.5 & MAT01GH* & MIL \\
0.5 & MAT01FH* & MIL \\
\hline
\end{tabular}
*Also available with MIL-STD-883B Processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
ABSOLUTE MAXIMUM RATINGS (Note 4)Collector-Base Voltage ( \(\mathrm{BV}_{\mathrm{CBO}}\) )MAT-01AH, GH, N45 V
MAT-01H, FH ..... 60V
Collector-Emitter Voltage ( \(\mathrm{BV}_{\text {CEO }}\) ) MAT-01AH, GH, N ..... 45 V
MAT-01H, FH ..... 60V
Collector-Collector Voltage ( \(\mathrm{BV}_{\mathrm{CC}}\) ) MAT-01AH, GH, N ..... 45 V
MAT-01H, FH ..... 60V
Emitter-Emitter Voltage ( BV EE ) MAT-01AH, GH, N ..... 45 V
MAT-01H, FH ..... 60V

\section*{NOTES:}
1. Application of reverse bias voltages in excess of rating shown can result in degradation of \(h_{\text {FE }}\) and \(h_{\text {FE }}\) matching characteristics. Do not attempt to measure \(B V_{E B O}\) greater than the 5 V rating shown.

\section*{GENERAL DESCRIPTION}

The MAT-01 series are monolithic ultra-tightly matched dual NPN transistors, fabricated using an exclusive Silicon Nitride "Triple-Passivation" process which provides extreme stability of critical parameters versus both temperature and time. Outstanding matching characteristics include offset voltage of \(40 \mu \mathrm{~V}\), temperature drift of \(\mathrm{V}_{\mathrm{OS}}\) of \(0.15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) and \(\mathrm{h}_{\mathrm{FE}}\) matching of \(0.7 \%\). Very high \(h_{\text {FE }}\) is provided over a six decade range of collector current, including an exceptional \(h_{\text {FE }}\) of 590 at \(\mathrm{I}_{\mathrm{C}}=10 \mathrm{nA}\) ! Excellent logarithmic conformance over a seven decade collector current span suggests application in log/antilog and multiplier/divider circuitry. The very low values of noise voltage and current make the MAT-01 ideal for usage in critical low-level input stages while the 6-pin TO-99 package allows direct replacement of most previous dual transistors for immediate performance improvements. The very high \(\mathrm{h}_{\text {FE }}\) at low collector currents also makes the MAT-01 attractive in all high impedance and micropower circuit designs.

\section*{PIN CONNECTIONS}
NOTE: Substrate is connected to case

\footnotetext{
Emitter-Base Voltage (BV EBO ) (Note 1) .................. . 5V
Collector Current (IC) .................................... . . 25mA
Emitter Current ( \(\mathrm{I}_{\mathrm{E}}\) )
25 mA
Total Power Dissipation
Case Temperature \(\leq 40^{\circ} \mathrm{C}\) (Note 2) \(\ldots \ldots . . . . . .\).
Ambient Temperaure \(\leq 70^{\circ} \mathrm{C}\) (Note 3) \(\ldots \ldots . . .5500 \mathrm{~mW}\)
Operating Ambient Temperature \(\ldots . . . .-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Operating Junction Temperature .........-55 \({ }^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Storage Temperature ..................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering, 60 sec ) .............. \(300^{\circ} \mathrm{C}\)
DICE Junction Temperature ............ \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
2. Rating applies to applications using heat sinking to control case temperature. Derate linearly at \(16.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) for case temperatures above \(40^{\circ} \mathrm{C}\).
3. Rating applies to applications not using heat sinking; device in free air only. Derate linearly at \(6.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) for ambient temperatures above \(70^{\circ} \mathrm{C}\).
4. Absolute maximum ratings apply to both DICE and packaged devices.
}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CB}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CB}}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), unless otherwise noted
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{MAT-01AH} & \multicolumn{3}{|c|}{MAT-01GH} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 0.06 & 0.15 & - & 0.14 & 0.70 & mV \\
\hline Average Offset Voltage Drift & \(\mathrm{TCV}_{\text {OS }}\) & (Note 5) & - & 0.15 & 0.50 & - & 0.35 & 1.8 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Offset Current & Ios & & - & 0.9 & 8.0 & - & 1.5 & 15.0 & nA \\
\hline Average Offset Current Drift & \(\mathrm{TCl}_{\text {os }}\) & (Note 5) & - & 10 & 90 & - & 15 & 150 & \(\mathrm{pA} /{ }^{\circ} \mathrm{C}\) \\
\hline Bias Current & \({ }^{\prime} \mathrm{B}\) & & - & 28 & 60 & - & 36 & 130 & nA \\
\hline Current Gain & \(\mathrm{h}_{\text {FE }}\) & & 167 & 400 & - & 77 & 300 & - & \\
\hline Collector-Base Leakage Current & \({ }^{\text {CBO }}\) & \[
\begin{aligned}
& T_{A}=125^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{CB}}=30 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{E}}=0(\text { Note } 4)
\end{aligned}
\] & - & 15 & 80 & - & 25 & 200 & nA \\
\hline Collector-Emitter Leakage Current & \({ }^{\text {I Ces }}\) & \[
\begin{aligned}
& T_{A}=125^{\circ} \mathrm{C}, \mathrm{~V}_{C E}=30 \mathrm{~V}, \\
& \mathrm{~V}_{B E}=0(\text { Note } 4)
\end{aligned}
\] & - & 50 & 300 & - & 90 & 400 & nA \\
\hline Collector-Collector Leakage Current & \({ }^{1} \mathrm{CC}\) & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}, \mathrm{V}_{C C}=30 \mathrm{~V}\) & - & 30 & 200 & - & 50 & 400 & nA \\
\hline \multicolumn{4}{|l|}{NOTES:} & \multicolumn{6}{|l|}{Sample tested.} \\
\hline \multicolumn{3}{|l|}{1. Exclude first hour of operation to allow for stabilization of external circuitry.} & & \multicolumn{6}{|l|}{4. The collector-base ( \(I_{\mathrm{CBO}}\) ) and coliector-emitter ( \(I_{\mathrm{CEO}}\) ) leakage currents may be reduced by a factor of two to ten times by connecting the substrate (package) to a potential which is lower than either collector voltage.} \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(V_{C B}=15 \mathrm{~V}, I_{C}=10 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.


ELECTRICAL CHARACTERISTICS at \(V_{C B}=15 \mathrm{~V}, \mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\), unless otherwise noted


\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) for \(\mathrm{V}_{\mathrm{CB}}=15 \mathrm{~V}\) and \(\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MAT-01N LIMITS & UNITS \\
\hline Breakdown Voltage & \(\mathrm{BV}_{\text {CEO }}\) & & 45 & \(V\) MIN \\
\hline Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & 0.5 & \(m \vee\) MAX \\
\hline Offset Current & los & & 3.2 & nA MAX \\
\hline Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & 40 & nA MAX \\
\hline Current Gain & \(\mathrm{h}_{\text {FE }}\) & & 250 & MIN \\
\hline Current Gain Match & \(\Delta h_{\text {FE }}\) & & 8.0 & \% MAX \\
\hline Offset Voltage Change & \(\Delta \mathrm{V}_{\text {OS }} / \Delta \mathrm{V}_{\text {CB }}\) & \(0 \leq \mathrm{V}_{\mathrm{CB}} \leq 30 \mathrm{~V}\) & 8.0 & \(\mu \mathrm{V} / \mathrm{V}\) MAX \\
\hline Offset Voltage Change & \(\Delta l_{\mathrm{OS}} / \Delta \mathrm{V}_{\mathrm{CB}}\) & \(0 \leq \mathrm{V}_{\mathrm{CB}} \leq 30 \mathrm{~V}\) & 70 & PA/V MAX \\
\hline Collector-Base-Leakage Current & \(I_{\text {cbo }}\) & \(\mathrm{V}_{\mathrm{CB}}=30 \mathrm{~V}, \mathrm{I}_{\mathrm{E}}=0\) & 200 & PA MAX \\
\hline Collector-Emitter-Leakage Current & \(\mathrm{I}_{\text {CES }}\) & \(\mathrm{V}_{\text {CE }}=30 \mathrm{~V}, \mathrm{~V}_{\mathrm{BE}}=0\) & 400 & pA MAX \\
\hline Collector Saturation Voltage & \(\mathrm{V}_{\text {CE (SAT) }}\) & \(\mathrm{I}_{\mathrm{B}}=0.1 \mathrm{~mA}, \mathrm{I}_{\mathrm{C}}=1 \mathrm{~mA}\) & 0.25 & \(\checkmark\) MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{C B}=15 \mathrm{~V}\) and \(\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{lllr}
\hline & & & MAT-01N \\
PARAMETER & SYMBOL & CONDITIONS & TYPICAL
\end{tabular}

\section*{NOTES:}
1. Exclude first hour of operation to allow for stabilization of external circuitry.
2. Parameter describes long-term average drift after first month of operation.

TYPICAL PERFORMANCE CURVES








GAIN-BANDWIDTH vs COLLECTOR CURRENT


\section*{MAT-01 TEST CIRCUITS}

MAT-01 MATCHING MEASUREMENT CIRCUIT

\begin{tabular}{ccccc} 
TEST & SI \(_{\mathbf{A}}\) & SI \(_{\mathbf{B}}\) & \multicolumn{2}{c}{ UNITS } \\
\hline \(\mathrm{V}_{\mathrm{OS}}\) & X & X & \(\mathrm{V}_{\text {OUT }_{1}}\) & 1 mV per volt \\
\hline \(\mathrm{I}_{\mathrm{OS}}\) & O & O & \(\mathrm{V}_{\mathrm{OUT}_{2}}-\mathrm{V}_{\mathrm{OUT}_{1}}\) & 1 nA per volt \\
\hline
\end{tabular}

MAT-01 NOISE MEASUREMENT CIRCUIT


\section*{APPLICATION NOTES}

Application of reverse bias voltages to the emitter-base junctions in excess of ratings ( 5 V ) may result in degradation of \(h_{F E}\) and \(h_{F E}\) matching characteristics; circuit designs should be checked to insure that such reverse bias voltages cannot be applied during transient conditions, such as at circuit turn-on and turn-off.
The designer is cautioned that stray thermoelectric voltages generated by dissimilar metals at the contacts to the input terminals can prevent realization of the drift performance indicated. Best operation will be obtained when both input terminals are maintained at the same temperature, preferably close to the temperature of the device's package.

\section*{TYPICAL APPLICATIONS}

\section*{PRECISION REFERENCE}


PRECISION OPERATIONAL AMPLIFIERS


COMPLETE SCHEMATIC - TEMPERATURE MEASUREMENT SYSTEM


BASIC DIGITAL THERMOMETER READOUT IN DEGREES KELVIN ( \({ }^{\circ}\) K)


NOTE:
For a complete discussion of the circuits above, see Application Note 12, "Temperature Measurement Method Based on Matched Transistor Pair Requires No Reference".
digital thermometer with readout in \({ }^{\circ} \mathrm{C}\)

\begin{tabular}{|c|c|}
\hline ORDERING INFORMATION & 2 \\
\hline Q.A. PROGRAM & 3 \\
\hline I.C. CROSS REFERENCE & 4 \\
\hline OPERATIONAL AMPLIFIERS & 5 \\
\hline BUFFERS (VOLTAGE FOLLOWERS) & 6 \\
\hline COMPARATORS & 7 \\
\hline
\end{tabular}
MATCHED TRANSISTORS 8

VOLTAGE REFERENCES

\section*{VOLTAGE REFERENCES}
\begin{tabular}{|c|}
\hline VOLTAGE REFERENCES \\
\hline D/A CONVERTERS \\
\hline
\end{tabular}

MULTIPLEXERS/ANALOG SWITCHES
\begin{tabular}{|cc|}
\hline TELECOMMUNICATIONS & 13 \\
\hline CUSTOM WAFER FAB & 14 \\
\hline APPLICATION NOTES & 15 \\
\hline PACKAGE INFORMATION & 16 \\
\hline
\end{tabular}

\section*{INDEX}

PRODUCT
REF-01
REF-02
REF-05
REF-10

TITLE
PAGE
+10V Precision Voltage Reference 9-3
+5V Precision Voltage Reference/Temperature Transducer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-10
+5V Precision Voltage Reference With Guaranteed Long-Term Stability 9-19
+10 V Precision Voltage Reference With Guaranteed Long-Term Stability 9-26

\section*{INTRODUCTION}

Voltage references must provide a constant output voltage irrespective of changes in input voltage, output current or temperature. References find applications in many design situations: D to A's, power supplies, cold junction thermistor compensation circuits, A to D's, panel meters, calibration standards, precision current sources, and control set-point circuits.
Line regulation, load regulation (output impedance) and temperature coefficient specifications indicate how close a reference resembles an ideal voltage source. Line regulation specifies reference output voltage vs. input voltage changes. Output voltage changes due to load current variations are reflected by load regulation specifications. Temperature coefficient specifications indicate output voltage variation over temperature.
Present-day references are based on zener diodes or bandgap generated voltages. Zeners characteristically exhibit high power dissipation and poor noise specifications. Bandgap voltage reference designs sum voltages with negative and positive temperature coefficients to yield stable output voltages over temperature. A transistor base emitter junction voltage ( \(\mathrm{V}_{\mathrm{BE}}\) ) exhibits a negative temperature coefficient. Two transistors operating with unequal current densities will have different \(\mathrm{V}_{\mathrm{BE}} \mathrm{S}\) and the difference, \(\Delta \mathrm{V}_{\mathrm{BE}}\), exhibits a positive temperature coefficient. When \(\Delta \mathrm{V}_{B E}\) is amplified and added to \(\mathrm{V}_{\mathrm{BE}}\), a voltage level of near zero temperature coefficient results if the sum equals 1.23 V . (See AN-18 for bandgap reference theory.) The 1.23 V level then is amplified to provide stable output voltages of +5.00 and +10.00 V .
PMI's exclusive "Zener Zapping" technique allows for trimming of the \(\Delta \mathrm{V}_{\mathrm{BE}}\) amplification factor to insure low output voltage temperature coefficients. Additional zapping trims the output's absolute value within specified limits.
The REF-01 and REF-02 are stable +10.00 V and +5.00 V monolithic bandgap voltage references. Output voltages are adjustable for precision applications with small effect on output voltage temperature coefficients. The REF-02 provides an additional output voltage that has a linear temperature dependence. (See AN-18).
The REF-05 and REF-10 are premium versions of the REF-01 and REF-02 that have guaranteed long-term stability. Extensive testing over a long period of time, combined with tight
control of processing has enabled PMI to specify limits on output change with time.

\section*{DEFINITIONS}

\section*{LINE REGULATION}

The ratio of the change in output voltage to the change in input (line) voltage producing it. It includes the effects of selfheating.

\section*{LOAD REGULATION}

The ratio of the change in output voltage to the change in load current. It includes the effects of self-heating.

\section*{OUTPUT CHANGE WITH TEMPERATURE ( \(\Delta \mathbf{V}_{\text {OT }}\) )}

The absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of the typical output voltage.
\[
\Delta V_{O T}=\frac{V_{\text {MAX }}-V_{\text {MIN }}}{V_{O}(\text { Typical })} \times 100
\]

\section*{OUTPUT TEMPERATURE COEFFICIENT (TCV \({ }_{0}\) )}

The ratio of the output change with temperature to the specified temperature range expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\). For example, \(\mathrm{TCV}_{\mathrm{O}}\) is defined as \(\Delta \mathrm{V}_{\text {OT }}\) divided by the temperature range; i.e.,


\section*{OUTPUT TURN-ON SETTLING TIME (ton)}

The time required for the output voltage to reach its final value within a specified error band after application of \(\mathrm{V}_{1 \mathrm{~N}}\).

\section*{OUTPUT VOLTAGE NOISE ( \(\theta_{n p-p}\) )}

The peak-to-peak output noise voltage within a specified frequency band.

\section*{QUIESCENT SUPPLY CURRENT (Isy)}

The current required from the supply to operate the device with no load.

\section*{+ 1OV PRECISION VOLTAGE REFERENCE}

\section*{FEATURES}
- 10 Volt Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 0.3 \%\)
- Adjustment Range . .................................... \(\pm 3 \%\)
- Excellent Temperature Stablity . .............. . 3ppm/ \({ }^{\circ} \mathbf{C}\)
- Low Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 \({ }^{2}\) Vp-p
- Low Power ............................................ 15mW
- Wide Input Voltage Range .................. 12V to 40V
- High Load Driving Capability ...................... 20mA
- No External Components
- Short Circuit Proof
- MIL-STD-883 Screening Available

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{gathered}
T_{A}=25^{\circ} \mathrm{C} \\
\Delta V_{O} M A X \\
(\mathrm{mV})
\end{gathered}
\]} & \multicolumn{4}{|c|}{PACKAGE} \\
\hline & \[
\begin{aligned}
& \text { TO-99 } \\
& \text { 8-PIN }
\end{aligned}
\] & \[
\begin{gathered}
\text { HERMETIC } \\
\text { DIP } \\
8 \text {-PIN }
\end{gathered}
\] & \[
\begin{aligned}
& \text { PLASTIC } \\
& \text { DIP } \\
& \text { 8-PIN }
\end{aligned}
\] & OPERATING TEMP. RANGE \\
\hline \(\pm 30\) & REF01AJ* & REF01AZ* & & MIL \\
\hline \(\pm 30\) & REF01EJ & REF01EZ & & COM \\
\hline \(\pm 50\) & REFO1J* & REF012* & & MIL \\
\hline \(\pm 50\) & REF01HJ & REF01Hz & REF01HP & COM \\
\hline \(\pm 100\) & REF01CJ & REF01CZ & REF01CP & COM \\
\hline \(\pm 150\) & REF01DJ & REF01DZ & REF01DP & COM \\
\hline
\end{tabular}
* Also available with Mil-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2

\section*{GENERAL DESCRIPTION}

The REF-01 Precision Voltage Reference provides a stable +10 V output which can be adjusted over a \(\pm 3 \%\) range with minimal effect on temperature stability. Single supply operation over an input voltage range of 12 V to 40 V , low current drain of 1 mA , and excellent temperature stability are achieved with an improved bandgap design. Low cost, low noise and low power make the REF-01 an excellent choice whenever a stable voltage reference is required. Applications include D/A and A/D converters, portable instrumentation, and digital voltmeters. Full miltary temperature range devices with screening to MIL-STD-883 are available. For guaranteed long term drift see REF-10 data sheet.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC



DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) ........ \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature (Soldering, 60 sec .) ............ \(300^{\circ} \mathrm{C}\)

NOTES:
1. See table for maximum ambient temperature rating and derating factor.
\begin{tabular}{ccc}
\hline & \begin{tabular}{c} 
MAXIMUM AMBIENT \\
TEMPERATURE \\
FOR RATING
\end{tabular} & \begin{tabular}{c} 
DERATE ABOVE \\
MAXIMUM AMBIENT \\
TEMPERATURE
\end{tabular} \\
\hline TO-99 (J) & \(80^{\circ} \mathrm{C}\) & \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
8 Pin Hermetic Dip \((\mathrm{Z})\) & \(75^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
8 Pin Plastic Dip (P) & \(36^{\circ} \mathrm{C}\) & \(5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
2. Absolute maximum ratings apply to both packaged parts and dice, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{REF-01A/E} & \multicolumn{3}{|c|}{REF-01/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage & \(\mathrm{V}_{0}\) & \(\mathrm{L}_{\mathrm{L}}=0 \mathrm{~mA}\) & 9.97 & 10.00 & 10.03 & 9.95 & 10.00 & 10.05 & V \\
\hline Output Adjustment Range & \(\Delta \mathrm{V}_{\text {trim }}\) & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & \(\pm 3.0\) & \(\pm 3.3\) & - & \(\pm 3.0\) & \(\pm 3.3\) & - & \% \\
\hline Output Voltage Noise & \(e_{\text {np-p }}\) & \[
\begin{aligned}
& 0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz} \\
& \text { (Note 5) }
\end{aligned}
\] & - & 20 & 30 & - & 20 & 30 & \(\mu \vee p\)-p \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {IN }}\) & & 12 & - & 40 & 12 & - & 40 & V \\
\hline Line Regulation (Note 4) & & \(V_{\text {IN }}=13\) to 33 V & - & 0.006 & 0.010 & - & 0.006 & 0.010 & \%/V \\
\hline Load Regulation (Note 4) & & \(\mathrm{I}_{\mathrm{L}}=0\) to 10 mA & - & 0.005 & 0.008 & - & 0.006 & 0.010 & \%/mA \\
\hline Turn-on Settling Time & \(t_{\text {on }}\) & To \(\pm 0.1 \%\) of final value & - & 5.0 & - & - & 5.0 & - & \(\mu \mathrm{sec}\). \\
\hline Quiescent Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & - & 1.0 & 1.4 & - & 1.0 & 1.4 & mA \\
\hline Load Current & \(\mathrm{I}_{\mathrm{L}}\) & & 10 & 21 & - & 10 & 21 & - & mA \\
\hline Sink Current & Is & & -0.3 & -0.5 & - & -0.3 & -0.5 & - & mA \\
\hline Short Circuit Current & ISC & \(\mathrm{V}_{0}=0\) & - & 30 & - & - & 30 & - & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{I N}=+15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) and \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{REF-01A/E} & \multicolumn{3}{|l|}{REF-01/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage Change with Temperature (Notes 1 and 2) & \(\Delta \mathrm{V}_{\text {OT }}\) & \[
\begin{aligned}
& 0^{\circ} \leq \mathrm{T}_{A} \leq+70^{\circ} \mathrm{C} \\
& -55^{\circ} \leq \mathrm{T}_{A} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.02 \\
& 0.06
\end{aligned}
\] & \[
\begin{aligned}
& 0.06 \\
& 0.15
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.07 \\
& 0.18
\end{aligned}
\] & \[
\begin{aligned}
& 0.17 \\
& 0.45
\end{aligned}
\] & \% \\
\hline \begin{tabular}{l}
Output Voltage \\
Temperature Coefficient
\end{tabular} & TCV \({ }_{0}\) & (Note 3) & - & 3.0 & 8.5 & - & 10.0 & 25.0 & ppm/ \(/{ }^{\circ} \mathrm{C}\) \\
\hline Change in \(\mathrm{V}_{\mathrm{O}}\) Temperature Coefficient with Output Adjustment & & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & - & 0.7 & - & - & 0.7 & - & ppm/\% \\
\hline Line Regulation ( \(\mathrm{V}_{\text {IN }}=13\) to 33 V ) (Note 4) & & \[
\begin{aligned}
& 0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C} \\
& -55^{\circ} \leq T_{A} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.007 \\
& 0.009
\end{aligned}
\] & \[
\begin{aligned}
& 0.012 \\
& 0.015
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.007 \\
& 0.009
\end{aligned}
\] & \[
\begin{aligned}
& 0.012 \\
& 0.015
\end{aligned}
\] & \%/V \\
\hline Load Regulation ( \(\mathrm{I}_{\mathrm{L}}=0\) to 8 mA ) (Note 4) & & \[
\begin{aligned}
& 0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C} \\
& -55^{\circ} \leq T_{A} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.006 \\
& 0.007
\end{aligned}
\] & \[
\begin{aligned}
& 0.010 \\
& 0.012
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.007 \\
& 0.009
\end{aligned}
\] & \[
\begin{aligned}
& 0.012 \\
& 0.015
\end{aligned}
\] & \%/mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\Delta \mathrm{V}_{\text {OT }}\) is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 10 V :
\[
\Delta V_{O T}=\frac{V_{M A X}-V_{M I N}}{10 V} \times 100
\]
2. \(\Delta \mathrm{V}_{\mathrm{OT}}\) specification applies trimmed to +10.000 V or untrimmed.
3. \(\mathrm{TCV}_{\mathrm{O}}\) is defined as \(\Delta \mathrm{V}_{\mathrm{OT}}\) divided by the temperature range; i.e.,
\(\mathrm{TCV}_{\mathrm{O}}\left(0^{\circ}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)=\frac{\Delta \mathrm{V}_{\text {OT }} 0^{\circ} \text { to }+70^{\circ} \mathrm{C}}{70^{\circ} \mathrm{C}}\)
and \(\operatorname{TCV}_{\mathrm{O}}\left(-55^{\circ}\right.\) to \(\left.+125^{\circ} \mathrm{C}\right)=\frac{\Delta \mathrm{V}_{\text {OT }}-55 \text { to }+125^{\circ} \mathrm{C}}{180^{\circ} \mathrm{C}}\)
4. Line and Load Regulation specifications include the effects of self heating.
5. Guaranteed by design.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{I N}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF-01C} & \multicolumn{3}{|c|}{REF-01D} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage & \(\mathrm{V}_{0}\) & \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\) & 9.90 & 10.00 & 10.10 & 9.850 & 10.00 & 10.150 & v \\
\hline Output Adjustment Range & \(\Delta V_{\text {trim }}\) & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & \(\pm 2.7\) & \(\pm 3.3\) & - & \(\pm 2.0\) & \(\pm 3.3\) & - & \% \\
\hline Output Voltage Noise & \(e_{\text {np.p }}\) & 0.1 Hz to 10 Hz (Note 5) & - & 25 & 35 & - & 25 & - & \(\mu \vee p\)-p \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {IN }}\) & & 12 & - & 30 & 12 & - & 30 & V \\
\hline Line Regulation (Note 4) & & \(\mathrm{V}_{1 \mathrm{~N}}=13\) to 30 V & - & 0.009 & 0.015 & - & 0.012 & 0.04 & \%/V \\
\hline Load Regulation (Note 4) & & \[
\begin{aligned}
& I_{L}=0 \text { to } 8 \mathrm{~mA} \\
& I_{L}=0 \text { to } 4 \mathrm{~mA}
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.006 \\
& 0.006
\end{aligned}
\] & \[
\begin{aligned}
& 0.015 \\
& 0.015
\end{aligned}
\] & - & \[
0 . \overline{009}
\] & \[
0 . \overline{04}
\] & \%/mA \\
\hline Turn-on Settling Time & \(\mathrm{t}_{\text {on }}\) & To \(\pm 0.1 \%\) of final value & - & 5.0 & - & - & 5.0 & - & \(\mu \mathrm{S}\) \\
\hline Quiescent Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & - & 1.0 & 1.6 & - & 1.0 & 2.0 & mA \\
\hline Load Current & \(\mathrm{I}_{\mathrm{L}}\) & & 8 & 21 & - & 8 & 21 & - & mA \\
\hline Sink Current & \(I_{s}\) & & -0.2 & -0.5 & - & -0.2 & -0.5 & - & mA \\
\hline Short Circuit Current & ISC & \(\mathrm{V}_{\mathrm{O}}=0\) & - & 30 & - & - & 30 & - & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{I N}=+15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{REF-01C} & \multicolumn{3}{|c|}{REF-01D} & \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & UNITS \\
\hline Output Voltage Change with Temperature & \(\Delta \mathrm{V}_{\text {OT }}\) & (Notes 1 and 2) & - & 0.14 & 0.45 & - & 0.49 & 1.7 & \% \\
\hline \begin{tabular}{l}
Output Voltage \\
Temperature Coefficient
\end{tabular} & TCV & (Note 3) & - & 20 & 65 & - & 70 & 250 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{l}
Change in \(\mathrm{V}_{\mathrm{O}}\) \\
Temperature Coefficient With Output Adjustment
\end{tabular} & & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & - & 0.7 & - & - & 0.7 & - & ppm/\% \\
\hline Line Regulation (Note 4) & & \(\mathrm{V}_{\text {IN }}=13\) to 30 V & - & 0.011 & 0.018 & - & 0.020 & 0.025 & \%/V \\
\hline Load Regulation (Note 4) & & \(\mathrm{I}_{\mathrm{L}}=0\) to 5 mA & - & 0.008 & 0.018 & - & 0.020 & 0.025 & \%/mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(\Delta \mathrm{V}_{\mathrm{OT}}\) is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 10 V :
\[
\Delta V_{\mathrm{OT}}=\frac{\mathrm{V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}}{10 \mathrm{~V}} \times 100
\]
2. \(\Delta \mathrm{V}_{\text {OT }}\) specification applies trimmed to +10.000 V or untrimmed.

\section*{OUTPUT ADJUSTMENT}


The REF-01 trim terminal can be used to adjust the output
voltage over a \(10 \mathrm{~V} \pm 300 \mathrm{mV}\) range. This feature allows the
system designer to trim system errors by setting the
reference to a voltage other than 10 V . Of course, the out-
The REF-01 trim terminal can be used to adjust the output
voltage over a \(10 \mathrm{~V} \pm 300 \mathrm{mV}\) range. This feature allows the
system designer to trim system errors by setting the
reference to a voltage other than 10 V . Of course, the out-
The REF-01 trim terminal can be used to adjust the output
voltage over a \(10 \mathrm{~V} \pm 300 \mathrm{mV}\) range. This feature allows the
system designer to trim system errors by setting the
reference to a voltage other than 10 V . Of course, the out-
The REF- 01 trim terminal can be used to adjust the output
voltage over a \(10 \mathrm{~V} \pm 300 \mathrm{mV}\) range. This feature allows the
system designer to trim system errors by setting the
reference to a voltage other than 10 V . Of course, the out-
3. \(T C V_{O}\) is defined as \(\Delta V_{O T}\) divided by the temperature range; i.e.,
\[
\mathrm{TCV}_{\mathrm{O}}=\frac{\Delta \mathrm{V}_{\mathrm{OT}}}{70^{\circ} \mathrm{C}}
\]
4. Line and Load Regulation specifications include the effects of self heating.
5. Guaranteed by design.
put can also be set to exactly 10.000 V , or to 10.240 V for binary applications.
Adjustment of the output does not significantly affect the temperature performance of the device. Typically the temperature coefficient change is \(0.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for 100 mV of output adjustment.

BURN-IN CIRCUIT


DICE CHARACTERISTICS
(V) Refer to Section 2 for additional DICE information

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{llllll}
\hline & & & & REF-01N \\
PARAMETER & SYMBOL & CONDITIONS & REF-01G & REF-01GR \\
LIMIT
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
REF-01N \\
TYPICAL
\end{tabular} & \begin{tabular}{l}
REF-01G \\
TYPICAL
\end{tabular} & REF-01GR TYPICAL & UNITS \\
\hline Load Regulation & & \[
\begin{aligned}
& \mathrm{IL}=0 \text { to } 10 \mathrm{~mA} \\
& \mathrm{~L}=0 \text { to } 8 \mathrm{~mA}
\end{aligned}
\] & \[
0.006
\] & \[
0.006
\] & \[
0.0 \overline{6}
\] & \%/mA \\
\hline Output Voltage Noise & enp-p & 0.1 Hz to 10 Hz & 20 & 20 & 25 & \(\mu \mathrm{V}\) p-p \\
\hline Turn-On Settling Time & ton & To \(\pm 0.01 \%\) of Final Value & 5.0 & 5.0 & 5.0 & \(\mu \mathrm{S}\) \\
\hline Quiescent Current & Isy & No Load & 1.0 & 1.0 & 1.0 & mA \\
\hline Load Current & IL & & 21 & 21 & 21 & mA \\
\hline Sink Current & Is & & 0.5 & 0.5 & 0.5 & mA \\
\hline Short Circuit Current & Isc & \(\mathrm{V}_{0}=0\) & 30 & 30 & 30 & mA \\
\hline Output Voltage Temperature Coefficient & TCVo & & 10 & 10 & 20 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

TYPICAL PERFORMANCE CURVES


MAXIMUM LOAD CURRENT
vs TEMPERATURE



TYPICAL APPLICATIONS

D/A CONVERTER REFERENCE


PRECISION CALIBRATION STANDARD


CURRENT SOURCE


AID CONVERTER REFERENCE

\(\pm 10 \mathrm{~V}\) REFERENCE


CURRENT SINK


\section*{PRECISION CURRENT SOURCE}

A current source with 25 V output compliance and excellent output impedance can be obtained using this circuit. REF-01 (2) keeps the line voltage and power dissipation constant in device (1); the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical \(3 \mu \mathrm{~V} / \mathrm{V}\) PSRR of the OP-02E will create an 8 ppm change \((3 \mu \mathrm{~V} / \mathrm{V} \times 25 \mathrm{~V} / 10 \mathrm{~V})\) in output current over a 25 V range; for example, a 10 mA current source can be built ( \(R=1 \mathrm{k} \Omega\) ) with \(300 \mathrm{M} \Omega\) output impedance.
\[
R_{O}=\frac{25 \mathrm{~V}}{8 \times 10^{-6} \times 10 \mathrm{~mA}}
\]


\section*{REFERENCE STACK WITH EXCELLENT LINE REGULATION}

Three REF-01's can be stacked to yield 10.000, 20.000 and 30.000 V outputs. An additional advantage is near-perfect line regulation of the 10.000 and 20.000 output voltages. A 32 V to 60 V input change produces an output change which is less than the noise voltage of the devices. A load bypass resistor \(\left(\mathrm{R}_{\mathrm{B}}\right)\) provides a path for the supply current ( \(\mathrm{I}_{\mathrm{SY}}\) ) of the 20.000 V regulator.
In general, any number of REF-01's can be stacked this way. For example, ten devices will yield outputs of \(10,20,30\). .. 100 V . The line voltage can range from 105 V to 130 V . However, care must be taken to ensure that the total load currents do not exceed the maximum usable current (typically 21 mA ).


FEATURES
- 5 Volt Output \(\pm 0.3 \%\)
- Temperature Voltage Output . . . . . . . . . . . . . . . 2.1mV/ \({ }^{\circ} \mathrm{C}\)
- Adjustment Range . . . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 6 \%\)
- Excellent Temperature Stability . . . . . . . . . . . . . 3ppm/ \({ }^{\circ} \mathrm{C}\)
- Low Noise . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 . \(\mathrm{IO}_{\mathrm{p}-\mathrm{p}}\)
- Low Power . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15mW
- Wide Input Voltage Range . . . . . . . . . . . . . . . . \(7 V\) to 40 V
- High Load Driving Capability . . . . . . . . . . . . . . . . . 20 mA
- No External Components
- Short CIrcult Proof
- MIL-STD-883 Screening Avallable

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{gathered}
T_{A}=25^{\circ} C \\
\Delta V_{O} M A X \\
(\mathrm{mV}) \\
\hline
\end{gathered}
\]} & \multicolumn{3}{|c|}{PACKAGE} & \multirow[b]{2}{*}{OPERATING TEMPERATURE RANGE} \\
\hline & \[
\begin{aligned}
& \text { TO-99 } \\
& \text { 8-PIN }
\end{aligned}
\] & \[
\begin{aligned}
& \text { HERMETIC } \\
& \text { DIP } \\
& \text { 8-PIN } \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
\text { PLASTIC } \\
\text { DIP } \\
\text { 8-PIN } \\
\hline
\end{gathered}
\] & \\
\hline \(\pm 15\) & REF02AJ* & REF02AZ* & & MIL \\
\hline \(\pm 15\) & REF02EJ & REF02EZ & & COM \\
\hline \(\pm 25\) & REF02J* & REF022* & & MIL \\
\hline \(\pm 25\) & REF02HJ & REF92HZ & REF02HP & COM \\
\hline \(\pm 50\) & REF02CJ & REF02CZ & REF02CP & COM \\
\hline \(\pm 100\) & REF02DJ & REF02DZ & REF02DP & COM \\
\hline
\end{tabular}
*Also available with MIL-STD-883 processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{+5V PRECISION VOLTAGE REFERENCE/TEMPERATURE TRANSDUCER}

\section*{GENERAL DESCRIPTION}

The REF-02 Precision Voltage Reference provides a stable +5 V output which can be adjusted over a \(\pm 6 \%\) range with minimal effect on temperature stability. Single supply operation over an input voltage range of 7 V to 40 V , low current drain of 1 mA , and excellent temperature stability are achieved with an improved bandgap design. Low cost, low noise and low power make the REF-02 an excellent choice whenever a stable voltage reference is required. Applications include D/A and A/D converters, portable instrumentation, and digital voltmeters. The versatility of the REF-02 is enhanced by its use as a monolithic temperature transducer. (See AN-18 "Thermometer Applications of the REF-02.") For +10 V Precision Voltage References see the REF-01 and REF10 data sheets. For guaranteed long term drift see the REF-05 data sheet.

PIN CONNECTIONS
\begin{tabular}{|c|c|}
\hline  & 8-PIN HERMETIC DIP (Z-Suffix) EPOXY B MINI-DIP (P-Sufilx) \\
\hline
\end{tabular}

SIMPLIFIED SCHEMATIC


\section*{ABSOLUTE MAXIMUM RATINGS (Note 2)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Input Voltage} \\
\hline REF-02, A, E, H & 40V \\
\hline REF-02C, D & 30 V \\
\hline \multicolumn{2}{|l|}{} \\
\hline Output Short Circuit Duration (to Ground or \(\mathrm{V}_{\mathrm{IN}}\) ) . . . . . . . & Indefinite \\
\hline \multicolumn{2}{|l|}{Storage Temperature Range} \\
\hline \(J\) and Z Packages & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline P Package & \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline REF-02A, REF-02 & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline REF-02E, REF-02H & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline REF-02C, REF-02D & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Lead Temperature (Soldering, 60 sec ) . . . . . . . . . . \(300^{\circ} \mathrm{C}\) DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) \(\ldots . . .{ }^{\circ}-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) NOTES:
1. See table for maximum ambient temperature rating and derating factor.
\begin{tabular}{ccc}
\hline & \begin{tabular}{c} 
MAXIMUM AMBIENT \\
TEMPERATURE \\
FOR RATING
\end{tabular} & \begin{tabular}{c} 
DERATE ABOVE \\
MAXIMUM AMBIENT \\
TEMPERTURE
\end{tabular} \\
\hline TO-99 (J) & \(80^{\circ} \mathrm{C}\) & \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
8 Pin Hermetic Dip (Z) & \(75^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
8 Pin Plastic Dip (P) & \(36^{\circ} \mathrm{C}\) & \(5.6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
2. Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF-02A/E} & \multicolumn{3}{|c|}{REF-02/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage & \(\mathrm{V}_{\mathrm{O}}\) & \(\mathrm{L}_{\mathrm{L}}=0 \mathrm{~mA}\) & 4.985 & 5.000 & 5.015 & 4.975 & 5.000 & 5.025 & V \\
\hline Output Adjustment Range & \(\Delta V_{\text {trim }}\) & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & \(\pm 3.0\) & \(\pm 6.0\) & - & \(\pm 3.0\) & \(\pm 6.0\) & - & \% \\
\hline Output Voltage Noise & \(e_{\text {np-p }}\) & 0.1 Hz to 10 Hz (Note 1) & - & 10 & 15 & - & 10 & 15 & \(\mu \mathrm{V}\) p-p \\
\hline Input Voltage Range & \(V_{\text {IN }}\) & & 7 & - & 40 & 7 & - & 40 & V \\
\hline Line Regulation (Note 2) & & \(\mathrm{V}_{1 \mathrm{~N}}=8\) to 33 V & - & 0.006 & 0.010 & - & 0.006 & 0.010 & \%/V \\
\hline Load Regulation (Note 2) & & \(\mathrm{I}_{L}=0\) to 10 mA & - & 0.005 & 0.010 & - & 0.006 & 0.010 & \%/mA \\
\hline Turn-on Settling Time & \(t_{\text {on }}\) & To \(\pm 0.1 \%\) of final value & - & 5.0 & - & - & 5.0 & - & \(\mu \mathrm{S}\) \\
\hline Quiescent Supply Current & Isy & No Load & - & 1.0 & 1.4 & - & 1.0 & 1.4 & mA \\
\hline Load Current & \(\mathrm{I}_{\mathrm{L}}\) & & 10 & 21 & - & 10 & 21 & - & mA \\
\hline Sink Current & \(I_{s}\) & & -0.3 & -0.5 & - & -0.3 & -0.5 & - & mA \\
\hline Short Circuit Current & \(\mathrm{I}_{\mathrm{SC}}\) & \(\mathrm{V}_{\mathrm{O}}=0\) & - & 30 & - & - & 30 & - & mA \\
\hline Temperature Voltage Output & \(\mathrm{V}_{\mathrm{T}}\) & (Note 3) & - & 630 & - & - & 630 & - & mV \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for REF-02A and REF-02, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for REF-02E and REF-02H, \(I_{L}=0 \mathrm{~mA}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF-02A/E} & \multicolumn{3}{|c|}{REF-02/H} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow[t]{2}{*}{Output Voltage Change with Temperature (Notes 4 and 5)} & \(\Delta V_{\text {OT }}\) & \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) & - & 0.02 & 0.06 & - & 0.07 & 0.17 & \% \\
\hline & \(\Delta V_{\text {OT }}\) & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & - & 0.06 & 0.15 & - & 0.18 & 0.45 & \% \\
\hline Output Voltage Temperature Coefficient & TCV \({ }_{\text {O }}\) & (Note 6) & - & 3 & 8.5 & - & 10 & 25 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Change in \(\mathrm{V}_{\mathrm{O}}\) Temperature Coefficient with Output Adjustment & & \(R_{p}=10 \mathrm{k} \Omega\) & - & 0.7 & - & - & 0.7 & - & ppm/\% \\
\hline \multirow[t]{2}{*}{Line Regulation ( \(\mathrm{V}_{\mathrm{IN}}=8\) to 33 V ) (Note 2)} & & \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) & - & 0.007 & 0.012 & - & 0.007 & 0.012 & \%/V \\
\hline & & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & - & 0.009 & 0.015 & - & 0.009 & 0.015 & \%/V \\
\hline \multirow[t]{2}{*}{Load Regulation ( \(\mathrm{I}_{\mathrm{L}}=0\) to 8 mA ) (Note 2)} & & \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\) & - & 0.006 & 0.010 & - & 0.007 & 0.012 & \%/mA \\
\hline & & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & - & 0.007 & 0.012 & - & 0.009 & 0.015 & \%/mA \\
\hline Temperature Voltage Output Temperature Coefficient & \(\mathrm{TCV}_{T}\) & (Note 3) & - & 2.1 & - & - & 2.1 & - & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

NOTES:
1. Guaranteed by design.
2. Line and Load Regulation specifications include the effect of self heating.
3. Limit current in or out of pin 3 to 50 nA and capacitance on pin 3 to 30 pF .
4. \(\Delta \mathrm{V}_{\mathrm{OT}}\) is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5 V .
\(\Delta V_{\text {OT }}=\frac{V_{\text {MAX }}-V_{\text {MIN }}}{5 V} \times 100\)
5. \(\Delta \mathrm{V}_{\mathrm{OT}}\) specification applied trimmed to +5.000 V or untrimmed.
6. \(T C V_{O}\) is defined as \(\Delta V_{O T}\) divided by the temperature range, i.e.,
\[
\mathrm{TCV}_{\mathrm{O}}=\frac{\Delta \mathrm{V}_{\mathrm{OT}}}{70^{\circ} \mathrm{C}}
\]

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{I N}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF-02C} & \multicolumn{3}{|c|}{REF-02D} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage & \(\mathrm{V}_{0}\) & \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\) & 4.950 & 5.000 & 5.050 & 4.900 & 5.000 & 5.100 & v \\
\hline Output Adjustment Range & \(\Delta V_{\text {trim }}\) & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & \(\pm 2.7\) & \(\pm 6.0\) & - & \(\pm 2.0\) & \(\pm 6.0\) & - & \% \\
\hline Output Voltage Noise & \(e_{\text {np-p }}\) & 0.1 Hz to 10 Hz (Note 1) & - & 12 & 18 & - & 12 & - & \({ }^{\prime} \mathrm{V}_{\mathrm{p}-\mathrm{p}}\) \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{IN}}\) & & 7 & - & 30 & 7 & - & 30 & V \\
\hline Line Regulation (Note 2) & & \(\mathrm{V}_{\text {IN }}=8\) to 30 V & - & 0.009 & 0.015 & - & 0.010 & 0.04 & \%/V \\
\hline \multirow[t]{2}{*}{Load Regulation (Note 2)} & & \(\mathrm{L}_{\mathrm{L}}=0\) to 8 mA & - & 0.006 & 0.015 & - & - & - & \%/mA \\
\hline & & \(\mathrm{L}_{\mathrm{L}}=0\) to 4 mA & - & - & - & - & 0.015 & 0.04 & \%/mA \\
\hline Turn-on Settling Time & \(t_{\text {on }}\) & To \(\pm 0.1 \%\) of final value & - & 5.0 & - & - & 5.0 & - & \(\mu \mathrm{S}\) \\
\hline Quiescent Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & - & 1.0 & 1.6 & - & 1.0 & 2.0 & mA \\
\hline Load Current & IL & & 8 & 21 & - & 8 & 21 & - & mA \\
\hline Sink Current & Is & & -0.2 & -0.5 & - & -0.2 & -0.5 & - & mA \\
\hline Short Circuit Current & \(I_{\text {SC }}\) & \(\mathrm{V}_{\mathrm{O}}=0\) & - & 30 & - & - & 30 & - & mA \\
\hline Temperature Voltage Output & \(V_{T}\) & (Note 3) & - & 630 & - & - & 630 & - & mV \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{I N}=+15 \mathrm{~V}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) and \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF-02C} & \multicolumn{3}{|c|}{REF-02D} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage Change with Temperature & \(\Delta \mathrm{V}_{\text {OT }}\) & (Notes 4 and 5) & - & 0.14 & 0.45 & - & 0.49 & 1.7 & \% \\
\hline Output Voltage Temperature Coefficient & \(\mathrm{TCV}_{0}\) & (Note 6) & - & 20 & 65 & - & 70 & 250 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Change in \(\mathrm{V}_{\mathrm{O}}\) Temperature Coefficient with Output Adjustment & & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & - & 0.7 & - & - & 0.7 & - & ppm/\% \\
\hline Line Regulation (Note 2) & & \(\mathrm{V}_{1 N}=8\) to 30 V & - & 0.011 & 0.018 & - & 0.012 & 0.025 & \%/V \\
\hline Load Regulation (Note 2) & & \(\mathrm{I}_{\mathrm{L}}=0\) to 5 mA & - & 0.008 & 0.018 & - & 0.016 & 0.025 & \%/mA \\
\hline Temperature Voltage Output Temperature Coefficient & \(\mathrm{TCV}_{T}\) & (Note 3) & - & 2.1 & - & - & 2.1 & - & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Guaranteed by design.
2. Line and Load Regulation specifications include the effect of self heating.
3. Limit current in or out of pin 3 to 50 nA and capacitance on pin 3 to 30 pF .
4. \(\Delta \mathrm{V}_{\mathrm{OT}}\) is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5 V .
\[
\Delta V_{\mathrm{OT}}=\frac{\mathrm{V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}}{5 \mathrm{~V}} \times 100
\]
5. \(\Delta \mathrm{V}_{\mathrm{OT}}\) specification applied trimmed to +5.000 V or untrimmed.
6. \(T C V_{O}\) is defined as \(\Delta V_{O T}\) divided by the temperature range, i.e.,
\[
\mathrm{TCV}_{\mathrm{O}}=\frac{\Delta \mathrm{V}_{\mathrm{OT}}}{70^{\circ} \mathrm{C}}
\]
dICE CHARACTERISTICS


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
REF-02N \\
LIMIT
\end{tabular} & \begin{tabular}{l}
REF-02G \\
LIMIT
\end{tabular} & REF-02GR LIMIT & UNITS \\
\hline & & & 4.975 & 4.925 & 4.90 & V MIN \\
\hline Output Voltage & \(\mathrm{V}_{0}\) & \(I_{L}=0\) & 5.025 & 5.075 & 5.10 & \(V\) MAX \\
\hline Output Adjustment Range & \(\Delta \mathrm{V}_{\text {trim }}\) & \(R_{P}=10 \mathrm{~K} \Omega\) & \(\pm 3.0\) & \(\pm 3.0\) & - & \% MIN \\
\hline & & & 7 & 7 & 7 & \(V\) MIN \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {IN }}\) & & 40 & 40 & 30 & \(\checkmark\) MAX \\
\hline \multirow[t]{2}{*}{Line Regulation} & & \(\mathrm{V}_{\text {IN }}=8 \mathrm{~V}\) to 33 V & 0.01 & 0.01 & - & \multirow[t]{2}{*}{\%/V} \\
\hline & & \(\mathrm{V}_{\text {IN }}=8 \mathrm{~V}\) to 30 V & - & - & 0.015 & \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
REF-02N \\
TYPICAL
\end{tabular} & REF-02G
TYPICAL & REF-02GR TYPICAL & UNITS \\
\hline Temp. Voltage Output & \(\mathrm{V}_{\mathrm{T}}\) & (Note) & 630 & 630 & 630 & mV \\
\hline Temp. Voltage Output Temp. Coefficient & \(\mathrm{TCV}_{T}\) & (Note) & 2.1 & 2.1 & 2.1 & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline Output Voltage Temp. Coefficient & TCV & & 10 & 10 & 20 & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Load Regulation & & \[
\begin{aligned}
& I_{L}=0 \mathrm{~mA} \text { to } 10 \mathrm{~mA} \\
& \mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA} \text { to } 8 \mathrm{~mA}
\end{aligned}
\] & \[
0.006
\] & \[
0.006
\] & \[
\begin{array}{r}
- \\
0.006 \\
\hline
\end{array}
\] & \%/mA \\
\hline Output Voltage Noise & \(e_{\text {np-p }}\) & 0.1 Hz to 10 Hz & 20 & 25 & 25 & \(\mu \mathrm{Vp}-\mathrm{p}\) \\
\hline Turn-On Settling Time & \({ }^{\text {ton }}\) & To \(\pm 0.1 \%\) of Final Value & 5.0 & 5.0 & 5.0 & \(\mu \mathrm{S}\) \\
\hline Quiescent Supply Current & ISY & No Load & 1.0 & 1.0 & 1.0 & mA \\
\hline Load Current & \(\mathrm{I}_{\mathrm{L}}\) & & 21 & 21 & 21 & mA \\
\hline Sink Current & \(I_{s}\) & & -0.5 & -0.5 & -0.5 & mA \\
\hline Short Circuit Current & \(I_{\text {sc }}\) & \(\mathrm{V}_{0}=0\) & 30 & 30 & 30 & mA \\
\hline
\end{tabular}

\section*{NOTES:}

\footnotetext{
1. See AN-18 for detailed REF-02 thermometer applications information.
2. Limit current in or out of pin 3 to 50 nA and capacitance on pin 3 to 30 pF .
}

\section*{OUTPUT ADJUSTMENT}

The REF-02 trim terminal can be used to adjust the output voltage over a \(5 \mathrm{~V} \pm 300 \mathrm{mV}\) range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 5 V . Of course, the output can also be set to exactly 5.000 V or to 5.12 V for binary applications.


Adjustment of the output does not significantly affect the temperature performance of the device. Typically the temperature coefficient change is \(0.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for 100 mV of output adjustment.

\section*{BURN-IN CIRCUIT}


TYPICAL PERFORMANCE CURVES

\section*{OUTPUT WIDEBAND NOISE} vs BANDWIDTH
( 0.1 Hz TO FREQUENCY INDICATED)



OUTPUT CHANGE DUE TO THERMAL SHOCK


\section*{TYPICAL PERFORMANCE CURVES}



MAXIMUM LOAD CURRENT
vs TEMPERATURE


\section*{TYPICAL APLICATIONS}
\(\pm 5\) V REFERENCE

\(\pm 2.5 \mathrm{~V}\) REFERENCE


PRECISION TEMPERATURE TRANSDUCER WITH REMOTE SENSOR


FOR THEORY OF OPERATION AND CALIBRATION PROCEDURE CONSULT APPLICATION NOTE 18, "THERMOMETER APPLICATIONS OF THE REF-02".

RESISTOR VALUES
\begin{tabular}{lccc}
\hline TCV & \\
OUT SLOPE \((\mathrm{S})\) & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \(100 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{F}\) \\
\hline TEMPERATURE & \(-55^{\circ} \mathrm{C}\) to & \(-55^{\circ} \mathrm{C}\) to & \(-67^{\circ} \mathrm{F}\) to \\
RANGE & \(+125^{\circ} \mathrm{C}\) & \(+125^{\circ} \mathrm{C}\) & \(+257^{\circ} \mathrm{C}\) \\
\hline OUTPUT VOLTAGE & -0.55 V to & -5.5 V to & -0.67 V to \\
RANGE & +1.25 V & \(+12.5 \mathrm{~V}^{*}\) & +2.57 V \\
\hline ZERO SCALE & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{C}\) & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{C}\) & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{F}\) \\
\hline \(\mathrm{R}_{\mathrm{a}}\) ( \(\pm 1 \%\) resistor) & \(9.09 \mathrm{k} \Omega\) & \(15 \mathrm{k} \Omega\) & \(7.5 \mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{b} 1}\) ( \(\pm 1 \%\) resistor) & \(1.5 \mathrm{k} \Omega\) & \(1.82 \mathrm{k} \Omega\) & \(1.21 \mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{bp}}\) (Potentiometer) & \(200 \Omega\) & \(500 \Omega\) & \(200 \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{c}}\) ( \(\pm 1 \%\) resistor) & \(5.11 \mathrm{k} \Omega\) & \(84.5 \mathrm{k} \Omega\) & \(8.25 \mathrm{k} \Omega\) \\
\hline
\end{tabular}
* For \(125^{\circ} \mathrm{C}\) operation, the op amp output must be able to swing to +12.5 V , increase \(\mathrm{V}_{1 \mathrm{~N}}\) to +18 V from +15 V if this is a problem.

TYPICAL TEMPERATURE VOLTAGE OUTPUT vs TEMPERATURE (REF-02A)


TEMPERATURE CONTROLLER


\section*{REFERENCE STACK WITH EXCELLENT LINE REGULATION}

Two REF-01's and one REF-02 can be stacked to yield 5.000, 15.000 and 25.000 V outputs. An additional advantage is near-perfect line regulation of the 5.000 and 15.000 output voltages. A 27 V to 55 V input change produces an output change which is less than the noise voltage of the devices. A load bypass resistor ( \(\mathrm{R}_{\mathrm{B}}\) ) provides a path for the supply current ( \(\mathrm{I}_{\mathrm{SY}}\) ) of the 15.000 V regulator.
In general any number of REF-01's and REF-02's can be stacked this way. For example, ten devices will yield ten outputs in 5 or 10 V steps. The line voltage can range from 100 to 130 V . However, care must be taken to ensure that the total load currents do not exceed the maximum usable current (typically 21 mA ).


\section*{PRECISION CURRENT SOURCE}

A current source with 35 V output compliance and excellent output impedance can be obtained using this circuit. REF-02 (2) keeps the line voltage and power dissipation constant in device (1) ; the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical \(3 \mu \mathrm{~V} / \mathrm{V}\) PSRR of the OP-02E will create a 20 ppm change \((3 \mu \mathrm{~V} / \mathrm{V} \times 35 \mathrm{~V} / 5 \mathrm{~V})\) in output current over a 35 V range; for example, a 5 mA current source can be built ( \(R=1 \mathrm{k} \Omega\) ) with \(350 \mathrm{M} \Omega\) output impedance.
\[
R_{O}=\frac{35 \mathrm{~V}}{20 \times 10^{-6} \times 5 \mathrm{~mA}}
\]


CURRENT SOURCE


\section*{CURRENT SINK}


BATTERY OPERATED DIA CONVERTER REFERENCE


\section*{DIA CONVERTER REFERENCE}



PRECISION CALIBRATION STANDARD


\section*{+5V PRECISION VOLTAGE REFERENCE WITH GUARANTEED LONG-TERM STABILITY}

\section*{FEATURES}
- 5 Volt Output
- Guaranteed Long-Term Stability . . . . . . . . . . . 100ppm/1000 Hrs Max
- Excellent Temperature Stability . . . . . . . . . . . . 3ppm \(/{ }^{\circ} \mathbf{C}\)
- Low Noise ...................................... \(10 \mu \mathrm{C}\) p-p
- Low Power Drain . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15mW
- Wide Input Voltage Range ................ 7V to 40 V
- High Load Driving Capability . . . . . . . . . . . . . . . . . . 20mA
- Short Circuit Proof
- Processed Per MIL-STD-883

\section*{LONG TERM DRIFT PLOT (Average of 20 Devices)}


\section*{GENERAL DESCRIPTION}

The REF-05 Precision Voltage Reference provides a stable +5 V output which can be adjusted over a \(\pm 6 \%\) range with minimal effect on temperature stability. Single supply operation over an input voltage range of 7 V to 40 V , low current drain of 1 mA , and excellent temperature stability are achieved with an improved bandgap design. Low cost, low noise, and low power make the REF-05 an excellent choice whenever a stable voltage reference is required. Applications include D/A and A/D converters, portable instrumentation, and digital voltmeters. The versatility of the REF-05 is enhanced by its use as a monolithic temperature transducer. (See AN-18 "Thermometer Applications of the REF-02.") For + 10V Precision Voltage References see the REF-10 data sheet.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Input Voltage} \\
\hline REF-05A, B & 40V \\
\hline Power Dissipation (see note) & 500 mW \\
\hline Output Short Circuit Duration (to Ground or \(\mathrm{V}_{\mathrm{IN}}\) ) ......... & Indefinite \\
\hline
\end{tabular}

Lead Temperature (Soldering, 60 sec ) .............. \(300^{\circ} \mathrm{C}\) Operating Temperature Range
REF-05A, REF-05B ................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) NOTE: Derate at \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(80^{\circ} \mathrm{C}\) ambient temperature for TO-99 (J) package.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{REF-05A} & \multicolumn{3}{|c|}{REF-05B} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage & \(V_{0}\) & \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\) & 4.985 & 5.000 & 5.015 & 4.975 & 5.000 & 5.025 & V \\
\hline Output Adjustment Range & \(\Delta \mathrm{V}_{\text {trim }}\) & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & \(\pm 3.0\) & \(\pm 6.0\) & - & \(\pm 3.0\) & \(\pm 6.0\) & - & \% \\
\hline Output Voltage Noise & \(e_{\text {np }-\mathrm{p}}\) & 0.1 Hz to 10 Hz (Note 1) & - & 10 & 15 & - & 10 & 15 & \(\mu \mathrm{V}_{\mathrm{p} \cdot \mathrm{p}}\) \\
\hline Long Term Stability & & (Note 1) & - & 65 & 100 & - & 65 & 100 & \(\mathrm{ppm} / 1 \mathrm{kHrs}\) \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {IN }}\) & & 7 & - & 40 & 7 & - & 40 & V \\
\hline Line Regulation (Note 2) & & \(\mathrm{V}_{\mathrm{IN}}=8\) to 33 V & - & 0.006 & 0.010 & - & 0.006 & 0.010 & \%/V \\
\hline Load Regulation (Note 2) & & \(\mathrm{L}_{\mathrm{L}}=0\) to 10 mA & - & 0.005 & 0.010 & - & 0.006 & 0.010 & \%/mA \\
\hline Turn-on Settling Time & \(\mathrm{t}_{\text {on }}\) & To \(\pm 0.1 \%\) of final value & - & 5.0 & - & - & 5.0 & - & \(\mu \mathrm{S}\) \\
\hline Quiescent Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & - & 1.0 & 1.4 & - & 1.0 & 1.4 & mA \\
\hline Load Current & \(\mathrm{I}_{\mathrm{L}}\) & & 10 & 21 & - & 10 & 21 & - & mA \\
\hline Sink Current & \(\mathrm{I}_{\mathrm{S}}\) & & -0.3 & -0.5 & - & -0.3 & -0.5 & - & mA \\
\hline Short Circuit Current & \(\mathrm{I}_{\mathrm{SC}}\) & \(\mathrm{V}_{\mathrm{O}}=0\) & - & 30 & - & - & 30 & - & mA \\
\hline Temperature Voltage Output & \(V_{T}\) & (Note 3) & - & 630 & - & - & 630 & - & mV \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) and \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\) unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \multicolumn{3}{|c|}{REF-05A} & \multicolumn{3}{|c|}{REF-05B} & UNITS \\
\hline \multirow[t]{2}{*}{Output Voltage Change with Temperature (Notes 4 and 5)} & \(\Delta \mathrm{V}_{\text {OT }}\) & \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) & - & 0.02 & 0.06 & - & 0.07 & 0.17 & \% \\
\hline & \(\Delta \mathrm{V}_{\text {OT }}\) & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & - & 0.06 & 0.15 & - & 0.18 & 0.45 & \% \\
\hline Output Voltage Temperature Coefficient & TCV & (Note 6) & - & 3 & 8.5 & - & 10 & 25 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Change in \(\mathrm{V}_{\mathrm{O}}\) Temperature Coefficient with Output Adjustment & & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & - & 0.7 & - & - & 0.7 & - & ppm/\% \\
\hline \multirow[t]{2}{*}{Line Regulation
\[
\left(\mathrm{V}_{\mathrm{IN}}=8 \text { to } 33 \mathrm{~V}\right) \text { (Note 2) }
\]} & & \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\) & - & 0.007 & 0.012 & - & 0.007 & 0.012 & \%/V \\
\hline & & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq+125^{\circ} \mathrm{C}\) & - & 0.009 & 0.015 & - & 0.009 & 0.015 & \%/V \\
\hline \multirow[t]{2}{*}{Load Regulation ( \(\mathrm{L}_{\mathrm{L}}=0\) to 8 mA ) (Note 2)} & & \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) & - & 0.006 & 0.010 & - & 0.007 & 0.012 & \%/mA \\
\hline & & \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) & - & 0.007 & 0.012 & - & 0.009 & 0.015 & \%/mA \\
\hline Temperature Voltage Output Temperature Coefficient & \(\mathrm{TCV}_{T}\) & (Note 3) & - & 2.1 & - & - & 2.1 & - & \(\mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Sample tested.
2. Line and Load Regulation specifications include the effect of self heating.
3. Limit current in or out of pin 3 to 50 nA and capacitance on pin 3 to 30 pF .
4. \(\Delta \mathrm{V}_{\mathrm{OT}}\) is defined as the absolute difference between the maximum output voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 5 V .
\[
\Delta V_{O T}=\frac{V_{M A X}-V_{M I N}}{5 V} \times 100
\]
5. \(\Delta \mathrm{V}_{\mathrm{OT}}\) specification applied trimmed to +5.000 V or untrimmed.
6. \(T C V_{O}\) is defined as \(\Delta V_{O T}\) divided by the temperature range, i.e.,
\[
\mathrm{TCV}_{\mathrm{O}}=\frac{\Delta \mathrm{V}_{\mathrm{OT}}}{180^{\circ} \mathrm{C}}
\]

\section*{OUTPUT ADJUSTMENT}

The REF－05 trim terminal can be used to adjust the output voltage over a \(5 \mathrm{~V} \pm 300 \mathrm{mV}\) range．This feature allows the system designer to trim system errors by setting the refer－ ence to a voltage other than 5 V ．Of course，the output can also be set to exactly 5.000 V or to 5.12 V for binary applications．

Adjustment of the output does not significantly affect the temperature performance of the device．Typically the temperature coefficient change is \(0.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for 100 mV of output adjustment．

\section*{BURN－IN CIRCUIT}


\section*{TYPICAL PERFORMANCE CURVES}


TYPICAL APLICATIONS

\(\pm 2.5 \mathrm{~V}\) REFERENCE


PRECISION TEMPERATURE TRANSDUCER WITH REMOTE SENSOR

for theory of operation and calibration procedure consult APPLICATION NOTE 18, "THERMOMETER APPLICATIONS OF THE REF-02".

RESISTOR VALUES
\begin{tabular}{lccc}
\hline TCV \(_{\text {OUT }}\) SLOPE (S) & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \(100 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{F}\) \\
\hline TEMPERATURE & \(-55^{\circ} \mathrm{C}\) to & \(-55^{\circ} \mathrm{C}\) to & \(-67^{\circ} \mathrm{F}\) to \\
RANGE & \(+125^{\circ} \mathrm{C}\) & \(+125^{\circ} \mathrm{C}\) & \(+257^{\circ} \mathrm{C}\) \\
\hline OUTPUT VOLTAGE & -0.55 V to & -5.5 V to & -0.67 V to \\
RANGE & +1.25 V & +12.5 V & +2.57 V \\
\hline ZERO SCALE & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{C}\) & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{C}\) & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{F}\) \\
\hline \(\mathrm{R}_{\mathrm{a}}\) ( \(\pm 1 \%\) resistor) & \(9.09 \mathrm{k} \Omega\) & \(15 \mathrm{k} \Omega\) & \(7.5 \mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{b} 1}\) ( \(\pm 1 \%\) resistor) & \(1.5 \mathrm{k} \Omega\) & \(1.82 \mathrm{k} \Omega\) & \(1.21 \mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{bp}}\) (Potentiometer) & \(200 \Omega\) & \(500 \Omega\) & \(200 \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{c}}\) ( \(\pm 1 \%\) resistor) & \(5.11 \mathrm{k} \Omega\) & \(84.5 \mathrm{k} \Omega\) & \(8.25 \mathrm{k} \Omega\) \\
\hline
\end{tabular}
* For \(125^{\circ} \mathrm{C}\) operation, the op amp output must be able to swing to +12.5 V , increase \(\mathrm{V}_{\mathrm{IN}}\) to +18 V from +15 V if this is a problem.

\section*{TYPICAL TEMPERATURE VOLTAGE} OUTPUT vs TEMPERATURE (REF-05A)


TEMPERATURE CONTROLLER


REFERENCE STACK WITH EXCELLENT LINE REGULATION
Two Ref-10's and one REF-05 can be stacked to yield 5.000, 15.000 and 25.000 V outputs. An additional advantage is nearperfect line regulation of the 5.000 and 15.000 output voltages. A 27 V to 55 V input change produces an output change which is less than the noise voltage of the devices. A load bypass resistor ( \(\mathrm{R}_{\mathrm{g}}\) ) provides a path for the supply current ( \(I_{\text {SY }}\) ) of the 15.000 V regulator.
In general any number of REF-10's and REF-05's can be stacked this way. For example, ten devices will yield ten outputs in 5 or 10 V steps. The line voltage can range from 100 to 130 V . However, care must be taken to ensure that the total load currents do not exceed the maximum usable current (typically 21 mA ).


\section*{PRECISION CURRENT SOURCE}

A current source with 35 V output compliance and excellent output impedance can be obtained using this circuit. REF-05 2 keeps the line voltage and power dissipation constant in device 1 ; the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical \(3 \mu \mathrm{~V} / \mathrm{V}\) PSRR of the OP-02E will create a 20 ppm change ( \(3 \mu \mathrm{~V} / \mathrm{V} \times 35 \mathrm{~V} / 5 \mathrm{~V}\) ) in output current over a 35 v range. For example, a 5 mA current source can be built ( \(R=1 \mathrm{k} \Omega\) ) with \(350 \mathrm{M} \Omega\) output impedance.
\[
R_{O}=\frac{35 V}{20 \times 10^{-6} \times 5 \mathrm{~mA}}
\]


\section*{CURRENT SOURCE}


\section*{CURRENT SINK}


BATTERY-OPERATED D/A CONVERTER REFERENCE


\section*{DIA CONVERTER REFERENCE}

\(\pm 3 V\) REFERENCE


PRECISION CALIBRATION STANDARD


\title{
+ IOV PRECISION VOLTAGE REFERENCE WITH GUARANTEED LONG TERM STABILITY
}

\section*{FEATURES}
- 10 Volt Output
- Guaranteed Long-Term Stability

Exce
Excellent Temperature Stabillty
50ppm/1000 Hrs Max
- Low Noise 3ppm/ \({ }^{\circ} \mathrm{C}\)
- Low Power Drain \(\mathbf{2 0} \mu \mathrm{V}\) p-p 15 mW
- Wide Input Voltage Range 12 V to 40 V
- High Load Driving Capability 20 mA
- Short Circuit Proof
- Processed Per MIL-STD-883

LONG TERM DRIFT PLOT (Average of 20 Devices)


\section*{GENERAL DESCRIPTION}

The REF-10 Precision Voltage Reference provides a stable +10 V output which can be adjusted over a \(\pm 3 \%\) range with minimal effect on temperature stability. Single supply operation over an input voltage range of 12 V to 40 V , low current drain of 1 mA , and excellent temperature stability are achieved with an improved bandgap design. Low cost, low noise, and low power make the REF-10 an excellent choice whenever a stable voltage reference is required. Applications include D/A and A/D converters, portable instrumentation, and digital voltmeters. For +5 V Precision Voltage References see the REF-05 data sheet.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Input Voltage} \\
\hline REF－10A，B & 40V \\
\hline Power Dissipation（see note） & 500 mW \\
\hline Output Short Circuit Duration （to Ground or ViN）．．．．．．．．． & Indefinite \\
\hline
\end{tabular}

Storage Temperature Range ．．．．．．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Lead Temperature（Soldering， 60 sec ）．．．．．．．．．．．．．．． \(300^{\circ} \mathrm{C}\) Operating Temperature Range

REF－10A，REF－10B ．．．．．．．．．．．．．．．．．．．．\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
NOTE：Derate at \(7.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(80^{\circ} \mathrm{C}\) ambient temperature for TO－99（J） package．

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF－10A} & \multicolumn{3}{|c|}{REF－10B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Output Voltage & \(V_{0}\) & \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\) & 9.97 & 10.00 & 10.03 & 9.95 & 10.00 & 10.05 & V \\
\hline Output Adjustment Range & \(\Delta V_{\text {trim }}\) & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & \(\pm 3.0\) & \(\pm 3.3\) & － & \(\pm 3.0\) & \(\pm 3.3\) & － & \％ \\
\hline Output Voltage Noise & \(e_{\text {np }-\mathrm{p}}\) & \begin{tabular}{l}
\[
0.1 \mathrm{~Hz} \text { to } 10 \mathrm{~Hz}
\] \\
（Note 5）
\end{tabular} & － & 20 & 30 & － & 20 & 30 & \(\mu \mathrm{Vp}\)－p \\
\hline Long Term Stability & & （Note 5） & － & － & 50 & － & － & 50 & 1000 Hrs \\
\hline Input Voltage Range & \(V_{\text {IN }}\) & & 12 & － & 40 & 12 & － & 40 & V \\
\hline Line Regulation （Note 4） & & \(V_{\text {IN }}=13\) to 33 V & － & 0.006 & 0.010 & － & 0.006 & 0.010 & \％／V \\
\hline Load Regulation （Note 4） & & \(\mathrm{I}_{\mathrm{L}}=0\) to 10 mA & － & 0.005 & 0.008 & － & 0.006 & 0.010 & \％／mA \\
\hline Turn－on Settling Time & \(\mathrm{t}_{\text {on }}\) & To \(\pm 0.1 \%\) of final value & － & 5.0 & － & － & 5.0 & － & \(\mu \mathrm{sec}\) ． \\
\hline Quiescent Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & － & 1.0 & 1.4 & － & 1.0 & 1.4 & mA \\
\hline Load Current & \(\mathrm{I}_{\mathrm{L}}\) & & 10 & 21 & － & 10 & 21 & － & mA \\
\hline Sink Current & \(I_{s}\) & & －0．3 & －0．5 & － & －0．3 & －0．5 & － & mA \\
\hline Short Circuit Current & ISC & \(\mathrm{V}_{\mathrm{O}}=0\) & － & 30 & － & － & 30 & － & \(\underline{m A}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{IN}}=+15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) and \(\mathrm{I}_{\mathrm{L}}=0 \mathrm{~mA}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{REF－10A} & \multicolumn{3}{|c|}{REF－10B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \begin{tabular}{l}
Output Voltage Change with Temperature \\
（Notes 1 and 2）
\end{tabular} & \(\Delta \mathrm{V}_{\text {OT }}\) & \[
\begin{aligned}
& 0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C} \\
& -55^{\circ} \leq T_{A} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.02 \\
& 0.06
\end{aligned}
\] & \[
\begin{aligned}
& 0.06 \\
& 0.15
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.07 \\
& 0.18
\end{aligned}
\] & \[
\begin{aligned}
& 0.17 \\
& 0.45
\end{aligned}
\] & \％ \\
\hline \begin{tabular}{l}
Output Voltage \\
Temperature Coefficient
\end{tabular} & TCV & （Note 3） & － & 3.0 & 8.5 & － & 10.0 & 25.0 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Change in \(\mathrm{V}_{\mathrm{O}}\) Temperature Coefficient with Output Adjustment & & \(\mathrm{R}_{\mathrm{p}}=10 \mathrm{k} \Omega\) & － & 0.7 & － & － & 0.7 & － & ppm／\％ \\
\hline Line Regulation （ \(\mathrm{V}_{\mathrm{IN}}=13\) to 33 V ） （Note 4） & & \[
\begin{aligned}
& 0^{\circ} \leq T_{A} \leq+70^{\circ} \mathrm{C} \\
& -55^{\circ} \leq T_{A} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.007 \\
& 0.009
\end{aligned}
\] & \[
\begin{aligned}
& 0.012 \\
& 0.015
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.007 \\
& 0.009
\end{aligned}
\] & \[
\begin{aligned}
& 0.012 \\
& 0.015
\end{aligned}
\] & \％／V \\
\hline Load Regulation （ \(\mathrm{I}_{\mathrm{L}}=0\) to 8 mA ） （Note 4） & & \[
\begin{aligned}
& 0^{\circ} \leq \mathrm{T}_{A} \leq+70^{\circ} \mathrm{C} \\
& -55^{\circ} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.006 \\
& 0.007
\end{aligned}
\] & \[
\begin{aligned}
& 0.010 \\
& 0.012
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.007 \\
& 0.009
\end{aligned}
\] & \[
\begin{aligned}
& 0.012 \\
& 0.015
\end{aligned}
\] & \％／mA \\
\hline
\end{tabular}

\section*{NOTES：}

1．\(\Delta \mathrm{V}_{\mathrm{OT}}\) is defined as the absolute difference between the maximum out put voltage and the minimum output voltage over the specified temperature range expressed as a percentage of 10 V ：
\[
\Delta V_{\mathrm{OT}}=\frac{\mathrm{V}_{\mathrm{MAX}}-\mathrm{V}_{\mathrm{MIN}}}{10 \mathrm{~V}} \times 100
\]

2．\(\Delta \mathrm{V}_{\text {OT }}\) specification applies trimmed to +10.000 V or untrimmed．

3．\(T C V_{O}\) is defined as \(\Delta V_{O T}\) divided by the temperature range；i．e．，
\[
\operatorname{TCV}_{\mathrm{O}}\left(-55^{\circ} \text { to }+125^{\circ} \mathrm{C}\right)=\frac{\Delta V_{\mathrm{OT}}\left(-55 \text { to }+125^{\circ} \mathrm{C}\right)}{180^{\circ} \mathrm{C}}
\]

4．Line and Load Regulation specifications include the effects of self heating．
5．Sample tested．

\section*{OUTPUT ADJUSTMENT}

The REF-10 trim terminal can be used to adjust the output voltage over a \(10 \mathrm{~V} \pm 300 \mathrm{mV}\) range. This feature allows the system designer to trim system errors by setting the reference to a voltage other than 10 V . Of course, the output can also be set to exactly 10.000 V or to 10.240 V for binary applications.


Adjustment of the output does not significantly affect the temperature performance of the device. Typically the temperature coefficient change is \(0.7 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) for 100 mV of output adjustment.

BURN-IN CIRCUIT


\section*{TYPICAL PERFORMANCE CURVES}

OUTPUT WIDEBAND
LINE REGULATION vs FREQUENCY


NOISE vs BANDWIDTH \((\mathbf{0 . 1 H z}\) TO FREQUENCY INDICATED)


OUTPUT CHANGE DUE
TO THERMAL SHOCK


\section*{TYPICAL PERFORMANCE CURVES}



QUIESCENT CURRENT vs TEMPERATURE


\section*{TYPICAL APPLICATIONS}
d/A CONVERTER REFERENCE

\begin{tabular}{lccccccccr} 
& B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & E \\
\hline POS FULL SCALE -1 LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +4.960 \\
\hline ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 \\
\hline NEG FULL SCALE +1 LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.960 \\
\hline NEG FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000
\end{tabular}

TYPICAL APPLICATIONS

PRECISION CALIBRATION STANDARD


CURRENT SOURCE


CURRENT SINK


A/D CONVERTER REFERENCE


\section*{PRECISION CURRENT SOURCE}

A current source with 25 V output compliance and excellent output impedance can be obtained using this circuit. REF-10 (2) keeps the line voltage and power dissipation constant in device (1); the only important error consideration at room temperature is the negative supply rejection of the op amp. The typical \(3 \mu \mathrm{~V} / \mathrm{V}\) PSRR of the OP-02E will create an 8ppm change ( \(3 \mu \mathrm{~V} / \mathrm{V} \times 25 \mathrm{~V} / 10 \mathrm{~V}\) ) in output current over a 25 V range. For Example, a 10 mA current source can be built ( \(R=\) \(1 \mathrm{k} \Omega\) ) with \(300 \mathrm{M} \Omega\) output impedance.
\[
R_{O}=\frac{25 \mathrm{~V}}{8 \times 10^{-6} \times 10 \mathrm{~mA}}
\]

ORDERINGINFORMATION 2
\begin{tabular}{|c|c|}
\hline Q.A. PROGRAM & 3 \\
\hline I.C. CROSS REFERENCE & 4 \\
\hline OPERATIONAL AMPLIFIERS \\
\hline BUFFERS (VOLTAGE FOLLOWERS) & 5 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline COMPARATORS & 7 \\
\hline MATCHED TRANSISTORS & 8 \\
\hline
\end{tabular}

\section*{VOLTAGE REFERENCES}

D/A CONVERTERS
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{D/A CONVERTERS} \\
\hline MULTIPLEXERS/ANALOG SWITCHES & 11 \\
\hline SAMPLE AND HOLD AMPLIFIERS & 12 \\
\hline TELECOMMUNICATIONS & 13 \\
\hline CUSTOM WAFER FAB & 14 \\
\hline APPLICATION NOTES & 15 \\
\hline - PACKAGE INFORMATION & 16 \\
\hline SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS & 17 \\
\hline
\end{tabular}

\section*{D/A CONVERTERS}

\section*{INDEX}
PRODUCT TITLEDAC-016-Bit Voltage Output D/A Converter10-12
DAC-02 10-Bit Plus Sign Voltage Output D/A Converter ..... 10-16
DAC-03 10-Bit Plus Sign Voltage Output D/A Converter (See DAC-02) ..... 10-16
DAC-04 Two's Complement 10-Bit D/A Converter ..... 10-21
DAC-05 10-Bit Plus Sign Voltage Output D/A Converter (See DAC-02) ..... 10-16
DAC-06 Two's Complement 10-Bit D/A Converter (See DAC-04) ..... 10-21
DAC-08 8-Bit High-Speed Multiplying D/A Converter ..... 10-26
DAC-10 10-Bit High-Speed Multiplying D/A Converter ..... 10-36
DAC-20 2-Digit BCD High-Speed Multiplying D/A Converter ..... 10-44
DAC-76 COMDAC® Companding D/A Converter ..... 10-52
DAC-78 COMDAC® Companding D/A Converter ..... 10-69
DAC-100 10-Bit D/A Converter ..... 10-79
DAC-101 10-Bit D/A Converter ..... 10-79
DAC-206 6-Bit Voltage Output D/A Converter ..... 10-87
DAC-208 9-Bit Digital-to-Analog Converter (8 Bits Plus Sign) ..... 10-91
DAC-210 11-Bit Digital-to-Analog Converter (10 Bits Plus Sign) ..... 10-94
DAC-312 12-Bit High-Speed Multiplying D/A Converter ..... 10-99
DAC-808 8-Bit High-Speed "Microprocessor Compatible" Multiplying D/A Converter ..... 10-111
DAC-888 8-Bit High-Speed "Microprocessor Compatible" Multiplying D/A Converter ..... 10-122
DAC-1508A/1408A 8-Bit Multiplying D/A Converter ..... 10-134
JM38510/11301/11302 JAN 8-Bit Digital-to-Analog Converter ..... 10-140

\section*{INTRODUCTION}

A D/A converter accepts a digital input and produces an analog output. The basic DAC consists of a voltage or current reference, binary weighted precision resistors, a set of electronic switches and a means of summing the weighted currents.
Three important criteria for selecting a good DAC are accuracy, speed and resolution. Other essential requirements to be considered are temperature stability, input coding, output format, reference requirements and power consumption.
PMI DACs use bipolar transistor technology. Some of the advantages these DACs offer over CMOS-FET types are:
1. Bipolar technology allows a stable internal zener reference to be fabricated monolithically. Adequate references are not available in CMOS devices.
2. Reference servoed NPN current source transistors give high compliance, temperature stable outputs.
3. Stable low-offset op amps are also difficult to fabricate with CMOS devices.
4. The bipolar transistor switches provided on PMI DACs have faster settling times than their FET counterparts.

DACs can be categorized by the type of analog output - a current or a voltage. "Complete" DACs have an on-board reference source, R-2R ladder network and current-to-voltage converting op amp on one monolithic IC. "Multiplying" DACs have access to the reference input pin allowing the user to multiply an analog quantity by a digital number.
Since introducing the first monolithic D/A converter in 1970, PMI has continually improved and updated its DAC series. PMI offers an extensive choice of DAC resolutions, coding formats, output configurations and temperature ranges. All of these products are characterized by high speed and temperature stable performance. Wide dynamic range and good zero resolution are offered by PMI's "companding" (compressing/expanding) D/A converter, the COMDAC® , in applications where a high-resolution linear DAC is not needed.
The selection guides following the definition pages will aid you in quickly locating the appropriate DAC.

\section*{COMPANDING DAC DEFINITIONS}

\section*{CHORDS}

Groups of linearly-related steps in the transfer function. Also known as segments.

\section*{CHORD ENDPOINTS}

The maximum code in each chord. Used to specify accuracy.

\section*{DYNAMIC RANGE}

Ratio of the largest output \(\left(I_{7,15}\right)\) to the smallest output excluding zero ( \(\mathrm{I}_{0,0}\) ) expressed in dB . This can be measured peak or peak-to-peak with the same result.

\section*{ENCODE CURRENT}

The difference between \(\mathrm{I}_{\mathrm{OE}}(+)\) and \(\mathrm{l}_{\mathrm{OD}}(+)\) or the difference between \(I_{O E}(-)\) and \(I_{O D}(-)\) at any code.

\section*{FULL SCALE SYMMETRY ERROR}

The difference between \(I_{O D}(-)\) and \(I(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(+)\) and \(\mathrm{I}_{\mathrm{OE}}(-)\) at full-scale output.

\section*{OUTPUT LEVEL NOTATION}

Each output current level may be designated by the code \(\mathrm{I}_{\mathrm{C}, \mathrm{S}}\) where \(\mathrm{C}=\) chord number and \(\mathrm{S}=\) step number. For example, \(I_{0,0}=\) zero scale current; \(I_{0,1}=\) first step from zero; \(\mathrm{I}_{0,15}=\) endpoint of first chord \(\left(C_{0}\right) ; I_{7,15}=\) full scale current.

\section*{STEPS}

Increments in each chord which divide it into 16 equal levels.

\section*{STEP NONLINEARITY}

Step size deviation from ideal within a chord.

\section*{LINEAR DIGITAL-TO-ANALOG CONVERTER TERMS AND DEFINITIONS}

D/A Converters accept a digital input code and convert this input into an equivalent analog voltage or current output. PMI's D/A Converters utilize the current-switched ladder network design principle which provides fast settling and reduced switching transients. D/A Converters are classified according to the type of analog output, the input code and multiplying capability.

\section*{UNIPOLAR DIA CONVERTERS}


\section*{DISCUSSION OF ERRORS}

Transfer accuracy in a D/A Converter is generally determined by measuring deviation of the actual analog output from the ideal expected output. In general, the adjustable analog output errors of a D/A Converter are full-scale or gain error and offset or zero-scale error. Nonadjustable D/A Converter errors include nonlinearity, differential nonlinearity, zero-scale symmetry, zero and full-scale temperature drift coefficients and power-supply sensitivity. The most meaningful nonadjustable error term in a D/A Converter is NONLINEARITY. The next most important nonadjustable error terms are full-scale drift and differential-nonlinearity. A D/A Converter that has a specified maximum nonlinearity of \(\pm 1 / 2\) LSB over temperature will also be guaranteed to be monotonic. PMI specifies maximum nonlinearity over temperature for every D/A converter (except the DAC-03 and DAC-101) to assure the designer of precision performance for the most demanding applications.

\section*{BIPOLAR DIA CONVERTERS}


\section*{DIGITAL-TO-ANALOG CONVERTER}

A circuit for converting a digital code word into discrete analog quantities according to a prescribed relationship.

\section*{FULL SCALE}

Essentially a digitally controlled attenuator, a DAC can only provide fractional multiples of the analog input. The maximum analog output is \(\frac{2^{n}-1}{2^{n}}\) times the "scaled" (a possible gain factor) analog input. An output that equals the "scaled" analog input would be considered Full-Scale. Note that a D/A converter can only achieve a full-range output that is less than Full-Scale (by an LSB).
Offsetting the DAC output with a value equal to minus onehalf of full-scale will give an analog output range that goes from an offset zero scale which is renamed "negative FullScale" to a positive full-range output that is 1 LSB less than "positive Full-Scale". Sign magnitude DAC's have symmetrical output ranges that are one LSB less than FullScale. For both positive and negative outputs.

\section*{FULL OUTPUT RANGE (FR)}

The output analog signal span expressed in units of voltage or current.

\section*{BIT}

A binary unit (0 or 1) that provides the weighting for each power of 2 in a digital word. For an n-Bit DAC, the Mose Significant Bit (MSB) gives an output equal to \(2^{-1}(\mathrm{FS})\) and the Least Significant Bit (LSB) gives an output equal to \(2^{-n}\) (FS).

\section*{DIGIT}

A numeric unit in a decimal system that identifies the weight of each power of ten in a digital word. A digit can have any value from 0 to 9 . For an n-Digit DAC, the Most Significant Digit (MSD) gives an output equal to (0 to 9) ( \(10^{-1}\) ) and the Least Significant Digit (LSD) gives an output equal to ( 0 to 9 ) \(\left(10^{-n}\right)\). A digit in a Binary-Coded-Decimal (BCD) DAC is represented by four bit binary word that can take on values from 0000 to 1001 (0 to 9).

\section*{LEAST SIGNIFICANT BIT (LSB)}

The smallest incremental analog output change obtainable and equal to the full scale output range divided by \(2^{n}\) where \(n=\) number of bits.
\[
L S B=\frac{F S}{2^{n}}
\]

\section*{MOST SIGNIFICANT BIT (MSB)}

The largest incremental analog output change obtainable by switching a single logic bit input. It is ideally equal to:
\[
M S B=\frac{F S}{2}
\]

\section*{ZERO SCALE OFFSET ERROR (ZS)}

The measured analog output when the digital input code corresponds to an analog value of zero. Usually expressed as a percentage of nominal Full-Scale Range but also expressed in ppm, LSBs, or given in units of current or voltage.

\section*{ZERO SCALE SYMMETRY ERROR}

For a Sign-Magnitude D/A Converter, zero scale symmetry is the change in the analog output produced by switching the sign bit with a zero code input to the magnitude bits. This quantity is expressed in units of current, voltage, or in fractions of an LSB.

\section*{RESOLUTION}

The number of states (2n) that the Full-Scale range may be divided or resolved into, where \(\mathrm{n}=\) number of bits. Generally this is expressed in number of bits.

\section*{NONLINEARITY (NL) (INTEGRAL NON-LINEARITY)}

The maximum deviation from an ideal straight line drawn between the end points, expressed as a percent of FullScale Range (FSR) or given in terms of LSB value. The end points are zero scale output to full analog output for unipolar operation and minus full scale to positive full output for bipolar operation. Note that the zero scale output may be offset without effecting the nonlinearity specification.

\section*{DIFFERENTIAL NONLINEARITY (DNL)}

The maximum deviation of the analog output between any two adjacent output states from the ideal value.
Differential nonlinearity error is expressed as percent of full-scale or in terms of LSB value. For example, a differential linearity error specification of \(\pm 1 / 2\) LSB implies that
the output step size for adjacent digital input codes is 1 \(\pm 1 / 2\) LSB or \(1 / 2\) to \(3 / 2\) LSB.

\section*{RELATIVE ACCURACY}

Relative accuracy defines the deviation in \% of full-scale or LSBs, from an ideal straight line drawn between the ideal zero output and the full range output. Thus the relative accuracy specification includes the zero scale offset error as well as non-linearity, and gain error. Relative accuracy defines how well "relative" proportions will be maintained over the full analog output range.

\section*{ABSOLUTE ACCURACY}

Absolute accuracy defines how closely the output of a DAC approximates the ideal straight line drawn from the ideal zero output to the full-scale output. Absolute accuracy is inclusive of all error terms. The relative accuracy specification will be the absolute accuracy spec at the moment of gain error correction. Time, temperature and supply voltage changes will degrade the absolute accuracy specification.

\section*{ACCURACY DEFINED}


\section*{MONOTONICITY}

A Digital－to－Analog transfer relationship in which each in－ crement in the digital code is accompanied by an analog output greater than or equal to that of the preceding code． The digital increment for which this definition holds may not be the LSB defined by the DAC resolution but rather the＂LSB＂defined by the monotonicity specifications．

\section*{FUNCTIONAL COMPLIANCE}

The voltage range over which the current output of a DAC can be moved and for which the DAC will maintain the same relative accuracy（the output can change absolutely）．

\section*{TRUE COMPLIANCE}

The voltage range over which the current output of a DAC can vary while the DAC will maintain an absolute accuracy of \(\pm 1 / 2\) LSB．True compliance requires an extremely high DAC output impedance．

\section*{MULTIPLYING DAC TRANSFER CURVES}


\section*{MULTIPLYING DAC＇s}

The D／A function involves multiplying an analog reference by a digital word \(\left(V_{\mathrm{O}}=\mathrm{V}_{\mathrm{REF}} \bullet \mathrm{X}\right)\) ．Depending on design，some DAC＇s can multiply only positive digital words．This is known as single Quadrant（Quadrant 1）operation，Two Quadrant operation，involving Quadrants I and III，is achieved by offset－ ting a single Quadrant DAC by a negative MSB（1／2 of full－ scale）so that a bipolar digital code，in which the MSB becomes the sign bit，can multiply a unipolar reference（posi－ tive slope），for example，Quadrants I and III．Full four Quad－ rant multiplication requires a DAC that can accept a refer－ ence of either polarity，and positive and negative values of digital input．

\section*{GAIN ERROR}

The difference between the actual analog output range and the ideal analog output range expressed as a percent of Full－Scale or in terms of LSB value．

\section*{SETTLING TIME}

The elapsed time for the analog output to reach its final value within a specified error band after the corresponding digital input code has been changed．Usually specified for a Full－Scale Range change and measured from the 50\％
point of the logic input change to the time the output reaches final value within the specified error band．

\section*{GLITCH}

A switching transient appearing in the output during a code transition．Its value is expressed in volts or current and time duration or in charge transferred（in Pico coulombs）．

\section*{OUTPUT RESISTANCE}

The equivalent internal resistance for a current output D／A Converter as seen at its output．It is measured as the change in output current \(\Delta l\) with the change in output voltage \(\Delta V\) and，as such，is a direct measure of the true output compliance．

Besides the compliance consideration，low output resistance can lead to \(V_{\text {OS }}\) drift problems when used with a current－to－voltage converting amplifier．In this case，the DAC output resistance forms a gain setting resistive divider with the feedback resistor which effectively amplifies \(\mathrm{V}_{\mathrm{OS}}\) drift by the factor \(\frac{\mathrm{R}_{\mathrm{F}}}{\mathrm{R}_{\mathrm{O}}}+1\) ．


\section*{FEED THROUGH}

An AC specification on a multiplying DAC which defines the frequency at which a \(1 / 2\) LSB（ pk －pk）AC signal is seen at the DAC output with all bits in the＂OFF＂state（zero output code）．

\section*{POWER SUPPLY SENSITIVITY}

The change in the output of the converter due to a change in the power supply value．This may be expressed as a percent of Full－Scale Range per one percent change in the power supply or as a percent of Full Scale per volt of power supply change．Normally this is specified at DC，but is sometimes specified over a given frequency range．

\section*{FULL SCALE TEMPERATURE COEFFICIENT OR GAIN DRIFT}

This is the change in the Full Analog Range from the \(25^{\circ} \mathrm{C}\) value and either temperature extreme divided by the cor－ responding change in temperature and is expressed in \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ．

\section*{MISCELLANEOUS TEMPERATURE COEFFICIENTS}

Although nonlinearity and differential nonlinearity should be specified as a worst case error over temperature, some manufacturers do specify a drift component on these terms. As in gain drift, they are specified as the change from the \(25^{\circ} \mathrm{C}\) values to either temperature extreme divided by the corresponding change in temperature and expressed in ppm of FSR \(/{ }^{\circ} \mathrm{C}\).

\section*{DIA CONVERTERS BY OUTPUT TYPE}

\section*{CURRENT OUTPUT D/A CONVERTERS}

The output of the converter is a true digitally controlled current source or sink which has a high output impedance and
a voltage compliance within which the converter meets the specified error limits.

\section*{RESISTIVE OUTPUT DIA CONVERTER}

The output of the converter is a current, but has a low output resistance (typically \(1-20 \mathrm{k}\) ohm) and nearly zero output voltage compliance.

\section*{VOLTAGE OUTPUT DIA CONVERTER}

The output of the converter is a voltage source, and is characterized by low output impedance and a specified load driving capability.

DAC SELECTION GUIDE • Voltage Output - Commercial Temperature Range \(\left(0^{\circ}\right.\) to \(\left.70^{\circ} \mathrm{C}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Resolution} & \multirow[t]{2}{*}{PMI Part Number} & \multicolumn{2}{|l|}{Nonlinearity (\% F.S.)} & \multicolumn{2}{|l|}{Zero Scale Offset (\% F.S.)} & \multicolumn{2}{|l|}{Monotonicity (Bits)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Gain T.C. \\
(PPM/ \({ }^{\circ} \mathrm{C}\) )
\end{tabular}} & \multirow[t]{2}{*}{Settling Time ( \(\mu \mathrm{s}\) )} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output \\
Voltage Range
\end{tabular}} & \multirow[t]{2}{*}{Power Dissipation (mW)} & \multirow[t]{2}{*}{Codes} \\
\hline & & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \text { to } \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \(70^{\circ} \mathrm{C}\) & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \text { to } \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & Int. Ref. & \begin{tabular}{l}
Ext. \\
Ref
\end{tabular} & & & & \\
\hline \multirow[t]{5}{*}{6-Bit Linear} & DAC-01CY & \(\pm 0.40\) & \(\pm 0.45\) & \(\pm 0.25\) typ. & \(\pm 0.25\) typ. & 6 & 6 & \(\pm 160\) max. & - & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.89 \mathrm{~V}
\end{aligned}
\] & 250 & Complement Binary \\
\hline & DAC-01HY & \(\pm 0.40\) & \(\pm 0.45\) & \(\pm 0.40\) typ. & \(\pm 0.40\) & 6 & 6 & \(\pm 160\) max. & - & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.89 \mathrm{~V}
\end{aligned}
\] & 250 & Complement Binary \\
\hline & DAC-01DY & \(\pm 0.78\) & \(\pm 0.78\) & \(\pm 0.50\) typ. & \(\pm 0.50\) & 6 & 6 & \(\pm 160\) max. & - & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.89 \mathrm{~V}
\end{aligned}
\] & 250 & Complement Binary \\
\hline & DAC-206EY & \(\pm 0.4\) & \(\pm 0.78\) & \(\pm 0.25\) & \(\pm 0.25\) & 6 & 6 & \(\pm 120\) max. & - & 3.0 max. & \[
\begin{gathered}
\pm 5 \mathrm{~V} \\
+10 \mathrm{~V} \text { or } \\
\pm 10 \mathrm{~V}
\end{gathered}
\] & 270 & \begin{tabular}{l}
Complement \\
Binary
\end{tabular} \\
\hline & DAC-206FY & \(\pm 0.80\) & \(\pm 1.2\) & \(\pm 0.5\) & \(\pm 0.5\) & 6 & 6 & \(\pm 160\) max. & - & 3.0 max. & \[
\begin{gathered}
\pm 5 \mathrm{~V}, \\
+10 \mathrm{~V} \text { or } \\
\pm 10 \mathrm{~V}
\end{gathered}
\] & 270 & Complement Binary \\
\hline \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { 8-Bit } \\
& \text { +Sign } \\
& \text { Linear }
\end{aligned}
\]} & DAC-208EX & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.15\) & 8 & 8 & \(\pm 40\) max. & \(\pm 15\) typ. & 0.75 typ. & \[
\begin{gathered}
\pm 5 \mathrm{~V} \text { or } \\
\pm 10 \mathrm{~V}
\end{gathered}
\] & 290 & \begin{tabular}{l}
Sign \\
Magni- \\
tude
\end{tabular} \\
\hline & DAC-208FX & \(\pm 0.2\) & \(\pm 0.2\) & \(\pm 0.1\) & \(\pm 0.1\) & 8 & 8 & \(\pm 60\) max . & \(\pm 30\) typ. & 0.75 typ. & \[
\begin{aligned}
& \pm 5 \mathrm{~V} \text { or } \\
& \pm 10 \mathrm{~V}
\end{aligned}
\] & 290 & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline \multirow[t]{8}{*}{\begin{tabular}{l}
10-Bit \\
Linear
\end{tabular}} & DAC-02ACX1 & \(\pm 0.10\) & \(\pm 0.10\) & \(\pm 0.10\) & \(\pm 0.10\) & 10 & 10 & \(\pm 60\) max. & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & DAC-02BCX1 & \(\pm 0.10\) & \(\pm 0.10\) & \(\pm 0.10\) & \(\pm 0.10\) & 9 & 9 & \(\pm 60\) max. & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & DAC-02CCX1 & \(\pm 0.20\) & \(\pm 0.20\) & \(\pm 0.10\) & \(\pm 0.10\) & 8 & 8 & \(\pm 60\) max. & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & \begin{tabular}{l}
Sign \\
Magni- \\
tude
\end{tabular} \\
\hline & DAC-02DDX1 & \(\pm 0.40\) & \(\pm 0.40\) & \(\pm 0.10\) & \(\pm 0.10\) & 7 & 7 & \(\pm 150\) max. & \(\pm 30\) typ. & 2.0 typ. & \(\pm 10 \mathrm{~V}\) & 350 & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & *DAC-03ADX1 & \(\pm 0.10\) & - & \(\pm 0.10\) & - & 10 & - & \(\pm 60{ }^{\circ} \mathrm{typ}\). & \(\pm 40\) typ. & 2.0 typ. & \[
\begin{aligned}
& +10 \mathrm{~V} \text { to } \\
& +11.5 \mathrm{~V}
\end{aligned}
\] & 350 & Natural Binary \\
\hline & *DAC-03BDX1 & \(\pm 0.10\) & - & \(\pm 0.10\) & - & 9 & - & \(\pm 60\) typ. & \(\pm 40\) typ. & 2.0 typ. & \[
\begin{aligned}
& +10 \mathrm{~V} \text { to } \\
& +11.5 \mathrm{~V}
\end{aligned}
\] & 350 & Natural Binary \\
\hline & *DAC-03CDX1 & \(\pm 0.20\) & - & \(\pm 0.10\) & - & 8 & - & \(\pm 60\) typ. & \(\pm 40\) typ. & 2.0 typ. & \[
\begin{aligned}
& +10 \mathrm{~V} \text { to } \\
& +11.5 \mathrm{~V}
\end{aligned}
\] & 350 & Natural Binary \\
\hline & \begin{tabular}{l}
*DAC-03DDX1 \\
* DAC-03 avail
\end{tabular} & \begin{tabular}{l}
\[
\pm 0.4
\] \\
le all g
\end{tabular} & with & \begin{tabular}{l}
\[
\pm 0.1
\] \\
6 V output
\end{tabular} & - use X2 st & \[
\begin{aligned}
& 7 \\
& \text { fix. }
\end{aligned}
\] & - & \(\pm 60\) typ. & \[
\pm 40 \text { typ. }
\] & 2.0 typ. & \[
\begin{gathered}
+10 \mathrm{~V} \\
+11.5 \mathrm{~V}
\end{gathered}
\] & 350 & Natural Binary \\
\hline
\end{tabular}

DAC SELECTION GUIDE • Voltage Output - Commercial Temperature Range ( \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Reso. lution} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { PMI } \\
\text { Part Number }
\end{gathered}
\]} & \multicolumn{2}{|l|}{Nonlinearity (\% F.S.)} & \multicolumn{2}{|l|}{Zero Scale Offset (\% F.S.)} & \multicolumn{2}{|l|}{Monotonicity (Bits)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
Gain T.C. \\
(PPM \(/{ }^{\circ} \mathrm{C}\) )
\end{tabular}} & \multirow[t]{2}{*}{\[
\begin{gathered}
\text { Settling } \\
\text { Time } \\
(\mu \mathrm{s})
\end{gathered}
\]} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output \\
Voltage Range
\end{tabular}} & \multirow[t]{2}{*}{Power Dissipa tion (mW)} & \multirow[t]{2}{*}{Codes} \\
\hline & & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \text { to } \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \(70^{\circ} \mathrm{C}\) & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \text { to } \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & Int. Ref. & \begin{tabular}{l}
Ext. \\
Ref
\end{tabular} & & & & \\
\hline \multirow[t]{12}{*}{\begin{tabular}{l}
10-Bit \\
Linear
\end{tabular}} & DAC-04BCX 1 & \(\pm 0.10\) & \(\pm 0.10\) & - & \(\pm 0.1\) typ. & 9 & 9 & \(\pm 60\) typ. & \(\pm 30\) typ. & 1.5 typ. & \(\pm 5 \mathrm{~V}\) typ. & 300 & Two's Comple. ment \\
\hline & DAC-04CCX1 & \(\pm 0.20\) & \(\pm 0.20\) & - & \(\pm 0.1\) typ. & 8 & 8 & \(\pm 90\) max. & \(\pm 30\) typ. & 1.5 typ. & \(\pm 5 \mathrm{~V}\) typ. & 300 & Two's Complement \\
\hline & DAC-04DDX1 & \(\pm 0.40\) & \(\pm 0.40\) & - & \(\pm 0.1\) typ. & 7 & 7 & \(\pm 150\) max. & \(\pm 50\) typ. & 2.5 typ. & \(\pm 5 \mathrm{~V}\) typ. & 350 & Two's Complement \\
\hline & **DAC-05EX & \(\pm 0.10\) & \(\pm 0.20\) & \(\pm 0.05\) & \(\pm 0.10\) & 10 & 10 & \(\pm 100\) & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & **DAC-05FX & \(\pm 0.20\) & \(\pm 0.30\) & \(\pm 0.05\) & \(\pm 0.10\) & 9 & 9 & \(\pm 100\) & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & Sign Magnitude \\
\hline & **DAC-05GX & \(\pm 0.40\) & \(\pm 0.50\) & \(\pm 0.05\) & \(\pm 0.10\) & 8 & 8 & \(\pm 100\) & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & Sign Magnitude \\
\hline & DAC-06EX & \(\pm 0.10\) & \(\pm 0.20\) & \(\pm 0.05\) & \(\pm 0.10\) & 10 & 10 & \(\pm 100\) & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & Two's Complement \\
\hline & DAC-06FX & \(\pm 0.20\) & \(\pm 0.30\) & \(\pm 0.05\) & \(\pm 0.10\) & 9 & 9 & \(\pm 100\) & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & Two's Complement \\
\hline & DAC-06GX & \(\pm 0.40\) & \(\pm 0.40\) & \(\pm 0.05\) & \(\pm 0.10\) & 8 & 8 & \(\pm 100\) & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 & \begin{tabular}{l}
Two's \\
Complement
\end{tabular} \\
\hline & **DAC-210EX & \(\pm 0.05\) & \(\pm 0.05\) & \(\pm 0.05\) & \(\pm 0.06\) & 10 & 10 & \(\pm 40\) max. & \(\pm 15\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 290 & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & **DAC-210FX & \(\pm 0.05\) & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.1\) & 10 & 10 & \(\pm 60\) max. & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 290 & Sign Magnitude \\
\hline & **DAC-210GX & \(\pm 0.1\) & - & - & - & 9 & 9 & \(\pm 30\) typ. & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 290 & Sign Magnitude \\
\hline
\end{tabular}
** Sign and magnitude coding (11-Bit).

DAC SELECTION GUIDE • Voltage Output - Military Temperature Range ( \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ) THESE PRODUCTS AVAILABLE IN \(883 B\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Resolution} & \multirow[t]{2}{*}{PMI Part Number} & \multicolumn{2}{|l|}{Nonlinearlty (\% F.S.)} & \multicolumn{2}{|l|}{Zero Scale Offset (\% F.S.)} & \multicolumn{2}{|l|}{Monotonicity (Bits)} & \multicolumn{2}{|c|}{Gain T.C. (PPM/ \({ }^{\circ} \mathrm{C}\) )} & \multirow[t]{2}{*}{Settling Time ( \(\mu \mathrm{s}\) )} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output \\
Voltage \\
Range
\end{tabular}} & \multirow[t]{2}{*}{Power Dissipa tion (Pd)} & \multirow[t]{2}{*}{Codes} \\
\hline & & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \begin{tabular}{l}
Int. \\
Ref.
\end{tabular} & \begin{tabular}{l}
Ext. \\
Ref
\end{tabular} & & & & \\
\hline \multirow[t]{6}{*}{\begin{tabular}{l}
6-Bit \\
Linear
\end{tabular}} & DAC-01AY & \(\pm 0.20\) & \(\pm 0.30\) & \(\pm 0.25\) & \(\pm 0.25\) & 6 & 6 & \(\pm 80\) & & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & \[
250 \mathrm{~mW}
\] & \begin{tabular}{l}
Comple- \\
ment \\
Binary
\end{tabular} \\
\hline & DAC-01Y & \(\pm 0.40\) & \(\pm 0.45\) & \(\pm 0.25\) & \(\pm 0.25\) & 6 & 6 & \(\pm 80\) & & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & \[
250 \mathrm{~mW}
\] & \begin{tabular}{l}
Comple- \\
ment \\
Binary
\end{tabular} \\
\hline & DAC-01BY & \(\pm 0.40\) & \(\pm 0.45\) & \(\pm 0.25\) & \(\pm 0.25\) & 6 & 6 & \(\pm 120\) & & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & \[
250 \mathrm{~mW}
\] & Complement Binary \\
\hline & DAC-01FY & \(\pm 0.40\) & \(\pm 0.45\) & \(\pm 0.40\) & \(\pm 0.40\) & 6 & 6 & \(\pm 80\) & & 3.0 max. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & \[
250 \mathrm{~mW}
\] & Complement Binary \\
\hline & DAC-206AY & \(\pm 0.40\) & \(\pm 0.80\) & 0.25 & 0.25 & 6 & 6 & \(\pm 80\) & & 3.0 max. & \(\pm 10 \mathrm{~V}\) & 270 mW & Bipolar \\
\hline & DAC-206BY & \(\pm 0.80\) & \(\pm 1.2\) & 0.5 & 0.5 & 6 & 6 & \(\pm 160\) & & 3.0 max. & \(\pm 11.75 \mathrm{~V}\) & 270 mW & Bipolar \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
8-Bit \\
Linear
\end{tabular}} & DAC-208AX & \(\pm 0.1\) & \(\pm 0.1\) & & \(\pm 0.1\) & 8 & 8 & \(\pm 40\) & \(\pm 15\) typ. & 0.75 max. & \(\pm 10 \mathrm{~V}\) & 290 mW & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & DAC-208BX & \(\pm 0.2\) & \(\pm 0.2\) & & \(\pm 0.15\) & 8 & 8 & \(\pm 60\) & \(\pm 30\) typ. & 0.75 max. & \(\pm 11.75 \mathrm{~V}\) & 290 mW & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline \multirow[t]{7}{*}{\begin{tabular}{l}
10-Bit \\
Linear
\end{tabular}} & DAC-05AX1 & \(\pm 0.10\) & \(\pm 0.20\) & \(\pm 0.05\) & \(\pm 0.10\) & 10 & 10 & \(\pm 60\) & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & 300 mW & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & DAC-05BX1 & \(\pm 0.20\) & \(\pm 0.30\) & \(\pm 0.05\) & \(\pm 0.10\) & 9 & 9 & \(\pm 90\) & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & 300 mW & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & DAC-05CX1 & \(\pm 0.40\) & \(\pm 0.50\) & \(\pm 0.05\) & \(\pm 0.10\) & 8 & 8 & \(\pm 120\) & \(\pm 30\) typ. & 2.0 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.75 \mathrm{~V}
\end{aligned}
\] & 300 mW & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline & DAC-06BX & \(\pm 0.20\) & \(\pm 0.30\) & \(\pm 0.05\) & \(\pm 0.10\) & 9 & 9 & \(\pm 90\) & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & \[
300 \mathrm{~mW}
\] & Two's Complement \\
\hline & DAC-06CX & \(\pm 0.40\) & \(\pm 0.50\) & \(\pm 0.05\) & \(\pm 0.10\) & 8 & 8 & \(\pm 120\) & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 300 mW & Two's Complement \\
\hline & DAC-210AX & \(\pm 0.05\) & \(\pm 0.075\) & \(\pm 0.05\) & \(\pm 0.06\) & 10 & 10 & \(\pm 40\) & \(\pm 15\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 325 mW & Sign Magnitude \\
\hline & DAC-210BX & \(\pm 0.05\) & \(\pm 0.10\) & \(\pm 0.1\) & \(\pm 0.1\) & 10 & 10 & \(\pm 60\) & \(\pm 30\) typ. & 1.5 typ. & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { to } \\
& \pm 11.5 \mathrm{~V}
\end{aligned}
\] & 325 mW & \begin{tabular}{l}
Sign \\
Magnitude
\end{tabular} \\
\hline
\end{tabular}

DAC SELECTION GUIDE • Current Output - Commercial Temperature Range ( \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Resolution} & \multirow[t]{2}{*}{PMI Part Number} & \multicolumn{2}{|l|}{Nonlinearity (\% F.S.)} & \multicolumn{2}{|l|}{Zero Scale Offset (\% F.S.)} & \multicolumn{2}{|l|}{Monotonicity (Bits)} & \multicolumn{2}{|c|}{\begin{tabular}{l}
Gain T.C. \\
(PPM/ \({ }^{\circ} \mathrm{C}\) )
\end{tabular}} & \multirow[t]{2}{*}{Settling Time ( \(\mu \mathrm{s}\) )} & \multirow[t]{2}{*}{Output Compliance (Volts)} & \multirow[t]{2}{*}{Power Dissipation (mW)} & \multirow[t]{2}{*}{Output Impedance (MR)} \\
\hline & & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \text { to } \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \mathrm{C} \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 0^{\circ} \text { to } \\
& 70^{\circ} \mathrm{C}
\end{aligned}
\] & \begin{tabular}{l}
Int. \\
Ref.
\end{tabular} & \begin{tabular}{l}
Ext. \\
Ref
\end{tabular} & & & & \\
\hline \multirow[t]{7}{*}{\begin{tabular}{l}
8-Bit \\
Linear
\end{tabular}} & DAC-08HQ(HP) & \(\pm 0.10\) & \(\pm 0.10\) & 0.05 & 0.05 & 8 & 8 & - & \(\pm 50\) max. & 0.135 & \[
\begin{aligned}
& -10 \mathrm{~V} \text { to } \\
& +18 \mathrm{~V}
\end{aligned}
\] & 174 & >20 \\
\hline & DAC-08EQ(EP) & \(\pm 0.19\) & \(\pm 0.19\) & 0.10 & 0.10 & 8 & 8 & - & \(\pm 50\) max. & 0.150 & \[
\begin{gathered}
-10 \mathrm{~V} \text { to } \\
+18 \mathrm{~V}
\end{gathered}
\] & 174 & >20 \\
\hline & DAC-08CQ(CP) & \(\pm 0.39\) & \(\pm 0.39\) & 0.20 & 0.20 & 8 & 8 & - & \(\pm 80\) max. & 0.150 & \[
\begin{aligned}
& -10 \mathrm{~V} \text { to } \\
& +18 \mathrm{~V}
\end{aligned}
\] & 174 & >20 \\
\hline & \[
\begin{aligned}
& \text { DAC-1408A- } \\
& 8 Q(7 P)
\end{aligned}
\] & \(\pm 0.19\) & \(\pm 0.19\) & - & - & 8 & 8 & - & \(\pm 20\) typ. & 0.250 & \[
\begin{aligned}
& -5 \mathrm{~V} \text { to } \\
& +0.5 \mathrm{~V}
\end{aligned}
\] & 265 & - \\
\hline & \[
\begin{aligned}
& \text { DAC-1408A- } \\
& \text { 7Q(7P) }
\end{aligned}
\] & \(\pm 0.39\) & \(\pm 0.39\) & - & - & 7 & 7 & - & \(\pm 20\) typ. & 0.250 & \[
\begin{aligned}
& -0.5 \mathrm{~V} \text { to } \\
& +0.5 \mathrm{~V}
\end{aligned}
\] & 265 & - \\
\hline & \[
\begin{aligned}
& \text { DAC-1408A- } \\
& 6 Q
\end{aligned}
\] & \(\pm 0.78\) & \(\pm 0.78\) & - & - & 6 & 6 & - & \(\pm 20\) typ. & 0.250 & \[
\begin{aligned}
& -0.5 \mathrm{~V} \text { to } \\
& +0.5 \mathrm{~V}
\end{aligned}
\] & 265 & - \\
\hline & DAC-20CQ(CP) & \(\pm 0.50\) & \(\pm 0.50\) & 0.250 & 0.250 & 2 Digits & 2 Digits & - & \(\pm 80\) max & 0.150 & \[
\begin{gathered}
-10 \mathrm{~V} \text { to } \\
+18 \mathrm{~V}
\end{gathered}
\] & 200 & >20 \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
8-Bit \\
Latched
\end{tabular}} & DAC-808EX & \(\pm 0.1\) & \(\pm 0.1\) & 0.1 & 0.1 & 9 & 8 & - & \(\pm 50\) & 0.5 & \[
\begin{gathered}
-5 \mathrm{~V} \text { to } \\
+8 \mathrm{~V}
\end{gathered}
\] & 170 & >20 \\
\hline & DAC-808FX & \(\pm 0.19\) & \(\pm 0.19\) & 0.1 & 0.1 & 8 & 8 & - & \(\pm 80\) & 0.5 & \[
\begin{gathered}
-5 \mathrm{~V} \text { to } \\
+8 \mathrm{~V}
\end{gathered}
\] & 170 & >20 \\
\hline & DAC-808GX & \(\pm 0.39\) & \(\pm 0.39\) & 0.1 & 0.1 & 8 & 8 & - & \(\pm 80\) & 0.5 & \[
\begin{aligned}
& -5 \mathrm{~V} \text { to } \\
& +8 \mathrm{~V}
\end{aligned}
\] & 170 & \(>20\) \\
\hline & DAC-888EX & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.1\) & 8 & 8 & - & \(\pm 50\) & 0.25 & \[
\begin{gathered}
-5 \mathrm{~V} \text { to } \\
+8 \mathrm{~V}
\end{gathered}
\] & 190 & - \\
\hline & DAC-888FX & \(\pm 0.19\) & \(\pm 0.19\) & \(\pm 0.1\) & \(\pm 0.1\) & 8 & 8 & - & \(\pm 80\) & 0.25 & \[
\begin{gathered}
-5 \mathrm{~V} \text { to } \\
+8 \mathrm{~V}
\end{gathered}
\] & 190 & - \\
\hline \multirow[t]{9}{*}{\begin{tabular}{l}
10-Bit \\
Linear
\end{tabular}} & DAC-10FX & \(\pm 0.05\) & \(\pm 0.05\) & 0.01 & 0.01 & 10 & 10 & - & \(\pm 25\) max. & 0.135 & \[
\begin{aligned}
& -5.5 \mathrm{~V} \text { to } \\
& +10 \mathrm{~V}
\end{aligned}
\] & 460 & - \\
\hline & DAC-10GX & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.01\) & \(\pm 0.1\) & 10 & 10 & - & \(\pm 50\) max. & 150 & \[
\begin{aligned}
& -5.5 \mathrm{~V} \text { to } \\
& +10 \mathrm{~V}
\end{aligned}
\] & 460 & - \\
\hline & \[
\begin{gathered}
\text { DAC- } \\
\text { 100ACQ3/Q4 }
\end{gathered}
\] & \(\pm 0.05\) & \(\pm 0.05\) & 0.013 & 0.013 & 10 & 10 & \(\pm 60\) & - & 0.375 & - & 300 & - \\
\hline & DAC100BCQ3/Q4 & \(\pm 0.10\) & \(\pm 0.10\) & 0.013 & 0.013 & 9 & 9 & \(\pm 60\) & - & 0.300 & - & 300 & - \\
\hline & \[
\begin{gathered}
\text { DAC- } \\
\text { 100CCQ3/Q4 }
\end{gathered}
\] & \(\pm 0.20\) & \(\pm 0.20\) & 0.013 & 0.013 & 8 & 8 & \(\pm 60\) & - & 0.225 & - & 300 & - \\
\hline & DAC100DDQ3/Q4 & \(\pm 0.30\) & \(\pm 0.30\) & 0.013 & 0.013 & 8 & 8 & \(\pm 120\) & - & 0.150 & - & 300 & - \\
\hline & DAC-101EQ & \(\pm 0.1\) & - & 0.013 & - & 10 & - & \(\pm 120\) & - & 0.2 & - & - & 360 \\
\hline & DAC-101FQ & \(\pm 0.2\) & - & 0.013 & - & 9 & - & \(\pm 120\) & - & 0.2 & - & - & 360 \\
\hline & DAC-101GQ & \(\pm 0.3\) & - & 0.02 & - & 8 & - & \(\pm 120\) & - & 0.2 & - & - & 360 \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
\(8 / 12\) \\
Companding
\end{tabular}} & DAC-76EX & \(\pm 1 / 2\) Step & - & \(1 / 4\) Step & - & 128 Steps & - & - & - & 0.500 typ. & \[
\begin{aligned}
& -5 V \text { to } \\
& +18 V
\end{aligned}
\] & 207 & - \\
\hline & DAC-76CX & \(\pm 1\) Step & - & 1/2 Step & - & 128 Steps & - & - & - & 0.500 typ. & \[
\begin{aligned}
& -5 \mathrm{~V} \text { to } \\
& +18 \mathrm{~V}
\end{aligned}
\] & 207 & - \\
\hline & DAC-76DX & \(\pm 11 / 2\) Step & - & 1/2 Step & - & 128 Steps & - & - & - & 0.500 typ. & \[
\begin{aligned}
& -5 \mathrm{~V} \text { to } \\
& +18 \mathrm{~V}
\end{aligned}
\] & 207 & - \\
\hline & DAC-312FR & \(\pm 0.025^{*}\) & \(\pm 0.025\) & \(\pm 0.003\) & \(\pm 0.003\) & 12 & 12 & - & \(\pm 40\) & 0.25 & \[
\begin{aligned}
& -5 \mathrm{~V} \text { to } \\
& +10 \mathrm{~V}
\end{aligned}
\] & 375 & \(>10\) \\
\hline & *Differential & Non-Linearit & & & & & & & & & & & \\
\hline
\end{tabular}

DAC SELECTION GUIDE • Current Output • Industrial Temperature Range ( \(25^{\circ}\) to \(+85^{\circ} \mathrm{C}\) )


DAC SELECTION GUIDE • Current Output - Military Temperature Range ( \(-55^{\circ}\) to \(+125^{\circ} \mathrm{C}\) )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{Resolution} & \multirow[t]{2}{*}{PMI Part Number} & \multicolumn{2}{|l|}{Nonlinearity (\% F.S.)} & \multicolumn{2}{|l|}{Zero Scale Offset (\% F.S.)} & \multicolumn{2}{|l|}{Monotonicity (Bits)} & \multicolumn{2}{|c|}{\begin{tabular}{l}
Gain T.C. \\
(PPM \(/{ }^{\circ} \mathrm{C}\) )
\end{tabular}} & \multirow[t]{2}{*}{Settling Time ( \(\mu \mathrm{s}\) )} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output \\
Compliance (Volts)
\end{tabular}} & \multirow[t]{2}{*}{\begin{tabular}{l}
Output \\
Imped- \\
ance \\
(M8)
\end{tabular}} & \multirow[t]{2}{*}{Power Dissipation (Pd)} \\
\hline & & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & \(25^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& -55^{\circ} \mathrm{C} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \begin{tabular}{l}
Int. \\
Ref.
\end{tabular} & \begin{tabular}{l}
Ext. \\
Ref
\end{tabular} & & & & \\
\hline & DAC-312BR & \(\pm 0.025\) & \(\pm 0.25\) & \(\pm 0.003\) & \(\pm 0.003\) & 12 & 12 & - & \(\pm 40\) & 0.25 & \[
\begin{aligned}
& -10 \mathrm{~V} \text { to } \\
& +8 \mathrm{~V}
\end{aligned}
\] & 375 & > 10 \\
\hline & DAC-76BX & 1/2 Step & - & 1/4 Step & - & 128 Steps & - & - & - & 0.500 typ. & \[
\begin{aligned}
& -5 V \text { to } \\
& +18 \mathrm{~V}
\end{aligned}
\] & - & 192mW \\
\hline & DAC-76X & 1 Step & - & 1/2 Step & - & 128 Steps & - & - & - & 0.500 typ. & \[
\begin{aligned}
& -5 \mathrm{~V} \text { to } \\
& +18 \mathrm{~V}
\end{aligned}
\] & - & 192mW \\
\hline
\end{tabular}

FEATURES
- Fast . . . . . . . . . . . . . . . . . . 3 \(\boldsymbol{\mu}\) s Settling Time (Maximum)
- Complete . . . . . . . . Includes Reference, Ladder, Op Amp
- Low Power Consumption . . . . . . . . . 250mW (Maximum)
- 6-Bit Resolution . . . . . . . . . . . . . . . . . . . . . . 7-Bit Accuracy
- 3 Output Options . . . . . . . . . . . . . . . . . \(+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}\)
- Standard Power Supplies . . . . . . . . . . . . . \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
\(-55 \%+125^{\circ} \mathrm{C}\) or \(0^{\circ} 170^{\circ} \mathrm{C}\) Ranges Available
- TTL, Compatible Logic Levels
- Models with MIL-STD-883 Class B Processing Available From Stock

\section*{ORDERING INFORMATION \(\dagger \dagger\)}
\begin{tabular}{ccc}
\hline & \multicolumn{2}{c}{ 14 PIN DIP-HERMETIC } \\
\cline { 2 - 3 } FULL TEMP. & MILITARY & COMMERCIAL \\
N.L. LSB & TEMP. & TEMP. \\
\hline\(\pm 1 / 8\) & DAC01AY* & \\
\hline & DAC01Y* & \\
\(\pm 1 / 4\) & DAC01BY* & DAC01CY \\
& DAC01FY* \(\dagger\) & DAC01HY \(\dagger\) \\
\hline\(\pm 1 / 2\) & & DAC01DY \\
\hline
\end{tabular}
*Available with MIL-STD-883B processing. To order add suffix/883.
\(\dagger\) Unipolar only - all others unipolar or bipolar.
\(\dagger \dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{GENERAL DESCRIPTION}

The DAC-01 is a complete monolithic 6-bit digital-to-analog converter, incorporating current steering logic, current sources, diffused resistor ladder network, precision voltage reference and fast summing op amp on one chip. Monolithic construction provides small size, light weight, low power consumption and very high reliability. Wide power supply range, three output voltage options, and three input code options assure flexibility for a wide variety of applications. A seventh bit may also be added for greater resolution. The DAC-01 is ideal for CRT deflection circuits, servo positioning controls, digitally programmed power supplies and pulse generators, modem and telephone system digitizing and demodulation circuits, digital filters, and 6-bit A/D converters. Introduced in 1970, the DAC-01 is still the fastest, lowest power, most accurate 6-bit complete monolithic DAC ever made.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC

ABSOLUTE MAXIMUM RATINGS (See Note 3)
Operating Temperature
DAC-01A, DAC-01, DAC-01B,
DAC-01F ...................... . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
DAC-01C, DAC-01H, DAC-01D . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) ........ \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
V+ Supply Voltage to Ground ................. . 0 to +18 V
V- Supply Voltage to Ground . . . . . . . . . . . . . . . 0 to -18 V
Logic Input to Ground . . . . . . . . . . . . . . . . . . . . -0.7 to +6 V
Internal Power Dissipation (Note 1) . . . . . . . . . . . . . . 500 mW

Storage Temperature . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Soldering Temperature ( 60 sec.) . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\) Output Short Circuit Duration (Note 2) . . . . . . . . . Indefinite

NOTES:
1. Rating applies to ambient temperatures of \(100^{\circ} \mathrm{C}\). For temperatures above \(100^{\circ} \mathrm{C}\), derate linearly at \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\).
2. Short circuit may be to ground or either supply. Rating applies to \(+125^{\circ} \mathrm{C}\) case temperature or \(+75^{\circ} \mathrm{C}\) ambient temperature.
3. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and over the rated operating temperature range unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & DAC-01A & DAC-01 & DAC-01B & DAC-01F & DAC-01C & DAC-01H & DAC-01D & UNITS \\
\hline Output Options & & Unipolar Bipolar & Unipolar Bipolar & Unipolar Bipolar & Unipolar & Unipolar Bipolar & Unipolar & Unipolar Bipolar & \\
\hline Temperature Range & \(\mathrm{T}_{\text {A }}\) & \(-551+125\) & \(-55 /+125\) & \(-55 /+125\) & \(-55 /+125\) & \(01+70\) & \(01+70\) & \(01+70\) & \({ }^{\circ} \mathrm{C}\) \\
\hline Nonlinearity \(25^{\circ} \mathrm{C} /\) Maximum & \(\mathrm{N}_{\mathrm{L}}\) & \(\pm 0.20\) & \(\pm 0.40\) & \(\pm 0.40\) & \(\pm 0.40\) & \(\pm 0.40\) & \(\pm 0.40\) & \(\pm 0.78\) & \%FS \\
\hline Nonlinearity Over Temperature - Maximum & \(\mathrm{N}_{\mathrm{L}}\) & \(\pm 0.30\) & \(\pm 0.45\) & \(\pm 0.45\) & \(\pm 0.45\) & \(\pm 0.45\) & \(\pm 0.45\) & \(\pm 0.78\) & \%FS \\
\hline Full Scale Tempco Maximum & \(\mathrm{T}_{\mathrm{C}}\) & \(\pm 80\) & \(\pm 80\) & \(\pm 120\) & \(\pm 80\) & \(\pm 160\) & \(\pm 160\) & \(\pm 160\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Unipolar Zero Scale Output Voltage - Maximum (Note 1, 2) & \(\mathrm{V}_{\mathrm{zs}}\) & 25 & 25 & 25 & 40 & 25 & 40 & 50 & mV \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS for all DAC-01 grades, \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and over the rated operating temperature range unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & DAC-01 TYP & MAX & UNITS \\
\hline Unipolar Full Range Output Voltage (Note 3) & \(V_{\text {FR }}\) & \(2 \mathrm{k} \Omega\) load, logic \(\leq 0.8 \mathrm{~V}\), short pin 13 to pin 14. Short pin 12 to Ground and pin 10 to pin 11. & +10.0 & - & +11.75 & V \\
\hline \multirow[t]{3}{*}{Bipolar Output Voltage (Note 3) \(\pm 5\) Volt Range} & \multirow{4}{*}{\[
\begin{aligned}
& V_{F R+} \\
& V_{F R-}
\end{aligned}
\]} & \multicolumn{4}{|l|}{2k load, short pin 11 to pin 12.} & \\
\hline & & Short pin 13 to pin 14, short pin 10 to pin 11. Logic Inputs \(\leq 0.8 \mathrm{~V}\) & +4.93 & & & \\
\hline & & Logic Inputs \(\geq 2.0 \mathrm{~V}\) & \[
\begin{aligned}
& +4.93 \\
& -5.94
\end{aligned}
\] & - & \[
\begin{aligned}
& +5.94 \\
& -4.93
\end{aligned}
\] & V \\
\hline \multirow[t]{3}{*}{\(\pm 10\) Volt Range} & & Open pin 10 & & & & \\
\hline & \(V_{F R+}\) & Logic Inputs \(\leq 0.8 \mathrm{~V}\) & +9.86 & - & +11.89 & V \\
\hline & \(V_{\text {FR - }}\) & Logic Inputs \(\geq 2.0 \mathrm{~V}\) & -11.89 & - & -9.86 & V \\
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{Bipolar Offset Voltage (Note 1)
\(\pm 1 / 2\left(\left|V_{F R+}\right|-\mid V_{F S}-1\right)\)}} & \multirow[t]{2}{*}{\begin{tabular}{l}
\(\pm 5\) Volt Range \\
\(\pm 10\) Volt Range
\end{tabular}} & - & \(\pm 40\) & \(\pm 70\) & mV \\
\hline & & & - & \(\pm 80\) & \(\pm 140\) & mV \\
\hline \multicolumn{2}{|l|}{Resolution} & & - & - & 6 & Bits \\
\hline Logic Input "0" & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{INL}}\)} & - & - & 0.8 & V \\
\hline Logic Input "1" & \multicolumn{2}{|l|}{\(\mathrm{V}_{\text {INH }}\)} & 2.0 & - & - & V \\
\hline Logic Input Current, Each Input & \multicolumn{2}{|l|}{\(\mathrm{I}_{\mathrm{IN}}\)} & - & \(\pm 2.0\) & \(\pm 8\) & \(\mu \mathrm{A}\) \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {SS }}\) & \(\pm 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V} \mathrm{~V}_{\mathrm{FS}} \approx 10.0 \mathrm{~V}\) & - & \(\pm 0.01\) & \(\pm 0.15\) & \(\% \mathrm{~V}_{\text {FS }} / \mathrm{V}\) \\
\hline Power Consumption & \(\mathrm{P}_{\mathrm{d}}\) & No Load & - & 200 & 250 & mW \\
\hline \multirow[b]{2}{*}{Supply Current} & \(1+\) & \(\mathrm{V}^{+}=+15 \mathrm{~V}\) & - & - & 7.3 & \multirow[t]{2}{*}{mA} \\
\hline & 1- & \(V^{-}=-15 \mathrm{~V}\) & - & - & 9.3 & \\
\hline Settling Time to \(\pm 1 / 2\) LSB (Note 4) & \(t_{s}\) & \(2.0 \mathrm{~V} \leq\) logic level \(\leq 0.8 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & 1.5 & 3 & \(\mu \mathrm{S}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Zero scale or bipolar offset voltage can be trimmed to zero volts or to the exact one's or two's complement condition with an external resistor network to pin 11.
2. Logic input voltage \(\geq 2.0\) volts.
3. Full scale is adjustable to precisely 10 volts for unipolar operation and 10 volt or 20 volt peak-to-peak bipolar operation with an external 500 ohm potentiometer from pin 14 to V -.
4. Guaranteed by design.

DICE CHARACTERISTICS


DIE SIZE \(0.092 \times 0.054\) inch

B1 (MSB)
2. \(B 2\)
3. B3
4. B4
5. B5
6. B 6 (LSB)
7. \(\mathbf{V}+\)
8. ANALOG OUTPUT (VOLTAGE)
9. GROUND
10. SCALE FACTOR
11. SUM NODE
12. BIPOLAR/UNIPOLAR
13. \(V\) -
14. FULL SCALE TRIM

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\).
\(\left.\begin{array}{llllll}\hline & & \begin{array}{c}\text { DAC-01N } \\ \text { BIPOLAR AND } \\ \text { UNIPOLAR }\end{array} & \begin{array}{c}\text { DAC-01G } \\ \text { BIPOLAR AND } \\ \text { UNIPOLAR }\end{array} & \\ \text { PARAMETER } & \text { SYMBOL } & \text { conDITIONS } & 1 / 4 & \text { LIMIT }\end{array}\right]\)

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) for all grades; \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-01 LIMIT & UNITS \\
\hline Unipolar Full Scale Output Voltage (All Models) & \(V_{\text {FR }}\) & \(2 \mathrm{k} \Omega\) Load, Logic \(\leq 0.8 \mathrm{~V}\), Short V- to Full Scale Trim, Unipolar/ Bipolar to Ground, and Scale Factor to Sum Node & \[
\begin{aligned}
& 10.00 \\
& 11.75
\end{aligned}
\] & \begin{tabular}{l}
V MIN \\
V MAX
\end{tabular} \\
\hline \multirow{6}{*}{```
Bipolar Output Voltage
\pm5 Volt Range
\pm 1 0 \text { Volt Range}
```} & \multirow{4}{*}{\[
\begin{aligned}
& V_{F R+} \\
& V_{F R-}
\end{aligned}
\]} & \(2 \mathrm{k} \Omega\) Load, Short Sum Node to Unipolar/Bipolar. Short V- to Full Scale Trim and Scale Factor to Sum Node. & & \\
\hline & & Logic Inputs \(\leq 0.8 \mathrm{~V}\) & +4.93 & \(V\) MIN \\
\hline & & Logic Inputs \(\geq 2.0 \mathrm{~V}\) & -5.94 & \(V\) MAX \\
\hline & & Open Scale Factor & & \\
\hline & \(\mathrm{V}_{\text {FR }+}\) & Logic Inputs \(\leq 0.8 \mathrm{~V}\) & +9.78 & \(V\) MIN \\
\hline & \(\mathrm{V}_{\text {FR- }}\) & Logic Inputs \(\geq 2.0 \mathrm{~V}\) & -11.89 & \(V\) MAX \\
\hline Bipolar Offset Voltage
\[
\pm 1 / 2\left(I V_{F R+}|-| V_{F R-} I\right)
\] & & \begin{tabular}{l}
\(\pm 5\) Volt Range \\
\(\pm 10\) Volt Range
\end{tabular} & \(\pm 1 / 2\) & LSB MAX \\
\hline Resolution & & & 6 & Bits MAX \\
\hline Logic Input "0" & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & \(V\) MAX \\
\hline Logic Input "1" & \(\mathrm{V}_{\text {inH }}\) & & 2.0 & \(V \mathrm{MIN}\) \\
\hline Logic Input Current, Each Input & \(\mathrm{V}_{\text {OV }}\) & & \(\pm 8.0\) & \(\mu \mathrm{A}\) MAX \\
\hline Power Supply Rejection & PSR & \(\pm 12 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}, \mathrm{~V}_{S}=10.0 \mathrm{~V}\) & 0.15 & \%FS/V MAX \\
\hline Power Consumption & \(\mathrm{P}_{\mathrm{d}}\) & No Load & 250 & mW MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\).
\begin{tabular}{lllcrr}
\hline & & & DAC-01N & DAC-01G & \\
PARAMETER & SYMBOL & CONDITIONS & TYP & TYP & UNITS \\
\hline Settling Time & \(\mathrm{t}_{\mathrm{S}}\) & To \(\pm 1 / 2\) LSB & 1.5 & 1.5 & \(\mu \mathrm{~S}\) \\
\hline Full Scale Tempco & TCV & & \(V_{\text {FS }}\) & \(V_{S}= \pm 15 \mathrm{~V}\) & 60 \\
\hline
\end{tabular}

PAGE 10-14

\section*{BASIC CIRCUIT CONNECTIONS}

FULL SCALE ADJUSTMENT TECHNIQUE


OPTIONAL ZERO SCALE OR BIPOLAR OFFSET ADJUSTMENT


\section*{ADDITION OF 7TH BIT}


\section*{APPLICATIONS INFORMATION}

\section*{INPUT CODES}

The DAC－01 utilizes standard complementary binary coding for unipolar mode operation（all inputs high produces zero output voltage）．One＇s complement coding may be imple－ mented by shorting pin 11 to pin 12 and inverting the MSB before entering pin 1 （all other bits are not inverted）．Com－ plementary offset binary coding may be implemented by shorting pin 11 to pin 12，and injecting approximately \(5 \mu \mathrm{~A}\) into pin 11 （which is at ground potential）by using the＂zero scale or bipolar offset adjustment＂circuit．Two＇s complement code is achieved when the MSB for complementary offset binary is complemented．

\section*{FULL SCALE ADJUST}

A 500 pot from pin 14 to V －can be used to adjust the full range output voltage to exactly 10 volts in unipolar mode or 10 to 20 volts peak－to－peak in bipolar mode．If no pot is used， tie pin 14 to \(V\)－．

\section*{SCALE FACTOR}

For +10 volts or \(\pm 5\) volt outputs，short pin 10 to pin 11 （ad－ justs the feedback resistor around the output amplifier）．For \(\pm 10\) volt output，leave pin 10 open．Intermediate output voltages may be obtained by placing a pot between pin 10 and pin 11，but this will seriously degrade the full scale temperature coefficient due to the mismatch between the \(+1150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) tempco of the diffused resistors and the pot tempco．

\section*{CAPACITIVE LOADS}

When driving capacitive loads greater than 50pF in Unipolar mode or 30 pF in Bipolar mode a 100 pF capacitor may be placed from pin 11 to ground for added stability．

\section*{LOWER RESOLUTION APPLICATIONS}

When less than 6 bits of resolution is required，tie off unused bits to a voltage level greater than +2.0 volts．The +5 volt logic supply is usually convenient．

\title{
10-BIT PLUS SIGN VOLTAGE OUTPUT D/A CONVERTERS
}

\section*{FEATURES}
- Complete . . . . . . . . . . . . . Includes Reference and Op Amp
- Compact. . Single 18-Pin DIP Package
- Bioplar Output \(\qquad\) . Sign/Magnitude Coding (DAC-03 - Unipolar Only)
- Monotonicity Guaranteed
- Nonlinearity.
\(\pm 1\) LSB
- Fast \(\qquad\) \(2.0 \mu\) s Settling Time
- Stable \(\qquad\) Full Scale Tempco \(60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Low Power Consumption \(\qquad\)
- TTL, CMOS Compatible Inputs
- MIL-STD-883 Class B Processing Avallable on DAC-05

\section*{GENERAL DESCRIPTION}

The DAC-02 and DAC-05 are complete 10-bit plus sign D/A converters on a single \(90 \times 163 \mathrm{mil}\) monolithic chip. All elements of a complete sign/magnitude DAC are included -
precision voltage reference, current steering logic, current sources, R-2R resistor network, logic-controlled polarity switch, and high speed internally-compensated output op amp. Monotonicity guaranteed over the entire temperature range is achieved using an untrimmed diffused \(R-2 R\) resistor network. The buffered reference input is capable of tracking over a wide range of voltages, increasing application flexibility. The wide power supply range, low power consumption, wide logic input compatibility and sign/magnitude coding assures utility in a wide range of applications including CRT displays, data acquisition systems, A/D converters, servo positioning controls, and audio digitizing/reconstruction systems.

The DAC-03 is similar in construction to the DAC-02/DAC-05 except for a unipolar only output. This device is intended for low cost, limited temperature range applications, with the same general specifications as its premium counterparts.

\section*{PIN CONNECTIONS}

* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{MONOTONICITY} & \multicolumn{4}{|c|}{PACKAGE: 18 PIN HERMETIC DIP} \\
\hline & MILITARY TEMP.* & \multicolumn{3}{|c|}{COMMERCIAL TEMP} \\
\hline 10 & DAC05AX & DAC02ACX & DAC03ADX & DAC05EX \\
\hline 9 & DAC05BX & DAC02BCX & DAC03BDX & DAC05FX \\
\hline 8 & DAC05CX & DAC02CCX & DAC03CDX & DAC05GX \\
\hline 7 & & DAC02DDX & DAC03DDX & \\
\hline \multicolumn{5}{|l|}{*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.} \\
\hline \(\dagger\) All listed part Section 2. & e available w & 160 hour burn & in. See Orderin & Informatio \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS (Note)}

Operating Temperature Range
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{DAC-05A,B,C ....................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
DAC-02 and DAC-03, All}} \\
\hline & \\
\hline \multicolumn{2}{|l|}{DAC-05E,F,G . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline V+ Supply to Analog Ground & 0 to +18 V \\
\hline upply to Analog Ground & . 0 to -18V \\
\hline og Ground to Digital & 0 t \\
\hline
\end{tabular}

Logic Inputs to Digital Ground ............ -5 V to (V + -0.7V) Internal Reference Output Current . ..................... \(300 \mu \mathrm{~A}\) Reference Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . 0 to +10 V Internal Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW Lead Soldering Temperature ( 60 sec ) . . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\) Output Short Circuit Duration........................ Indefinite (Short circuit may be to ground or either supply.)

NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, 0 \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for DAC-02, and DAC-05E, \(\mathrm{F} \& \mathrm{G}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for DAC-03 and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) for DAC-05A, B \& C, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-02 & DAC-03 & DAC-05 & MIN & TYP & MAX & UNITS \\
\hline \multirow{4}{*}{Monotonicity} & & & AC & AD & A/E & 10 & - & - & Bits \\
\hline & & & BC & BD & B/F & 9 & - & - & Bits \\
\hline & & & CC & CD & C/G & 8 & - & - & Bits \\
\hline & & & DD & DD & & 7 & - & - & Bits \\
\hline \multirow{5}{*}{Non-Linearity} & \multirow{5}{*}{INL} & & AC/BC & AD/BD & & - & - & \(\pm 0.1\) & \% FS \\
\hline & & & CC & CD & A/E & - & - & \(\pm 0.2\) & \% FS \\
\hline & & & & & B/F & - & - & \(\pm 0.3\) & \% FS \\
\hline & & & DD & DD & & - & - & \(\pm 0.4\) & \% FS \\
\hline & & & & & C/G & - & - & \(\pm 0.5\) & \% FS \\
\hline \multirow{8}{*}{Full Scale Tempco} & \multirow{8}{*}{\(\mathrm{T}_{\mathrm{C}}\)} & \multirow{6}{*}{INT REF} & AC/BC/CC & & A & - & - & \(\pm 60\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & & & & ALL & & - & \(\pm 60\) & - & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & & & & & B & - & \(\pm 45\) & \(\pm 90\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline & & & & & E/F/G & - & \(\pm 45\) & \(\pm 100\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & & & & & C & - & \(\pm 60\) & \(\pm 120\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & & & DD & & & - & - & \(\pm 150\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & & \multirow[b]{2}{*}{EXT REF} & ALL & & ALL & - & \(\pm 30\) & - & ppm/ \({ }^{\circ} \mathrm{C}\) \\
\hline & & & & ALL & & - & \(\pm 40\) & - & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Settling Time & \(\mathrm{T}_{\text {S }}\) & To 1/2 LSB, 10V Step (Note 4) & ALL & ALL & ALL & - & 2 & - & \(\mu \mathrm{s}\) \\
\hline \multirow{4}{*}{Full Range Output Voltage (Note 1)} & \multirow{4}{*}{\(V_{\text {FR }}\)} & \(\mathrm{V}_{\text {FR+ }}\) (SB High) & ALL & & ALL & +10 & - & +11.5 & Volts \\
\hline & & \(\mathrm{V}_{\text {FR- }}\) (SB Low) & ALL & & ALL & -11.5 & - & -10 & Volts \\
\hline & & DAC-03 + 10 V & & ALL & & +10 & - & + 11.5 & Volts \\
\hline & & \(+5 \mathrm{~V}\) & & ALL & & +5.00 & - & +5.75 & Volts \\
\hline \multirow{4}{*}{Zero Scale Offset} & \multirow{4}{*}{\(\mathrm{v}_{\mathrm{zs}}\)} & SB High. All other logic & & & ALL & - & \(\pm 1\) & \(\pm 5\) & mV \\
\hline & & inputs low. \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & ALL & & - & \(\pm 1\) & \(\pm 10\) & mV \\
\hline & & & ALL & & & - & \(\pm 5\) & \(\pm 10\) & mV \\
\hline & & \(T_{A}=\) Min or Max & ALL & & ALL & - & \(\pm 2\) & \(\pm 10\) & mV \\
\hline \multirow{3}{*}{Zero Scale Symmetry} & \multirow[t]{4}{*}{} & & AC/BC/CC & N/A & & - & \(\pm 1\) & \(\pm 5\) & \(m V\) \\
\hline & & (Note 2) & DD & N/A & & - & \(\pm 1\) & \(\pm 10\) & mV \\
\hline & & & & N/A & ALL & - & \(\pm 4\) & \(\pm 10\) & mV \\
\hline \multirow{4}{*}{Full Range Bipolar Symmetry} & & \(V_{\text {FR }+}-\mathrm{V}_{\text {FR }-} \mid\) & AC/BC/CC & & & - & \(\pm 30\) & \(\pm 60\) & mV \\
\hline & & (Note 3). & DD & N/A & & - & \(\pm 30\) & \(\pm 80\) & mV \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Min - Max & & & ALL & - & \(\pm 20\) & \(\pm 70\) & mV \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & ALL & - & \(\pm 10\) & \(\pm 50\) & \(m V\) \\
\hline Reference Input Bias Current & \(I_{B}\) & & ALL & ALL & ALL & - & 100 & - & nA \\
\hline Reference Input Impedance & \(\mathrm{Z}_{\text {IN }}\) & & ALL & ALL & ALL & - & 200 & - & \(\mathrm{M} \Omega\) \\
\hline \multirow[t]{2}{*}{Reference Input Slew Rate} & \multirow[t]{2}{*}{SR} & & ALL & ALL & E/F/G & - & 1.5 & - & \multirow[t]{2}{*}{\(\mathrm{V} / \mu \mathrm{s}\)} \\
\hline & & & & & A/B/C & - & 2.0 & - & \\
\hline Reference Output Voltage & \(V_{\text {REF }}\) & & ALL & ALL & ALL & - & 6.7 & - & Volts \\
\hline
\end{tabular}

\section*{NOTES:}

\footnotetext{
1. Reference Output terminal connected directly to Reference Input terminal, \(R_{\mathrm{L}}=2 \mathrm{k} \Omega\), all logic inputs \(\geq 2.0 \mathrm{~V}\)
2. Zero Scale Symmetry is the change in the output voltage produced by
3. Full Scale Bipolar Symmetry is the magnitude of the difference between \(\mathrm{V}_{\mathrm{FR}+}\) and \(/ \mathrm{V}_{\mathrm{FR}-\mid}\).
4. Guaranteed by design.
} switching the Sign Bit with all logic bits low ( \(\mathrm{V}_{\mathrm{zs}+}-\mathrm{V}_{\mathrm{zs}-}\) ).

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}, 0 \leq T_{A} \leq+70^{\circ} \mathrm{C}\) for DAC-02, and DAC-05E, F \& G, \(T_{A}=25^{\circ} \mathrm{C}\) for DAC-03 and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for DAC-05A, B \& C, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-02 & DAC-03 & DAC-05 & MIN & TYP & MAX & UNITS \\
\hline Logic Input Current & \(I_{\text {IN }}\) & Each input
\[
-5 \mathrm{~V} \text { to }\left(V_{+}-0.7\right) \mathrm{V}
\] & ALL & ALL & ALL & \[
-
\] & \[
\begin{aligned}
& \pm 1.0 \\
& \pm 1.0
\end{aligned}
\] & \[
\pm \overline{10.0}
\] & \(\mu \mathrm{A}\) \\
\hline Logic Input 0 & \(V_{\text {INL }}\) & & ALL & ALL & ALL & - & - & 0.8 & Volts \\
\hline Logic Input 1 & \(V_{\text {INH }}\) & & ALL. & ALL & ALL & 2.0 & - & - & Volts \\
\hline \multirow[t]{2}{*}{Positive Supply Current} & \multirow[t]{2}{*}{\(1+\)} & & \multirow[t]{2}{*}{\[
\begin{gathered}
A C / B C / C C \\
D D
\end{gathered}
\]} & \multirow[b]{2}{*}{ALL} & \multirow[t]{2}{*}{ALL} & - & +7 & +10 & mA \\
\hline & & & & & & - & +7 & +11.6 & mA \\
\hline \multirow{3}{*}{Negative Supply Current} & \multirow{3}{*}{1-} & & AC/BC/CC & & ALL & - & -9 & -10 & mA \\
\hline & & & DD & & & - & -9 & -11.6 & mA \\
\hline & & & & ALL & & - & -10 & -11.6 & mA \\
\hline \multirow{4}{*}{Power Supply Sensitivity} & \multirow{4}{*}{\(\mathrm{P}_{\text {SS }}\)} & \multirow[t]{2}{*}{\(V_{S}= \pm 12\) to \(\pm 18 \mathrm{~V}\)} & AC/BC/CC & \multirow{4}{*}{ALL} & & \(- \pm\) & 0.015 & \(\pm 0.05\) & \(\% \mathrm{~V}_{\mathrm{FS}} / \mathrm{V}\) \\
\hline & & & DD & & & & 0.015 & \(\pm 0.1\) & \% \(\mathrm{V}_{\mathrm{FS}} / \mathrm{V}\) \\
\hline & & \(\mathrm{T}_{\mathbf{A}}=\) Min to Max & & & ALL & & \(\pm 0.05\) & \(\pm 0.1\) & \% V \(\mathrm{FS}^{\prime}\) V \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & ALL & - & \(\pm .02\) & \(\pm .05\) & \(\% \mathrm{~V}_{\text {FS }} / \mathrm{V}\) \\
\hline \multirow{4}{*}{Power Dissipation} & \multirow{4}{*}{\(\mathrm{P}_{\mathrm{d}}\)} & \multirow[t]{2}{*}{\(\mathrm{I}_{\text {OUT }}=0\)} & AC/BC/CC & \multirow{4}{*}{ALL} & & - & 225 & 300 & mW \\
\hline & & & DD & & & - & 225 & 350 & mW \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & & & ALL & - & 200 & 300 & mW \\
\hline & & \(\mathrm{T}_{\mathrm{A}}=\) Min to Max & & & ALL & - & 250 & 350 & mW \\
\hline Output Drive Current & 10 & & N/A & ALL & N/A & - & - & 5 & mA \\
\hline
\end{tabular}

DICE CHARACTERISTICS


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, 25^{\circ} \mathrm{C}\), and +10 V Full Scale Output unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & \begin{tabular}{l}
DAC-02-N \\
LIMIT
\end{tabular} & \begin{tabular}{l}
DAC-02-G \\
LIMIT
\end{tabular} & \begin{tabular}{l}
DAC-02-GR \\
LIMIT
\end{tabular} & UNITS \\
\hline Resolution (Bits 11 and 12 Not Normally Used) & Bipolar Output Unipolar Output & \[
\begin{aligned}
& 13 \\
& 12
\end{aligned}
\] & \[
\begin{aligned}
& 13 \\
& 12
\end{aligned}
\] & \[
\begin{aligned}
& 13 \\
& 12
\end{aligned}
\] & Bits MAX \\
\hline Monotonicity & & 9 & 8 & 7 & Bits MIN \\
\hline Nonlinearity & & \(\pm 0.1\) & \(\pm 0.2\) & \(\pm 0.4\) & \% FS MAX \\
\hline Zero Scale Offset & Sign Bit High, All Other Inputs Low & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & mV MAX \\
\hline Zero Scale Symmetry & \(\pm 10 \mathrm{~V}\) Full Scale & \(\pm 5.0\) & \(\pm 5.0\) & \(\pm 10\) & mV MAX \\
\hline Full Scale Bipolar Symmetry & \(\pm 10 \mathrm{~V}\) Full Scale & \(\pm 60\) & \(\pm 60\) & \(\pm 80\) & mV MAX \\
\hline Power Supply Rejection & \(\mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & 0.05 & 0.05 & 0.1 & \(\% \mathrm{~V}_{\text {FS }} / \mathrm{V}\) MAX \\
\hline Power Dissipation & \(\mathrm{I}_{\text {OUT }}=0\) & 300 & 300 & 350 & mW MAX \\
\hline Logic Input "0" & & 0.8 & 0.8 & 0.8 & \(\checkmark\) MAX \\
\hline Logic Input "1" & & 2.0 & 2.0 & 2.0 & \(V\) MIN \\
\hline Output Voltage Analog (All Bits High) & \begin{tabular}{l}
\(V_{F R}+(\) Sign Bit High \()\) \\
VFR - (Sign Bit Low)
\end{tabular} & \[
\begin{array}{r} 
\pm 11.5 \\
\pm 10
\end{array}
\] & \[
\begin{array}{r} 
\pm 11.5 \\
\pm 10
\end{array}
\] & \[
\begin{array}{r} 
\pm 11.5 \\
\pm 10
\end{array}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and +10 V Full Scale Output, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{gathered}
\text { DAC-02-N } \\
\text { TYP }
\end{gathered}
\] & \[
\underset{\text { TYP }}{\substack{\text { DAC-02-G } \\ \hline}}
\] & \[
\begin{gathered}
\text { DAC-02-GR } \\
\text { TYP }
\end{gathered}
\] & UNITS \\
\hline Full Scale Tempco & TCV \({ }_{\text {FS }}\) & Internal Reference & 60 & 60 & 90 & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Settling Time ( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ) & \(\mathrm{t}_{\text {s }}\) & To \(\pm 1 / 2\) LSB 10 Volt Step & 2.0 & 2.0 & 2.0 & \(\mu \mathrm{S}\) \\
\hline Logic Input Current & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1.0 & 1.0 & 1.0 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

NOTE: When ordering DICE in this series, use DAC-02 numbers and grades above.

\section*{TYPICAL APPLICATIONS}

The DAC-02's, DAC-03's and DAC-05's logic input stages require about \(1 \mu \mathrm{~A}\) and are capable of operation with inputs between -5 volts and \(V+\) less 0.7 volt. This wide input voltage range allows direct CMOS interfacing in most applications, the exception being where the CMOS logic and D/A converter must use the same positive power supply.
In this special case, a diode should be placed in series with the CMOS driving device's \(V_{D D}\) lead as shown in Figure 1. The diode limits \(V_{D}\) to \(V+\) less 0.7 volt - since the output from the CMOS device cannot exceed this value, the DAC's maximum input voltage rule is satisfied. Summarizing: in all applications, the DAC-02, DAC-03 and DAC-05 require either no interfacing components, or at most a single inexpensive diode for full CMOS compatibility.

\section*{CMOS LOGIC INTERFACE CIRCUIT}


\section*{CONNECTION INFORMATION}

FULL SCALE ADJUSTMENT CIRCUIT


\section*{FULL SCALE ADJUSTMENT}

Full Range output voltage may be trimmed by use of a potentiometer and series resistor as shown; however, best results
will be obtained if a low tempco resistor is used or if pot and resistor tempcos match. Alternatively, a single pot of \(\leq 72 \mathrm{k} \Omega\) may be used.

\section*{REFERENCE INPUT BYPASS}

Lowest noise and fastest settling operation will be obtained by bypassing the Reference Input to Analog Ground with a \(0.01 \mu \mathrm{~F}\) disk capacitor.

\section*{GROUNDING}

For optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably near the DAC-02, DAC-03 and DAC-05 package, so that the large digital currents do not flow through the analog ground path.

\section*{APPLICATIONS INFORMATION}

\section*{LOWER RESOLUTION APPLICATIONS}

For applications not requiring full 10-bit resolution, unused logic inputs should be tied to ground.

\section*{UNIPOLAR OPERATION}

Operation as a 10 -bit straight binary converter may be implemented by permanently tying the Sign Bit to +5 V (for positive Full Scale output) or to ground (for negative Full Scale output). In the DAC-03 only, Pin 18 unipolar enable is tied to Pin 17.

\section*{POWER SUPPLIES}

The DAC-02, DAC-03 and DAC-05 will operate within specifications for power supplies ranging from \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\). Power supplies should be bypassed near the package with a \(0.1 \mu \mathrm{~F}\) disk capacitor.

\section*{CAPACITIVE LOADING}

The output operational amplifier provides stable operation with capacitive loads up to 100 pF .

\section*{REFERENCE OUTPUT}

For best results, Reference Output current should not exceed \(100 \mu \mathrm{~A}\).

\section*{USE WITH EXTERNAL REFERENCES}

Positive-polarity external reference voltages referred to Analog Ground may be applied to the Reference Input terminal to improve Full Scale Tempco, to provide tracking to other system elements, or to slave a number of DAC-02s, DAC-03s and DAC-05s to the Reference Output of any one of them. This reference voltage should be between +5 V to +7 V for optimum performance.

\section*{SIGN PLUS MAGNITUDE CODING TABLE (DAC-02 and DAC-05)}
\begin{tabular}{lcccccccccccc}
\hline & SIGN BIT MSB & & & & & & LSB \\
\hline + FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline + HALF SCALE & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline ZERO SCALE \((+)\) & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline ZERO SCALE \((-)\) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline - HALF SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline - FULL SCALE & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

\title{
DAC-04/DAC-06 TWO'S COMPLEMENT 10-BIT D/A CONVERTER
}

\section*{FEATURES}
- Complete Includes Reference and Op Amp
- Compact Single 18-Pin DIP Package
- Bipolar Output . . . . . . . . . . . . . Two's Complement Coding
- Monotonicity Guaranteed
- Nonlinearity \(\pm 1\) LSB
- Fast \(\qquad\) \(1.5 \mu \mathrm{~s}\) Settling Time
- Low Power Consumption 300 mW Maximum
- TTL, CMOS Compatible Inputs
- \(\mathbf{1 2 5}{ }^{\circ}\) C Tested Dice Available

\section*{GENERAL DESCRIPTION}

The DAC-04 and DAC-06 are complete 10-Bit Two's Complement D/A Converters on a single \(90 \times 163\) mil monolithic chip. All elements of a complete bipolar output Two's Com-

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{cccc}
\hline & PACKAGE 18 PIN HERMETIC DIP \\
\hline MONO- & MILITARY & COMMERCIAL \\
TONICITY & TEMP* & \multicolumn{2}{c}{ TEMP } \\
\hline 10 & & DAC-06EX \\
9 & DAC-06BX & DAC-04BCX & DAC-06FX \\
8 & DAC-06CX & DAC-04CCX & DAC-06GX \\
7 & & DAC-04DDX & \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
plement DAC are included - precision voltage reference, current steering logic, current sources, R-2R resistor network, bipolar offset circuit and high speed internally compensated output op amp. Monotonicity guaranteed over the entire \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) temperature range is achieved using an untrimmed diffused R-2R resistor network. The buffered reference input is capable of tracking over a wide range of voltages, increasing application flexibility. The user may also easily implement One's Complement, Straight Offset Binary, or unipolar operation. The \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) power supply range, low power consumption, TTL and CMOS compatibility, wide logic input compatibility, and adaptable logic coding capability assure utility in a wide range of applications.

PIN CONNECTIONS
```

18-PIN DIP (X-Suffix)

```

\section*{SIMPLIFIED SCHEMATIC}


\section*{ABSOLUTE MAXIMUM RATINGS (Note)}

Operating Temperature Range
\begin{tabular}{|c|c|}
\hline DAC-06B, C &  \\
\hline DAC-04B,C,D, DAC-06E,F,G & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline V+ Supply to Analog Ground & 0 to +18 V \\
\hline V- Supply to Analog Ground & 0 to -18V \\
\hline Analog Ground to Digital Ground & 0 to \(\pm 0.5 \mathrm{~V}\) \\
\hline
\end{tabular}

Logic Inputs to Digital Ground ............ -5 V to (V+-0.7)V
Internal Reference Output Current . .................... \(300 \mu \mathrm{~A}\)
Reference Input Voltage ............................ . . 0 to +10 V
Bipolar Offset Input Voltage......................... . 0 to +10 V
Internal Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
Lead Soldering Temperature ( 60 sec ) . . . . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)
Output Short Circuit Duration........................ Indefinite
(Short circuit may be to ground or either supply)
NOTE: Ratings apply to both DICE and packaged devices unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} ;-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for DAC-06B \& C ; and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\) for DAC-04B, C \& D and DAC-06E, F \& G, unless otherwise noted.


\section*{NOTES:}
1. May be operated in the 0 to +10 V unipolar mode by shorting Pin 18 to
Ground.
2. \(\mathrm{V}_{\mathrm{FR}}=\left|\mathrm{V}_{\mathrm{FR}}+\left|+\left|\mathrm{VFR}^{-}\right|\right.\right.\)and is trimmable to exactly 10 V range with the circuit
shown in typical applications.
3. Bipolar offset voltage is trimmable to exact two's or one's complement condition with the circuit shown in typical applications.

DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)

1. BIT 1 MSB (SIGN BIT)
10. BIT 10 LSB
2. BIT 2
11. DIGITAL GROUND
3. BIT 3
12. \(V\)
4. BIT 4
13. ANALOG GROUND
5. BIT 5
14. ANALOG OUTPUT
6. BIT 6 15. REF IN
7. BIT 7
16. \(\mathrm{V}+\)
8. BIT 8
17. REF OUT
9. BIT 9
18. BIPOLAR ADJUST

DIE SIZE \(0.163 \times 0.090\) inch
NOTE:
Voltage Output Range programmable by connecting *(10V) to Analog Output for 10 volt range. Jumper from \({ }^{* *}(5 \mathrm{~V})\) to Analog Output sets device to 5 volt range.
\(\dagger\) Two additional least significant bits are provided.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) for DAC-04NT, GT and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for DAC-04N, G, GR, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & DAC-04NT LIMIT & DAC-04N LIMIT & DAC-04GT LIMIT & DAC-04G LIMIT & DAC-04GR LIMIT & UNITS \\
\hline Resolution & Bipolar Output & 12 & 12 & 12 & 12 & 12 & Bits Min \\
\hline Monotonicity & & 10 & 9 & 9 & 8 & 7 & Bits Min \\
\hline Nonlinearity & & \(\pm 0.2\) & \(\pm 0.2\) & \(\pm 0.4\) & \(\pm 0.2\) & \(\pm 0.4\) & \% FS Min \\
\hline \multirow[t]{2}{*}{Bipolar Offset Voltage} & Short Ref Input to Reference & +2.5 & +2.5 & +2.5 & +2.5 & +2.5 & \(\checkmark\) MAX \\
\hline & Output and Bipolar Adjust & -5.0 & -5.0 & -5.0 & -5.0 & -5.0 & \(V\) Min \\
\hline Power Supply Rejection & \(\mathrm{V}_{S}= \pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & 0.1 & 0.1 & 0.1 & 0.1 & 0.15 & \% \(\mathrm{V}_{\text {FS }}\) Max \\
\hline Power Dissipation & \(\mathrm{I}_{\text {OUT }}=0\) & 350 & 300 & 350 & 300 & 350 & mW Max \\
\hline Logic Input "0" & & 0.8 & 0.8 & 0.8 & 0.8 & 0.8 & \(\checkmark\) Max \\
\hline Logic Input "1" & & 2.0 & 2.0 & 2.0 & 2.0 & 2.0 & \(\checkmark\) Min \\
\hline \multirow[t]{2}{*}{Analog Output Voltage} & Short Reference Input & 11.5 & 11.5 & 11.5 & 11.5 & 11.5 & \(\checkmark\) Max \\
\hline & to Reference Output & 10.0 & 10.0 & 10.0 & 10.0 & 10.0 & \(\checkmark\) Min \\
\hline
\end{tabular}

NOTE: For \(25^{\circ} \mathrm{C}\) characteristics of DAC-04NT \& GT, see DAC-04N \& G characteristics respectively.

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\pm 5 \mathrm{~V}\) Full Scale Output, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{gathered}
\text { DAC-04NT } \\
\text { TYP }
\end{gathered}
\] & DAC-04N TYP & \[
\begin{gathered}
\text { DAC-04GT } \\
\text { TYP }
\end{gathered}
\] & \[
\begin{gathered}
\text { DAC-04G } \\
\text { TYP }
\end{gathered}
\] & \[
\begin{gathered}
\text { DAC-04GR } \\
\text { TYP }
\end{gathered}
\] & UNITS \\
\hline Full Scale Tempco & \(\mathrm{TCV}_{\mathrm{FS}}\) & Internal Reference & \(\pm 60\) & \(\pm 60\) & \(\pm 60\) & \(\pm 60\) & \(\pm 90\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Settling Time
\[
\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)
\] & \(t_{s}\) & To \(\pm 1 / 2\) LSB 10 Volt Step & 1.5 & 1.5 & 1.5 & 1.5 & 1.5 & \(\mu \mathrm{S}\) \\
\hline Logic Input Current & & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1.0 & 1.0 & 1.0 & 1.0 & 1.0 & \(n \mathrm{~A}\) \\
\hline
\end{tabular}

\section*{TYPICAL APPLICATIONS}

\section*{ADJUSTNG FOR TWO'S COMPLEMENT CODING}
1. Connect Full Scale Adjust and Bipolar Adjust Circuitry as shown in figure.
2. Turn all bits \(\operatorname{OFF}\left(\mathrm{V}_{\mathrm{FS}-}\right)=1000000000\)
3. Adjust Bipolar Pot for \(\mathrm{V}_{\mathrm{FS}}\) at output \(\qquad\)
4. Turn all bits \(\mathrm{ON}\left(\mathrm{V}_{\mathrm{FR}+}\right)-0111111111\)
5. Adjust Full Scale Pot for desired \(\mathrm{V}_{\mathrm{FR}+}\) value \(\qquad\) \(+4.990 \mathrm{~V}\)
6. Check Zero Scale Reading ( \(\mathrm{V}_{\mathrm{Zs}}\) ) -0000000000

If this reading is outside desired \(\mathrm{V}_{\mathrm{Zs}}\) range, readjust Bi polar Pot until the output reads 0.0000 V .

TWO'S COMPLEMENT CODING TABLE
\begin{tabular}{lrlllllllllll}
\hline & MSB & & & & & & & & LSB & \begin{tabular}{c} 
INEAL \\
OUTPUT
\end{tabular} \\
\hline \(\mathrm{V}_{\mathrm{FS}+}-1 \mathrm{LSB}\) & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +4.990 V \\
\hline \(\mathrm{~V}_{\mathrm{FS}+}-2 \mathrm{LSB}\) & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & +4.980 V \\
\hline+1 LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & +0.010 V \\
\hline Zero & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 V \\
\hline-1 LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -0.010 V \\
\hline \(\mathrm{~V}_{\mathrm{FS}-}+\) LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.990 V \\
\hline \(\mathrm{~V}_{\mathrm{FS}-}\) & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000 V \\
\hline
\end{tabular}

\section*{ADJUSTING FOR ONE'S COMPLEMENT CODING}
1. Connect Full Scale Adjust and Bipolar Adjust Circuitry as shown in above figure.
2. Turn all bits OFF ( \(\mathrm{V}_{\mathrm{FR}-}\) ) -1000000000
3. Adjust Bipolar Pot for \(\mathrm{V}_{\mathrm{FR}-}\) at output . . . . . . . . . . -5.0000 V
4. Turn all bits \(\mathrm{ON}\left(\mathrm{V}_{\mathrm{FR}+}\right)-0111111111\)
5. Adjust Full Scale Pot for desired
\(V_{F R+}\) value .......................................... +5.0000 V

\section*{ONE'S COMPLEMENT CODING TABLE}
\begin{tabular}{lllllllllllll}
\hline & MSB & & & & & & & & & LSB & \begin{tabular}{c} 
INEAL \\
OUTPUT
\end{tabular} \\
\hline \(\mathrm{V}_{\mathrm{FS}+}-1 \mathrm{LSB}\) & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +5.000 V \\
\hline \(\mathrm{~V}_{\mathrm{FS}+}-2 \mathrm{LSB}\) & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & +4.990 V \\
\hline+0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & +0.005 V \\
\hline-0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -0.005 V \\
\hline \(\mathrm{~V}_{\mathrm{FS}-}+2 \mathrm{LSB}\) & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.990 V \\
\hline \(\mathrm{~V}_{\mathrm{FS}-}+1 \mathrm{LSB}\) & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000 V \\
\hline
\end{tabular}

Note that two zero states will straddle ( \(\pm 1 / 2\) LSB) the true zero. Therefore the DAC will give symmetrical outputs for both positive and negative full scale.

\section*{REFERENCE OUTPUT}

For best results, Reference Output current should not exceed \(100 \mu \mathrm{~A}\).

\section*{POWER SUPPLIES}

The DAC-04 and DAC-06 will operate within specifications for power supplies ranging from \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\). Power supplies should be bypassed near the package with a \(0.1 \mu \mathrm{~F}\) disk capacitor. Chip users should connect the substrate to V -.

\section*{GROUNDING}

For optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably at the DAC-04 and DAC-06 package, so that large degital currents do not flow through the analog ground path.

\section*{CAPACITIVE LOADING}

The output operational amplifier provides stable operation with capacitive loads up to 100 pF .

\section*{FULL SCALE OUTPUT RANGE AND} BIPOLAR OFFSET ADJUSTMENT CIRCUIT


\section*{EXTERNAL ADJUSTMENT NETWORK}

Full Scale Output Range and Bipolar Offset may be adjusted by using the circuit shown in the figure above. Best results will be obtained when low tempco pots and resistors are used, or if pot and resistor tempcos match.

\section*{TYPICAL APPLICATIONS}

\section*{IMPLEMENTING}

Offset Binary coding is exactly the same as Two's Complement coding except that the most significant bit occurs in true, rather than inverted form and the output states are relabeled. To convert the DAC-04 and DAC-06 to Offset Binary code operation, simply place a logic inverter in series with the MSB input (Pin 1) and invert the MSB value shown in steps 2, 4 and 6 of the Two's Complement adjustment procedure shown above.

\section*{OFFSET BINARY CODING TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & \multicolumn{8}{|l|}{MSB INPUT} & \multicolumn{2}{|l|}{LSB} & IDEAL OUTPUT \\
\hline \(\mathrm{V}_{\text {FS }+}-1 \mathrm{LSB}\) & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \(+4.990 \mathrm{~V}\) \\
\hline \(\mathrm{V}_{\mathrm{FS}+}\)-2LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & \(+4.980 \mathrm{~V}\) \\
\hline ZERO & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.00 \\
\hline \[
\begin{aligned}
& \text { ZERO } \\
& \text { 1LSB }
\end{aligned}
\] & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -0.005V \\
\hline \(\mathrm{V}_{\text {FS }-}+1 \mathrm{LSB}\) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.990V \\
\hline \(\mathrm{V}_{\mathrm{FS}-}\) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000V \\
\hline
\end{tabular}

\section*{INTERFACING WITH CMOS LOGIC}

The DAC-04 and DAC-06 logic input stages require about \(1 \mu \mathrm{~A}\) and are capable of operation with inputs between -5 volts and \(\mathrm{V}+\) less 0.7 volt. This wide input voltage range
allows direct CMOS interfacing in most applications, the exception being where the CMOS logic and D/A converter must use the same positive power supply.

In this special case, a diode should be placed in series with the CMOS driving device's \(V_{D D}\) lead as shown in Figure 1. The diode limits \(V_{D}\) to \(V+\) less 0.7 volt - since the output from the CMOS device cannot exceed this value, the DAC's maximum input voltage rule is satisfied. Summarizing: in all applications, the DAC-06 requires either no interfacing components, or at most a single inexpensive diode for full CMOS compatibility.

\section*{CMOS LOGIC INTERFACE CIRCUIT}


\section*{8-BIT HIGH-SPEED MULTIPLYING D/A CONVERTER \\ UNIVERSAL DIGITAL LOGIC INTERFACE}

\section*{FEATURES}
- Fast Settling Output Current . . . . . . . . . . . . . . . . . . . 85ns
- Full Scale Current Prematched to \(\pm 1\) LSB
- Direct Interface to TTL, CMOS, ECL, HTL, PMOS
- Nonlinearity to \(\pm 0.1 \%\) Maximum Over Temperature Range
- High Output Impedance and Compliance
\(-10 V\) to \(+18 V\)
- Differential Current Outputs
- Wide Range Multiplying Capability . . . 1MHz Bandwidth
- Low FS Current Drift . . . . . . . . . . . . . . . . . . . \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
- Wide Power Supply Range . . . . . . . . . . . . . \(\pm 4.5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- Low Power Consumption . . . . . . . . . . . . . . 33mW @ \(\pm 5 \mathrm{~V}\)
- Low Cost

\section*{GENERAL DESCRIPTION}

The DAC-08 series of 8 -bit monolithic Digital-to-Analog Converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.
Advanced circuit design achieves \(85 n\) s settling times with very low "glitch" and at low power consumption. Monotonic multiplying performance is attained over a wide 40 to 1 reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all
popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

High-voltage compliance dual-complementary current outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. In many applications, the outputs can be directly converted to voltage without the need for an external op amp.
All DAC-08 series models guarantee full 8 -bit monotonicity, and nonlinearities as tight as \(\pm 0.1 \%\) over the entire operating temperature range are available. Device performance is essentially unchanged over the \(\pm 4.5\) to \(\pm 18 \mathrm{~V}\) power supply range, with 33 mW power consumption attainable at \(\pm 5 \mathrm{~V}\) supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications; devices processed to MIL-STD-883, Level B are available.

DAC-08 applications include 8-bit, \(1 \mu \mathrm{SA} / \mathrm{D}\) converters, servo motor and pen drivers, waveform generators, audio encoders and attenuators, analog meter drivers, programmable power supplies, CRT display drivers, high-speed modems and other applications where low cost, high speed and complete input/output versatility are required.

\section*{EQUIVALENT CIRCUIT}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Operating Temperature} \\
\hline DAC-08AQ, Q & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC-08HQ, EQ, CQ & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ}\) \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{Storage Temperature . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)} \\
\hline Power Dissipation* & 500 mW \\
\hline Derate above \(100^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline Lead Soldering Temperature (60 sec.) & \(300^{\circ} \mathrm{C}\) \\
\hline ver full operating range & \\
\hline
\end{tabular}
V + Supply to V-Supply ..... 36 V
Logic Inputs V - to V - plus 36 V
VLC ............................................. . . . V- to \(\mathrm{V}_{+}\)
Analog Current Outputs (at \(\mathrm{V}_{\mathrm{S}^{-}}=15 \mathrm{~V}\) ) ..... 4.25 mA
Reference Inputs ( \(\mathrm{V}_{14}\) to \(\mathrm{V}_{15}\) ) V- to V+
Reference Input Differential Voltage
( \(V_{14}\) to \(V_{15}\) )\(\pm 18 \mathrm{~V}\)
Reference Input Current ( \({ }_{114}\) ) ..... 5.0 mANOTE: Absolute ratings apply to both DICE and packaged parts unlessotherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\mathrm{OUT}}\) and \(\overline{\mathrm{IOUT}}\).


NOTE: Guaranteed by design.

\section*{DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)}
\begin{tabular}{|c|c|c|c|c|}
\hline DIE SIZE \(0.085 \times 0.062\) inch &  & \begin{tabular}{l}
1. \(\mathrm{V}_{\mathrm{LC}}\) \\
2. I \(\overline{\mathrm{OUT}}\) \\
3. V - \\
4. Iout \\
5. BIT 1 (MSB) \\
6. BIT 2 \\
7. BIT 3 \\
8. BIT 4
\end{tabular} & \begin{tabular}{l}
9. BIT 5 \\
10. BIT 6 \\
11. BIT 7 \\
12. BIT 8 (LSB) \\
13. \(v+\) \\
14. \(\mathrm{V}_{\text {REF }}(+)\) \\
15. \(V_{\text {feF }}(-)\) \\
16. COMP
\end{tabular} & Refer to Section 2 for additional DICE information. \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) for DAC-08NT, GT and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for DAC-08N, G, GR, \(I_{\text {REF }}=2.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics apply to both \(\mathrm{I}_{\mathrm{OUT}}\) and \(\mathrm{I} \overline{\mathrm{OUT}}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-08NT LIMIT & DAC-08N LIMIT & DAC-08GT LIMIT & DAC-08G
LIMIT & DAC-08GR LIMIT & UNITS \\
\hline Resolution & & & 8 & 8 & 8 & 8 & 8 & Bits MIN \\
\hline Monotonicity & & & 8 & 8 & 8 & 8 & 8 & Bits MIN \\
\hline Nonlinearity & & & \(\pm 0.1\) & \(\pm 0.1\) & \(\pm 0.19\) & \(\pm 0.19\) & \(\pm 0.39\) & Bits MIN \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {OC }}\) & Full Scale Current Change < 1/2 LSB & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & Volts MAX Volts MIN \\
\hline Full Scale Current & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{FS} 4} \text { or } \\
& \mathrm{I}_{\mathrm{FS} 2} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& V_{\text {REF }}=10.000 \mathrm{~V} \\
& R_{14}, R_{15}=5.000 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & mA MAX mA MIN \\
\hline Full Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & & \(\pm 8.0\) & \(\pm 8.0\) & \(\pm 8.0\) & \(\pm 8.0\) & \(\pm 16\) & nA MAX \\
\hline Zero Scale Current & \(\mathrm{I}_{\mathrm{zs}}\) & & 2.0 & 2.0 & 4.0 & 4.0 & 4.0 & nA MAX \\
\hline Output Current Range & \[
\begin{aligned}
& I_{F S 1} \text { or } \\
& I_{F S 2}
\end{aligned}
\] & \[
\begin{aligned}
& V-=-5.0 \mathrm{~V}, \\
& V_{\text {REF }}=+15 \mathrm{~V} \\
& \mathrm{~V}-=-7.0 \mathrm{~V}, \\
& \mathrm{~V}_{\text {REF }}=+25 \mathrm{~V} \\
& \mathrm{R}_{14}, \mathrm{R}_{15}=5.000 \mathrm{k} \Omega \\
& \hline
\end{aligned}
\] & 2.1
4.2 & 2.1
4.2 & 2.1
4.2 & \[
\begin{aligned}
& 2.1 \\
& 4.2
\end{aligned}
\] & 2.1
4.2 & \begin{tabular}{l}
mA MAX \\
mA MAX
\end{tabular} \\
\hline Logic Input "0" & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) MAX \\
\hline Logic Input "1" & \(\mathrm{V}_{\text {IH }}\) & & 2.0 & 2.0 & 2.0 & 2.0 & 2.0 & \(\checkmark\) MIN \\
\hline \begin{tabular}{l}
Logic Input Current \\
Logic "0" \\
Logic "1"
\end{tabular} & \[
\begin{aligned}
& V_{\mathrm{IL}} \\
& \mathrm{I}_{\mathrm{IH}} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V} \text { to }+0.8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
\(\pm 10\) \\
\(\pm 10\) \\
\hline
\end{tabular} & & & \[
\begin{aligned}
& \pm 10 \\
& \pm 10 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \(\mu \mathrm{A}\) MAX \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & +18
-10 & +18
-10 & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +18 \\
& -10
\end{aligned}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline Reference Bias Current & \(\mathrm{I}_{15}\) & & 3.0 & 3.0 & 3.0 & 3.0 & 3.0 & \(\mu \mathrm{A}\) MAX \\
\hline \begin{tabular}{l}
Power Supply \\
Sensitivity
\end{tabular} & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \mathrm{PSSI}_{\mathrm{FS}-}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-18 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}
\end{aligned}
\] & 0.01 & 0.01 & 0.01 & 0.01 & 0.01 \%FS & S/\%V MAX \\
\hline Power Supply Current & \(1+\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}} \leq 2.0 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-7.8
\end{array}
\] & mA MAX \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }} \leq 2.0 \mathrm{~mA}
\end{aligned}
\] & 174 & 174 & 174 & 174 & 174 & mW MAX \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics apply to both I OUT and IOUT.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & ALL GRADES TYPICAL & UNITS \\
\hline Reference Input Slew Rate & dl/dt & & 8.0 & \(\mathrm{mA} / \mathrm{ns}\) \\
\hline Propagation Delay & \(\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Any Bit & 35 & ns \\
\hline Settling Time & \(t_{s}\) & To \(\pm 1 / 2\) LSB, All Bits Switched ON or OFF,
\[
\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & 85 & ns \\
\hline
\end{tabular}

NOTE:
For DACO8NT \& GT \(25^{\circ} \mathrm{C}\) characteristics, see DACO8N \& G characteristics
respectively.

ORDERING INFORMATION \(\dagger\) **
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{NL} & \multicolumn{2}{|l|}{DUAL INLINE PACKAGE} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \text { OPERATING } \\
& \text { TEMPERATURE } \\
& \text { RANGE }
\end{aligned}
\]} \\
\hline & \[
\begin{aligned}
& \text { HERMETIC } \\
& 16 \text { PIN }
\end{aligned}
\] & PLASTIC 16 PIN & \\
\hline \multirow[t]{2}{*}{0.1\%} & DAC08AQ* & \multirow[t]{2}{*}{DAC08HP} & MIL \\
\hline & DAC08HQ & & COM \\
\hline \multirow[t]{2}{*}{0.1\%} & DAC08Q* & \multirow[t]{2}{*}{DAC08EP} & MIL \\
\hline & DAC08EY & & COM \\
\hline 0.39\% & DAC08CQ & DAC08CP & COM \\
\hline
\end{tabular}
*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
**See JM38510/11301/11302, this section, for JAN qualified DAC-08.
PULSED REFERENCE OPERATION


PIN CONNECTION
\begin{tabular}{|c|c|}
\hline \(\mathrm{v}_{\mathrm{LC}} 1\) & 16 COMPENSATION \\
\hline Tout 2 & \(15 \mathrm{Vref}(-)\) \\
\hline \(v-3\) & \(14 \mathrm{VREF}(+)\) \\
\hline lout 4 & \(13 \mathrm{v}+\) \\
\hline MSB \(\mathrm{B}_{1} 5\) & \(12 \mathrm{B8}\) LSB \\
\hline B2 6 & 11) \(\mathrm{B}^{\text {8 }}\) \\
\hline B3 7 & \(10 \mathrm{B6}\) \\
\hline B4 8 & \(9 \mathrm{B5}\) \\
\hline \multicolumn{2}{|l|}{16-PIN DUAL-IN.LINE} \\
\hline
\end{tabular}

FAST PULSED REFERENCE OPERATION

\(R_{E Q} \approx 200 \Omega\) 200NSEC/DIVISION
\(R_{\mathrm{L}}=100 \Omega\)
\(\mathrm{C} C=0\)


50NSEC/DIVISION


SETTLING TIME FIXTURE 5ONSEC/DIVISION
SETTLING TIME FIXTUR
\(I_{F S}=2 \mathrm{~mA}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega\)
\(1 / 2 L S B=4 \mu \mathrm{~A}\)

FULL SCALE CURRENT vs REFERENCE CURRENT


REFERENCE AMP COMMON MODE RANGE


OUTPUT CURRENT vs OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)


LSB PROPAGATION DELAY vs Ifs


LOGIC INPUT CURRENT vs INPUT VOLTAGE


OUTPUT VOLTAGE COMPLIANCE vs TEMPERATURE


REFERENCE INPUT FREQUENCY RESPONSE



BIT TRANSFER
CHARACTERISTICS


\section*{TYPICAL PERFORMANCE CURVES}


\section*{BASIC CONNECTIONS}

ACCOMODATING BIPOLAR REFERENCES


\section*{BASIC POSITIVE REFERENCE OPERATION}


\section*{BASIC UNIPOLAR NEGATIVE OPERATION}


\section*{BASIC CONNECTIONS}

BASIC BIPOLAR OUTPUT OPERATION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow{8}{*}{IREF( \({ }^{(+)}=\) 2.000 mA} & \multirow{8}{*}{} & & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & \(E_{0} \quad \overline{E_{0}}\) \\
\hline & & POS FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \(-9.920+10.000\) \\
\hline & & POS FULL RANGE - LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & \(-9.840+9.920\) \\
\hline & & ZERO SCALE + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(-0.080+0.160\) \\
\hline & & ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & \(0.000+0.080\) \\
\hline & & ZERO SCALE -LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +0.080 0.000 \\
\hline & & NEG FULL SCALE + LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & +9.920-9.840 \\
\hline & & NEG FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & +10.000-9.920 \\
\hline
\end{tabular}

\section*{RECOMMENDED FULL SCALE ADJUSTMENT CIRCUIT}


BASIC NEGATIVE REFERENCE OPERATION


OFFSET BINARY OPERATION

\begin{tabular}{lccccccccc}
\hline & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & \(\mathbf{E}_{\mathbf{O}}\) \\
\hline POS FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +4.960 \\
\hline ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.00 \\
\hline NEG FULL SCALE +1 LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.960 \\
\hline NEG FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000 \\
\hline
\end{tabular}

\section*{BASIC CONNECTIONS}

POSITIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO TO (PIN 2); CONNECT IO (PIN 4) TO GROUND

NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO TO (PIN 2); CONNECT IO (PIN 4) TO GROUND

\section*{INTERFACING WITH VARIOUS LOGIC FAMILIES}


\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC-08 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0 mA . The full scale output current is a linear function of the reference current and is given by:
\[
I_{F R}=\frac{255}{256} \times I_{\text {REF }} \text { where } I_{R E F}=I_{14} .
\]

In positive reference applications, an external positive reference voltage forces current through \(\mathrm{R}_{14}\) into the \(\mathrm{V}_{\mathrm{REF}(+)}\) terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\mathrm{REF}(-)}\) at pin 15; reference current flows from ground through \(\mathrm{R}_{14}\) into \(\mathrm{V}_{\mathrm{REF}}(+)\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance
presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. \(R_{15}\) (nominally equal to \(R_{14}\) ) is used to cancel bias current errors; \(\mathrm{R}_{15}\) may be eliminated with only a minor increase in error.

Bipolar references may be accomodated by offsetting \(\mathrm{V}_{\text {REF }}\) or pin 15. The negative common mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}}{ }^{-}=\mathrm{V}\) - plus (I \(\mathrm{I}_{\text {REF }} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V . The positive common mode range is \(\mathrm{V}+\) less 1.5 V .

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, \(\mathrm{R}_{14}\) should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{F S}\) will eliminate the need for trimming \(I_{R E F}\). If required, full scale trimming may be accomplished by adjusting the value of \(R_{14}\), or by using a potentiometer for \(R_{14}\). An improved method of full scale trimming which
eliminates potentiometer T.C. effects is shown in the recommended full scale adjustment circuit.
Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2 mA to +4.0 mA .

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}

AC reference applications will require the reference amplifer to be compensated using a capacitor from pin 16 to \(\mathrm{V}-\). The value of this capacitor depends on the the impedance presented to pin 14: for \(R_{14}\) values of 1.0, 2.5 and \(5.0 \mathrm{k} \Omega\), minimum values of \(C_{C}\) are 15,37 , and 75 pF . Larger values of \(R_{14}\) require proportionately increased values of \(C_{C}\) for proper phase margin.
For fastest response to a pulse, low values of \(\mathrm{R}_{14}\) enabling small \(\mathrm{C}_{\mathrm{C}}\) values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R_{14}=1 \mathrm{k} \Omega\) and \(C_{C}=15 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu\) s enabling a transition from \(\mathrm{I}_{\text {REF }}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns .
Operation with pulse inputs to the reference amplifier may be accomodated by an alternate compensation scheme. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(\mathrm{I}_{\text {REF }}=0\) ) condition. Full scale transition ( 0 to 2 mA ) occurs in 120 ns when the equivalent impedance at pin 14 is \(200 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(16 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(\mathrm{R}_{\mathrm{IN}}\) and \(\mathrm{V}_{\mathrm{IN}}\) values.

\section*{LOGIC INPUTS}

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(2 \mu \mathrm{~A}\) logic input current and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -10 V and +18 V . This enables direct interface with +15 V CMOS logic, even when the DAC-08 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: \(V\) - plus (I \(I_{\text {REF }} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, \(\mathrm{V}_{\mathrm{Lc}}\) ). The appropriate graph shows the relationship between \(\mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{V}_{\mathrm{TH}}\) over the temperature range, with \(\mathrm{V}_{\mathrm{TH}}\) nominally 1.4 above \(\mathrm{V}_{\mathrm{LC}}\). For TTL and DTL interface, simply ground pin 1. When interfacing ECL, an \(I_{\text {REF }}=1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see previous page. For general setup of the logic control circuit, it should be noted that pin 1 will source \(100 \mu \mathrm{~A}\) typical; external circuitry should be designed to accomodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a \(1 \mathrm{k} \Omega\) divider, for example, it should be bypassed to ground by a \(0.01 \mu \mathrm{~F}\) capacitor.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided where \(\mathrm{I}_{\mathrm{O}}+\bar{\Gamma}_{\mathrm{O}}=\mathrm{I}_{\mathrm{Fs}}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases \(I_{0}\) as in a negative or inverted logic DIA converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(\mathrm{I}_{\mathrm{FS}}\); do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36 V above V - and is independent of the positive supply. Negative compliance is given by V - plus ( \(I_{\text {REF }} \times 1 \mathrm{k} \Omega\) ) plus 2.5V.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-08 operates over a wide range of power supply voltages from a total supply of 9 V to 36 V . When operating at supplies of \(\pm 5 \mathrm{~V}\) or less, \(\mathrm{I}_{\mathrm{REF}} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifer negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5 V with \(\mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA}\) is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be aplied to insure turn-on of the internal bias network.
Symetrical supplies are not required, as the DAC-08 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.
Power consumption may be calculated as follows:
\(\mathrm{P}_{\mathrm{d}}=(\mathrm{I}+)(\mathrm{V}+)+(\mathrm{I}-)(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}}\right)(\mathrm{V}-)\). A useful feature of the DAC-08 design is that supply current is constant and independent of input logic states; this is useful in cryptographic applications and further serves to reduce the size of the power supply bypass capacitors.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-08 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero scale output current and drift essentially negligible compared to \(1 / 2\) LSB.

The temperature coefficient of the reference resistor \(\mathrm{R}_{14}\) should match and track that of the output resistor for minimum overall full scale drift. Settling times of the DAC-08 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

The reference amplifier must be compensated by using a capacitor from pin 16 to \(\mathrm{V}-\). For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifer Compensation for Multiplying Applications".

\section*{MULTIPLYING OPERATION}

The DAC-08 provides excellent multiplying performance with an extremely linear relationship between \(I_{F S}\) and \(I_{\text {REF }}\) over a range of 4 mA to \(4 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(\mathrm{I}_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 4.0 mA

\section*{SETTLING TIME}

The DAC-08 is capable of extremely fast settling times, typically 85 ns at \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35 ns for each of the 8 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 35 ns , with each progressively larger bit taking successively longer. The MSB settles in 85 ns , thus determining the overall settling time of 85 ns. Settling to 6 -bit ac-
curacy requires about 65 to 70 ns . The output capacitance of the DAC-08 including the package is approximately 15 pF , therefore the output RC time constant dominates settling time if \(R_{L}>500 \Omega\).
Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for \(I_{\text {REF }}\) values down to 1.0 mA , with gradual increases for lower \(I_{\text {REF }}\) values. The principal advantage of higher \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve \(\pm 4 \mu \mathrm{~A}\), therefore a \(1 \mathrm{k} \Omega\) load is needed to provide adequate drive for most oscilloscopes. The settling time fixture shown in schematic labelled "Settling Time Measurement" uses a cascode design to permit driving a \(1 \mathrm{k} \Omega\) load with less than 5 pF of parasitic capacitance at the measurement node. At \(I_{\text {REF }}\) values of less than 1.0 mA , excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 011.11111 to 10000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within \(\pm 0.2 \%\) of the final value, and thus settling times may be observed at lower values of \(I_{\text {REF }}\).
DAC-08 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and \(\mathrm{V}_{\mathrm{LC}}\) terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{SETTLING TIME MEASUREMENT}


\section*{10-BIT HIGH SPEED MULTIPLYING D/A CONVERTER UNIVERSAL DIGITAL LOGIC INTERFACE}

\section*{FEATURES}
- Fast Settling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85ns
- Low Full Scale Drift . . . . . . . . . . . . . . . . . . . . . . 10ppm/ \({ }^{\circ} \mathrm{C}\)
- Nonlinearity to 0.05\% Max Over Temp Range
- Differential Current Outputs . . . . . . . . . . . . . . . . 0 to 4mA
- Wide Range Multiplying Capability ... 1MHz Bandwidth
- Wide Power Supply Range . . . +5, -7.5 Min to \(\pm 18 \mathrm{~V}\) Max
- Direct Interface to TTL, CMOS, ECL, PMOS, NMOS

\section*{GENERAL DESCRIPTION}

The DAC-10 series of 10 -bit monolithic multiplying Digital-toAnalog Converters provide high-speed performance and fullscale accuracy.

Advanced circuit design achieves 85 ns settling times with very low 'glitch' and low power consumption. Direct interface to all-popular logic families with full noise immunity is provided by the high-swing, adjustable threshold logic inputs.

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{lcc}
\hline & \multicolumn{2}{c}{ DUAL-IN-LINE PACKAGE } \\
I.N.L. & 18 PIN HERMETIC \\
L.S.B. & MILITARY TEMP.* & COMMERCIAL TEMP. \\
\cline { 2 - 3 }\(\pm 1 / 2\) & DAC10BX \(^{*}\) & DAC10FX \\
\(\pm 1\) & DAC10CX** & DAC10GX \\
\hline
\end{tabular}
* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

All DAC-10 series models guarantee full 10-bit monotonicity, and nonlinearities as tight as \(\pm 0.05 \%\) over the entire operating temperature range are available. Device performance is essentially unchanged over the \(\pm 18 \mathrm{~V}\) power supply range, with 85 mW power consumption attainable at lower supplies.

A highly stable, unique trim method is used, which selectively shorts zener diodes, to provide \(1 / 2\) LSB full scale accuracy without the need for laser trimming.
Single-chip reliability coupled with low cost and outstanding flexibility make the DAC-10 device an ideal building block for A/D converters, Data Acquisition systems, CRT display, programmable test equipment, and other applications where low power consumption, input/output versatility, and long-term stability are required.

\section*{PIN CONNECTIONS}


\section*{SIMPLIFIED SCHEMATIC}


\section*{ABSOLUTE MAXIMUM RATINGS}

Operating Temperature
\begin{tabular}{|c|c|}
\hline DAC-10BX, CX & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC-10FX, GX & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temper & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Power Dissipation* & 500 mW \\
\hline Derate above \(100^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline Lead Soldering Tempe & \(300^{\circ} \mathrm{C}\) \\
\hline + Supply to V-Supply & 36 \\
\hline
\end{tabular}

Logic Inputs ............................... . . V- to V-plus 36V

Analog Current Outputs ........................... . +18 to -18 V
Reference Inputs ( \(\mathrm{V}_{14}\) to \(\mathrm{V}_{15}\) ) .......................... V - to \(\mathrm{V}+\)
Reference Input Differential Voltage
( \(\mathrm{V}_{14}\) to \(\mathrm{V}_{15}\) ) ................................................ . \(\pm 18 \mathrm{~V}\)
Reference Input Current ( \(\mathrm{I}_{14}\) ) ...........................2.5mA
NOTE: Ratings apply to both packaged parts and DICE unless otherwise noted.
*Over full operating range

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\); \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA} ;-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\) for DAC-10B and DAC-10C, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}}\) \(\leq 70^{\circ} \mathrm{C}\) for DAC-10F and G, unless otherwise noted. Output characteristics apply to both I OUT and I IOUT
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-10B/F} & \multicolumn{3}{|c|}{DAC-10C/G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Monotonicity & & & 10 & - & - & 10 & - & - & Bits \\
\hline Nonlinearity & NL & & - & 0.3 & 0.5 & - & 0.6 & 1 & LSB \\
\hline Differential Nonlinearity & DNL & & - & 0.3 & 1.0 & - & 0.7 & - & LSB \\
\hline Settling Time & \(t_{s}\) & All Bits Switched ON or OFF Settle to \(0.05 \%\) of FS (See Note) & - & 85 & 135 & - & 85 & 150 & ns \\
\hline Output Capacitance & \(\mathrm{C}_{0}\) & & - & 18 & - & - & 18 & - & pF \\
\hline Propagation Delay & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{pLH}} \\
& \mathrm{t}_{\mathrm{pHL}}
\end{aligned}
\] & All Bits Switched \(\begin{aligned} & R_{\mathrm{L}}=5 \mathrm{k} \Omega \\ & \mathrm{R}_{\mathrm{L}}=0\end{aligned}\) & - & 50
50 & - & - & 50
50 & - & ns \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {OC }}\) & Full Scale Current \(<1\) LSB
Change & - & \[
\begin{array}{r}
-5.5 \\
+10
\end{array}
\] & - & - & \[
\begin{array}{r}
-5.5 \\
+10
\end{array}
\] & - & V \\
\hline Gain Tempco & \(\mathrm{TCl}_{\text {FS }}\) & (See Note) & - & \(\pm 10\) & \(\pm 25\) & - & \(\pm 10\) & \(\pm 50\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Full Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & \(\mathrm{I}_{\mathrm{FR}} \bar{I}^{-1} \mathrm{FR}\) & - & 0.1 & 4.0 & - & 0.1 & 4.0 & \(\mu \mathrm{A}\) \\
\hline Zero Scale Current & \(\mathrm{I}_{\mathrm{zs}}\) & & - & 0.01 & 0.5 & - & 0.01 & 0.5 & \(\mu \mathrm{A}\) \\
\hline Full Scale Current & \(\mathrm{I}_{\text {FR }}\) & (See Note) & 3.968 & 3.996 & 4.024 & 3.936 & 3.996 & 4.056 & mA \\
\hline Reference Input Slew Rate & d//dt & & - & 6 & - & - & 6 & - & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Reference Bias Current & \(I_{B}\) & & - & -1 & -3 & - & -1 & -3 & nA \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \text { FSSI }_{\text {FS }}+ \\
& \text { PSSI }_{\text {FS }}-
\end{aligned}
\] & \[
\begin{aligned}
& 4.5 V \leq V+\leq 18 V \\
& -18 V \leq V-\leq-10 V
\end{aligned}
\] & \[
-
\] & \[
\begin{array}{r}
0.001 \\
0.0012
\end{array}
\] & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & - & \[
\begin{array}{r}
0.001 \\
0.0012
\end{array}
\] & \[
\begin{aligned}
& 0.01 \\
& 0.01
\end{aligned}
\] & \(\% \Delta \mathrm{I}_{\mathrm{FS}} / \% \Delta \mathrm{~V}\) \\
\hline Power Supply Current & \[
\begin{aligned}
& 1+ \\
& 1- \\
& 1+ \\
& 1-
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} /-7.5 \mathrm{~V} ; \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}\) & -
-
- & \[
\begin{aligned}
& 2.3 \\
& 9.0 \\
& 1.8 \\
& 5.9
\end{aligned}
\] & \[
\begin{array}{r}
4.0 \\
15 \\
4.0 \\
9
\end{array}
\] & - & \[
\begin{aligned}
& 2.3 \\
& 9.0 \\
& 1.8 \\
& 5.9
\end{aligned}
\] & \[
\begin{array}{r}
4.0 \\
15 \\
4.0 \\
9
\end{array}
\] & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V} /-7.5 \mathrm{~V} ; \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}\) & - & \[
\begin{array}{r}
231 \\
85
\end{array}
\] & \[
\begin{aligned}
& 276 \\
& 107
\end{aligned}
\] & - & 231
85 & \[
\begin{aligned}
& 276 \\
& 107
\end{aligned}
\] & mW \\
\hline Logic Input Levels & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IL}} \\
& \mathrm{~V}_{\mathrm{IH}} \\
& \hline
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{LC}}=0\) & 2.0 & - & 0.8 & 2.0 & - & 0.8 & V \\
\hline Logic Input Currents & \[
\begin{aligned}
& I_{\mathrm{IL}} \\
& \mathrm{I}_{\mathrm{IH}}
\end{aligned}
\] & \[
\begin{aligned}
& V_{L C}=0 ;-5 V \leq V_{I N} \leq 0.8 \mathrm{~V} \\
& 2.0 \mathrm{~V} \leq V_{I N} \leq 18 V
\end{aligned}
\] & \[
-10
\] & \[
\begin{array}{r}
-5 \\
0.001
\end{array}
\] & \(\overline{10}\) & \[
-10
\] & \[
\begin{array}{r}
-5 \\
0.001
\end{array}
\] & \(\overline{10}\) & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\); REF \(=2.0 \mathrm{~mA} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted. Output characteristics apply to both lout and lout.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & & \multicolumn{3}{|l|}{DAC-10B/C/F} & \multicolumn{3}{|c|}{DAC-10G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Monotonicity & & & & 10 & - & - & 10 & - & - & Bits \\
\hline Nonlinearity & NL & & & - & 0.3 & 0.5 & - & 0.6 & 1 & LSB \\
\hline Differential Nonlinearity & DNL & & & - & 0.3 & 1.0 & - & 0.7 & - & LSB \\
\hline Output Voltage Compliance & \(V_{\text {OC }}\) & Full Scale Current Change & <1 LSB & & \(-6 /+18\) & +10 & -5 & \(-6 /+15\) & +10 & V \\
\hline Full Scale Current & \(\mathrm{I}_{\text {FS }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V} \\
& \mathrm{R}_{14}=\mathrm{R}_{15}=5.000 \mathrm{k} \Omega
\end{aligned}
\] & & 3.978 & 3.996 & 4.014 & 3.956 & 3.996 & 4.036 & mA \\
\hline Full Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & \(\mathrm{I}_{\mathrm{FR}} \overline{\mathrm{I}}^{\text {FR }}\) & & - & 0.1 & 4.0 & - & 0.1 & 4.0 & \(\mu \mathrm{A}\) \\
\hline Zero Scale Current & \(\mathrm{I}_{\mathrm{zS}}\) & & & - & 0.01 & 0.5 & - & 0.01 & 0.5 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

NOTE: Guaranteed by design.

DICE CHARACTERISTICS


DIE SIZE \(0.086 \times 0.090\) inch
1. \(\mathrm{V}_{\mathrm{LC}}\) (LOGIC) THRESHOLD CONTROL
2. \(\bar{O}\)
3. \(\mathrm{V}-\)
4. \(\mathrm{I}_{\mathrm{O}}\)
5. B1 (MSB)
6. B2
7. B3
8. B4
9. B5
10. B6
11. B7
12. B8
13. B9
14. B10 (LSB)
15. V+
16. \(\mathbf{V}_{\text {REF }}(+)\)
17. \(V_{\text {feF }}(-)\)
18. COMPENSATION

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), \(\mathrm{I}_{\mathrm{REF}}=0.5 \mathrm{~mA}\), and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise specified. Output characteristics refer to both I IUUT and TOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-10-N LIMIT & \begin{tabular}{l}
DAC-10-G \\
LIMIT
\end{tabular} & UNITS \\
\hline Resolution & & & 10 & 10 & Bits MIN \\
\hline Monotonicity & & & 10 & 10 & Bits MIN \\
\hline Nonlinearity & NL & & \(\pm 0.5\) & \(\pm 1.0\) & LSB MAX \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {OC }}\) & True 1/2 LSB & \[
\begin{array}{r}
+10.0 \\
-5.0
\end{array}
\] & \[
\begin{array}{r}
+10.0 \\
-5.0
\end{array}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline Output Current Range & & IFS \(\pm 3.996 \mathrm{MA}\) & \(\pm 18\) & \(\pm 40\) & \(\mu \mathrm{A}\) MAX \\
\hline Zero Scale Current & \(\mathrm{I}_{\mathrm{zs}}\) & All Bits OFF & 0.5 & 0.5 & \(\mu \mathrm{A}\) MAX \\
\hline Logic Input "1" & \(\mathrm{V}_{\text {IH }}\) & \(\mathrm{I}_{\text {IN }}=100 \mathrm{nA}\) & 2.0 & 2.0 & \(\checkmark\) MIN \\
\hline Logic Input "0" & \(\mathrm{V}_{\text {IL }}\) & VLC @ Ground \(\mathrm{I}_{\mathrm{IN}}=-100 \mu \mathrm{~A}\) & 0.8 & 0.8 & V MAX \\
\hline Positive Supply Current & \(1+\) & \(\mathrm{V}+=15 \mathrm{~V}\) & 14.0 & 14.0 & mA MAX \\
\hline Negative Supply Current & 1- & \(\mathrm{V}-=-15 \mathrm{~V}\) & 15.0 & 15.0 & mA MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}} \pm 15 \mathrm{~V}\) and \(\mathrm{I}_{\text {REF }}=0.5 \mathrm{~mA}\), unless otherwise specified. Output characteristics refer to both I IOUT and \(\overline{\mathrm{I}_{\text {OUT }}}\).
\(\left.\begin{array}{lllccr}\hline \text { PARAMETER } & \text { SYMBOL } & \text { CONDITIONS } & \text { DAC-10-N } & \text { DAC-10-G } \\ \text { TYP }\end{array}\right]\)

TYPICAL PERFORMANCE CURVES


\section*{BASIC CONNECTIONS}

BASIC POSITIVE REFERENCE OPERATION


ACCOMMODATING BIPOLAR REFERENCES


PAGE 10-39

BASIC NEGATIVE REFERENCE OPERATION


RECOMMENDED FULL SCALE ADJUSTMENT CIRCUIT


BASIC UNIPOLAR NEGATIVE OPERATION


\section*{BASIC BIPOLAR OUTPUT OPERATION}

\begin{tabular}{lcccccccccccccc} 
& B1 & B2 & \(\mathbf{B 3}\) & \(\mathbf{B 4}\) & \(\mathbf{B 5}\) & \(\mathbf{B 6}\) & \(\mathbf{B 7}\) & \(\mathbf{B 8}\) & \(\mathbf{B 9}\) & \(\mathbf{B 1 0}\) & \(\mathbf{E}_{\mathbf{0}}\) & \(\overline{\mathbf{E}_{\mathbf{0}}}\) \\
\hline POS FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -4.990 & +5.000 \\
\hline POS FULL RANGE -LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & -4.980 & +4.990 \\
\hline ZERO SCALE +LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.010 & +0.020 \\
\hline ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & +0.010 \\
\hline ZERO SCALE -LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +0.010 & 0.000 \\
\hline NEG FULL SCALE +LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & +4.990 & -4.980 \\
\hline NEG FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & +5.000 & -4.990 \\
\hline
\end{tabular}

\section*{OFFSET BINARY OPERATION}

\begin{tabular}{lccccccccccc} 
& B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B9 & B10 & \(\mathbf{E}_{\mathbf{O}}\) \\
\hline POS FULL RANGE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & +4.990 \\
\hline ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.00 \\
\hline NEG FULL SCALE +1 LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -4.990 \\
\hline NEG FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & -5.000 \\
\hline
\end{tabular}

\section*{SETTLING TIME MEASUREMENT}


POSITIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO TO (PIN 2); CONNECT IO (PIN 4) TO GROUND.

NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT NON-INVERTING INPUT OF OP-AMP TO FO (PIN 2); CONNECT IO (PIN 4) TO GROUND.

INTERFACING WITH VARIOUS LOGIC FAMILIES


\section*{PULSED REFERENCE OPERATION}


\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC-10 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +4.0 mA . The full scale output current is a linear function of the reference current and is given by:
\[
I_{F R}=\frac{1023}{1024} \times 2 \times\left(I_{\text {REF }}\right) \text { where } I_{\text {REF }}=I_{16}
\]

In positive reference applications, an external positive reference voltage forces current through R16 into the \(\mathrm{V}_{\mathrm{REF}(+)}\) terminal (pin 16) of the reference amplifier. Alternatively, a negative reference may be applied to \(V_{\operatorname{REF}(-)}\) at pin 17; reference current flows from ground through R16 into \(\mathrm{V}_{\text {REF }}(+)\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 17. The voltage at pin 18 is equal to and tracks the voltage at pin 17 due to the high gain of the internal reference amplifier. R17 (nominally equal to R16) is used to cancel bias current errors; R17 may be eliminated with only a minor increase in error.
Bipolar references may be accomodated by offsetting \(V_{\text {REF }}\) or pin 17. The negative common mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}^{-}}=\mathrm{V}\) - plus (I \(\mathrm{I}_{\mathrm{REF}} \times 2 \mathrm{k} \Omega\) ) plus 2.V. The positive common mode range is \(\mathrm{V}+\) less 1.8 V .
When a \(D C\) reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R16 should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between I IREF and \(I_{\text {FS }}\) will eliminate the need for trimming \(I_{\text {REF }}\). If required, full scale trimming may be accomplished by adjusting the value of R16, or by using a potentiometer for R16. An improved method of full scale trimming which eliminates potentiometer T.C. effects is shown in the Recommended Full Scale Adjustment circuit.

The reference amplifier must be compensated by using a capacitor from pin 18 to V -. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

\section*{MULTIPLYING OPERATION}

The DAC-10 provides excellent multiplying performance with an extremely linear relationship between \(I_{\text {FS }}\) and \(I_{\text {REF }}\) over a range of 4 mA to \(4 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(I_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 4.0 mA .

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 18 to V -. The value of this capacitor depends on the impedance presented to pin 16 for R16 values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\), minimum values of \(C_{C}\) are 15,37 , and \(75 p F\). Larger values of R16 require proportionately increased values of \(C_{C}\) for proper phase margin.
For fastest response to a pulse, low values of R16 enabling small \(C_{C}\) values should be used. If pin 16 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R16 \(=1 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{C}}=15 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu \mathrm{s}\) enabling a transition from \(\mathrm{I}_{\mathrm{REF}}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns .
Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(I_{\text {REF }}=0\) ) condition. Full scale transition ( 0 to 2 mA ) occurs in 120 ns when the equivalent impedance at pin 16 is \(200 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(16 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{LOGIC INPUTS}

The DAC-10 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(2 \mu \mathrm{~A}\) logic input current and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -5 and +18 V . This enables direct interface with +15 V CMOS logic, even when the DAC-10 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V-plus (IREF \(\times 2 \mathrm{k} \Omega\) ) plus 3 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 1, \(\mathrm{V}_{\mathrm{LC}}\) ). The appropriate graph shows the relationship between \(V_{L C}\) and \(V_{T H}\) over the temperature range, with \(V_{T H}\) nominally 1.4 above \(V_{\text {Lc }}\). For TTL interface, simply ground pin 1. When interfacing ECL, an \(I_{\text {REF }}=1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see previous page. For general setup of the logic control circuit, it should be noted that pin 1 will sink 1. 1mA typical; external circuitry should be designed to accommodate this current.

Fastest settling times are obtained when pin 1 sees a low impedance. If pin 1 is connected to a \(1 \mathrm{k} \Omega\) divider, for example, it should be bypassed to ground by a \(0.01 \mu \mathrm{~F}\) capacitor.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided where \(\mathrm{I}_{\mathrm{O}}+\overline{\mathrm{T}}_{\mathrm{O}}=\mathrm{I}_{\mathrm{FS}}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 4 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 4 and turned on at pin 2. A decreasing logic count increases \(\overline{\mathrm{I}}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing Ifs; DO NOT LEAVE AN UNUSED OUTPUT PIN OPEN.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36 V above V - and is independent of the positive supply. Negative compliance is +10 V above V -.
The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-10 operates over a wide range of power supply voltages from a total supply of 9 V to 36 V . When operating with \(V\)-supplies of -10 V or less, \(I_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with \(I_{\text {REF }}=2 \mathrm{~mA}\) is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.
Symmetrical supplies are not required, as the DAC-10 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain in between acceptable limits.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-10 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero scale output current and drift essentially negligible compared to \(1 / 2\) LSB.
The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for minimum
overall full scale drift. Settling times of the DAC-10 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

\section*{SETTLING TIME}

The DAC-10 is capable of extremely fast settling times; typically 85 ns at \(I_{\text {REF }}=2.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 35 ns for each of the 10 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 35 ns , with each progressively larger bit taking successively longer. The MSB settles in 130 ns , thus determining the overall settling time of 85 ns . Settling to 8 -bit accuracy requires about 60 to 78 ns . The output capacitance of the DAC-10 including the package is approximately 18 pF ; therefore the output RC time constant dominates settling time if \(R_{L}>500 \Omega\).

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for I REF values down to 1.0 mA , with gradual increases for lower \(I_{\text {REF }}\) values. The principal advantage of higher \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve \(\pm 2 \mu \mathrm{~A}\), therefore a \(2.5 \mathrm{~K} \Omega\) load is needed to provide adequate drive for most oscilloscopes. The settling time fixture of schematic titled "Settling Time Measurement" uses a cascode design to permit driving a \(2.5 \mathrm{k} \Omega\) load with less than 5 pF of parasitic capacitance at the measurement node. At \(I_{\text {REF }}\) values of less than 1.0 mA , excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 0111111111 to 1000000000 provides an accurate indicator of settling time. This code changes does not require the normal 6.2 time constants to settle to within \(\pm 0.2 \%\) of the final value, and thus settling times may be observed at lower values of \(\mathrm{I}_{\text {REF }}\).

DAC-10 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and VLC terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{FEATURES}
```

- Fast Settling Output Current
85ns
- Full Scale Current Prematched to m1 LSB
- Direct Interface to TTL, CMOS, ECL, PMOS, NMOS
- Nonlinearity to }\pm1/4\mathrm{ LSB Maximum Over
Temperature Range
- High Output Impedance and Compliance -10V to +18V
- Complementary Current Outputs
- Wide Range Multiplying Capability ... 1MHz Bandwidth
- Low FS Current Drift
. . . . . . . . . . . . . . . . .
\pm10ppm/ }\mp@subsup{}{}{\circ}\textrm{C
- Wide Power Supply Range . . . . . . . . . . . . }\pm4.5\textrm{V}\mathrm{ to }\pm18\textrm{V
\bullet Low Power Consumption . . . . . . . . . . . . . 37mW @ +5V
- Low Cost

```

\section*{GENERAL DESCRIPTION}

The DAC-20 series of 2-digit BCD monolithic multiplying digital-to-analog converters provide very high-speed performance coupled with low cost and outstanding applications flexibility.
Advanced circuit design achieves 85 ns settling times with very low "glitch" and at low power consumption. Monotonic multiplying performance is attained over a wide 40 to 1

\section*{ORDERING INFORMATION †}
\begin{tabular}{lll}
\hline & \multicolumn{2}{c}{\begin{tabular}{c} 
16 PIN DUAL INLINE PACKAGE \\
INL \\
LSB
\end{tabular}}
\end{tabular}
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{2-DIGIT BCD HIGH-SPEED MULTIPLYING D/A CONVERTER
NIVERSAL DIGITAL LOGIC INTERFACE MULTIPLYING D/A CONVERTER}
reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.
Dual complementary current outputs with -10 V to +18 V voltage compliance enable resistive termination, a voltage output without an external op amp.

All DAC-20 series models guarantee full 2-digit monotonicity, and nonlinearities as tight as \(\pm 1 / 2\) LSB over the entire operating temperature range are available. Nonlinearity is unchanged over the \(\pm 4.5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) power supply range, with 37 mW power consumption attainable at \(\pm 5 \mathrm{~V}\) supplies.
The compact size and low power consumption make the DAC-20 attractive for portable applications.
DAC-20 applications include A/D converters, audio attenuators, analog meter drivers, programmable power supplies, high-speed modems and other applications where low cost, high speed and complete input/output versatility are required.

\section*{PIN CONNECTIONS}


\section*{EQUIVALENT CIRCUIT}


Manufactured under one or more of the following patents:
4,055,773; 4,056,740; 4,092,639

\section*{ABSOLUTE MAXIMUM RATINGS \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.\) unless otherwise noted)}



ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\), unless otherwise noted. Output characteristics refer to both I IOUT and \(\overline{I_{\text {OUT }}}\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & DAC-20
TYP & max & UNITS \\
\hline Resolution & & BCD 0 to 99 steps & 2 & 2 & 2 & Digits \\
\hline Monotonicity & & BCD 99 steps & 2 & 2 & 2 & Digits \\
\hline Nonlinearity & NL & 00000000 to 10011001 & - & - & \(\pm 1 / 2\) & LSB \\
\hline Setting Time (Note 1) & \(t_{s}\) & To \(\pm 1 / 2\) LSB ( \(\pm 0.5 \%\) FS) all bits switched ON or OFF, \(T_{A}=25^{\circ} \mathrm{C}\) & - & 85 & 150 & ns \\
\hline \begin{tabular}{l}
Propagation Delay Each Bit \\
All bits switched (Note 1)
\end{tabular} & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{PLH}}, \\
& \mathrm{t}_{\mathrm{PHL}}
\end{aligned}
\] & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & 35 & 60 & ns \\
\hline Full Tempco & \(\mathrm{TCl}_{\mathrm{FS}}\) & (Note 1) & - & \(\pm 10\) & \(\pm 80\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Output Voltage Compliance (True Compliance) & \(\mathrm{V}_{\text {oc }}\) & \begin{tabular}{l}
Full scale current change \(<1 / 2\) LSB ( \(<0.5 \%\) FS) \\
\(R_{\text {OUT }}>20 \mathrm{M} \Omega\) typical \\
\(I_{\text {REF }}=1.0 \mathrm{~mA}\)
\end{tabular} & -10 & - & +18 & V \\
\hline \begin{tabular}{l}
Full Range Output \\
(Digital Input 1001 1001)
\end{tabular} & \(\mathrm{I}_{\text {FR4 }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA}\) & 1.92 & 1.98 & 2.04 & mA \\
\hline Zero Scale Current & \(\mathrm{I}_{\mathrm{zs}}\) & & - & 0.2 & 5.0 & \(\mu \mathrm{A}\) \\
\hline Output Current Range & \({ }^{\prime} \mathrm{OR}\) & \[
\begin{aligned}
& \mathrm{V}-=-5.0 \mathrm{~V} \\
& \mathrm{~V}-=-7.0 \mathrm{~V} \text { to }-18 \mathrm{~V}
\end{aligned}
\] & & \[
\begin{aligned}
& 2.0 \\
& 2.0
\end{aligned}
\] & & mA \\
\hline Logic Input Levels Logic "0" Logic "1" & \[
\begin{aligned}
& v_{I L} \\
& v_{I H}
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & - & & V \\
\hline \begin{tabular}{l}
Logic input Current \\
Logic "0" \\
Logic "1"
\end{tabular} & \[
\begin{aligned}
& I_{\mathrm{IL}} \\
& \mathrm{I}_{\mathrm{IH}}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=-10 \mathrm{~V} \text { to }+0.8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \hline
\end{aligned}
\] & - & \[
\begin{array}{r}
-2.0 \\
0.002
\end{array}
\] & \[
\begin{aligned}
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \(\mu \mathrm{A}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & -10 & - & +18 & V \\
\hline Logic Threshold Range & \(\mathrm{V}_{\text {THR }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & -10 & - & +13.5 & V \\
\hline Reference Bias Current & \(\mathrm{I}_{15}\) & & - & -1.0 & -3.0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate (Note 1) & dl/dt & & 4.0 & 8.0 & - & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \text { PSSI }_{\text {FS- }}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 18 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-18 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}
\end{aligned}
\] & - & \[
\begin{array}{r} 
\pm 0.0003 \\
\pm 0.002
\end{array}
\] & \[
\begin{aligned}
& \pm 0.03 \\
& \pm 0.03
\end{aligned}
\] & \[
\frac{\% \Delta I_{\text {FS }}}{\% \Delta \Delta V}
\] \\
\hline Power Supply Current & \(1+\)
\(1-\)
\(1+\)
\(1-\) & \[
\begin{aligned}
& V_{\mathrm{S}}= \pm 5 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & -
-
-
- & \[
\begin{array}{r}
2.3 \\
-5.0 \\
2.5 \\
-7.8
\end{array}
\] & \[
\begin{array}{r}
3.8 \\
-6.5 \\
3.8 \\
-9.1
\end{array}
\] & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& V_{S}= \pm 5 \mathrm{~V}, I_{\mathrm{REF}}=1.0 \mathrm{~mA} \\
& V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & - & & \[
\begin{array}{r}
52 \\
194 \\
\hline
\end{array}
\] & mW \\
\hline
\end{tabular}

\section*{NOTE:}
1. Guaranteed by design.

DICE CHARACTERISTICS


DIE SIZE \(0.085 \times 0.065\) inch
1. \(\mathrm{V}_{\mathrm{LC}}\)
2. IOUT
3. v -
4. Iout
5. BIT 1 (MSB)
6. BIT 2
7. BIT 3
8. BIT 4
9. BIT 5
10. BIT 6
11. BIT 7
12. BIT 8 (LSB)
13. \(\mathrm{V}+\)
14. \(\mathrm{V}_{\text {REF }}{ }^{(+)}\)
15. \(V_{\text {REF }}(-)\)
16. COMP

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\), and \(T_{A}=25^{\circ} \mathrm{C}\), unless otherwise specified. Output characteristics refer to both I IOUT and TOUT.
\begin{tabular}{llll} 
& & & \begin{tabular}{c} 
DAC-20-G \\
PARAMETER
\end{tabular} \\
\hline Resolution & SYMBOL & CONDITIONS & LIMIT
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\), unless otherwise specified. Output characteristics refer to both I IUT and IOUT.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-20-G TYPICAL & UNITS \\
\hline Reference Input Slew Rate & dl/dt & & 8.0 & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Propagation Delay & \(\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), Any Bit & 35 & ns \\
\hline Settling Time & \(t_{s}\) & To \(\pm 1 / 2\) LSB, All Bits Switched ON or OFF, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 85 & ṇs \\
\hline
\end{tabular}

TYPICAL REFERENCE PERFORMANCE CURVES


\section*{TYPICAL REFERENCE PERFORMANCE CURVES}


\section*{BASIC OUTPUT CONNECTIONS}

With complementary current outputs, the DAC-20 may be used with either positive true or negative true (complementary) logic. Current appears at the "true" output ( \(I_{0}\) ) when a " 1 " is applied to a logic input. As the BCD-coded input increases, the sink current at Pin 4 increases proportionately, in the fashion of a "positive logic" D/A converter. When a " \(O\) " is applied to a logic input, that current is turned OFF at Pin 4 and ON at Pin \(2\left(\bar{l}_{\mathrm{O}}\right)\) which is used for negative true or "negative logic" D/A converters.


The unused output must be connected to ground or some voltage source capable of sourcing 1.65 times \(I_{\text {REF }}\). A detailed discussion of reference input operation begins on the next page.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 36 V above V - and is independent of the positive supply. Negative compliance is given by V - plus (I \(\mathrm{I}_{\mathrm{REF}} \mathrm{X} 800 \Omega\) ) plus 2.5 V .

POSITIVE VOLTAGE OUTPUT


NEGATIVE VOLTAGE OUTPUT

\begin{tabular}{ccccc}
\hline \multirow{2}{*}{\begin{tabular}{c} 
DECIMAL \\
INPUT
\end{tabular}} & \multicolumn{2}{c}{ BCD INPUT } & & \\
\cline { 2 - 3 } & MSD & LSD & & IO \\
\hline 0 & 0000 & 0000 & 0 & \(E_{0}\) \\
\hline 10 & 0001 & 0000 & 0.20 mA & -1.0 V \\
\hline 20 & 0010 & 0000 & 0.40 mA & -2.0 V \\
\hline 30 & 0011 & 0000 & 0.60 mA & -3.0 V \\
\hline 40 & 0100 & 0000 & 0.80 mA & -4.0 V \\
\hline 80 & 1000 & 0000 & 1.60 mA & -8.0 V \\
\hline 99 & 1001 & 1001 & 1.98 mA & -9.9 V \\
\hline
\end{tabular}

\begin{tabular}{ccccc}
\hline \multirow{2}{*}{\begin{tabular}{c} 
DECIMAL \\
INPUT
\end{tabular}} & \multicolumn{2}{c}{ BCD INPUT } & \multirow{2}{*}{\begin{tabular}{c} 
\\
\cline { 2 - 3 } \\
\cline { 2 - 3 } \(\mathbf{O}\) \\
MSD
\end{tabular}} & LSD \\
\hline 0 & 1111 & 1111 & 0 & \(E_{\mathbf{O}}\) \\
\hline 10 & 1110 & 1111 & 0.20 mA & -1.0 V \\
\hline 20 & 1101 & 1111 & 0.40 mA & -2.0 V \\
\hline 30 & 1100 & 1111 & 0.60 mA & -3.0 V \\
\hline 40 & 1011 & 1111 & 0.80 mA & -4.0 V \\
\hline 80 & 0111 & 1111 & 1.60 mA & -8.0 V \\
\hline 99 & 0110 & 0110 & 1.98 mA & -9.9 V \\
\hline
\end{tabular}

\section*{REFERENCE OPERATION}

POSITIVE


\section*{REFERENCE AMPLIFIER SETUP}

The DAC－20 is a multiplying converter in which the output current is the product of a digital number and the input reference current．The reference current may be fixed or may vary from nearly zero to +4.0 mA ．The full range output current is a linear function of the reference current and is given by：
\[
I_{F R}=99 / 100 \times I_{R E F}, \text { where } I_{R E F}=I_{14} .
\]

In positive reference applications an external positive reference voltage forces current through \(\mathrm{R}_{14}\) into the

NEGATIVE

\(\mathrm{V}_{\mathrm{REF}}(+\) ）terminal（Pin 14）of the reference amplifier．Alter－ natively，a negative reference may be applied to \(\mathrm{V}_{\text {REF }}(-)\) at Pin 15；reference current flows from ground through \(R_{14}\) into \(\mathrm{V}_{\mathrm{REF}}(+\) ）as in the positive reference case．This negative reference connection has the advantage of a very high im－ pedance presented at Pin 15．The voltage at Pin 14 is equal to and tracks the voltage at Pin 15 due to the high gain of the internal reference amplifier． \(\mathrm{R}_{15}\)（nominally equal to \(\mathrm{R}_{14}\) ） is used to cancel bias current errors and may be eliminated with only a minor increase in error．

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, \(\mathrm{R}_{14}\) should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.
For most applications the tight relationship between I \(\mathrm{I}_{\mathrm{EE}}\) and \(I_{F R}\) will eliminate the need for trimming \(I_{\text {REF }}\). If required, full-scale trimming may be accomplished by adjusting the value of \(\mathrm{R}_{14}\).
The reference amplifier must be compensated by using a capacitor from Pin 16 to V -. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Multiplying Operation."

\section*{LOGIC INPUT OPERATION AND INTERFACING}


\section*{LOGIC THRESHOLD CONTROL}

The DAC-20 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(2 \mu \mathrm{~A}\) logic input current and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -10 V and +18 V . This enables direct interface with a +15 V CMOS logic, even when the DAC- 20 is powered from a +5 V supply. Minimum logic threshold voltage are given by: V - plus (l \(\mathrm{l}_{\text {REF }} \mathrm{X} 800 \Omega\) ) plus 2.5 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (Pin 1, \(\mathrm{V}_{\mathrm{LC}}\) ).
The logic input threshold is 1.4 V above \(\mathrm{V}_{\mathrm{Lc}}\). For TTL and DTL interface, simply ground Pin 1. When interfacing ECL, an
\(I_{\text {REF }}=1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see the figure above. Pin 1 will source \(100 \mu \mathrm{~A}\) typically, so the external circuitry must be designed to accommodate this current. Note that the threshold voltage has the temperature dependence of two forward biased diodes. The two \(V_{\mathrm{LC}}\) setting circuits shown above include temperature compensation.
Fastest settling times are obtained when Pin 1 sees a low impedance. If Pin 1 is connected to a \(1 \mathrm{k} \Omega\) divider, for example, it should be bypassed to ground by a \(0.01 \mu \mathrm{~F}\) capacitor.

\section*{MULTIPLYING OPERATION}

The DAC-20 provides excellent multiplying performance with an extremely linear relationship between \(I_{F S}\) and \(I_{\text {REF }}\) over a range of 4 mA to \(4 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(I_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 4.0 mA .

Bipolar references may be accommodated by offsetting \(V_{\text {REF }}\) or Pin 15. The negative common mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}\) - plus (l \(\mathrm{l}_{\mathrm{REF}} \mathrm{X}\) \(800 \Omega\) ) plus 2.5 V . The positive common mode range is \(\mathrm{V}+\) less 1.5 V .

AC reference applications will require the reference amplifier to be compensated using a capacitor from Pin 16 to V -. The value of this capacitor depends on the impedance presented to Pin 14: for \(R_{14}\) values of 1.0, 2.5 and \(5.0 \mathrm{k} \Omega\), minimum values of \(\mathrm{C}_{\mathrm{C}}\) are 15,37 , and 75 pF . Larger values of \(R_{14}\) require proportionately increased values of \(C_{C}\) for proper phase margin.
For fastest response to a pulse, low values of \(\mathrm{R}_{14}\) enabling small \(C_{C}\) values should be used. If Pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R_{14}=1 \mathrm{k} \Omega\) and \(C_{C}=15 \mathrm{pF}\), the reference

\section*{ACCOMMODATING BIPOLAR REFERENCES}

\(I_{\text {REF }}>\) PEAK NEGATIVE SWING OF \(I^{\prime}\)

\[
\mathrm{R}_{\mathbf{R E F}} \approx \mathrm{R}_{15}
\]
\(\mathrm{V}_{\text {REF }}{ }^{(+)}\)MUST BE ABOVE PEAK POSITIVE SWING OF \(V_{\text {IN }}\)
amplifier slews at \(4 \mathrm{~mA} / \mu\) s enabling a transition from \(I_{\text {REF }}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns .

Operation with pulse inputs to the reference amplifier may be accommodated by the alternate compensation scheme shown above. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(\mathrm{I}_{\mathrm{REF}}=0\) ) condition. Fullscale transition ( 0 to 2 mA ) occurs in 120 ns when the equivalent impedance at Pin 14 is \(200 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(16 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{PULSED REFERENCE OPERATION}


\section*{POWER SUPPLY CONSIDERATIONS}

The DAC-20 operates over a wide range of power supply voltages from a total supply of 9 V to 36 V . When operating at supplies of \(\pm 5 \mathrm{~V}\) or less, \(\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5 V with \(I_{\text {REF }}=2 \mathrm{~mA}\) is not recommended because negative output
compliance would be reduced to near zero. Operation from lower supplies is possible. However, at least 8 V total must be applied to insure turn-on of the internal bias network.
Symmetrical supplies are not required, as the DAC-20 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required: however, an artificial ground may be useful to insure logic swings, etc., remain between acceptable limits.

Power consumption may be calculated as follows:
\(\mathrm{P}_{\mathrm{d}}=(\mathrm{I}+)(\mathbf{V}+)+(\mathrm{I}-)(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}}\right)(\mathrm{V}-)\). A useful feature of the DAC-20 design is that supply current is constant and independent of input logic states; this reduces the size of the power supply bypass capacitors.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-20 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero-scale output current and drift essentially negligible compared to \(1 / 2\) LSB.

The temperature coefficient of the reference resistor \(\mathrm{R}_{14}\) should match and track that of the output resistor for minimum overall full-scale drift.

\section*{SETTLING TIME OPTIMIZATION}

The DAC-20 is capable of extremely fast settling times, typically 85 ns at \(\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The output capacitance of the DAC-20 including the package is approximately 15 pF , therefore the output RC time constant dominates settling time if \(R_{L}>500 \Omega\).
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference and \(\mathrm{V}_{\mathrm{LC}}\) terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{FEATURES}
- Sign Plus 12-Bit Range with Sign Plus 7-Bit Coding
- 12-Bit Accuracy and Resolution Around Zero
- Sign Plus 72dB Dynamic Range
- True Current Outputs: \(\mathbf{- 5 V}\) to +18 V Compliance
- Tight Full Scale Tolerance Eliminates Calibration
- Low Full Scale Drift Over Temperature
- Conforms with Bell System \(\mu\)-255 Companding Law
- Multiplying Reference Inputs
- Low Power Consumption and Low Cost
- Ideal for PCM, Audio, and 8-Bit \({ }_{\mu}\) P Applications
- Outputs Multiplexed for Time Shared Applications

\section*{GENERAL DESCRIPTION}

The DAC-76 monolithic COMDAC® D/A Converter provides the dynamic range of a sign +12 -bit DAC in a sign +7 -bit for-

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{ccc}
\hline & \multicolumn{2}{c}{18 PIN DUAL INLINE PACKAGE HERMETIC } \\
\cline { 2 - 3 } ACCURACY & MILITARY & COMMERCIAL \\
\hline \(1 / 2\) STEP & DAC76BX* & TEMPERATURE \\
1 STEP & DAC76X* & DAC76EX \\
\(11 / 2\) STEP & & DAC76CX \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{EQUIVALENT CIRCUIT}


COMDAC® TRANSFER CHARACTERISTIC

mat. A companding (compression/expansion) transfer function is implemented by using three bits to select one of eight binarily-related chords (or segments) and four bits to select one of sixteen linearly-related steps within each chord. Accuracy is assured by specifying chord end point values, chord nonlinearity, and monotonicity over the full operating temperature range.

The 8 -bit format with a sign +72 dB dynamic range is especially useful in control systems using 8 -bit microprocessors, RAMs and ROMs. Low distortion multiplying capability and conformance with the Bell System \(\mu\)-255 logarithmic law for PCM transmission make the DAC-76 ideal for use in audio applications. Other applications include servo controls, stress and vibration analysis, digital recording and speech synthesis. Additional applications are listed on the last page.

\section*{PIN CONNECTIONS}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|}
\hline \multirow{10}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

DICE Junction Temperature（ \(\mathrm{T}_{\mathrm{j}}\) ）．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Storage Temperature ．．．．．．．．．．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation ．．．．．．．．．．．．．．．．．．．．．．．．．．． 500 mW
Derate above \(100^{\circ} \mathrm{C}\) ．．．．．．．．．．．．．．．．．．．．．．．．． \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Lead Soldering Temperature（ 60 sec. ）．．．．．．．．．．．． \(300^{\circ} \mathrm{C}\)

NOTE：Absolute ratings apply to both DICE and packaged parts unless otherwise noted．

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A}-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for DAC－76B and DAC \(-76,0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq\) \(+70^{\circ} \mathrm{C}\) for DAC－76E，C，D and for all 4 outputs，unless otherwise noted．
\begin{tabular}{llllllllllll}
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A}-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for DAC76B and DAC76, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq\) \(+70^{\circ} \mathrm{C}\) for DAC76E, C, D and for all 4 outputs, unless otherwise noted. (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{DAC-76B/E} & \multicolumn{3}{|c|}{DAC-76/C} & \multicolumn{3}{|c|}{DAC-76D} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Reference Bias Current & \multicolumn{2}{|l|}{\(1_{12}\)} & - & -1.0 & -4.0 & - & -1.0 & -4.0 & - & -1.0 & -6.0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & \multicolumn{2}{|l|}{dl/dt} & - & 0.25 & - & - & 0.25 & - & - & 0.25 & - & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves)} & \(\mathrm{PSSI}_{\text {FS }}+\) & \[
\begin{aligned}
& \mathrm{V}+=4.5 \text { to } 18 \mathrm{~V}, \\
& \mathrm{~V}-=-15 \mathrm{~V}
\end{aligned}
\] & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & - & \(\pm 1 / 20\) & \(\pm 3 / 4\) & \multirow[b]{2}{*}{Step} \\
\hline & \(\mathrm{PSSI}_{\mathrm{FS}}\) - & \[
\begin{aligned}
& \mathrm{V}-=-10.8 \mathrm{~V} \text { to } \\
& -18 \mathrm{~V}, \\
& \mathrm{~V}+=15 \mathrm{~V}
\end{aligned}
\] & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & - & \(\pm 1 / 0\) & \(\pm 3 / 4\) & \\
\hline \multirow{4}{*}{Power Supply Current} & \(1+\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}
\end{aligned}
\] & - & 2.7 & 4.0 & - & 2.7 & 4.0 & - & 2.7 & 4.5 & \\
\hline & \multicolumn{2}{|l|}{\(1-\quad V_{\text {S }}= \pm 15 \mathrm{~V}\)} & - & -6.7 & -8.8 & - & -6.7 & -8.8 & - & -6.7 & -9.3 & mA \\
\hline & I+ & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}
\end{aligned}
\]} & - & 2.7 & 4.0 & - & 2.7 & 4.0 & - & 2.7 & 4.5 & \\
\hline & 1- & & - & -6.7 & -8.8 & - & -6.7 & -8.8 & - & -6.7 & -9.3 & \\
\hline \multirow[t]{2}{*}{Power Dissipation} & \multirow[t]{2}{*}{\(\mathrm{P}_{\mathrm{d}}\)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{S}=+5 \mathrm{~V},-15 \mathrm{~V}, \\
& I_{F S}=2.0 \mathrm{~mA} \\
& V_{S}= \pm 15 \mathrm{~V}, \\
& I_{F S}=2.0 \mathrm{~mA}
\end{aligned}
\]} & - & 114 & 152 & - & 114 & 152 & - & 114 & 167 & mW \\
\hline & & & - & 141 & 192 & - & 141 & 192 & - & 141 & 207 & \\
\hline
\end{tabular}

NOTE:
1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around
zero \(\left(C_{0}\right)\) step size is \(0.5 \mu \mathrm{~A}\), while in the last chord near full scale ( \(\mathrm{C}_{7}\) ) step size is \(64 \mu \mathrm{~A}\).

\section*{DICE CHARACTERISTICS}


Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS for \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), and all 4 outputs, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-76N (Note 1) LIMIT & DAC-76G (Note 2) LIMIT & UNITS \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & \(\pm 128\) & Steps MIN \\
\hline Dynamic Range & & \(20 \log \left(i_{u, 15} / l_{0,1}\right)\) & 72 & 72 & dB MIN \\
\hline Monotonicity & & Sign Bit + or - & 128 & 128 & Steps MIN \\
\hline Chord Endpoint Accuracy & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & \(\pm 1\) & \(\pm 11 / 2\) & Step MAX \\
\hline Step Nonlinearity & & Step error within chord & \(\pm\) & \(\pm 11 / 2\) & Step MAX \\
\hline Encode Current & & \begin{tabular}{l}
Additional Output \\
Encode/Decode = 1
\end{tabular} & \[
\begin{aligned}
& 1 / 4 \\
& 3 / 4
\end{aligned}
\] & \[
\begin{aligned}
& 1 / 4 \\
& 3 / 4
\end{aligned}
\] & Step MIN Step MAX \\
\hline Output Voltage Compliance & \(V_{\text {OC }}\) & Full scale current change \(<1 / 2\) step & \[
\begin{array}{r}
-5 \\
+18 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
-5 \\
+18
\end{array}
\] & Volts MIN Volts MAX \\
\hline Full Scale Current Deviation from Ideal (See Tables) & \[
\begin{aligned}
& I_{\mathrm{FS}}(\mathrm{D}) \\
& \mathrm{I}_{\mathrm{FS}}(\mathrm{E})
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{AEF}}=10.000 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{R}_{11}=18.94 \mathrm{k} \Omega \\
& \mathrm{R}_{12}=20 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 \\
& +1
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 \\
& \pm 1
\end{aligned}
\] & \begin{tabular}{l}
Step MAX \\
Step MAX
\end{tabular} \\
\hline Full Scale Symmetry Error & \(10(+)-10(-)\) & Decode or Encode Pair & \(\pm 1 / 4\) & \(\pm 1 / 2\) & Step MAX \\
\hline Zero Scale Current & Izs & Measured at Selected Output with 0000000 Input & 1/2 & 1/2 & Step MAX \\
\hline Disable Current & IDIS & Leakage of output disabled by E/D and SB & 50 & 100 & nA MAX \\
\hline Output Current Range & \(I_{\text {FSR }}\) & & \[
\begin{array}{r}
0 \\
42
\end{array}
\] & \[
\begin{array}{r}
0 \\
42
\end{array}
\] & mA MIN mA MAX \\
\hline \begin{tabular}{l}
Logic Input Levels \\
Logic "0". \\
Logic "1"
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{IL}} \\
& \mathrm{~V}_{\mathrm{IH}}
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & \[
\begin{aligned}
& 0.8 \\
& 2.0
\end{aligned}
\] & \[
\begin{aligned}
& 0.8 \\
& 2.0
\end{aligned}
\] & Volts MAX Volts MIN \\
\hline Logic Input current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\text {in }}=-5 \mathrm{~V}\) to +18 V & 40 & 40 & \(\mu \mathrm{A}\) MAX \\
\hline Logic Input Swing & \(V_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & \[
\begin{array}{r}
-5 \\
+18
\end{array}
\] & \[
\begin{array}{r}
-5 \\
+18
\end{array}
\] & Volts MIN Volts MAX \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & 4.0 & 6.0 & \(\mu \mathrm{A}\) MAX \\
\hline Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves) & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \mathrm{PSSI}_{\mathrm{FS}}-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 18 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\
& \mathrm{~V}-=-10.8 \mathrm{~V} \text { to }-18 \mathrm{~V}, \mathrm{~V}+=15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 1 / 2
\end{aligned}
\] & \[
\begin{aligned}
& \pm 3 / 4 \\
& \pm 3 / 4
\end{aligned}
\] & \begin{tabular}{l}
Step MAX \\
Step MAX
\end{tabular} \\
\hline Power Supply Current & \[
\begin{aligned}
& \text { I+ } \\
& \text { I- }
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{array}{r}
4.0 \\
-8.8
\end{array}
\] & \[
\begin{array}{r}
4.5 \\
-9.3
\end{array}
\] & mA MAX mA MAX \\
\hline Power Supply Current & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & \[
\begin{array}{r}
4.0 \\
-8.8 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
4.5 \\
-9.3 \\
\hline
\end{array}
\] & mA MAX mA MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}\), and \(T_{A}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-76N TYPICAL & \[
\begin{aligned}
& \text { DAC-76G } \\
& \text { TYPICAL. }
\end{aligned}
\] & UNITS \\
\hline Settling Time & \(t_{S}\) & To within \(\pm 1 / 2\) Step & 500 & 500 & ns \\
\hline Full Scale Drift & \(\left.\Delta\right|_{\text {FS }}\) & Full Temperature Range & \(\pm 1 / 10\) & \(\pm 1 / 10\) & Step \\
\hline Reference Input Slew Rate & dl/dt & & 0.25 & 0.25 & A/ \(\mu \mathrm{S}\) \\
\hline Power Dissipation & \(P_{\text {D }}\) & \[
\begin{aligned}
& V_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA} \\
& \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& 114 \\
& 141
\end{aligned}
\] & \[
\begin{aligned}
& 114 \\
& 141
\end{aligned}
\] & \begin{tabular}{l}
mW \\
mW
\end{tabular} \\
\hline
\end{tabular}

\section*{NOTES:}
1. See DAC-76C for typical values.
2. See DAC-76D for typical values.

\section*{TRANSFER CHARACTERISTICS}

ENCODE TRANSFER CHARACTERISTIC (ADD CONVERSION)

\section*{DECODE TRANSFER CHARACTERISTIC (DIA CONVERSION)}


The system transfer characteristics above result when the DAC-76 is used for signal compression (A/D conversion) and for signal expansion (D/A conversion). As one would expect, when the curves are superimposed their average is a straight line because compression and expansion must be equal and opposite.

Both transfer characteristics show outputs divided into 8 chords in both polarities with 16 equal steps in each chord.

Note that each chord endpoint is approximately 6 dB down from the next higher chord's endpoint and that the chord slopes are binarily-related.
The table below relates step size in each chord to other commonly-encountered measurements and to the equivalent, conventional, binary-coded DAC. Step size (except in Chord 0 ) is about 0.3 dB and is an almost constant percentage of reading. In addition, there is a 1-1/2 step change between the maximum code in each chord and the minimum code in the next chord to smooth the chord transitions and to conform with existing telecommunication specifications.
The following three pages contain electrical specifications, the DC test circuit, tables of ideal chord endpoint currents for both encode and decode modes, and parameter definitions.

\section*{COMPANDING PRINCIPLES \\ BACKGROUND}

Companding or signal compression and signal expansion is widely used. In FM broadcasting companding is performed by de-emphasis and pre-emphasis. In analog systems companding is performed by log and antilog amplifiers. But in data conversion and transmission, companding has been limited to the telecommunications industry. They recognized the need to efficiently represent analog signals with the fewest possible number of digital bits. With just 8 bits, the standard format of microprocessors, RAMs, ROMs and registers, telecommunications companding systems achieve very low signal-to-quantizing distortion over a 40 dB range of speech amplitudes by using the Bell System \(\mu-255\) logarithmic companding law.

\section*{BELL \(\mu\)-255 LOGARITHMIC CHARACTERISTIC}

The output of the DAC-76 is an approximation to the \(\mu-255\) law which can be expressed as:
\(Y=0.18 \ln (1+\mu \mathrm{X})\) where:
\(X=\) Normalized input signal level of the compressor (encoder), \(\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{FS}}\) with values from -1 to +1 .
\[
\begin{aligned}
& Y=\text { Output signal level of the encoder } \\
& \mu=255
\end{aligned}
\]

This law is implemented by the DAC-76 with an eight chord (or segment) piecewise linear approximation for each polarity with sixteen linear steps in each chord. A dynamic range of 72 dB in both polarities is achieved with 8 -bit coding.

STEP SIZE SUMMARY TABLE DECODE OUTPUT (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CHORD & STEP SIZE NORMALIZED TO FULL SCALE & \begin{tabular}{l}
STEP SIZE \\
IN \(\mu\) A WITH \(2007.75 \mu\) A F.S.
\end{tabular} & STEP SIZE AS A \% OF FULL SCALE & \begin{tabular}{l}
STEP SIZE \\
IN dB AT CHORD ENDPOINTS
\end{tabular} & STEP SIZE AS A \% OF READING AT CHORD ENDPOINTS & RESOLUTION \& ACCURACY OF EQUIVALENT BINARY DAC \\
\hline 0 & 2 & 0.5 & 0.025\% & 0.60 & 6.67\% & SIGN + 12 BITS \\
\hline 1 & 4 & 1.0 & 0.05\% & 0.38 & 4.30\% & SIGN + 11 BITS \\
\hline 2 & 8 & 2.0 & 0.1\% & 0.32 & 3.65\% & SIGN + 10 BITS \\
\hline 3 & 16 & 4.0 & 0.2\% & 0.31 & 3.40\% & SIGN +9 BITS \\
\hline 4 & 32 & 8.0 & 0.4\% & 0.29 & 3.28\% & SIGN + 8 BITS \\
\hline 5 & 64 & 16 & 0.8\% & 0.28 & 3.23\% & SIGN + 7 BITS \\
\hline 6 & 128 & 32 & 1.6\% & 0.28 & 3.20\% & SIGN +6 BITS \\
\hline 7 & 256 & 64 & 3.2\% & 0.28 & 3.19\% & SIGN + 5 BITS \\
\hline
\end{tabular}

\section*{OUTPUT CURRENT DC TEST CIRCUIT}


LINE SELECTION TABLE
\begin{tabular}{ccccc}
\hline \begin{tabular}{c} 
TEST \\
GROUP
\end{tabular} & \begin{tabular}{c} 
ENCODE／ \\
DECODE
\end{tabular} & \begin{tabular}{c} 
SIGN \\
BIT
\end{tabular} & \multicolumn{2}{c}{\begin{tabular}{c} 
OUTPUT \\
MEASUREMENT
\end{tabular}} \\
\hline 1 & 1 & 1 & \(\mathrm{I}_{\mathrm{OE}(+)}\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 1\right)\) \\
\hline 2 & 1 & 0 & \(\mathrm{I}_{\mathrm{OE}(-)}\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 2\right)\) \\
\hline 3 & 0 & 1 & \(\mathrm{I}_{\mathrm{OD}}(+)\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 3\right)\) \\
\hline 4 & 0 & 0 & \(\mathrm{I}_{\mathrm{OD}}(-)\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 4\right)\) \\
\hline
\end{tabular}

NOTE：Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord．Monotonic operation is guaranteed for all input codes．

\section*{CONDENSED CURRENT OUTPUT TABLES}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|l|}{} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

IDEAL ENCODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.25 & 8.75 & 25.75 & 59.75 & 127.75 & 263.75 & 535.75 & 1079.75 \\
\hline 15 & 1111 & 7.75 & 23.75 & 55.75 & 119.75 & 247.75 & 503.75 & 1015.75 & 2039.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

\section*{BASIC ENCODE OPERATION （COMPRESSING AID CONVERSION）}

ENCODE TRANSFER CHARACTERISTIC （A／D CONVERSION）


\section*{ENCODE DECISION LEVELS}

Compressing A／D conversion with the DAC－76 requires a comparator，an exclusive－OR gate，and a successive approximation register－the usual elements in any sign－ plus－magnitude A／D converter．However，a compressing ADC has one signficant difference from regular A／D con－ verters．
In a conventional（linear）converter，the step size is a constant percentage of full scale，but in a compressing A／D converter， the step size increases as the output changes from zero scale to full scale．The standard \(1 / 2\) sfep bias used in con－ ventional ADCs to keep quantizing error below \(\pm 1 / 2\) step cannot be easily furnished by the user of a compressing ADC．For this reason，the DAC has a \(1 / 2\) step greater output in the encode mode that it has in the decode mode．This may be seen clearly by comparing the normalized encode and decode output tables at any code point．

\section*{ENCODING SEQUENCE}

An encoding sequence begins with the Sign Bit comparison and decision．During this time the comparator is a polarity

NORMALIZED ENCODE LEVEL (SIGN BIT EXCLUDED) \(I_{\mathrm{c}, \mathrm{s}}=2\left[2^{\mathrm{C}}(\mathrm{S}+17)-16.5\right] \quad \begin{aligned} & C=\text { chord no. (0 through 7) } \\ & S=\text { step no. (0 through 15) }\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 35 & 103 & 239 & 511 & 1055 & 2143 & 4319 \\
\hline 1 & 0001 & 3 & 39 & 111 & 255 & 543 & 1119 & 2271 & 4575 \\
\hline 2 & 0010 & 5 & 43 & 119 & 271 & 575 & 1183 & 2399 & 4831 \\
\hline 3 & 0011 & 7 & 47 & 127 & 287 & 607 & 1247 & 2527 & 5087 \\
\hline 4 & 0100 & 9 & 51 & 135 & 303 & 639 & 1311 & 2655 & 5343 \\
\hline 5 & 0101 & 11 & 55 & 143 & 319 & 671 & 1375 & 2783 & 5599 \\
\hline 6 & 0110 & 13 & 59 & 151 & 335 & 703 & 1439 & 2911 & 5855 \\
\hline 7 & 0111 & 15 & 63 & 159 & 351 & 735 & 1503 & 3039 & 6111 \\
\hline 8 & 1000 & 17 & 67 & 167 & 367 & 767 & 1567 & 3167 & 6367 \\
\hline 9 & 1001 & 19 & 71 & 175 & 383 & 799 & 1631 & 3295 & 6623 \\
\hline 10 & 1010 & 21 & 75 & 183 & 399 & 831 & 1695 & 3423 & 6879 \\
\hline 11 & 1011 & 23 & 79 & 191 & 415 & 863 & 1759 & 3551 & 7135 \\
\hline 12 & 1100 & 25 & 83 & 199 & 431 & 895 & 1823 & 3679 & 7391 \\
\hline 13 & 1101 & 27 & 87 & 207 & 447 & 927 & 1887 & 3807 & 7647 \\
\hline 14 & 1110 & 29 & 91 & 215 & 463 & 959 & 1951 & 3935 & 7903 \\
\hline 15 & 1111 & 31 & 95 & 223 & 479 & 991 & 2015 & 4063 & 8159 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 2 & 4 & 8 & 16 & 32 & 64 & 128 & 256 \\
\hline
\end{tabular}

\section*{BASIC ENCODE CONNECTIONS}

detector only. The Encode/Decode (E/D) input is held at a logic " 0 ". Therefore, no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the \(E / D\) input is changed to a logic " 1 " allowing current to flow into \(\mathrm{I}_{\mathrm{OE}}(+)\) or \(\mathrm{I}_{\mathrm{OE}}(-)\) depending upon the Sign Bit Answer.
For positive inputs, current flows into \(\mathrm{l}_{\mathrm{OE}}(+)\) through R1, and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current
flows into loE(-) through R2 developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale. (A more complete schematic is shown in the applications section).

The bits are converted with a successive removal technique, starting with a decision at the code 0111111 and turning off bits sequentially until all decisions have been made. Successive removal is necessary because the \(1 / 2\) step encode decision level current is drawn from the sum node, rather than sourced into it.

\section*{BASIC DECODE OPERATION (EXPANDING DIA CONVERSION)}

DECODE TRANSFER CHARACTERISTIC (DIA CONVERSION)

\section*{BASIC DECODE CONNECTIONS}


\section*{DECODE OPERATION}

D/A conversion with the DAC-76 may be illustrated by using an operational amplifier connected to the decode outputs as a balanced load. The decode mode of operation is selected by applying a logic " 0 " to the Encode/Decode input. This enables the \(\mathrm{I}_{\mathrm{OD}}\) outputs, disables the \(\mathrm{l}_{\mathrm{OE}}\) outputs, and allows \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{I}_{\mathrm{OD}}(-)\) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic "1", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(+)\) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic " 0 ", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(-)\) through R2 forcing a negative voltage output. Since the Sign Bit only steers current into \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{I}_{\mathrm{OD}}(-)\), the output will always be symmetrical, limited only by the matching of R1 and R2.

\section*{NORMALIZED TABLES}

The encode and decode tables may be used to calculate ideal output current at any code point. For example, in decode mode at \(I_{3,7}(0110111)\) find \(343.343 / 8031\) times \(I_{\text {FS }}\) of \(2007.75 \mu \mathrm{~A}\) equals \(85.75 \mu \mathrm{~A}\). Alternatively, use the condensed current tables and add up the number of steps.

\section*{BASIC REFERENCE CONSIDERATIONS}

Full scale output current is ideally \(2007.75 \mu \mathrm{~A}\) when the reference current is \(528 \mu \mathrm{~A}\) in the decode mode. In the encode mode it is \(2039.75 \mu \mathrm{~A}\) because the additional \(1 / 2\) step adds \(32 \mu \mathrm{~A}\) to the output. A percentage change in \(I_{\text {REF }}\) caused by changes in \(\mathrm{V}_{\text {REF }}\) or \(\mathrm{R}_{\text {REF }}\) will produce the same percentage change in output current.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|l|}{NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED) \(I_{c, s}=2\left[{ }^{\circ} \mathrm{C}(\mathrm{S}+16.5)-16.5\right]\)} & \multicolumn{2}{|l|}{\begin{tabular}{l}
C = chord no. (0 through 7) \\
S = step no. (0 through 15)
\end{tabular}} \\
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 33 & 99 & 231 & 495 & 1023 & 2079 & 4191 \\
\hline 1 & 0001 & 2 & 37 & 107 & 247 & 527 & 1087 & 2207 & 4447 \\
\hline 2 & 0010 & 4 & 41 & 115 & 263 & 559 & 1151 & 2335 & 4703 \\
\hline 3 & 0011 & 6 & 45 & 123 & 279 & 591 & 1215 & 2463 & 4959 \\
\hline 4 & 0100 & 8 & 49 & 131 & 295 & 623 & 1279 & 2591 & 5215 \\
\hline 5 & 0101 & 10 & 53 & 139 & 311 & 655 & 1343 & 2719 & 5471 \\
\hline 6 & 0110 & 12 & 57 & 147 & 327 & 687 & 1407 & 2847 & 5727 \\
\hline 7 & 0111 & 14 & 61 & 155 & 343 & 719 & 1471 & 2975 & 5983 \\
\hline 8 & 1000 & 16 & 65 & 163 & 359 & 751 & 1535 & 3103 & 6239 \\
\hline 9 & 1001 & 18 & 69 & 171 & 375 & 783 & 1599 & 3231 & 6495 \\
\hline 10 & 1010 & 20 & 73 & 179 & 391 & 815 & 1663 & 3359 & 6751 \\
\hline 11 & 1011 & 22 & 77 & 187 & 407 & 847 & 1727 & 3487 & 7007 \\
\hline 12 & 1100 & 24 & 81 & 195 & 423 & 879 & 1791 & 3615 & 7263 \\
\hline 13 & 1101 & 26 & 85 & 203 & 439 & 911 & 1855 & 3743 & 7519 \\
\hline 14 & 1110 & 28 & 89 & 211 & 455 & 943 & 1919 & 3871 & 7775 \\
\hline 15 & 1111 & 30 & 93 & 219 & 471 & 975 & 1983 & 3999 & 8031 \\
\hline & & 2 & 4 & 8 & 16 & 32 & 64 & 128 & 256 \\
\hline
\end{tabular}

The large step size at full scale allows the use of inexpensive references in many applications. In some situations \(\mathrm{V}_{\text {REF }}\) may even be the positive power supply. For example, with \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{R}_{\text {REF }}=15 \mathrm{~V} / 528 \mu \mathrm{~A}\) or \(28.4 \mathrm{k} \Omega\). When using a power supply as a reference, R11 should be two resistors, R11A and R11B, and the junction should be bypassed to ground to provide decoupling.

\section*{REFERENCE AMPLIFIER OPERATION}

\section*{POSITIVE REFERENCE OPERATION}


\section*{NEGATIVE REFERENCE OPERATION}


\section*{REFERENCE AMPLIFIER SETUP}

The DAC-76 is a multiplying D/A converter in which the output current is the product of the normalized digital input and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full scale output current is a linear function of the reference current and is given for all four outputs in the figures above.

In positive reference applications an external positive reference voltage forces current through R11 into the \(\mathrm{V}_{\mathrm{R}}(+)\) terminal (Pin 11) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\mathrm{R}}(-)\) at Pin 12; reference current flows from ground through R11 into \(\mathrm{V}_{\mathrm{R}}(+)\), as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at Pin 12. The voltage at Pin 11 is equal to and tracks the voltage at Pin 12 due to the high gain of the internal reference amplifier. R12 (nominally equal to R11) is used to cancel bias current errors and may be eliminated with only a minor increase in error.

\section*{REFERENCE RECOMMENDATIONS}

For most applications a +10.0 V reference, such as the PMI REF-01, is recommended for optimum full scale temperature coefficient performance. (This also minimizes the contributions of reference amplifier \(\mathrm{V}_{\mathrm{OS}}\) and \(\mathrm{TCV}_{\text {Os }}\).) For most

\section*{TYPICAL PERFORMANCE CURVES}

OUTPUT FULL SCALE CURRENT vs REFERENCE INPUT CURRENT


REFERENCE AMPLIFIER INPUT

applications the tight relationship between \(I_{\text {REF }}\) and \(I_{\text {FS }}\) eliminates the need for trimming \(I_{\text {REF }}\); but if desired, full scale trimming may be accomplished by selecting R11 or by using a potentiometer for R11.
Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. While the recommended operating range of \(D C\) reference currents is 0.1 mA to 1.0 mA , monotonic operation is maintained over an even wider range allowing the DAC-76 to be used in many multiplying applications. For variable reference applications, see section entitled "Multiplying Operation."

\section*{TRUE CURRENT OUTPUT OPERATION}

\section*{RESISTIVE OUTPUT CONNECTIONS}

\begin{tabular}{lcccc}
\multicolumn{5}{c}{ OUTPUT VOLTAGE (V) } \\
\hline INPUT CODE & "A" & "B" & "C" & DIFF \\
\hline 111111111 & 0 & & & \\
111101111 & +5.02 & N/A & N/A & N/A \\
110000000 & +10.00 & & & \\
\hline 011111111 & & -5.00 & +5.00 & -10 \\
011101111 & & +0.02 & +5.00 & -4.98 \\
010000000 & & N/A & +5.00 & +5.00 \\
000000000 & & +5.00 & +5.00 & 0 \\
001101111 & & +5.00 & +0.02 & +4.98 \\
001111111 & & +5.00 & -5.00 & +10 \\
\hline
\end{tabular}

NEGATIVE OUTPUT VOLTAGE COMPLIANCE \(V_{\text {OC }}(-)\)
\begin{tabular}{cccc}
\(\mathbf{I}_{\text {FS }}\) & 1.0 mA & 2.0 mA & \(\mathbf{4 . 0 m A}\) \\
\hline-12 V & -2.8 V & -2.0 V & -0.4 V \\
\hline-15 V & -5.8 V & -5.0 V & -3.4 V \\
\hline-18 V & -8.8 V & -8.0 V & -6.4 V \\
\hline
\end{tabular}

MINIMUM NEGATIVE COMPLIANCE
\(\mathrm{V}_{\mathrm{OC}}(-) \mathrm{MIN}=(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} \cdot 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}\)

The DAC-76 has true current outputs with wide voltage compliance enabling fast drive of a variety of single-ended and balanced loads. Positive voltage compliance is +18 V , and negative voltage compliance is -5.0 V with \(\mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}\) and \(\mathrm{V}-=-15 \mathrm{~V}\). Negative voltage compliance for other values of \(\mathrm{I}_{\text {REF }}\) and V - may be calculated using the table above. Typical connections, both single-ended and differential, are shown in the figure above with output voltage tables. Note the differential sign-plus-magnitude relationship between

\section*{BALANCED LOAD CONNECTIONS}

" \(B\) " and " \(C\) ". The differential output voltage is independent of the +5.00 nominal voltage source as long as the \(\mathrm{V}_{\mathrm{OC}}(-)\) minimum values are observed.
High common mode output range is possible due to the wide output voltage compliance and allows use with transformers or other balanced loads. The terminating impedances may be located a distance away from the DAC-76 allowing transmission of analog quantities as currents rather than voltages and elimination of ground loop errors. Capacitive termination is also possible, performing an "integrate-and-hold" process which is a function of \(\mathrm{V}_{\text {REF }}\), \(R_{\text {REF }}\), the digital input code, and the selection time for a given current output. Resetting of the integrating capacitor may be accomplished with a CMOS switch in parallel with the capacitor. Thus, many applications traditionally requiring op amps may be performed with a high voltage compliance, current output DAC.

\section*{TYPICAL PERFORMANCE CURVES}

OUTPUT CURRENT vs OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)


OUTPUT VOLTAGE COMPLIANCE vs TEMPERATURE


\section*{MULTIPLYING OPERATION}

LOW INPUT IMPEDANCE CONNECTION


REFERENCE AMPLIFIER DYNAMIC TEST CIRCUIT


HIGH INPUT IMPEDANCE CONNECTION


LOGARITHMIC DIGITAL GAIN CONTROL


NOTE 1: LOW DISTORTION OUTPUTS ARE PROVIDED OVER A 72dB RANGE. NOTE 2: UP TO 4 CHANNELS OF OUTPUT MAY BE SELECTED BY E/D AND SB LOGIC INPUTS.

TYPICAL PERFORMANCE CURVES
REFERENCE AMPLIFIER TOTAL HARMONIC DISTORTION vs FREQUENCY (80kHz FILTER)


REFERENCE AMPLIFIER INPUT FREQUENCY RESPONSE


\section*{LOGIC INPUT \& POWER SUPPLY CONSIDERATIONS}

INTERFACING CIRCUIT FOR
ECL, CMOS, \& NMOS LOGIC INPUTS


\section*{LOGIC INPUTS}

The DAC-76 may be interfaced with other-than-TTL logic by placing \(\mathrm{V}_{\mathrm{LC}}\) (Pin 10 ) at a potential which is 1.4 V below the desired logic input switching threshold. However, this voltage source must be capable of sourcing and sinking a changing current at Pin 10.

The negative voltage at the logic inputs must be limited to +10 V with respect to \(\mathrm{V}-(\operatorname{Pin} 13)\).

\section*{POWER SUPPLIES}

As shown in the curves on the next page, power supply current drain is relatively independent of voltage and temperature and completely independent of the logic input states.

When operating with V - between -15 V and -11 V , output negative voltage compliance, \(\mathrm{V}_{\mathrm{OC}}(-)\), reference input amplifier common mode voltage range, and logic input negative voltage range are reduced by an amount equivalent to the difference between -15 V and the V - supply in use. Operation with \(\mathrm{V}+\) between +5 V and +15 V affects \(\mathrm{V}_{\mathrm{LC}}\) and the reference amplifier common mode positive voltage range in the same manner.

\section*{TYPICAL PERFORMANCE CURVES}

BIT TRANSFER CHARACTERISTICS


LOGIC INPUT CURRENT vs INPUT

VOLTAGE AND LOGIC INPUT RANGE


NOTE: LOGIC INPUT VOLTAGE RANGE IS INDEPENDENT OF THE POSITIVE POWER SUPPLY, AND LOGIC INPUTS
MAY SWING ABOVE THE SUPPLY.

POWER SUPPLY CURRENTS vs POWER SUPPLY VOLTAGES


POWER SUPPLY CURRENTS vs TEMPERATURE


\section*{DETAILED ENCODE CONNECTIONS}


TRANSCEIVING CONVERTER - TWO WAY DATA TRANSMISSION


SERIAL DATA TRANSCEIVING CONVERTER


TYPICAL SIGNAL TO QUANTIZING DISTORTION CURVES

SIGNAL TO QUANTIZING DISTORTION vs INPUT LEVEL (3kHz FLAT FILTER)


SIGNAL TO QUANTIZING DISTORTION vs INPUT LEVEL (C-MESSAGE WEIGHTING FILTER \& BELL SPEC)

1. OdB is \(\pm 3.5 \mathrm{~V},+3 \mathrm{~dB}\) is \(\pm 5.0 \mathrm{~V}\) OR FULL SCALE CODE (111 1111).
2. C-MESSAGE WEIGHING FILTER PROVIDES A FRE QUENCY RESPONSE CHARACTERISTIC WHICH SIM ULATES THE PRECEIVED RESPONSE OF THE HU MAN EAR TO TELEPHONE NOISE.

SIGNAL TO QUANTIZING DISTORTION TEST CIRCUIT


\section*{OUTPUT COMPLIANCE EXTENSION CONNECTIONS}
\(\pm 10 \mathrm{~V}\) RANGE ENCODEIDECODE CONNECTIONS


COMPLIANCE EXTENSION USING AC COUPLED OUTPUT


EXTENSION TO SIGN PLUS 78dB DYNAMIC RANGE

\section*{EXTENDED RANGE OPERATION}

When used as a D/A converter only, the DAC-76 range may be extended from sign +72 dB to sign +78 dB by using the encode output current to insert additional levels halfway between each step. By connecting \(\mathrm{I}_{\mathrm{OD}}(+)\) to \(\mathrm{I}_{\mathrm{OE}}(+)\) and \(\mathrm{I}_{\mathrm{OD}}(-)\) to \(\mathrm{I}_{\mathrm{OE}}(-)\), the E/D logic input functions as a fifth step bit input. Full scale positive now becomes 1111 11111; full scale negative is 011111111 . Each chord is divided into 32 steps instead of the former 16 steps, effectively increasing dynamic range by 6 dB .

\section*{EXTENDED RANGE CONNECTIONS}


SUMMARY TABLE FOR 3-CHORD BITS AND 5-STEP BITS
\begin{tabular}{ccccc} 
CHORD & \begin{tabular}{c} 
STEP \\
\((\mu \mathrm{A})\)
\end{tabular} & \begin{tabular}{c} 
RANGE \\
\((\mu \mathrm{A})\)
\end{tabular} & \begin{tabular}{c} 
STEP \\
\((\mathbf{m V})\)
\end{tabular} & \begin{tabular}{c} 
RANGE \\
\((\mathbf{V})\)
\end{tabular} \\
\hline 0 & 0.25 & 0 to 7.75 & 0.625 & 0 to 0.019 \\
\hline \(\mathbf{1}\) & 0.5 & 8.25 to 23.75 & 1.25 & 0.021 to 0.059 \\
\hline 2 & 1.0 & 24.75 to 55.75 & 2.5 & 0.062 to 0.139 \\
\hline 3 & 2.0 & 57.75 to 119.75 & 5.0 & 0.144 to 0.299 \\
\hline 4 & 4.0 & 123.75 to 247.75 & 10 & 0.309 to 0.619 \\
\hline 5 & 8.0 & 255.75 to 503.75 & 20 & 0.639 to 1.259 \\
\hline 6 & 16 & 519.75 to 1015.75 & 40 & 1.299 to 2.539 \\
\hline 7 & 32 & 1047.75 to 2039.75 & 80 & 2.619 to 5.099 \\
\hline
\end{tabular}

The accompanying table summarizes the new chord and step characteristics obtained in the extended connection shown above.

\section*{ADDITIONAL DECODE OUTPUT TABLES}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 1 & 0001 & 0.5 & 9.25 & 26.75 & 61.75 & 131.75 & 271.75 & 551.75 & 1111.75 \\
\hline 2 & 0010 & 1 & 10.25 & 28.75 & 65.75 & 139.75 & 287.75 & 583.75 & 1175.75 \\
\hline 3 & 0011 & 1.5 & 11.25 & 30.75 & 69.75 & 147.75 & 303.75 & 615.75 & 1239.75 \\
\hline 4 & 0100 & 2 & 12.25 & 32.75 & 73.75 & 155.75 & 319.75 & 647.75 & 1303.75 \\
\hline 5 & 0101 & 2.5 & 13.25 & 34.75 & 77.75 & 163.75 & 335.75 & 679.75 & 1367.75 \\
\hline 6 & 0110 & 3 & 14.25 & 36.75 & 81.75 & 171.75 & 351.75 & 711.75 & 1431.75 \\
\hline 7 & 0111 & 3.5 & 15.25 & 38.75 & 85.75 & 179.75 & 367.75 & 743.75 & 1495.75 \\
\hline 8 & 1000 & 4 & 16.25 & 40.75 & 89.75 & 187.75 & 383.75 & 775.75 & 1559.75 \\
\hline 9 & 1001 & 4.5 & 17.25 & 42.75 & 93.75 & 195.75 & 399.75 & 807.75 & 1623.75 \\
\hline 10 & 1010 & 5 & 18.25 & 44.75 & 97.75 & 203.75 & 415.75 & 839.75 & 1687.75 \\
\hline 11 & 1011 & 5.5 & 19.25 & 46.75 & 101.75 & 211.75 & 431.75 & 871.75 & 1751.75 \\
\hline 12 & 1100 & 6 & 20.25 & 48.75 & 105.75 & 219.75 & 447.75 & 903.75 & 1815.75 \\
\hline 13 & 1101 & 6.5 & 21.25 & 50.75 & 109.75 & 227.75 & 463.75 & 935.75 & 1879.75 \\
\hline 14 & 1110 & 7 & 22.25 & 52.75 & 113.75 & 235.75 & 479.75 & 967.75 & 1943.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & . 50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

CHORD SIZE SUMMARY TABLE DECODE OUTPUT (SIGN BIT EXCLUDED)
\(\left.\begin{array}{ccccc}\hline \text { CHORD } & \begin{array}{c}\text { CHORD ENDPOINTS } \\ \text { NORMALIZED } \\ \text { TO FULL SCALE }\end{array} & \begin{array}{c}\text { CHORD ENPOINTS } \\ \text { IN } \mu \text { A WITH } \\ \text { 2007.75 }\end{array} & \begin{array}{c}\text { CHORD ENDPOINTS } \\ \text { AS A PERCENTAGE } \\ \text { OF FULL SCALE }\end{array} & \begin{array}{c}\text { CORD ENDPOINTS } \\ \text { IN dB DOWN }\end{array} \\ \hline 0 & 30 & 7.5 & 0.37 \% & \text { FROM FULL SCALE }\end{array}\right]\)

DECODE OUTPUT EXPRESSED IN dB DOWN FROM FULL SCALE (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & - & -47.73 & -38.18 & -30.82 & -24.20 & -17.90 & -11.74 & -5.65 \\
\hline 1 & 0001 & -72.07 & -46.73 & -37.51 & -30.24 & -23.66 & -17.37 & -11.22 & -5.13 \\
\hline 2 & 0010 & -66.05 & -45.84 & -36.88 & -29.70 & -23.15 & -16.87 & -10.73 & -4.65 \\
\hline 3 & 0011 & -62.53 & -45.03 & -36.30 & -29.18 & -22.66 & -16.40 & -10.27 & -4.19 \\
\hline 4 & 0100 & -60.03 & -44.29 & -35.75 & -28.70 & -22.21 & -15.96 & -9.83 & -3.75 \\
\hline 5 & 0101 & -58.10 & -43.61 & -35.24 & -28.24 & -21.77 & -15.53 & - 9.41 & -3.33 \\
\hline 6 & 0110 & -56.51 & -42.98 & -34.75 & -27.80 & -21.36 & -15.13 & -9.01 & -2.94 \\
\hline 7 & 0111 & -55.17 & -42.39 & -34.29 & -27.39 & -20.96 & -14.74 & -8.63 & -2.56 \\
\hline 8 & 1000 & -54.01 & -41.84 & -33.85 & -26.99 & -20.58 & -14.37 & - 8.26 & -2.19 \\
\hline 9 & 1001 & -52.99 & -41.32 & -33.44 & -26.61 & -20.22 & -14.02 & - 7.91 & -1.84 \\
\hline 10 & 1010 & -52.07 & -40.83 & -33.04 & -26.25 & -19.87 & -13.68 & - 7.57 & -1.51 \\
\hline 11 & 1011 & -51.25 & -40.37 & -32.66 & -25.90 & -19.54 & -13.35 & - 7.25 & -1.18 \\
\hline 12 & 1100 & -50.49 & -39.93 & -32.29 & -25.57 & -19.22 & -13.03 & -6.93 & -0.87 \\
\hline 13 & 1101 & -49.80 & -39.51 & -31.95 & -25.25 & -18.91 & -12.73 & - 6.63 & -0.57 \\
\hline 14 & 1110 & -49.15 & -39.11 & -31.61 & -24.94 & -18.61 & -12.43 & -6.34 & -0.28 \\
\hline 15 & 1111 & -48.55 & -38.73 & -31.29 & -24.63 & -18.32 & -12.15 & -6.06 & 0 \\
\hline
\end{tabular}

DECODE OUTPUT EXPRESSED IN PERCENT OF FULL SCALE (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 0.411 & 1.23 & 2.88 & 6.16 & 12.7 & 25.9 & 52.2 \\
\hline 1 & 0001 & 0.025 & 0.461 & 1.33 & 3.08 & 6.56 & 13.5 & 27.5 & 55.4 \\
\hline 2 & 0010 & 0.050 & 0.511 & 1.43 & 3.27 & 6.96 & 14.3 & 29.1 & 58.6 \\
\hline 3 & 0011 & 0.075 & 0.560 & 1.53 & 3.47 & 7.36 & 15.1 & 30.7 & 61.7 \\
\hline 4 & 0100 & 0.100 & 0.610 & 1.63 & 3.67 & 7.76 & 15.9 & 32.3 & 64.9 \\
\hline 5 & 0101 & 0.125 & 0.660 & 1.73 & 3.87 & 8.16 & 16.7 & 33.9 & 68.1 \\
\hline 6 & 0110 & 0.149 & 0.710 & 1.83 & 4.07 & 8.55 & 17.5 & 35.5 & 71.3 \\
\hline 7 & 0111 & 0.174 & 0.760 & 1.93 & 4.27 & 8.95 & 18.3 & 37.0 & 74.5 \\
\hline 8 & 1000 & 0.199 & 0.809 & 2.03 & 4.47 & 9.35 & 19.1 & 38.6 & 77.7 \\
\hline 9 & 1001 & 0.224 & 0.859 & 2.13 & 4.67 & 9.75 & 19.9 & 40.2 & 80.9 \\
\hline 10 & 1010 & 0.249 & 0.909 & 2.23 & 4.87 & 10.1 & 20.7 & 41.8 & 84.1 \\
\hline 11 & 1011 & 0.274 & 0.959 & 2.33 & 5.07 & 10.5 & 21.5 & 43.4 & 87.2 \\
\hline 12 & 1100 & 0.299 & 1.01 & 2.43 & 5.27 & 10.9 & 22.3 & 45.0 & 90.4 \\
\hline 13 & 1101 & 0.324 & 1.06 & 2.53 & 5.47 & 11.3 & 23.1 & 46.6 & 93.6 \\
\hline 14 & 1110 & 0.349 & 1.11 & 2.63 & 5.67 & 11.7 & 23.9 & 48.2 & 96.8 \\
\hline 15 & 1111 & 0.374 & 1.16 & 2.73 & 5.86 & 12.1 & 24.7 & 49.9 & 100 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.025 & 0.050 & 0.100 & 0.199 & 0.398 & 0.797 & 1.59 & 3.19 \\
\hline
\end{tabular}

\section*{FEATURES}

\section*{- Log Response Gives 12 Bit Accuracy Near Zero \\ - Sign Magnitude Coding \\ - Multiple Outputs Allow Shared A/D - D/A Conversion \\ - Tight Full Scale Tolerance Eliminates Calibration \\ - Low Full Scale Drift \\ - Multiplying Reference Inputs \\ - High Reliability \\ - Low Power Consumption \\ - Low Cost}

\section*{GENERAL DESCRIPTION}

The DAC-78 monolithic D/A converter provides a linear approximation to logarithmic response curve of the form: \(K\) ( \(e^{m y}-1\) ) where \(K\) and \(m\) are scale factors and \(y\) is the normalized digital input. The curve is implemented by using 3 bits to select one of 8 straight line segments (chords) and 4 bits to select one of 16 binary steps within each chord. A sign bit is provided to select output signal polarity and an encode/decode operation. Accuracy is assured by specifying chord endpoint values, step nonlinearity and monotonicity over the full operating temperature range. Typical applications include: data compression, transducer linearization (e.g., photo and pin diodes), light and audio attenuators, and servo positioning systems. For telecommunications applications please refer to the DAC-88 data sheet.

\section*{EQUIVALENT CIRCUIT AND PIN CONNECTION DIAGRAM}


\section*{DAC-78 TRANSFER FUNCTION}

The DAC-78 was originally designed for use in companding telecommunications applications. It was noted that the transfer function thus generated could also be used in a large number of industrial control, attenuator or data compression applications. The transfer function is in the form \(X=k\left(\epsilon^{m y}-1\right)\) where:
\(X=\) analog output
\(k, m=\) scale factors
\(y=\) normalized digital input

This was derived from a Bell system specification which has the following function:
\[
Y=\frac{\ln (1+\mu X)}{\ln (1+\mu)} \quad \text { where } \mu=255
\]

Solving for D/A converter operations gives:
\[
X=\frac{\epsilon^{\frac{5.55 \ldots Y}{128}-1}}{256}
\]
which after adjustment for the linear approximation effects yields
\[
X=0.00365\left(\epsilon^{0.0425 Y}-1\right)(\operatorname{Sign} Y)
\]

This equation gives a normalized number which when multiplied by the smallest step current ( \(.25 \mu \mathrm{~A}\) for \(528 \mu \mathrm{~A}\) IREF) will give a good approximation of the input. Tables are given in the data sheet with which the exact output may be calculated.

\section*{PIN CONNECTIONS \& ORDERING INFORMATION}


\footnotetext{
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information,
} Section 2.

\section*{ABSOLUTE MAXIMUM RATINGS}

V+ Supply to V-Supply ..................................... 36V
\(V_{\text {LC }}\) Swing ................................... V-plus 8 V to \(\mathrm{V}+\)
Analog Current Outputs ........ V-plus 8 V to V -plus 36 V
Reference Inputs .................................... V- to V+
Reference Input Differential Voltage .................. \(\pm 18 \mathrm{~V}\)
Reference Input Current ................................ 1.25 mA
Logic Inputs ..................... V-plus 8 V to V - plus 36 V

Operating Temperature . . . . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Dice Junction Temperature ............... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500mW
Derate above \(100^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Lead Soldering Temperature . ................ \(300^{\circ} \mathrm{C}(60 \mathrm{nS}\) )
NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), and all 4 outputs, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-78-E} & \multicolumn{3}{|c|}{DAC-78-F} & \multicolumn{3}{|c|}{DAC-78-G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & Steps \\
\hline Dynamic Range & & \(20 \log \left(I_{7,15} / \mathrm{l}_{0,1}\right)\) & 72 & 72 & 72 & 72 & 72 & 72 & 72 & 72 & 72 & dB \\
\hline Monotonicity & & Sign Bit + or - & 128 & - & - & 128 & - & - & 128 & - & - & Steps \\
\hline Chord Endpoint Accuracy Chord Zero & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 4\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline \begin{tabular}{l}
Chord Endpoint Accuracy \\
All Chords Other Than Zero
\end{tabular} & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & - & - & \(\pm 11 / 2\) & Step \\
\hline Encode Offset Current & & Additional output encode/decode \(=1\) & 3/8 & 1/2 & 5/8 & 1/4 & 1/2 & \(3 / 4\) & 1/4 & 1/2 & 3/4 & Step \\
\hline Settling Time (Note 1) & \(\mathrm{t}_{\text {s }}\) & To within \(\pm 1 / 2\) step & - & 500 & \[
\begin{array}{r}
\text { see } \\
\text { note } 1
\end{array}
\] & - & 500 & see
note 1 & - & 500 & \[
\begin{array}{r}
\text { see } \\
\text { note } 1
\end{array}
\] & ns \\
\hline Settling Time in Chord Zero & \(\mathrm{T}_{\text {Sco }}\) & To within \(\pm 1 / 2\) step & - & 500 & - & - & 500 & - & - & 500 & - & ns \\
\hline Full Scale Drift ( \(\mathrm{C}_{7}\) ) & \(\Delta \mathrm{I}_{\text {FS }}\) & Full temperature range & - & \(\pm 1 / 16\) & \(\pm 1 / 10\) & - & \(\pm 1 / 10\) & \(\pm 1 / 4\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\mathrm{OC}}\) & Full scale current change \(\leq 1 / 2\) step & -5 & - & +18 & -5 & - & +18 & -5 & - & +18 & Volts \\
\hline Full Scale Symmetry Error (Note 2) & \(I_{0}(+)-I_{0}(-)\) & Decode or encode pair Input Code 1111111 & - & \(\pm 1 / 40\) & \(\pm 1 / 8\) & - & \(\pm 1 / 40\) & \(\pm 1 / 4\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & Step \\
\hline Zero Scale Current (Note 2) & I zs & Measured at selected output 0000000 input & - & 1/40 & 1/8 & - & 1/40 & 1/4 & - & 1/20 & 1/2 & Step \\
\hline Disable Current (All bits high) (Note 2) & \(\mathrm{I}_{\text {DIS }}\) & Leakage of output disabled by \(E / D\) and \(S B\) & - & 5.0 & 100 & - & 5.0 & 100 & - & 5.0 & 100 & nA \\
\hline Step Accuracy Chord Zero & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 4\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline \begin{tabular}{l}
Step Accuracy \\
All Chords Other Than Zero
\end{tabular} & & Error relative to ideal values at \(I_{F S}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & - & - & \(\pm 11 / 2\) & Step \\
\hline Output Current Range & \(\mathrm{I}_{\text {FSR }}\) & & 0 & 2.0 & 4.2 & 0 & 2.0 & 4.2 & 0 & 2.0 & 4.2 & mA \\
\hline Logic Input Levels, Logic " 0 " & \(\mathrm{V}_{\mathrm{IL}}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & - & - & 0.8 & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Logic Input Levels, Logic "1" & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & - & - & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{N}}\) & \(\mathrm{V}_{\text {IN }}=-5 \mathrm{~V}\) to +18 V & - & - & 120 & - & - & 120 & - & - & 120 & \(\mu \mathrm{A}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{15}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & -5 & - & +18 & -5 & - & +18 & -5 & - & +18 & Volts \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & - & -3.0 & -12.0 & - & -3.0 & -12.0 & - & -3.0 & -12.0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl/dt & & - & 0.25 & - & - & 0.25 & - & - & 0.25 & - & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
Power Supply Sensitivity Over \\
Supply Range (Refer to Characteristic Curves)
\end{tabular}} & PSSI \(\mathrm{FS}_{+}\) & \(\mathrm{V}+=4.5\) to 18 V & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & Step \\
\hline & PSSIFS- & \(\mathrm{V}-=-10.8 \mathrm{~V}\) to -18 V & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline \multirow[t]{2}{*}{Power Supply Current} & \[
\begin{aligned}
& \text { I+ } \\
& \text { 1- }
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 2.7
-6.7 & 5.5
-12 & - & 2.7
-6.7 & 5.5
-12 & - & \[
\begin{array}{r}
2.7 \\
-6.7
\end{array}
\] & 5.5
-12 & mA \\
\hline & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 2.7
-6.7 & 5.75
-12 & - & 2.7
-6.7 & 5.75
-12 & - & 2.7
-6.7 & 5.75
-12 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero ( \(\mathrm{C}_{0}\) ) step size is \(0.5 \mu \mathrm{~A}\), while in the last chord near full scale ( \(\mathrm{C}_{7}\) ) step size is \(64 \mu \mathrm{~A}\). Settling time varies for each of the chord bits and step bits and a maximum specification in misleading.
2. Current specifications relate to differential currents between ( + ) and \((-)\) output leads. At the selected outputs, equal idle currents are present simultaneously on both current output leads.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), and for all 4 outputs, unless otherwise noted. (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-78-E} & \multicolumn{3}{|c|}{DAC-78-F} & \multicolumn{3}{|r|}{DAC-78-G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow[t]{2}{*}{Power Dissipation} & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}+5 \mathrm{~V},-15 \mathrm{~V}\) & - & 114 & 207 & - & 114 & 207 & - & 114 & 207 & mW \\
\hline & \(P_{D}\) & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) & - & 141 & 262 & - & 141 & 262 & - & 141 & 262 & mW \\
\hline \multirow[t]{2}{*}{Full Scale Current Deviation From Ideal Deviation (See Tables)(Note 2)} & \(\mathrm{I}_{\text {FS }}(\mathrm{D})\) & \(\mathrm{V}_{\text {REF }} 10.000 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & - & - & \(\pm 11 / 2\) & Step \\
\hline & \(\mathrm{I}_{\mathrm{FS}}(\mathrm{E})\) & \[
\begin{aligned}
& \mathrm{R} 11=19.53 \mathrm{k} \Omega \\
& \mathrm{R} 12=20 \mathrm{k} \Omega
\end{aligned}
\] & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & - & - & \(\pm 11 / 2\) & Step \\
\hline Idie Current (Note 2) & 1 & & - & 10 & - & - & 10 & - & - & 10 & - & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero \(\left(C_{0}\right)\) step size is \(0.5 \mu \mathrm{~A}\), while in the last chord near full scale \(\left(\mathrm{C}_{7}\right)\) step size is \(64 \mu \mathrm{~A}\). Settling time varies for each of the chord bits and step bits and a maximum specification in misleading.
2. Current specifications relate to differential currents between ( + ) and \((-)\) output leads. At the selected outputs, equal idle currents are present simultaneously on both current output leads.

\section*{DICE CHARACTERISTICS}

\begin{tabular}{|c|c|}
\hline 1. E/D & 10. \(\mathrm{V}_{\mathrm{LC}}\) \\
\hline 2. S.B. & 11. \(\mathrm{V}_{\mathrm{R}}(+)\) \\
\hline 3. BIT 1 (MSB) & 12. \(\mathrm{V}_{\mathrm{R}}(-)\) \\
\hline 4. BIT 2 & 13. V - \\
\hline 5. BIT 3 & 14. IOE (+) \\
\hline 6. BIT 4 & 15. IoE ( \({ }^{(1)}\) \\
\hline 7. BIT 5 & 16. \({ }_{\text {OD }}(+)\) \\
\hline 8. BIT 6 & 17. Iod (-) \\
\hline 9. BIT 7 (LSB) & 18. \(\mathrm{V}+\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) and all 4 outputs, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-78-N (NOTE 3) LIMIT & DAC-78-G (NOTE 4) LIMIT & UNITS \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & \(\pm 128\) & Steps MIN \\
\hline Dynamic Range & & \(20 \log \left(1_{7,15} / \mathrm{l}_{0,1}\right)\) & 72 & 72 & dB MIN \\
\hline Monotonicity & & Sign Bit + or - & 128 & 128 & Steps MIN \\
\hline Chord Endpoint Accuracy Chord Zero & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & \(\pm 1 / 2\) & \(\pm 1\) & Step MAX \\
\hline Chord Endpoint Accuracy All Chords Other Than Zero & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & \(\pm 1\) & \(\pm 11 / 2\) & Step MAX \\
\hline Encode Current & & Additional output encode/decode \(=1\) & \[
\begin{aligned}
& 1 / 4 \\
& 3 / 4
\end{aligned}
\] & \[
\begin{aligned}
& 1 / 4 \\
& 3 / 4 \\
& \hline
\end{aligned}
\] & Step MIN Step MAX \\
\hline Output Voltage Compliance & \(V_{\text {OC }}\) & Full scale current change \(\leq 1 / 2\) step & -5
+18 & \[
\begin{array}{r}
-5 \\
+18 \\
\hline
\end{array}
\] & Volts MIN Volts MAX \\
\hline Full Scale Symmetry Error (Note 2) & \(10^{+-10-}\) & Decode or encode pair Input Code 1111111 & \(\pm 1 / 4\) & \(\pm 1 / 2\) & Step MAX \\
\hline Zero Scale Current (Note 2) & Izs & Measured at selected output 0000000 input & 1/4 & 1/2 & Step MAX \\
\hline Disable Current (All bits high) (Note 2) & \({ }^{\text {d }}\) IS & Leakage of output disabled by E/D and SB & 100 & 100 & nA MAX \\
\hline Step Accuracy Chord Zero & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & \(\pm 1 / 2\) & \(\pm 1\) & Step MAX \\
\hline \begin{tabular}{l}
Step Accuracy \\
All Chords Other Than Zero
\end{tabular} & & Error relative to ideal values at \(I_{F S}=2016 \mu \mathrm{~A}\) & \(\pm 1\) & \(\pm 11 / 2\) & Step MAX \\
\hline Output Current Range & \(I_{\text {FSR }}\) & & 4.2 & 4.2 & mA MAX \\
\hline Logic Input Levels, Logic " 0 " & \(V_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 0.8 & 0.8 & Volts MAX \\
\hline Logic Input Levels, Logic "1" & \(\mathrm{V}_{\text {IH }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & 2.0 & Volts MIN \\
\hline Logic Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=-5 \mathrm{~V}\) to +18 V & 120 & 120 & \(\mu \mathrm{A} \mathrm{MAX}\) \\
\hline Logic Input Swing & \(V_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & \[
\begin{array}{r}
-5 \\
+18 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
-5 \\
+18
\end{array}
\] & Volts MIN Volts MAX \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & -12.0 & -12.0 & \(\mu \mathrm{A}\) \\
\hline Power Supply Sensitivity Over Supply Range (Refer to & \(\mathrm{PSSI}_{\text {FS- }}\) & \(\mathrm{V}+=4.5\) to 18 V & \(\pm 1 / 2\) & \(\pm 1 / 2\) & Step MAX \\
\hline & \(\mathrm{PSSI}_{\text {FS- }}\) & \(\mathrm{V}-=-10.8 \mathrm{~V}\) to -18 V & \(\pm 1 / 2\) & \(\pm 1 / 2\) & Step MAX \\
\hline \multirow[t]{2}{*}{Power Supply Current} & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \(\mathrm{V}_{S}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & \[
\begin{array}{r}
5.5 \\
-12
\end{array}
\] & \[
\begin{array}{r}
5.5 \\
-12
\end{array}
\] & mA MAX \\
\hline & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & \[
\begin{array}{r}
5.75 \\
-12
\end{array}
\] & \[
\begin{array}{r}
5.75 \\
-12
\end{array}
\] & mA MAX \\
\hline \multirow[t]{2}{*}{Full Scale Current Deviation From Ideal Deviation (See Tables) (Note 2)} & \(I_{\text {FS }} \mathrm{D}\) & \(V_{\text {REF }} 10.000 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & \(\pm 1\) & \(\pm 11 / 2\) & Step MAX \\
\hline & \(I_{\text {FS }} \mathrm{E}\) & \[
\begin{aligned}
& \mathrm{R} 11=19.53 \mathrm{k} \Omega \\
& \mathrm{R} 12=20 \mathrm{k} \Omega
\end{aligned}
\] & \(\pm 1\) & \(\pm 11 / 2\) & Step MAX \\
\hline
\end{tabular}

TYPICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\), and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{gathered}
\text { DAC-78-N } \\
\text { TYP }
\end{gathered}
\] & \[
\begin{gathered}
\hline \text { DAC-78-G } \\
\text { TYP }
\end{gathered}
\] & UNITS \\
\hline Settling Time (Note 1) & \(\mathrm{t}_{\text {s }}\) & To within \(\pm 1 / 2\) step & 500 & 500 & ns \\
\hline Settling Time in Chord Zero & \(\mathrm{T}_{\text {sco }}\) & To within \(\pm 1 / 2\) step & 500 & 500 & nS \\
\hline Full Scale Drift ( \(\mathrm{C}_{7}\) ) & \(\Delta I_{\text {fS }}\) & Full temperature range & \(\pm 1 / 10\) & \(\pm 1 / 10\) & Step \\
\hline Reference Input Slew Rate & \(\mathrm{dl} / \mathrm{dt}\) & & 0.25 & 0.25 & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline \multirow[b]{2}{*}{Power Dissipation} & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}+5 \mathrm{~V},-15 \mathrm{~V}\) & 114 & 114 & mW \\
\hline & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & 141 & 141 & mW \\
\hline Idle Current (Note 2) & \(I_{1}\) & & 10 & 10 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero ( \(\mathrm{C}_{0}\) ) step size is \(0.5 \mu \mathrm{~A}\), while in the last chord near full scale \(\left(C_{7}\right)\) step size is \(64 \mu \mathrm{~A}\). Setting time varies for each of the chord bits and step bits and a maximum specification is misleading.
2. Current specifications relate to differential currents between (+) and (-) output leads. At the selected outputs, equal idle currents are present simultaneously on both current output leads.
3. See DAC-78F for typical values.
4. See DAC-78G for typical values.

\section*{OUTPUT CURRENT DC TEST CIRCUIT}

\begin{tabular}{ccccc}
\multicolumn{5}{c}{ LINE SELECTION TABLE } \\
\begin{tabular}{c} 
TEST \\
GROUP
\end{tabular} & \begin{tabular}{c} 
ENCODE/ \\
DECODE
\end{tabular} & \begin{tabular}{c} 
SIGN \\
BIT
\end{tabular} & \begin{tabular}{c} 
OUTPUT \\
MEASUREMENT
\end{tabular} \\
\hline 1 & 1 & 1 & \(\operatorname{loE}(+)\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 1\right)\) \\
\hline 2 & 1 & 0 & \(\operatorname{loE}(-)\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 2\right)\) \\
\hline 3 & 0 & 1 & \(\mathrm{loD}(+)\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 3\right)\) \\
\hline 4 & 0 & 0 & \(\mathrm{lod}(-1)\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 4\right)\) \\
\hline
\end{tabular}

NOTE: Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord. Monotonic operation is guaranteed for all input codes.

\section*{CONDENSED CURRENT OUTPUT TABLES \(\left(I_{\text {REF }}=528 \mu \mathrm{~A}\right)\)}

IDEAL DECODE (DAC) OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{STEP} & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

IDEAL DECODE (ADC) OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.25 & 8.75 & 25.75 & 59.75 & 127.75 & 263.75 & 535.75 & 1079.75 \\
\hline 15 & 1111 & 7.75 & 23.75 & 55.75 & 119.75 & 247.75 & 503.75 & 1015.75 & 2039.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

These tables may be extended to include all of the encode/decode currents (ideal with \(\mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}\) ) by multiplying any of the numbers in the normalized tables by \(0.25 \mu \mathrm{~A}\).

\section*{SPECIFICATION PARAMETER DEFINITIONS}

\section*{FULL SCALE DRIFT}

The change in output current over the full operating temperature with \(\mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{R} 11=18.94 \mathrm{k} \Omega\), and \(\mathrm{R} 12=20 \mathrm{k} \Omega\).

\section*{ENCODE OFFSET CURRENT (A/D CONVERSION)}

An offset current added to the DAC output to move the encode decision point to mid-value (i.e., the \(0 \rightarrow 1\) transition should occur at the \(1 / 2\) I step point).

\section*{FULL SCALE SYMMETRY ERROR}

The difference between \(\mathrm{I}_{\mathrm{OD}}(-)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{I}_{\mathrm{OE}}(+)\) at full scale output.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The maximum output voltage swing at any current level which causes \(<1 / 2\) step change in output current.

\section*{IDEAL OUTPUT CURRENT}

The difference between the ( + ) and ( - ) currents (encode or decode) at any code.

\section*{CHORDS}

Groups of linearly-related steps in the transfer function. Also known as segments.

\section*{CHORD ENDPOINTS}

The maximum code in each chord. Used to specify accuracy.

\section*{STEPS}

Increments in each chord which divides it into 16 equal levels.

\section*{OUTPUT LEVEL NOTATION}

Each output current level may be designated by the code \({ }^{\mathrm{C}, \mathrm{S}}\) where \(\mathrm{C}=\) chord number and \(\mathrm{S}=\) step number. For example, \(\mathrm{I}_{0,0}=\) zero scale current; \(\mathrm{I}_{0,1}=\) first step from zero; \(\mathrm{I}_{0,15}=\) endpoint of first chord ( \(\mathrm{C}_{0}\) ); \(\mathrm{I}_{7,15}=\) full scale current. For encode operation \(\mathrm{I}_{\mathrm{C}, \mathrm{S}}=0.5\left[2^{\mathrm{C}}(\mathrm{S}+17)-16.5\right]\). For decode operation \(\left.I_{C, S}=0.5[S+16.5)-16.5\right]\) based on \(I_{R E F}=528 \mu \mathrm{~A}\).

\section*{DYNAMIC RANGE}

Ratio of full scale current to step size in chord zero expressed in dB.

\section*{BASIC ENCODE OPERATION (COMPRESSING AID CONVERSION)}

\section*{ENCODE DECISION LEVELS}

Compressing A/D conversion with the DAC-78 requires a comparator, an exclusive-or gate, and a successive approximation register - the usual elements in any sign-plus-magnitude A/D converter. However, a compressing ADC has one signficant difference from regular A/D converters.
In a conventional (linear converter), the step size is a constant percentage of full scale, but in a compressing A/D converter, the step size increases as the output changes from zero scale to full scale.

When the DAC is used in the feedback loop of a successive approximation ADC the DAC outputs are used as decision levels to determine the edges of the quantizing bands. When the DAC is used in the decode mode it follows that the outputs must correspond to the center of the quantizing bands. Thus the encode mode output must exceed the decode mode output by one-half step. See AN 39 for further explanation.

\section*{BASIC ENCODE (ADC) CONNECTIONS}


IDEAL ENCODE (A/D) LEVEL (SIGN BIT EXCLUDED) IN MICROAMPS \((\operatorname{Iref}=528 \mu \mathrm{~A})\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.25 & 8.75 & 25.75 & 59.75 & 127.75 & 263.75 & 535.75 & 1079.75 \\
\hline 1 & 0001 & 0.75 & 9.75 & 27.75 & 63.75 & 135.75 & 279.75 & 567.75 & 1143.75 \\
\hline 2 & 0010 & 1.25 & 10.75 & 29.75 & 67.75 & 143.75 & 295.75 & 599.75 & 1207.75 \\
\hline 3 & 0011 & 1.75 & 11.75 & 31.75 & 71.75 & 151.75 & 311.75 & 631.75 & 1271.75 \\
\hline 4 & 0100 & 2.25 & 12.75 & 33.75 & 75.75 & 159.75 & 327.75 & 663.75 & 1335.75 \\
\hline 5 & 0101 & 2.75 & 13.75 & 35.75 & 79.75 & 167.75 & 343.75 & 695.75 & 1399.75 \\
\hline 6 & 0110 & 3.25 & 14.75 & 37.75 & 83.75 & 175.75 & 359.75 & 727.75 & 1463.75 \\
\hline 7 & 0111 & 3.75 & - 15.75 & 39.75 & 87.75 & 183.75 & 377.75 & 759.75 & 1527.75 \\
\hline 8 & 1000 & 4.25 & 16.75 & 41.75 & 91.75 & 191.75 & 391.75 & 791.75 & 1591.75 \\
\hline 9 & 1001 & 4.75 & 17.75 & 43.75 & 95.75 & 199.75 & 407.75 & 823.75 & 1655.75 \\
\hline 10 & 1010 & 5.25 & 18.75 & 45.75 & 99.75 & 207.75 & 423.75 & 855.75 & 1719.75 \\
\hline 11 & 1011 & 5.75 & 19.75 & 47.75 & 103.75 & 215.75 & 439.75 & 887.75 & 1783.75 \\
\hline 12 & 1100 & 6.25 & 20.75 & 49.75 & 107.75 & 223.75 & 455.75 & 929.75 & 1847.75 \\
\hline 13 & 1101 & 6.75 & 21.75 & 51.75 & 111.75 & 231.75 & 471.75 & 951.75 & 1911.75 \\
\hline 14 & 1110 & 7.25 & 22.75 & 53.75 & 115.75 & 239.75 & 487.75 & 983.75 & 1975.75 \\
\hline 15 & 1111 & 7.75 & 23.75 & 55.75 & 119.75 & 247.75 & 503.75 & 1015.75 & 2039.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

ENCODE TRANSFER CHARACTERISTICS (AID CONVERSION)


\section*{ENCODING SEQUENCE}

An encoding sequence begins with the sign bit decision. During this time the comparator is a polarity detector only. The Encode/Decode (E/D) input is held at a logic " 0 ", so that no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input is changed to a logic " 1 " allowing current to flow into \(\mathrm{I}_{\mathrm{OE}}\left(+\right.\) ) or \(\mathrm{I}_{\mathrm{OE}}(-)\) depending upon the Sign Bit Answer.

For positive inputs, current flows into \(\mathrm{l}_{\mathrm{OE}}(+)\) through R1, and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current flows into \(\mathrm{l}_{\mathrm{OE}}(-)\) through R2 developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale.

The bits are converted with a successive removal technique, starting with a decision at the code 0111111 and turning off bits sequentially until all decisions have been made. This ensures the accuracy of the result.

\section*{BASIC DECODE OPERATION \\ (EXPANDING DIA CONVERSION)}

\section*{DECODE OPERATION}

D/A conversion with the DAC-78 may be illustrated by using an operational amplifier connected to the decode outputs. The decode mode of operation is selected by applying a logic " 0 " to the Encode/Decode input. This enables the IOD outputs, disables the \(\mathrm{l}_{\mathrm{OE}}\) outputs and, allows \(\mathrm{IOD}_{\mathrm{O}}(+\) ) or \(\mathrm{I}_{\mathrm{OD}}(-)\) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic " 1 ", all of the output current flows into \(l_{\mathrm{OD}}(+\) ) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic " 0 ", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(-)\) through R2 forcing a negative voltage output. Since the Sign Bit only steers current into \(I_{O D}(+)\) or \(I_{O D}(-)\), the output will always be symmetrical, limited only by the matching of R1 and R2.

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED) \(\left(I_{R E F}=528 \mu \mathrm{~A}\right)\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 1 & 0001 & 0.5 & 9.25 & 26.75 & 61.75 & 131.75 & 271.75 & 551.75 & 1111.75 \\
\hline 2 & 0010 & 1 & 10.25 & 28.75 & 65.75 & 139.75 & 287.75 & 583.75 & 1175.75 \\
\hline 3 & 0011 & 1.5 & 11.25 & 30.75 & 69.75 & 147.75 & 303.75 & 615.75 & 1239.75 \\
\hline 4 & 0100 & 2 & 12.25 & 32.75 & 73.75 & 155.75 & 319.75 & 647.75 & 1303.75 \\
\hline 5 & 0101 & 2.5 & 13.25 & 34.75 & 77.75 & 163.75 & 335.75 & 679.75 & 1367.75 \\
\hline 6 & 0110 & 3 & 14.25 & 36.75 & 81.75 & 171.75 & 351.75 & 711.75 & 1431.75 \\
\hline 7 & 0111 & 3.5 & 15.25 & 38.75 & 85.75 & 179.75 & 367.75 & 743.75 & 1495.75 \\
\hline 8 & 1000 & 4 & 16.25 & 40.75 & 89.75 & 187.75 & 383.75 & 775.75 & 1559.75 \\
\hline 9 & 1001 & 4.5 & 17.25 & 42.75 & 93.75 & 195.75 & 399.75 & 807.75 & 1623.75 \\
\hline 10 & 1010 & 5 & 18.25 & 44.75 & 97.75 & 203.75 & 415.75 & 839.75 & 1687.75 \\
\hline 11 & 1011 & 5.5 & 19.25 & 46.75 & 101.75 & 211.75 & 431.75 & 871.75 & 1751.75 \\
\hline 12 & 1100 & 6 & 20.25 & 48.75 & 105.75 & 219.75 & 447.75 & 903.75 & 1815.75 \\
\hline 13 & 1101 & 6.5 & 21.25 & 50.75 & 109.75 & 227.75 & 463.75 & 935.75 & 1879.75 \\
\hline 14 & 1110 & 7 & 22.25 & 52.75 & 113.75 & 235.75 & 479.75 & 967.75 & 1943.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & . 50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

DECODE TRANSFER CHARACTERISTIC (DIA CONVERSION)


\section*{BASIC REFERENCE CONSIDERATIONS}

Full scale output current is ideally \(2007.75 \mu \mathrm{~A}\) when the reference current is \(528 \mu \mathrm{~A}\) in the decode mode, due to a multiplier of 3.803 . In the encode mode it is \(2039.75 \mu \mathrm{~A}\) because the additional \(1 / 2\) step adds \(32 \mu \mathrm{~A}\) to the output. A percentage change in Iref caused by changes in Vref or Rref will produce the same percentage change in output current.

The large step size at full scale allows the use of inexpensive references in many applications. In some situations \(V_{\text {REF }}\) may even be the positive power supply. For example,
with \(\mathrm{V}+=15 \mathrm{~V}\), RREF \(=15 \mathrm{~V} / 528 \mu \mathrm{~A}\), or \(28.4 \mathrm{k} \Omega\). When using a power supply as a reference, R11 should be two resistors, R11A and R11B, and the junction should be bypassed to ground to provide decoupling.
\begin{tabular}{lcccccccccr}
\hline & E/D SB & B1 & B2 & B3 & B4 & B5 & B6 & B7 & \(\mathbf{E}_{\mathbf{0}}\) \\
\hline POS FULL SCALE & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 5.019 V \\
\hline (+) ZERO SCALE +1 STEP & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.0012 \\
\hline\((+)\) ZERO SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 V \\
\hline\((-)\) ZERO SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 V \\
\hline (-) ZERO SCALE +1 STEP & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.0012 \\
\hline NEG FULL SCALE & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -5.019 V \\
\hline
\end{tabular}

BASIC DECODE CONNECTIONS


PHOTODIODE LINEARIZING CIRCUIT


\section*{REFERENCE AMPLIFIER OPERATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC-78 is a multiplying D/A converter in which the output current is the product of the normalized digital input and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full scale output current is a linear function of the reference current and is given for all four outputs in the figures above.

\section*{REFERENCE RECOMMENDATIONS}

For most applications a +10.0 V reference, such as the PMI REF-01, is recommended for optimum full scale temperature coefficient performance.

\section*{POWER SUPPLY CONSIDERATIONS}

\section*{POWER SUPPLIES}

Power supply current drain is relatively independent of voltage and temperature and completely independent of the logic input states.
When operating with V - between -15 V and -11 V , output negative voltage compliance, \(\mathrm{V}_{\mathrm{OC}}(-)\), reference input amplifier common mode voltage range, and logic input
negative voltage range are reduced by an amount equivalent to the difference between -15 V and the V - supply in use. Operation with \(\mathrm{V}+\) between +5 V and +15 V affects \(\mathrm{V}_{\mathrm{LC}}\) and the reference amplifier common mode positive voltage range in the same manner.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The DAC-78 has true current outputs with wide voltage compliance enabling fast drive of a variety of single ended and balanced loads. Positive voltage compliance is +18 V and negative voltage compliance is -5.0 V with \(\mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}\) and \(\mathrm{V}=-15 \mathrm{~V}\). Negative voltage compliance \(\mathrm{V}_{\mathrm{OC}}(-)\) for other values of \(I_{\text {REF }}\) and \(V\) - may be obtained from the table, or calculated as follows:
\[
\mathrm{V}_{\mathrm{OC}}(-) \min =(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} \times 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}
\]

Output voltage compliance can be extended in both encode and decode modes using the connections shown below.

NEGATIVE OUTPUT VOLTAGE COMPLIANCE \(V_{\text {OC }}(-)\)
\begin{tabular}{cccc}
\hline \(\mathrm{V}_{\text {FS }}\) & \(\mathbf{1 . 0 m A}\) & \(\mathbf{2 . 0 m A}\) & \(\mathbf{4 . 0 \mathrm { mA }}\) \\
\hline-12 V & -2.8 V & -2.0 V & -0.4 V \\
\hline-15 V & -5.8 V & -5.0 V & -3.4 V \\
\hline-18 V & -8.8 V & -8.0 V & -6.4 V \\
\hline
\end{tabular}

STANDARD OUTPUT CONNECTIONS


\section*{COMPLIANCE EXTENSION CONNECTIONS}


SERVO POSITIONING SYSTEM


EMI ®

\section*{FEATURES}
- Complete \(\qquad\) Internal Reference
- Flexible \(\qquad\)
\(\qquad\) 0 to 2mA Output
- Fast Settling ....... 225nsec (8 Bits), 375nsec (10 Bits)
- Stable ............. Tempcos to \(\pm 15 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) Maximum
- \(0^{\circ} \mathrm{C} /+70^{\circ} \mathrm{C},-25^{\circ} \mathrm{C} /+85^{\circ} \mathrm{C},-55^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}\) Models Available
- TTL Compatible Logic Inputs

Wide Supply Range \(\pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- 8 and 10 Bit Versions Available
- MIL-STD-883 Class B Processing Models Available
- Low Cost Q3, Q4 Series

\section*{GENERAL DESCRIPTION}

The DAC-100/DAC-101 are complete 10-bit resolution digital-to-analog converters constructed on two monolithic chips in a single \(16-\) pin DIP. Featuring excellent linearity vs. temperature performance, the DAC-100/DAC-101 include a low tempco voltage reference, ten current source/switches and a high stability thin-film R-2R ladder network. Maximum application flexibility is provided by the fast current output and by matched bipolar offset and feedback resistors which are included for use with an external op amp for voltage output applications. Although all units have 10 -bit resolution, a wide

\section*{DAC-100/DAC-101 10-BIT D/A CONVERTERS}
choice of linearity and tempco options is provided to allow price/performance optimization.
The small size, wide operating temperature range, low power consumption and high reliability construction make the DAC-100 ideal for aerospace applications. Other applications include use in servo-positioning systems, \(X-Y\) plotters, CRT displays, programmable power supplies, analog meter movement drivers, waveform generators and high speed analog-to-digital converters. The DAC-101 is used in similar applications with limited temperature range requirements.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC


ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for Q7, Q8 devices; \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\); for Q3 and Q4, \(-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\) for Q5 and Q6 devices and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for DAC-100 (AII), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-100 & DAC-101 & MIN & TYP & MAX & UNITS \\
\hline Resolution & & & & & 10 & 10 & 10 & Bits \\
\hline Nonlinearity & \(\mathrm{N}_{\mathrm{L}}\) & ( \(\pm 1 / 2\) LSB - 10 bits) & A- & & - & - & \(\pm 0.05\) & \%FS \\
\hline (For nonlinearity/tempco & \(\mathrm{N}_{\mathrm{L}}\) & ( \(\pm 1 / 2\) LSB -9 bits) & B- & EQ & - & - & \(\pm 0.1\) & \%FS \\
\hline combinations, see Ordering & \(\mathrm{N}_{\mathrm{L}}\) & ( \(\pm 1 / 2\) LSB -8 bits) & C - & FQ & - & - & \(\pm 0.2\) & \%FS \\
\hline Information.) & \(\mathrm{N}_{\mathrm{L}}\) & \(( \pm 3 / 4 \mathrm{LSB}-8\) bits) & D- & GQ & - & - & \(\pm 0.3\) & \%FS \\
\hline & \(\mathrm{T}_{\mathrm{C}}\) & & -A & & - & - & \(\pm 15\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Full Scale Tempco & \(\mathrm{T}_{\mathrm{C}}\) & & -B & & - & - & \(\pm 30\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline (See Full Scale Test Circuit) & \(\mathrm{T}_{\mathrm{C}}\) & & -C & & - & - & \(\pm 60\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{T}_{\mathrm{C}}\) & & -D & & - & - & \(\pm 120\) & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline & & & & ALL & - & \(\pm 120\) & - & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline & \(\mathrm{t}_{\text {S }}\) & to \(\pm 0.05 \%\) FS & ALL & & - & - & 375 & ns \\
\hline & \(\mathrm{t}_{s}\) & to \(\pm 0.1 \%\) FS & ALL & & - & - & 300 & ns \\
\hline & \(\mathrm{t}_{\text {S }}\) & to \(\pm 0.2 \% \mathrm{FS}\) & ALL & & - & - & 225 & ns \\
\hline Settling Time & \(\mathrm{t}_{5}\) & to \(\pm 0.4 \% \mathrm{FS}\) & ALL & & - & - & 150 & ns \\
\hline & \(\mathrm{t}_{5}\) & to \(\pm 0.8 \%\) FS & ALL & & - & - & 100 & ns \\
\hline & & & & ALL & - & 200 & - & ns \\
\hline Full Range Output Voltage (Limits guarangee adjustability & & Connect FS Adjust to V 10V Models (Q3, Q5, Q7) & & ALL & 10 & - & 11.1 & V \\
\hline to exact \(10.0(5.0) \vee\) with a & & (See Full Scale Test Circuit) & & & & & & \\
\hline \(200 \Omega\) Trimpot \({ }^{\text {® }}\) between & \(F_{\text {FR }}\) & 5 V Models (Q4, Q6, Q8) & & & & & & \\
\hline Adjust and V- & & \begin{tabular}{l}
\[
V_{i N}=0.0 \mathrm{~V}
\] \\
(See Full Scale Test Circuit)
\end{tabular} & & & 5 & - & 5.55 & v \\
\hline Zero Scale Output Voltage & \(v_{z s}\) & \(\mathrm{V}_{\text {IN }}=2.1 \mathrm{~V}\) & ALL & \begin{tabular}{l}
EQ/FQ \\
GQ
\end{tabular} & - & - & \[
\begin{array}{r}
0.013 \\
0.02
\end{array}
\] & \%FS \\
\hline Logic Inputs: High & \(\mathrm{V}_{\text {INH }}\) & Measured with respect to output pin & ALL & ALL & 2.1 & - & - & V \\
\hline Logic Inputs: Low & \(\mathrm{V}_{\text {INL }}\) & Measured with respect to output pin & ALL & ALL & - & - & 0.7 & V \\
\hline Logic Input Current, Each Input & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=0\) to +6 V & ALL & ALL & - & - & 5 & \(\mu \mathrm{A}\) \\
\hline Logic Input Resistance & \(\mathrm{R}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=0\) to +6 V & ALL & ALL & - & 3 & - & \(\mathrm{m} \Omega\) \\
\hline Logic Input Capacitance & \(\mathrm{C}_{1 \mathrm{~N}}\) & & ALL & ALL & - & 2 & - & pF \\
\hline Output Resistance & \(\mathrm{R}_{0}\) & & ALL & ALL & - & 500 & - & \(\mathrm{k} \Omega\) \\
\hline Output Capacitance & \(\mathrm{C}_{0}\) & & ALL. & ALL & - & 13 & - & pF \\
\hline Applied Power Supplies: V+ & & Linearity within specification & ALL & ALL & +6 & - & +18 & V \\
\hline Applied Power Supplies: V- & & Linearity within specification & ALL & ALL & -6 & - & -18 & V \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {SS }}\) & \(\mathrm{V}_{\mathrm{S}}+ \pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & ALL & ALL & - & - & \(\pm 0.10\) & \% per Volt \\
\hline \multirow{4}{*}{Power Consumption} & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & Q3, Q4 & EQ & - & 200 & 300 & mW \\
\hline & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) & Q3, Q4 & & - & 80 & 100 & mW \\
\hline & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & Q5, Q6, Q7, Q8 & & - & 200 & 250 & mW \\
\hline & \(P_{D}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & & FQ/GQ & - & 250 & 350 & mW \\
\hline \multirow{3}{*}{Positive Supply Current} & 1+ & \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) & Q3, Q4 & EQ & - & - & 10.0 & mA \\
\hline & \(1+\) & \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) & & FQ/GQ & - & - & 12 & mA \\
\hline & \(1+\) & \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) & Q5, Q6, Q7, Q8 & & - & - & 8.33 & mA \\
\hline \multirow{3}{*}{Negative Supply Current} & 1- & \(\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}\) & \multirow[t]{3}{*}{\[
\begin{gathered}
\text { Q3, Q4 } \\
\text { Q5, Q6, Q7, Q8 }
\end{gathered}
\]} & EQ & - & - & -10.0 & mA \\
\hline & \(1-\) & \(\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}\) & & & - & - & -8.33 & mA \\
\hline & 1- & \(\mathrm{V}_{\mathrm{S}}=-15 \mathrm{~V}\) & & FQ/GQ & - & - & -12 & mA \\
\hline
\end{tabular}

\section*{ABSOLUTE MAXIMUM RATINGS (Note 2)}
\begin{tabular}{|c|c|}
\hline V+ Supply to V-Supply & 0 to +36 V \\
\hline V+ Supply to Output & 0 to +18 V \\
\hline V-Supply to Output & 0 to -18V \\
\hline Logic Inputs to Output & -1 V to +6 V \\
\hline Power Dissipation (Note 1) & 500 mW \\
\hline Operating Temperature Range & \\
\hline Q3, Q4 \& All DAC-101 & C to \(+70^{\circ} \mathrm{C}\) \\
\hline All others & to \(+125^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline DICE Junction Temperature & \(-25^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Lead Temperature (Soldering & \(+300^{\circ} \mathrm{C}(60 \mathrm{sec})\) \\
\hline
\end{tabular}

NOTES:
1. Rating applies to ambient temperature of \(100^{\circ} \mathrm{C}\). Above \(100^{\circ} \mathrm{C}\), derate at \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\).
2. Ratings apply to DICE and packaged parts, unless otherwise noted.

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { N.L.** } \\
& \text { \%FS }
\end{aligned}
\] & TEMPCO** ppm \(/{ }^{\circ} \mathrm{C}\) & \multicolumn{2}{|l|}{MILITARY TEMPERATURE} & \multicolumn{2}{|l|}{INDUSTRIAL TEMPERATURE} & \multicolumn{2}{|l|}{COMMERCIAL TEMPERATURE} \\
\hline MAX. & MAX. & \(V_{0}= \pm 5 \mathrm{~V} / 10 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{O}}= \pm 2.5 \mathrm{~V} / 5 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{O}}= \pm 5 \mathrm{~V} / 10 \mathrm{~V}\) & \(\mathrm{V}_{0}= \pm 2.5 \mathrm{~V} / 5 \mathrm{~V}\) & \(\mathrm{V}_{\mathrm{O}}= \pm 5 \mathrm{~V} / 10 \mathrm{~V}\) & \(V_{0}= \pm 2.5 \mathrm{~V} / 5 \mathrm{~V}\) \\
\hline \(\pm 0.05\) & \(\pm 15\) & - & & DAC100AAQ7* & DAC100AAQ8* & - & - \\
\hline \(\pm 0.05\) & \(\pm 30\) & & & DAC100ABQ7* & DAC100ABQ8* & & \\
\hline \(\pm 0.05\) & \(\pm 60\) & DAC100ACQ5* & DAC100ACQ6* & DAC100ACQ7* & DAC100ACQ8* & DAC100ACQ3 & DAC100ACQ4 \\
\hline \(\pm 0.10\) & \(\pm 30\) & DAC100BBQ5* & DAC100BBQ6* & DAC100BBQ7* & DAC100BBQ8* & & \\
\hline \(\pm 0.10\) & \(\pm 60\) & DAC100BCQ5* & DAC100BCQ6* & DAC100BCQ7* & DAC100BCQ8* & DAC100BCQ3 & DAC100BCQ4 \\
\hline \(\pm 0.10\) & \(\pm 120\) & - & - & - & - & DAC101EQ & - \\
\hline \(\pm 0.20\) & \(\pm 60\) & DAC100CCQ5* & DAC100CCQ6* & DAC100CCQ7* & DAC100CCQ8* & DAC100CCQ3 & DAC100CCQ4 \\
\hline \(\pm 0.20\) & \(\pm 120\) & - & - & - & - & DAC101EQ & - \\
\hline \(\pm 0.30\) & \(\pm 120\) & - & & DAC100DDQ7* & DAC100DDQ8* & DAC100DDQ3 DAC101FQ & DAC100DDQ4 \\
\hline
\end{tabular}
*These devices supplied with MIL-STD-883 Class-B Processing as standard - No suffix necessary.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
** Part number construction: The 1st letter following DAC-100 (A-D) refers to the non-linearity specification; the 2nd letter (A-D) refers to the full-scale tempco; the letter \(Q\) refers to the package; and the end numeral indicates the output voltage and temperature.

DICE CHARACTERISTICS


DIE SIZE \(0.090 \times 0.057\) inch
1. \(R_{B}\)
2. \(V-\)
3. OUTPUT
15. FULL SCALE ADJ
16. \(R_{S}\)
R - Pads are connected to similariy
marked pads on DAI-01
NOTE: Pads \(4-14\), See DAI- 01


DIE SIZE \(0.080 \times 0.067\) inch
2. \(V\)
13. BIT 1 (MSB)
3. OUTPUT
4. BIT 10 (LSB)
5. BIT 9
6. BIT 8
7. BIT 7
8. BIT 6
9. BIT 5
10. BIT 4
11. BIT 3
12. BIT 2
14. \(V+\)

R - Pads are connected to similarly marked pads on DAR-01

NOTE:
Pads 1, 2, 15, 16, See DAR-01

Refer to Section 2 for additional DICE information

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\); for the R2R Ladder Network comprised of R1-R8, R12, R34, R23, R45 and R56 when connected to an ideal DAI-01.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & \multicolumn{2}{|r|}{DAR-01-N} & \multicolumn{3}{|c|}{DAR-01-G} & \multicolumn{3}{|r|}{DAR-01-GR} & \\
\hline PARAMETER & CONDITIONS & MIN & TYP MAX & MIN & TYP & MAX & MIN & TYP & max & UNITS \\
\hline Nonlinearity & VR1 \(=3.2 \mathrm{~V}\) & - & \(- \pm 0.035\) & - & - & \(\pm 0.05\) & - & - & \(\pm 0.1\) & \% \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) in common to all grades; VR1 \(=3.2 \mathrm{~V}\), unless otherwise noted.
\begin{tabular}{llllll}
\hline & & & DAR-01 & & \\
PARAMETER & CONDITIONS & MIN & TYP & MAX & \\
\hline Resistance R1 & Absolute Measurement & 2.56 & - & 3.84 & \\
\hline Ratio RC1 to R1 & Ideal \(=1\) to 1 & -1.0 & - & +1.0 & \\
\hline Ratio R1 to RS1 & Ideal \(=1.31147\) to 1 & -1.0 & - & +1.0 & \\
\hline Ratio R1 to RS2 & Ideal \(=1.31147\) to 1 & -1.0 & - & +1.0 & \\
\hline Ratio RB to R1 & Ideal \(=1.9125\) to 1 & -1.0 & - & +1.0 & \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS in common to all grades.
\begin{tabular}{llcccc}
\hline PARAMETER & CONDITIONS & & DAR-01 & MIN & TYP \\
MAX & UNITS \\
\hline Absolute Temperature Coefficient & All Resistors & - & \(\pm 120\) & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Tracking Temperature Coefficient & All Resistors with Respect to R1 & - & 3.0 & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) when connected to an ideal DAR-01.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{DAI-01-N} & \multicolumn{3}{|c|}{DAI-01-G} & \multicolumn{3}{|c|}{DAI-01-GR} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Nonlinearity & & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) & - & - & \(\pm 0.05\) & - & - & \(\pm 0.10\) & - & - & \(\pm 0.2\) & \% \\
\hline Internal Reference Voltage & \(V_{\text {MCR }}\) & \(V_{S}= \pm 15 \mathrm{~V}\) & 6.600 & - & 6.825 & 6.6 & - & 6.825 & 6.45 & - & 6.90 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) in common to all grades; \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) and when connected to an ideal DAR-01, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & \multicolumn{4}{|c|}{DAI-01} \\
\hline Resolution & & 10 & - & 10 & Bits \\
\hline Analog Output Current & All Bits Low, V - Connected to FS Adjust & 1840 & - & 2274 & \(\mu \mathrm{A}\) \\
\hline Zero Scale Output Current & All Bits High, V - Connected to FS Adjust & - & - & \(\pm 0.25\) & \({ }_{\mu} \mathrm{A}\) \\
\hline Logic Input "0" & Measured with Respect to Output & - & - & 0.7 & V \\
\hline Logic Input "1" & Measured with Respect to Output & 2.1 & - & - & V \\
\hline Supply Current & All Bits High, V-Connected to FS Adjust & - & - & 8.33 & mA \\
\hline Power Supply Rejection & \(\mathrm{V}_{\mathrm{S}}= \pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & - & - & 0.1 & \%IFS/V \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V}\), and when connected to an ideal DAR-01, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAI-01-N} & \multicolumn{3}{|c|}{DAI-01-G} & \multicolumn{3}{|c|}{DAI-01-GR} & \multirow[b]{2}{*}{UNITS} \\
\hline & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Full Scale Tempco & (Note) & - & \(\pm 60\) & - & - & \(\pm 60\) & - & - & \(\pm 120\) & - & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTE:}

Full Scale Tempco is defined as the change in output voltage measured in the test circuit shown on the DAC-100 data sheet and is expressed in ppm between \(25^{\circ} \mathrm{C}\) and either temperature extreme divided by the corresponding temperature change.

\section*{BASIC CONNECTIONS}

BASIC UNIPOLAR VOLTAGE OUTPUT CIRCUIT


\section*{BASIC BIPOLAR VOLTAGE OUTPUT CIRCUIT}


\section*{APPLICATIONS INFORMATION}

FULL RANGE OUTPUT ADJUSTMENT - The output current of the DAC-100/DAC-101 may be reduced to produce an exact \(10.000(5.000)\) volt output by connecting a \(200 \Omega\) adjustable resistance between the Full Scale Adjust pin and VAdjustment should be made with an input of all "zeroes."

LOWER RESOLUTION APPLICATIONS - The DAC-100/ DAC-101 may be used in applications requiring less than 10 bits of resolution. All unused logic inputs must be tied to the high logic for proper operation. "Floating" logic inputs can cause improper operation.

REDUCED RESOLUTION APPLICATION


LOGIC CODING - The DAC-100/DAC-101 uses complementary or inverted binary logic coding, i.e., an all "zeroes" input produces a full range output, while an all "ones" input produces a zero scale output. Each lesser significant bit's weight is one-half the previous more significant bit's value. High logic input turns the bit "OFF," low logic input level turns the bit "ON."

LOGIC COMPATIBILITY - The input logic levels are directly compatible with TTL logic and may also be used with CMOS logic powered from a single +5 volt supply.

NONLINEARITY (NL) - The maximum deviation from an ideal straight line drawn between the end points, expressed as a percent of Full Scale Range (FSR) or given in terms of LSB value. The end points are zero scale output to full range output for unipolar operation and minus full scale to positive full range for bipolar operation.

BIPOLAR OPERATION - The DAC-100/DAC-101 may be converted to bipolar operation by injecting a half-scale current into the output; this is accomplished by connecting the internal bipolar resistor to a +6.4 volt reference. Trimming of the zero output may be facilitated by placing a \(500 \Omega\) adjustable resistance in series with the +6.4 volts.

VOLTAGE AT OUTPUT PIN - The DAC-100/DAC-101 is designed to be operated with the voltage at the output pin held very close to zero volts. Input logic threshold levels are directly affected by output pin voltage changes; voltage swings at the output may cause loss of linearity due to improper switching of bits. Large voltage swings may cause permanent damage and should be avoided. Proper operation can be obtained with output voltages held within \(\pm 0.7\) volts; a pair of back-to-back silicon diodes tied from the output ground is a convenient way of clamping the output to this limit.

\section*{TYPICAL APPLICATIONS}

EXTERNAL REFERENCE CONNECTION


ANALOG SUM OF TWO DIGITAL NUMBERS


DIGITALLY PROGRAMMED LEVEL DETECTOR


BINARY-CODED-DECIMAL DIA CONVERSION


\section*{INTERFACING WITH CMOS LOGIC}

The DAC-100/DAC-101 requires only about \(1 \mu \mathrm{~A}\) of input current into each logic stage. This enables use with CMOS inputs as long as one rule is observed; logic input voltages should not exceed 6.5 volts or \(\mathrm{V}+\), whichever is smaller. To provide an understanding of this rule, it is necessary to discuss the logic input stage design.

\section*{LOGIC INPUT STAGE DESIGN}

For simplicity, only one of the ten identical input circuits is shown below. The DAC-100/DAC-101 uses a fast currentsteering technique that switches a bit-weighted current

DAC-100 - LOGIC INPUT STAGE

between the positive supply ( \(\mathrm{V}+\) ) and the analog output, which is usually constrained to be at zero volts (virtual ground) by an external summing amplifier.
Switching is accomplished by forward biasing Q4, a diodeconnected transistor, for the bit "ON" condition and back biasing Q4 in the "OFF" condition. For the "ON" condition ( \(\mathrm{V}_{\text {IN }} \leq 0.7\) volts), Q3 is "OFF" - all of the bit-weighted current, \(\mathrm{I}_{1}\), flows from the analog output through Q4 and ultimately to \(\mathrm{V}-\). In the "OFF" condition ( \(\mathrm{V}_{\mathrm{IN}} \geq 2.1\) volts), Q3 is "ON", Q4 is back biased, and the bit-weighted current is sourced from the positive power supply instead of the analog output.
If \(\mathrm{V}_{\mathrm{IN}}\) is too high, Q4's emitter-base junction will experience reverse breakdown and a fault condition will occur. Equation 1 describes this condition:
\[
\text { 1) } B V_{\mathrm{IH}}=\mathrm{V}_{\mathrm{BE} 1}+\mathrm{V}_{\mathrm{BE} 2}+\mathrm{V}_{\mathrm{BE} 3}+B V_{\mathrm{EB} 4} \cong 7.7 \text { volts }
\]

Using this relationship, it can be seen that a conservative input voltage limit would be around 6.5 volts. When the 6.5 V input limit is observed, DAC-100/DAC-101 operation with CMOS inputs is easily achieved.

\section*{\(\pm 6\) VOLT POWER SUPPLY OPERATION}

This is the most convenient method of interfacing the DAC-100 and DAC- 101 with CMOS logic. At \(\pm 6\) volts, DAC100 and DAC-101 power dissipation is only 80 mW , which is very small considering the inclusion of a complete internal reference. No interfacing components are required with \(\pm 5 \%\) power supplies, and the CMOS logic and DAC-100 or DAC101 can use the same +6 volt power supply. In this application the device is directly CMOS compatible.

\section*{HIGH LEVEL CMOS INTERFACING}

The block diagram below illustrates a convenient method for interfacing CMOS input levels between 6.5 volts and 15 volts
with DAC-100 or DAC-101. Inexpensive and readily available CMOS hex buffer/converters step down the high-level inputs to TTL levels that cannot exceed 5 volts - clearly satisfying the input stage voltage rule.
In addition to level shifting, vuffer/converters provide input coding flexibility since they are available as inverting (CD4049A) or non-inverting (CD4050A) devices. This gives the user a choice between negative-true and positive-true binary coding and allows the same basic DAC-100 or DAC-101-to-CMOS interfacing method to be used in either type of application.
Since buffer/converter power consumption is very low, the required +5 volts can be provided by a simple regulator or even a resistive divider in some applications. In a multi-DAC system, one central, inexpensive three-terminal IC regulator can supply several level shifting devices.

NOTE: For a more complete explanation and detailed circuit connections, refer to AN-14, "Interfacing PMI D/As with CMOS Logic."

BLOCK DIAGRAM CMOS TO DAC-100 INTERFACE


\section*{SUCCESSIVE APPROXIMATION AID CONVERTER}


TRACKING (SERVO-TYPE) A/D CONVERTER


NOTE: FOR A COMPLETE TREATMENT OF TRACKING ADC'S CONSTRUCTED
FOR A COMPLETE TREATMENT OF TRACKING ADC'S CONSTRUCTED
WITH THE DAC-101, REFER TO AN-6, "A LOW COST, HIGH PERFORM-
WITH THE DAC-101, REFER TO AN-6,
ANCE TRACKING A/D CONVERTER".

FEATURES
- Complete Includes Internal Reference
- 6-Bit Resolution 7-Bit Accuracy
- 3 Output Options . . . . . . . . . . . . . . . \(+10 \mathrm{~V}, \pm 5 \mathrm{~V}, \pm 10 \mathrm{~V}\)
- Fast . . . . . . . . . . . . . . . . . . . . . . . . . . . . \(3_{\mu}\) s Settling Time
- Low Power Consumption 250mW Maximum
- Standard Power Supplies \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\)
- TTL Compatible Logic Levels

\section*{GENERAL DESCRIPTION}

The DAC-206 is a monolithic 6-bit digital-to-analog converter that can be considered a complete D/A system. It features

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{ccc}
\hline & \multicolumn{2}{c}{ 14 PIN DIP-HERMETIC } \\
\cline { 2 - 3 } FULL TEMP. & MILITARY & COMMERCIAL \\
N.L. LSB & TEMP. & TEMP. \\
\hline\(\pm 1 / 2\) & DAC206AY* & DAC206EY \\
\hline\(\pm 3 / 4\) & DAC206BY* & DAC206FY \\
\hline
\end{tabular}
* Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
an internal reference and output amplifier that complement a fast 6 -bit DAC. Wide applications flexibility is offered by the jumper selectable unipolar and bipolar binary coding format and output voltage range options. The addition of a seventh bit allows the resolution of this DAC to be brought in line with its accuracy. The DAC-206 offers high-speed operation in a highly accurate "complete" converter.

\section*{PIN CONNECTIONS}


\section*{SIMPLIFIED SCHEMATIC}


ABSOLUTE MAXIMUM RATINGS (See Note 3)
\begin{tabular}{|c|c|}
\hline Operating Temperature & \\
\hline DAC-206A, DAC-206B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC-206E, DAC-206F & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline V+ Supply Voltage to Ground & 0 to +18 V \\
\hline V- Supply Voltage to Ground & 0 to -18V \\
\hline Logic Input to Ground & -0.7 to +6 V \\
\hline Internal Power Dissipation (Note & 500 mW \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Lead Soldering Temperature (60 sec.) . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\) Output Short Circuit Duration (Note 2) . . . . . . . . . . Indefinite

\section*{NOTES:}
1. Rating applies up to ambient temperatures of \(100^{\circ} \mathrm{C}\). For temperatures above \(100^{\circ} \mathrm{C}\), derate linearly at \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\).
2. Short circuit may be to ground or either supply. Rating applies to \(+125^{\circ} \mathrm{C}\) case temperature or \(+75^{\circ} \mathrm{C}\) ambient temperature.
3. Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\) full operating range, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{DAC206A/E} & \multicolumn{3}{|r|}{DAC206B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Nonlinearity & NL & \[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=\text { Full Operating Range }
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 1 / 4 \\
& \pm 1 / 2
\end{aligned}
\] & - & - & \[
\begin{aligned}
& \pm 1 / 2 \\
& \pm 3 / 4
\end{aligned}
\] & LSB \\
\hline Full-Scale Tempco & & & & & & & & & \multirow{4}{*}{\(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\)} \\
\hline A-Suffix & \multirow{3}{*}{TC \({ }_{\text {VFS }}\)} & & - & - & 80 & - & - & - & \\
\hline E-Suffix & & & - & - & 120 & - & - & - & \\
\hline B- and F-Suffix & & & - & - & - & - & - & 160 & \\
\hline Unipolar Zero Scale Output (Notes 1, 2) & \(\mathrm{V}_{\mathrm{zs}}\) & & - & & 25 & - & - & 50 & mV \\
\hline Unipolar Full Range Output (Note 3) & \(V_{\text {FR }}\) & \[
\mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega, \operatorname{Pin} 13 \text { to } 14
\]
\[
10 \text { to } 11,12 \text { to Ground }
\] & + 10.00 & & +11.75 & +10.00 & & +11.75 & V \\
\hline \multirow[t]{2}{*}{Bipolar Output Voltage (Note 3)} & \(V_{\text {FR }}\) & \(\pm 5 \mathrm{~V}\) Range & - & \multirow[t]{2}{*}{\[
\begin{array}{r} 
\pm 10 \% \\
\pm 11 \\
\pm 10 \%
\end{array}
\]} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{\[
\begin{array}{r} 
\pm 5.5 \\
\pm 10 \% \\
\pm 11 \\
\pm 10 \%
\end{array}
\]} & - & \multirow{2}{*}{V} \\
\hline & \(V_{\text {FR }}\) & \(\pm 10 \mathrm{~V}\) Range & - & & & & & - & \\
\hline Settling Time (Note 4) & \(\mathrm{t}_{\text {s }}\) & To \(\pm 1 / 2\) LSB & - & 1.5 & 3 & - & 1.5 & 3 & \(\mu \mathrm{S}\) \\
\hline Bipolar Offset Voltage (Note 1)
\[
\pm 1 / 2\left(\left|V_{F R+}\right|-\left|V_{F S}\right|\right)
\] & & Bit \(1=\) " 0 ", Pin 11 shorted to 12 Pin 13 shorted to 14 & - & - & \(\pm 1\) & - & - & \(\pm 1.5\) & LSB \\
\hline Logic " 0 " Input Voitage & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & - & - & 0.8 & V \\
\hline Logic " 1 " Input Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logic Input Current & If & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\), each input & - & - & 10 & - & - & 10 & \(\mu \mathrm{A}\) \\
\hline Power Supply Sensitivity & \(\mathrm{P}_{\text {SS }}\) & \(\pm 12 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}, \mathrm{~V}_{\mathrm{FR}} \approx 10 \mathrm{~V}\) & - & - & 0.15 & - & - & 0.2 & \% \(1 \%\) \\
\hline \multirow[t]{2}{*}{Power Supply Current} & I+ & \(\mathrm{V}+=+15 \mathrm{~V}\) & - & - & 8 & - & - & 8 & \multirow[t]{2}{*}{mA} \\
\hline & 1- & \(\mathrm{V}-=-15 \mathrm{~V}\) & - & - & 10 & - & - & 10 & \\
\hline
\end{tabular}

\section*{NOTES:}
1. Zero scale or bipolar offset voltage can be trimmed to zero volts or to the exact one's or two's complement condition with an external resistor network to Pin 11.
2. Logic input voltage \(\geq \mathbf{2 . 0}\) volts.
3. Full scale is adjustable to precisely 10 volts for unipolar operation and 10 volt or 20 volt peak-to-peak bipolar operation with an external \(500 \Omega\) potentiometer from Pin 14 to V - .
4. Guaranteed by design.

\section*{BASIC CIRCUIT CONNECTIONS}

\section*{FULL SCALE ADJUSTMENT TECHNIQUE}


OPTIONAL ZERO SCALE OR BIPOLAR

\section*{OFFSET ADJUSTMENT}


\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\).
\begin{tabular}{llllll}
\hline & & \begin{tabular}{c} 
DAC-206N \\
BIPOLAR AND \\
UNIPOLAR
\end{tabular} & \begin{tabular}{c} 
DAC-206G \\
BIPOLAR AND \\
UNIPOLAR
\end{tabular} & \\
PARAMETER & SYMBOL & CONDITIONS & \(1 / 4\) & LIMIT
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) for all grades; \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-206 LIMIT & UNITS \\
\hline Unipolar Full Scale Output Voltage (All Models) & \(V_{\text {FR }}\) & \(2 \mathrm{k} \Omega\) Load, Logic \(\leq 0.8 \mathrm{~V}\), Short V - to Full Scale Trim, Unipolar/ Bipolar to Ground, and Scale Factor to Sum Node & \[
\begin{aligned}
& 10.00 \\
& 11.75
\end{aligned}
\] & \begin{tabular}{l}
V MIN \\
V MAX
\end{tabular} \\
\hline & & \begin{tabular}{l}
\(2 k \Omega\) Load, Short Sum Node to Unipolar/Bipolar. \\
Short V- to Fuil Scale Trim and Scale Factor to Sum Node.
\end{tabular} & & \\
\hline Bipolar Output Voltage & \(V_{\text {FR+ }}\) & Logic Inputs \(\leq 0.8 \mathrm{~V}\) & +4.93 & \(V \mathrm{MIN}\) \\
\hline \(\pm 5\) Volt Range & \(V_{\text {FR- }}\) & Logic Inputs \(\geq 2.0 \mathrm{~V}\) & -5.94 & \(\checkmark\) MAX \\
\hline \(\pm 10\) Volt Range & & Open Scale Factor & & \\
\hline & \(\mathrm{V}_{\text {FR+ }}\) & Logic Inputs \(\leq 0.8 \mathrm{~V}\) & +9.78 & \(V\) MIN \\
\hline & \(V_{\text {FR- }}\) & Logic Inputs \(\geq 2.0 \mathrm{~V}\) & -11.89 & \(\checkmark\) MAX \\
\hline Bipolar Offset Voltage
\[
\pm 1 / 2\left(\left|V_{F R+}\right|-\left|V_{F R-}\right|\right)
\] & & \begin{tabular}{l}
\(\pm 5\) Volt Range \\
\(\pm 10\) Volt Range
\end{tabular} & \(\pm 1.5\) & LSB MAX \\
\hline Resolution & & & 6 & Bits MAX \\
\hline Logic Input "0" & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & \(V\) MAX \\
\hline Logic Input "1" & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & \(V\) MIN \\
\hline Logic Input Current, Each Input & \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) & & \(\pm 8.0\) & \(\mu \mathrm{A}\) MAX \\
\hline Power Supply Rejection & PSR & \(\pm 12 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}, \mathrm{~V}_{\mathrm{FR}} \cong 10.0 \mathrm{~V}\) & 0.15 & \%FS/V MAX \\
\hline Power Consumption & \(\mathrm{P}_{\mathrm{d}}\) & No Load & 250 & mW MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\).
\(\left.\begin{array}{lllccc}\hline & & & \text { DAC-206N } \\ \text { PARAMETER } & \text { SYMBOL } & \text { CONDITIONS } & \text { TYPICAL } & \text { DAC-206G } \\ \text { TYPICAL }\end{array}\right]\)

\section*{ADDITION OF 7TH BIT}


\section*{APPLICATIONS INFORMATION}

\section*{INPUT CODES}

The DAC-206 utilizes standard complementary binary coding for unipolar mode operation (all inputs high produces zero output voltage). Complementary offset binary coding may be implemented by shorting Pin 11 to Pin 12.

\section*{FULL SCALE ADJUST}

A 500 2 pot from Pin 14 to \(V\) - can be used to adjust the full range output voltage to exactly 10 volts in unipolar mode or 10 to 20 volts peak-to-peak in bipolar mode. If no pot is used, tie Pin 14 to \(V\) - .

\section*{SCALE FACTOR}

For +10 volt or \(\pm 5\) volt outputs, short Pin 10 to Pin 11 (adjusts the feedback resistor around the output amplifier). For \(\pm 10\) volt output, leave Pin 10 open. Intermediate output voltages may be obtained by placing a pot between Pin 10 and Pin 11, but this will seriously degrade the full-scale temperature coefficient due to the mismatch between the \(+1150 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) tempco of the difussed resistors and the pot tempco.

\section*{CAPACITIVE LOADS}

When driving capacitive loads greater than 50 pF in unipolar mode or 30 pF in bipolar mode a 100 pF capacitor may be placed from Pin 11 to ground for added stability.

\section*{LOWER RESOLUTION APPLICATIONS}

When less than 6 bits of resolution is required, tie off unused bits to a voltage level greater than +2.0 volts. The +5 volt logic supply is usually convenient.

\section*{9-BIT DIGITAL-TO-ANALOG CONVERTER \\ (8 BITS PLUS SIGN)}

\section*{FEATURES}
- Complete . . . . . . . . . . . Includes Reference and Op Amp
- Bipolar Output
. . . . . . . . . . . . . . Sig
- User Selected +5 V or \(\pm 10 \mathrm{~V}\) Output
- No Bipolar Offset Adjustment Required
- 8-Bit Non-Linearity Maintained over Full Temperature (0.1\%)
- Multiplying Operation
- Fast

750ns Settling Time
- Monotonicity Guaranteed
- Models with MIL-STD-883 Class B Processing Available

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{ccc}
\hline & \multicolumn{2}{c}{ 18 PIN HERMETIC DUAL-IN-LINE } \\
\cline { 2 - 3 } INL & MILITARY & COMMERCIAL \\
\(\%\) FS & TEMP & TEMP \\
\hline 0.1 & DAC208AX* & DAC208EX \\
0.2 & DAC208BX* & DAC208FX \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{GENERAL DESCRIPTION}

The DAC-208 is a complete, monolithic, 8-Bit Plus Sign DAC with a voltage output. A precision voltage reference, a logiccontrolled polarity switch, and a high-speed (750ns settling time) output op amp are included. Non-linearity, monotonicity, and full-scale temperature coefficient are guaranteed over the full operating temperature range. Reliability is enhanced by a monolithic design and a hermetic DIP package. Two low-cost \(0 \% 0^{\circ} \mathrm{C}\) and two \(-55^{\circ}+125^{\circ} \mathrm{C}\) models are available plus two models with MIL-STD-883 Class B processing. All bits are guaranteed monotonic.

\section*{PIN CONNECTIONS}


SIMPLIFIED SCHEMATIC


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline DAC-208A,B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC-208E, F & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \(\mathrm{V}+\) Supply to Analog Ground . . . . . . . . . . . . . . . 0 to +18 V & 0 to +18 V \\
\hline \multicolumn{2}{|l|}{V- Supply to Analog Ground . . . . . . . . . . . . . . 0 to -18V} \\
\hline nalog Ground to Digital Groun & 0 to \(\pm 0.5 \mathrm{~V}\) \\
\hline
\end{tabular}

Logic Inputs to Digital Ground . . . . . . -5 V to ( \(\mathrm{V}_{+}-0.7 \mathrm{~V}\) ) Internal Reference Output Current . . . . . . . . . . . . . . \(300 \mu \mathrm{~A}\) Reference Input Voltage . . . . . . . . . . . . . . . . . . . . 0 to +10 V Internal Power Dissipation . . . . . . . . . . . . . . . . . . . 500 mW Lead Soldering Temperature . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}(60 \mathrm{sec}\) ) Output Short Circuit Duration . . . . . . . . . . . . . . . Indefinite
(Short circuit may be to ground or either supply.)

ELECTRICAL CHARACTERISTICS - MILITARY AND COMMERCIAL GRADES at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for \(A\) and \(B\) grades, \(T_{A}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) for \(E\) and \(F\) grades.


\section*{CONNECTION INFORMATION}

\section*{FULL SCALE ADJUSTMENT CIRCUIT}


\section*{FULL SCALE ADJUSTMENT}

Full Scale output voltage may be trimmed by use of a potentiometer and series resistor as shown; however, best results will be obtained if a low tempco resistor is used or if pot and resistor tempcos match. Alternatively, a single pot of \(\geq 75 \mathrm{k} \Omega\) may be used.

\section*{REFERENCE INPUT BYPASS}

Lowest noise and fastest settling operation will be obtained by bypassing the Reference Input to Analog Ground with a \(0.01 \mu \mathrm{~F}\) disk capacitor.

\section*{GROUNDING}

For optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably at the power supply, so that the large digital currents do not flow through the analog ground path.

\section*{APPLICATIONS INFORMATION}

\section*{LOWER RESOLUTION APPLICATIONS}

For applications not requiring full 8 -bit resolution, unused logic inputs should be tied to ground.

\section*{UNIPOLAR OPERATION}

Operation as a 8-bit straight binary converter may be implemented by permanently tying the Sign Bit to +5 V (for positive Full Scale output).

\section*{+5 VOLT OUTPUT}

The output voltage range can be changed to +5 V by cornecting the 5 V option pin (pin 13 ) to the analog output ( pin 14 ).

The 5V option is unipolar only and will not function for negative outputs.

\section*{POWER SUPPLIES}

The DAC-208 will operate within specifications for power supplies ranging from \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) for unipolar positive operation; and from \(\pm 13 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) for bipolar. Power supplies should be bypassed near the package with a \(0.1 \mu \mathrm{~F}\) disk capacitor.

\section*{CAPACITIVE LOADING}

The output operational amplifier provides stable operation with capacitive loads up to 100 pF .

\section*{REFERENCE OUTPUT}

For best results, Reference Output current should not exceed \(100 \mu \mathrm{~A}\).

\section*{INTERFACING WITH CMOS LOGIC}

The DAC-208's logic input stages require about \(1 \mu A\) and are capable of operation with inputs between -5 volts and \(V_{+}-.7 \mathrm{~V}\). This wide input voltage range allows direct CMOS interface with no additional components.

\section*{USE WITH EXTERNAL REFERENCES}

Positive-polarity external reference voltages referred to Analog Ground may be applied to the Reference Input terminal to improve full scale tempco, to provide tracking to other system elements, or to slave a number of DAC-208's to the Reference Output of any one of them.

\section*{VARIABLE REFERENCES}

Operation as a two-quadrant multiplying DAC is achieved by applying an analog input varying between 0 and +10 V to the Reference Input terminal. The DAC output is then the scaled product of this voltage and the digital input.

SIGN PLUS MAGNITUDE CODING TABLE
\begin{tabular}{lcccccccccc}
\hline & SIGN BIT & MSB & & & & LSB \\
\hline \begin{tabular}{l} 
+ FULL SCALE \\
-1 LSSB
\end{tabular} & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline + HALF SCALE & 1 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline ZERO SCALE \((+)\) & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline ZERO SCALE \((-)\) & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline - HALF SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\
\hline \begin{tabular}{l} 
- FULL SCALE \\
+ 1LSB
\end{tabular} & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline
\end{tabular}

\section*{FEATURES}
- Complete Includes Reference and Op Amp
- Bipolar Output \(\pm 10 \mathrm{~V}\)
- Sign-Magnitude Coding
- No Bipolar Offset Adjustment Required
- 10-Bit Non-Linearity Maintained over Full Temperature (0.075\%)
- Multiplying Operation
- Fast
\(1.5 \mu\) s Settling Time
- Monotonicity Guaranteed
- Reliable ............ 100\% Burned-in 72 hrs. at \(+125^{\circ} \mathrm{C}\)
- Models with MIL-STD-883 Class B Processing Available
- Models with Guaranteed \(\pm 1\) LSB Full Range Symmetry Available

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{lccc}
\hline & & \multicolumn{2}{c}{ 18 PIN HERMETIC DUAL INLINE PACKAGE } \\
\cline { 2 - 4 } TEMPCO & INL & MILITARY* & COMMERCIAL \\
\hline & & DAC210AX & DAC210EX \\
& \(\pm 0.05\) & **DAC210ASX & *DAC210ESX \\
& & DAC210BX & DAC210FX \\
\(\pm 30\) & \(\pm 0.05\) & **DAC210BSX & *DAC210FSX \\
& & & DAC210GX \\
\hline
\end{tabular}
*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information,
Section 2.
** These parts are selected for \(\pm 10 \mathrm{mV}\) Full Range Voltage Symmetry error max.

\section*{GENERAL DESCRIPTION}

The DAC-210 is a complete, monolithic 10 Bit plus sign DAC with a \(\pm 10 \mathrm{~V}\) Voltage output. A precision voltage reference, a logic controlled polarity switch and output amplifier are included. Non-linearity, monotonicity, and full-scale temperature coefficient are guaranteed over the full operating temperature range. Ease of application is achieved by the total D/A system specs given for non-linearity and zero-scale offset. System specs eliminate the complex error budget analysis required by less "complete" DACs. Sign Magnitude Coding minimizes the "Major-Carry" zero code errors inherent in offset coding schemes. Reliability is enhanced by a monolithic design, \(100 \%\) burn-in, and a hermetic DIP package. MIL-STD-883 Class B processing is available on \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) grades. Also offered are models with a \(\pm 1\) LSB Maximum Full Range Symmetry error.

\section*{PIN CONNECTIONS}


\section*{SIMPLIFIED SCHEMATIC}


Manufactured under one or more of the following patents:
4,055,753; 4,056,740; 4,092,639

ELECTRICAL CHARACTERISTICS - MILITARY AND COMMERCIAL GRADES at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq T_{A} \leq+125^{\circ} \mathrm{C}\), for A and \(B\) grades. \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\) for \(\mathrm{E}, \mathrm{F}\) and G grades, unless otherwise noted.


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline DAC-210A,B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC-210E,F,G & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline V+ Supply to Analog Ground & 0 to +18 V \\
\hline V- Supply to Analog Ground & 0 to -18 V \\
\hline Analog Ground to Digital Groun & 0 to \(\pm 0.5 \mathrm{~V}\) \\
\hline
\end{tabular}

\section*{DICE CHARACTERISTICS}


Logic Inputs to Digital Ground . . . . . . -5 V to ( \(\mathrm{V}_{+}-0.7 \mathrm{~V}\) ) Internal Reference Output Current . . . . . . . . . . . . . . 300 A A
Reference Input Voltage . . . . . . . . . . . . . . . . . . . . 0 to +10 V
Internal Power Dissipation . . . . . . . . . . . . . . . . . . . 500 mW
Lead Soldering Temperature . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\) (60 sec)
Output Short Circuit Duration . . . . . . . . . . . . . . . Indefinite
(Short circuit may be to ground or either supply.)
NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}+10 \mathrm{~V}\) Full Scale Output, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & CONDITIONS & DAC-210N LIMIT & DAC-210G LIMIT & DAC-210GR LIMIT & UNITS \\
\hline \multirow[t]{2}{*}{Resolution} & Bipolar Output & & & & \multirow[t]{2}{*}{Bits MAX} \\
\hline & Unipolar Output & 10 & 10 & 110 & \\
\hline Monotonicity & & 10 & 9 & 8 & Bits MIN \\
\hline Nonlinearity & & \(\pm 0.05\) & \(\pm 0.1\) & \(\pm 0.2\) & \%FS MAX \\
\hline Zero Scale Offset & Sign Bit High, All Other Inputs Low & \(\pm 5\) & \(\pm 10\) & \(\pm 10\) & \(m \vee \mathrm{MAX}\) \\
\hline Zero Scale Symmetry & \(\pm 10 \mathrm{~V}\) Full Scale & \(\pm 1.0\) & \(\pm 2.0\) & \(\pm 2.0\) & mV MAX \\
\hline Full Scale Bipolar Symmetry & \(\pm 10 \mathrm{~V}\) Full Scale & \(\pm 40\) & \(\pm 80\) & \(\pm 80\) & mV MAX \\
\hline Power Supply Rejection & \(\mathrm{V}_{\mathrm{S}}= \pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & 0.05 & 0.05 & 0.1 & \(\% \mathrm{~V}_{\text {FS }} / \mathrm{V}\) MAX \\
\hline Power Consumption & \(\mathrm{I}_{\text {OUT }}=0\) & 300 & 300 & 300 & mW MAX \\
\hline Logic Input " 0 " & & 0.8 & 0.8 & 0.8 & \(\checkmark\) MAX \\
\hline Logic Input "1" & & 2.0 & 2.0 & 2.0 & \(V\) MIN \\
\hline \multirow{4}{*}{Output Voltage Analog (All Bits High)} & \multirow{4}{*}{\begin{tabular}{l}
V+(Sign Bit High) \\
V-(Sign Bit Low)
\end{tabular}} & 11.5 & 11.5 & 11.5 & \(\checkmark\) MAX \\
\hline & & 10 & 10 & 10 & \(V\) MIN \\
\hline & & -10 & -10 & -10 & \(V\) MAX \\
\hline & & -11.5 & -11.5 & -11.5 & \(V\) MIN \\
\hline Differential Nonlinearity & & \(\pm 1\) & \(\pm 1\) & \(\pm 1\) & LSB MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{Vs}= \pm 15 \mathrm{~V}\) and +10 V Full Scale Output, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{aligned}
& \text { DAC-210N } \\
& \text { TYPICAL }
\end{aligned}
\] & \[
\begin{gathered}
\text { DAC-210G } \\
\text { TYPICAL }
\end{gathered}
\] & DAC-210GR TYPICAL & UNITS \\
\hline Full Scale Tempco & TCV \({ }_{\text {FS }}\) & Internal Reference & 15 & 30 & 30 & \(\mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline Settling Time
\[
\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)
\] & \(\mathrm{t}_{\mathrm{S}}\) & \begin{tabular}{l}
To \(\pm 1 / 2\) LSB \\
10 Volt Step
\end{tabular} & 1.5 & 1.5 & 1.5 & \(\mu \mathrm{S}\) \\
\hline Logic Input Current & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 1.0 & 1.0 & 1.0 & 1.0 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{CONNECTION INFORMATION}

FULL SCALE ADJUSTMENT - Full Scale output voltage may be trimmed by use of a potentiometer and series resistor as shown; however, best results will be obtained if a low tempco resistor is used or if pot and resistor tempcos match. Alternatively, a single pot of \(\geq 75 \mathrm{k} \Omega\) may be used.

\section*{FULL SCALE ADJUSTMENT CIRCUIT}


REFERENCE INPUT BYPASS - Lowest noise and fastest settling operation will be obtained by bypassing the Reference Input to Analog Ground with a \(0.01 \mu \mathrm{~F}\) disk capacitor.

GROUNDING - For optimum noise rejection, separate digital and analog grounds have been brought out. Best results will be obtained if these grounds are connected together at one point only, preferably at the power supply, so that the large digital currents do not flow through the anaiog ground path.

\section*{TYPICAL APPLICATIONS}

TIME MULTIPLEXED A/D CONVERTER


10-BIT SIGN-MAGNITUDE ADC


\section*{APPLICATIONS INFORMATION}

LOWER RESOLUTION APPLICATIONS - For applications not requiring full 10-bit resolution, unused logic inputs should be tied to ground.

UNIPOLAR OPERATION - Operation as a 10-bit straight binary converter may be implemented by permanently tying the Sign Bit to +5 V (for positive Full Scale output) or to ground (for negative Full Scale output).

POWER SUPPLIES - The DAC-210 will operate within specifications for power supplies ranging from \(\pm 12 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\). Power supplies should be bypassed near the package with a \(0.1 \mu \mathrm{~F}\) disk capacitor.

CAPACITIVE LOADING - The output operational amplifier provides stable operation with capacitive loads up to 100 pF .

REFERENCE OUTPUT - For best results, Reference Output current should not exceed \(100 \mu \mathrm{~A}\).

INTERFACING WITH CMOS LOGIC - The DAC-210's logic input stages require about \(1 \mu \mathrm{~A}\) and are capable of operation with inputs between -5 volts and \(V+\). This wide input voltage range allows direct CMOS interface with no additional components.

USE WITH EXTERNAL REFERENCES - Positive-polarity external reference voliages referred to Analog Ground may be applied to the Reference Input terminal to improve full
scale tempco, to provide tracking to other system elements, or to slave a number of DAC-210's to the Reference Output of any one of them.

VARIABLE REFERENCES - Operation as a two-quadrant multiplying DAC is achieved by applying an analog input varying between 0 and +10 V to the Reference Input terminal. The DAC output is then the scaled product of this voltage and the digital input.

SIGN-MAGNITUDE CODING TABLE
\begin{tabular}{llllllllllll} 
& SIGN BIT & MSB & & & & & LSB \\
\hline \begin{tabular}{l} 
+ FULL SCALE \\
-1 LSB
\end{tabular} & 1 & & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \\
\hline+ HALF SCALE
\end{tabular}

\section*{12-BIT HIGH SPEED MULTIPLYING D/A CONVERTER}

FEATURES
- Guaranteed Differential Nonlinearity ........... 0.025\%
- Fast Settling Time . ...................................... 250ns
- High Compliance . ............................ \(\mathbf{- 5 V}\) to +10 V
- Differential Outputs ............................... . 0 to 4 mA
- Guaranteed Monotonicity . . . . . . . . . . . . . . . . . . . . . . 12-Blts
- Low Full Scale Tempco ....................... 10ppm/ \({ }^{\circ}\) C
- Circuit Interface to TTL, CMOS, ECL, PMOS/NMOS
- Low Power Consumption

225mW

\section*{GENERAL DESCRIPTION}

The DAC-312 series of 12 bit Multiplying Digital-to-Analog Converters provide high speed with guaranteed performance to \(0.025 \%\) differential nonlinearity over the full operating temperature range.
Based on the segmented design approach pioneered by PMI with the COMDAC \({ }^{\text {™ }}\) line of Data Converters, the DAC-312 combines a 9 bit master D/A Converter with a three bit (MSB's) segment generator to form an accurate 12 bit D/A Converter at low cost. This technique guarantees a very uniform step size (up to \(\pm 1 / 2\) LSB from the ideal), monotonicity to 12 bits and integral nonlinearity to \(0.05 \%\) at its differential current outputs. In order to provide the same performance with a 12 bit R-2R ladder design, an integral nonlinearity over temperature of \(1 / 2\) LSB \((0.012 \%)\) would be required.
The 250 ns settling time with low glitch energy and low power consumption are achieved by careful attention to the circuit design and stringent process controls. Direct interface with all popular logic families is achieved through the logic threshold terminal.
High compliance and low drift characteristics (as low as \(10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ) are also features of the DAC-312 along with an
excellent power supply rejection ratio of \(\pm .001 \% \mathrm{FS} / \% \Delta \mathrm{~V}\). Operating over a power supply range of \(+5 /-11 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) the device consumes 225 mW at the lower supply voltages with an absolute maximum dissipation of 375 mW at the higher supply levels.

With their guaranteed specifications, single chip reliability and low cost, the DAC-312 device makes excellent building blocks for A/D Converters, Data Acquisition systems, video display drivers, programmable test equipment and other applications where low power consumption and complete input/output versatility are required.

\section*{PIN CONNECTIONS \& ORDERING INFORMATION \(\dagger\)}

\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{FUNCTIONAL DIAGRAM}


\footnotetext{
Manufactured under one or more of the following patents:
}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS} \\
\hline \multicolumn{2}{|l|}{Operating Temperature} \\
\hline DAC-312B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC312F & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature & \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline ead Temperature (Soldering, 60 s & \(300^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Power Supply Voltage ..................................... \(\pm 18 \mathrm{~V}\)
Logic Inputs ..................................... . -5 V to +18 V
Analog Current Outputs..................

Reference Input Differential Voltage ( \(\mathrm{V}_{14}\), to \(\mathrm{V}_{15}\) ) .... \(\pm 18 \mathrm{~V}\)
Reference Input Current ( \(\mathrm{I}_{14}\) ) ....................... 1.25 mA
NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\) for DAC-312B, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for DAC-312F, unless otherwise noted. Output characteristics refer to both \(\mathrm{I}_{\text {OUT }}\) and \(\overline{\mathrm{I}_{\text {OUT }}}\).
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{DAC-312B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & \\
\hline Resolution & & & 12 & - & - & Bits \\
\hline Monotonicity & & & 12 & - & - & Bits \\
\hline Differential Nonlinearity & D.N.L. & Deviation from ideal step size & - & - & \[
\begin{array}{r} 
\pm .025 \\
\pm 1.0
\end{array}
\] & \[
\begin{aligned}
& \text { \%FS } \\
& \text { LSB }
\end{aligned}
\] \\
\hline Nonlinearity & N.L. & Deviation from ideal straight line & - & - & \(\pm .05\) & \%FS \\
\hline Full Scale Current & \(\mathrm{I}_{\text {FS }}\) & \[
\begin{aligned}
& V_{R E F}=10.000 \mathrm{~V} \\
& R_{14}=R_{15}=10.000 \mathrm{k} \Omega
\end{aligned}
\] & 3.935 & 3.999 & 4.063 & mA \\
\hline Full Scale Tempco & \(\mathrm{TCl}_{\mathrm{FS}}\) & (See Note) & - & \[
\begin{array}{r} 
\pm 10 \\
\pm .001
\end{array}
\] & \[
\begin{array}{r} 
\pm 40 \\
\pm .004
\end{array}
\] & \[
\begin{aligned}
& \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\
& \% \mathrm{FS} /{ }^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {Oc }}\) & D.N.L. Specification guaranteed over compliance range & -5 & - & +10 & Volts \\
\hline Full Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & \(\left|I_{\text {FS }}\right|-\left|I_{\text {FS }}\right|\) & - & \(\pm 0.4\) & \(\pm 2.0\) & \(\mu \mathrm{A}\) \\
\hline Zero Scale Current & Izs & & - & - & 0.10 & \(\mu \mathrm{A}\) \\
\hline Settling Time & \(t_{s}\) & To \(\pm 1 / 2\) LSB, all bits switched ON or OFF (See Note) & - & 250 & 500 & ns \\
\hline Propagation Delay - all bits & \begin{tabular}{l}
\(t_{\text {PLH }}\) \\
\({ }^{t_{\mathrm{PHL}}}\)
\end{tabular} & All bits switched \(50 \%\) point logic swing to \(50 \%\) point output (See Note) & - & 25 & 50 & ns \\
\hline Output Resistance & \(\mathrm{R}_{\mathrm{O}}\) & & - & \(>10\) & - & \(\mathrm{M} \Omega\) \\
\hline Output Capacitance & \(\mathrm{C}_{\text {OUT }}\) & & - & 20 & - & pF \\
\hline Logic Input Levels " 0 " & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=\mathrm{GND}\) & - & - & 0.8 & Volts \\
\hline Logic Input Levels "1" & \(\mathrm{V}_{\text {IH }}\) & \(V_{\text {LC }}=\mathrm{GND}\) & 2.0 & - & - & Volts \\
\hline Logic Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\mathrm{IN}}=-5\) to +18 V & - & - & 40 & \(\mu \mathrm{A}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & & -5 & - & +18 & Volts \\
\hline Reference Current Range & \(I_{\text {REF }}\) & & 0.2 & 1.0 & 1.1 & mA \\
\hline Reference Bias Current & \(\mathrm{I}_{15}\) & & 0 & -0.5 & -2.0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl/dt & \[
\begin{aligned}
& \mathrm{R}_{14(\mathrm{eq})}=800 \Omega \\
& \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}(\text { See Note })
\end{aligned}
\] & 4.0 & 8.0 & - & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \text { PSSI }_{\mathrm{FS}}-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=+13.5 \mathrm{~V} \text { to }+16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\
& \mathrm{~V}-=-13.5 \mathrm{~V} \text { to }-16.5 \mathrm{~V}, \mathrm{~V}+=+15 \mathrm{~V}
\end{aligned}
\] & - & \[
\begin{aligned}
& \pm 0.0005 \\
& \pm .00025
\end{aligned}
\] & \[
\begin{aligned}
& \pm .001 \\
& \pm .001 \\
& \hline
\end{aligned}
\] & \%FS/\% \(/\) V \\
\hline \begin{tabular}{l}
Power Supply \\
Range
\end{tabular} & \[
\begin{aligned}
& \text { V+ } \\
& \text { v- }
\end{aligned}
\] & \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) & \[
\begin{array}{r}
4.5 \\
-18
\end{array}
\] & - & \[
\begin{array}{r}
18 \\
-10.8
\end{array}
\] & Volts \\
\hline Power Supply & \[
\begin{aligned}
& \mathrm{I}+ \\
& \mathrm{I} \\
& \hline
\end{aligned}
\] & \(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) & - & & & mA \\
\hline Current & \[
\begin{aligned}
& \mathrm{I}+ \\
& 1-
\end{aligned}
\] & \(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) & - & \(\begin{array}{r}3.9 \\ -13.9 \\ \hline\end{array}\) & \(\begin{array}{r}7.0 \\ -18.0 \\ \hline\end{array}\) & \\
\hline Power Dissipation & \(P_{\text {D }}\) & \[
\begin{aligned}
& \mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\
& \mathrm{~V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}
\end{aligned}
\] & - & \[
\begin{aligned}
& 225 \\
& 267
\end{aligned}
\] & \[
\begin{aligned}
& 305 \\
& 375
\end{aligned}
\] & mW \\
\hline
\end{tabular}

\footnotetext{
NOTE: Guaranteed by design.
}

\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics refer to both I IOUT and IOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-312N LIMIT & DAC-312G LIMIT & UNITS \\
\hline Resolution & & & 12 & 12 & Bits MIN \\
\hline Monotonicity & & & 12 & 12 & Bits MIN \\
\hline Nonlinearity & & & \(\pm 0.05\) & \(\pm 0.05\) & \%FS MAX \\
\hline Output Voltage Compliance & \(V_{\text {Oc }}\) & Full Scale Current Change <1/2 LSB & \[
\begin{array}{r}
+10 \\
-5
\end{array}
\] & \[
\begin{array}{r}
+10 \\
-5
\end{array}
\] & \begin{tabular}{l}
\(\checkmark\) MAX \\
\(V\) MIN
\end{tabular} \\
\hline Full Scale Current & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V} \\
& \mathrm{R}_{14}, \mathrm{R}_{15}=10.000 \mathrm{k} \Omega
\end{aligned}
\] & \[
\begin{aligned}
& 4.031 \\
& 3.967
\end{aligned}
\] & \[
\begin{aligned}
& 4.063 \\
& 3.935
\end{aligned}
\] & mA MAX mA MIN \\
\hline Full Scale Symmetry & \(\mathrm{I}_{\text {FSS }}\) & & \(\pm 1.0\) & \(\pm 2.0\) & \(\mu \mathrm{A}\) MAX \\
\hline Zero Scale Current & Izs & & 0.1 & 0.1 & \(\mu \mathrm{A}\) MAX \\
\hline Differential Nonlinearity & DNL & Deviation from ideal step size & \[
\begin{array}{r} 
\pm 0.012 \\
\pm 1 / 2
\end{array}
\] & \[
\begin{array}{r} 
\pm 0.025 \\
\pm 1
\end{array}
\] & \[
\begin{array}{r}
\text { \%FS MAX } \\
\text { Bits (LSB) MAX }
\end{array}
\] \\
\hline Logic Input Levels "0" & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=\mathrm{GND}\) & 0.8 & 0.8 & \(V\) MAX \\
\hline Logic Input Levels "1" & \(\mathrm{V}_{\text {IH }}\) & \(\mathrm{V}_{\mathrm{LC}}=\mathrm{GND}\) & 2.0 & 2.0 & \(V\) MIN \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & & \[
\begin{array}{r}
+18 \\
-5
\end{array}
\] & \[
\begin{array}{r}
+18 \\
-5
\end{array}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline Reference Bias Current & \(\mathrm{I}_{15}\) & & -2.0 & -2.0 & \(\mu \mathrm{A}\) MAX \\
\hline Power Supply Sensitivity & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FS}+} \\
& \mathrm{PSSI}_{\mathrm{FS}}-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=+13.5 \mathrm{~V} \text { to }+16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V} \\
& \mathrm{~V}-=-13.5 \mathrm{~V} \text { to }-16.5 \mathrm{~V}, \mathrm{~V}+=+15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{array}{r} 
\pm .001 \\
\pm .001 \\
\hline
\end{array}
\] & \[
\begin{aligned}
& \pm .001 \\
& \pm .001
\end{aligned}
\] & \begin{tabular}{l}
\%/\% MAX \\
\%/\% MAX
\end{tabular} \\
\hline Power Supply Current & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}} \leq 1.0 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & 7
-18.0 & 7
-18.0 & mA MAX mA MAX \\
\hline \begin{tabular}{l}
Power \\
Dissipation
\end{tabular} & \(\mathrm{P}_{\mathrm{D}}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}} \leq 1.0 \mathrm{~mA}
\end{aligned}
\] & 375 & 375 & mW MAX \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\), and \(\mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics refer to both I IOUT and IOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\underset{\text { TYP }}{\substack{\text { DAC-312N }}}
\] & \[
\underset{\text { TYP }}{\substack{\text { DAC-312G }}}
\] & UNITS \\
\hline Reference Input Slew Rate & dl/dt & & 8.0 & 8.0 & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline Propagation Delay & \(\mathrm{t}_{\text {PLH }} \mathrm{t}_{\text {PHL }}\) & Any Bit & 25 & 25 & ns \\
\hline Settling Time & \({ }^{\text {s }}\) & \begin{tabular}{l}
To \(\pm 1 / 2 \mathrm{LSB}\), All \\
Bits Switched ON or OFF.
\end{tabular} & 250 & 250 & ns \\
\hline Full Scale & TC IFS & & \(\pm 10\) & \(\pm 10\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{TYPICAL PERFORMANCE CURVES}


\section*{BASIC CONNECTIONS}

\section*{BASIC POSITIVE REFERENCE OPERATION}


PULSED REFERENCE OPERATION


\section*{BASIC CONNECTIONS}

NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS A NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO I \(\mathrm{I}_{\mathrm{O}}\) (PIN 19); CONNECT IO (PIN 18) TO GROUND.

ACCOMODATING BIPOLAR REFERENCES


POSITIVE LOW IMPEDANCE OUTPUT OPERATION


\section*{BASIC NEGATIVE REFERENCE OPERATION}


RECOMMENDED FULL SCALE
ADJUSTMENT CIRCUIT


\section*{BASIC CONNECTIONS}

INTERFACING WITH VARIOUS LOGIC FAMILIES

1. SET THE VOLTAGE " \(A\) " TO THE DESIRED LOGIC INPUT SWITCHING THRESHOLD.
2. ALLOWABLE RANGE OF LOGIC THRESHOLD IS TYPICALLY -5 V TO +13.5 V WHEN OPERATING THE DAC ON \(\pm 15 \mathrm{~V}\) SUPPLIES.

BIPOLAR OFFSET (TRUE ZERO)


\section*{BASIC CONNECTIONS}

\section*{BASIC UNIPOLAR OPERATION}


NOTE
CODE MAY BE COMPLEMENTED BY REVERSING \(I_{0}\) \& \(\bar{\sigma}_{0}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline CODE FORMAT & OUTPUT SCALE & MSB
B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & 89 & 810 & 811 & \[
\begin{gathered}
\text { LSB } \\
\text { B12 }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{I}_{0} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{aligned}
& \overline{10} \\
& (\mathrm{~mA})
\end{aligned}
\] & \(V_{\text {OUT }}\) \\
\hline \multirow[t]{4}{*}{Straight binaly; unipolar with true input code, true zero output.} & Positive full scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 9.9976 \\
\hline & Positive full scale - LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 9.9951 \\
\hline & LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & 0.0024 \\
\hline & Zero Scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & 0.0000 \\
\hline \multirow[t]{4}{*}{Complementary binary; unipolar with complementary input code, true zero output.} & Positive full scale & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 3.999 & 9.9976 \\
\hline & Positive full scale - LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.001 & 3.998 & 9.9951 \\
\hline & LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 3.998 & 0.001 & 0.0024 \\
\hline & Zero scale & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 3.999 & 0.000 & 0.0000 \\
\hline
\end{tabular}

SYMMETRICAL OFFSET OPERATION


\section*{APPLICATIONS INFORMATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC- 312 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full range output current is a linear function of the reference current and is given by:
\[
\begin{gathered}
I_{F R}=\frac{4095}{4096} \times 4 \times\left(I_{\text {REF }}\right)=3.999 I_{\text {REF }}, \\
\text { where } I_{\text {REF }}=I_{14}
\end{gathered}
\]

In positive reference applications, an external positive reference voltage forces current through R14 into the \(\mathrm{V}_{\mathrm{REF}(+)}\) terminal (pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\text {REF(-) }}\) at pin 15 . Reference current flows from ground through R14 into \(\mathrm{V}_{\text {REF(+) }}\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 15. The voltage at pin 14 is equal to and tracks the voltage at pin 15 due to the high gain of the internal reference amplifier. R15 (nominally equal to R14) is used to cancel bias current errors.

Bipolar references may be accomodated by offsetting Vref or pin 15. The negative common-mode range of the reference amplifier is given by: \(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}\)-plus ( \(\mathrm{I}_{\mathrm{REF}} \mathrm{X} 3 \mathrm{k} \Omega\) ) plus 1.8 V . The positive common-mode range is \(\mathrm{V}+\) less 1.23 V .

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0 V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, R14 should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.

For most applications the tight relationship between I REF and \(I_{\text {FS }}\) will eliminate the need for trimming \(I_{\text {REF. }}\) If required, full scale trimming may be accomplished by adjusting the value of R14, or by using a potentiometer for R14. An improved method of full scale trimming which eliminates potentiometer T.C. effects is shown in the Recommended Full Scale Adjustment circuit.

The reference amplifier must be compensated by using a capacitor from pin 16 to \(V\)-. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see section entitled "Reference Amplifier Compensation for Multiplying Applications."

\section*{MULTIPLYING OPERATION}

The DAC-312 provides excellent multiplying performance with an extremely linear relationship between \(I_{F S}\) and \(I_{\text {REF }}\) over a range of 1 mA to \(1 \mu \mathrm{~A}\). Monotonic operation is maintained over a typical range of \(\mathrm{I}_{\text {REF }}\) from \(100 \mu \mathrm{~A}\) to 1.0 mA .

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}
\(A C\) reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V -. The value of this capacitor depends on the impedance presented to pin 14. For R14 values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\); minimum values of \(C_{C}\) are 5,10 , and \(25 p F\). Larger values of \(R 14\) require proportionately increased values of \(\mathrm{C}_{\mathrm{C}}\) for proper phase margin.

For fastest response to a pulse, low values of R14 enabling small \(C_{C}\) values should be used. If pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For R14 \(=1 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{C}}=5 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mathrm{ms}\) enabling a transition from IREF \(=0\) to \(I_{\text {REF }}=1 \mathrm{~mA}\) in 250 ns .

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(\mathrm{I}_{\mathrm{REF}}=0\) ) condition. Full scale transition ( 0 to 1 mA ) occurs in 62.5 ns when the equivalent impedance at pin 14 is \(800 \Omega\) and \(C_{C}=0\). This yields a reference slew rate of \(8 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.

\section*{LOGIC INPUTS}

The DAC-312 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(40 \mu \mathrm{~A}\) logic input current, and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -5 and +10 V . This enables direct interface with +15 V CMOS logic, even when the DAC- 312 is powered from \(a+5 \mathrm{~V}\) supply. Minimum input logic swing and minimum logic threshold voltage are given by: V -plus ( \(\mathrm{I}_{\text {REF }} \mathrm{X} 3 \mathrm{k} \Omega\) ) plus 1.8 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (pin 13, \(V_{\text {LC }}\) ). The appropriate graph shows the relationship between \(\mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{V}_{\mathrm{TH}}\) over the temperature range, with \(\mathrm{V}_{\mathrm{TH}}\) nominally 1.4 above \(V_{\text {LC }}\). For TTL interface, simply ground pin 13. When interfacing ECL, an \(I_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. For interfacing other logic families, see block titled "Interfacing With Various Logic Families". For general setup of the logic control circuit, it should be noted that pin 13 will sink 1.1 mA typical; external circuitry should be designed to accommodate this current.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided where \(I_{\mathrm{O}}+T_{\mathrm{O}}=I_{\mathrm{FR}}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 18 and turned on at pin 19. A decreasing logic count increases \(\bar{I}_{\mathrm{O}}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(I_{F R}\); do not leave an unused output pin open.

Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25 V above V - and is independent of the positive supply. Negative compliance is +10 V above \(V-\).

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-312 operates over a wide range of power supply voltages from a total supply of 20 V to 36 V . When operating with V -supplies of -10 V or less, \(\mathrm{I}_{\mathrm{REF}} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with \(\mathrm{I}_{\mathrm{REF}}=\) 1 mA is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-312 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc. remain between acceptable limits.

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-312 are guaranteed to apply over the entire rated operating temperature range. Full scale output current drift is
tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero scale output current and drift essentially negligible compared to \(1 / 2\) LSB.

The temperature coefficient of the reference resistor R14 should match and track that of the output resistor for minimum overall full scale drift. Settling times of the DAC-312 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

\section*{SETTLING TIME}

The DAC-312 is capable of extremely fast settling times, typically 250 ns at IREF \(=1.0 \mathrm{~mA}\). Judicious circuit design and careful board layout must be employed to obtain full performance potential during testing and application. The logic switch design enables propagation delays of only 25 ns for each of the 12 bits. Settling time to within \(1 / 2\) LSB of the LSB is therefore 25 ns , with each progressively larger bit taking successively longer. The MSB settles in 250 ns , thus determining the overall settling time of 250 ns. Settling to 10 -bit accuracy requires about 90 to 130 ns . The output capacitance of the DAC-312 including the package is approximately 20 pF ; therefore, the output RC time constant dominates settling time if \(R_{L}>500 \Omega\).

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for \(I_{\text {REF }}\) values down to 0.5 mA , with gradual increases for lower \(I_{\text {REF }}\) values. The principal advantage of higher \(I_{\text {REF }}\) values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve \(\pm 2 \mu \mathrm{~A}\), therefore a \(2.5 \mathrm{k} \Omega\) load is needed to provide adequate drive for most oscilloscopes. At I REF values of less than 0.5 mA , excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 011111111111 to 100000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within \(\pm 0.1 \%\) of the final value, and thus settling times may be observed at lower values of \(I_{\text {REF }}\).

DAC-312 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.

Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and VLC terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; \(0.1 \mu \mathrm{~F}\) capacitors at the supply pins provide full transient protection.

\section*{DIFFERENTIAL vs INTEGRAL NONLINEARITY}

Integral nonlinearity, for the purposes of the discussion, refers to the "straightness" of the line drawn through the individual response points of a data converter. Differential nonlinearity, on the other hand, refers to the deviation of the spacing of the adjacent points from a 1 LSB ideal spacing. Both may be expressed as either a percentage of full scale output or as fractional LSBs or both. The following figures define the manner in which these parameters are specified. The left figure shows a portion of the transfer curve of a DAC with \(1 / 2\) LSB INL and the (implied) DNL spec of 1LSB. Below this is a graphic representation of the way this would appear on a CRT, for example, if the D/A Converter output were to be applied to the Y input of a CRT as shown in the application schematic titled "CRT Display Driver". On the right is a portion of the transfer curve of a DAC specified for 2LSB INL with \(1 / 2\) LSB DNL specified and the graphic display below it.

One of the characteristics of an R-2R DAC in standard form is that any transition which causes a zero LSB change (i.e. the same output for two different codes) will exhibit the same output each time that transition occurs. The same holds true for transitions causing a 2LSB change. These two problem transitions are allowable for the standard definition of monotonicity and also allow the device to be specified very tightly for INL. The major problem arising from this error type is in A/D converter implementations. Inputs producing the same output are now represented by ambiguous output codes for an identical input. Also, 2LSB gaps can cause large errors at those input levels (assuming 1/2 LSB quantizing levels). It can be seen from the two figures that the DNL specified D/A converter will yield much finer grained data than the INL specified part, thus improving the ability of the \(A / D\) to resolve changes in the analog input.

DIFFERENTIAL LINEARITY COMPARISON


\section*{DESCRIPTION OF OPERATION}

The DAC-312 is divided into two major sections, an 8segment generator and a 9-Bit master/slave D/A Converter. In operation the device performs as follows (See Simplified Schematic):
The three most significant bits (MSB's) are inputs to a 3-to-8 line decoder. The selected resistor (R5 in the figure) is connected to the master/slave 9-Bit D/A Converter. All lower order resistors (R1 through R4) are summed into the \(I_{0}\) line, while all higher order resistors ( R 6 through R 8 ) are summed into the \(\bar{T}_{O}\) line. The R5 current supplies 512 steps of current ( 0 to 0.499 mA for a 1 mA reference current) which are also summed into the \(\mathrm{I}_{0}\) or \(\overline{\mathrm{I}}_{\mathrm{O}}\) lines depending on the bits selected. In the figure,the code selected is: 100110000000. Therefore, 2 mA ( \(4 \times 0.5 \mathrm{~mA} /\) segment) +0.375 mA (from master/slave D/A Converter) are summed into lo giving an lo of 2.375 mA . To has a current of 1.625 mA with this code. As the three MSB's are incremented, each successively higher code adds 0.5 mA to IO and subtracts 0.5 mA from \(\overline{\mathrm{IO}}\), with the selected resistor feeding its current to the master/slave D/A Converter; thus each increment of the 3 MSB's allows the current in the 9-Bit D/A Converter to be added to a pedestal consisting of the sum of all lower order currents from the segment generator. This configuration guarantees monotonicity.

EXPANDED TRANSFER CHARACTERISTIC SEGMENT (001 010 011)


12-BIT FAST A/D CONVERTER


\section*{FEATURES}
－Dual 4－Bit Input Latch Coupled to 8－Bit Latched DAC
－ 8 and 4－Bit \(\mu\) P Compatible
－Easily Interfaced to 8080，and Z－80 Processors
－TTL Logic Compatible
－Programmable Mode Control
－High Output Impedance and Compliance
－Proven DAC－08 Analog Flexibility
－Nonlinearity to \(\pm \mathbf{0 . 1 \%}\) Maximum
－Low Power Dissipation
150 mW

\section*{GENERAL DESCRIPTION}

The BYTEDACTM DAC－808 is a Double－Buffered Latch Input Digital－to－Analog Converter designed specifically for 8 －and 4 －bit microprocessors．The double latch concept allows the processor to load data in the master latch without disturb－

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{cccc}
\hline \multirow{2}{*}{ INL } & \multicolumn{3}{c}{ 18 PIN HERMETIC DUAL INLINE PACKAGE } \\
\cline { 2 - 4 }\(\%\) FS & MILITARY & INDUSTRIAL & COMMERCIAL \\
\hline\(\pm 0.1\) & DAC－808A＊ & DAC－808EX & - \\
\(\pm 0.19\) & DAC－808BX＊ & DAC－808FX & - \\
\(\pm 0.39\) & - & & DAC－808GX \\
\hline
\end{tabular}
＊Also available with MIL－STD－883B processing．To order add／883 as a suffix to the part number．
\(\dagger\) All listed parts are available with 160 hour burn－in．See Ordering Information Section 2.

\section*{8－BIT HIGH－SPEED ＂MICROPROCESSOR COMPATIBLE＂ MULTIPLYING D／A CONVERTER}
ing existing data in the slave latch which controls the analog output．The DAC－808 operates in five modes which are selected by the user under processor control．Data transfer is accomplished in two 4－bit nibbles，one 4－bit nib－ ble，or one 8－bit byte．

The Analog section consists of a＂Field－Proven＂DAC－08 D／A Converter．Monotonic multiplying performance is attained over a wide 40 to 1 reference current range．Matching to within 1 LSB between reference and full－scale currents eliminates full－scale adjustments in most applications．
DAC－808 applications include graphic display drivers，high－ speed modems，A／D converters，programmable waveform generators and power supplies，analog meter drivers，audio encoders and programmable attenuators，and other applica－ tions where low cost，high speed and double－buffering flex－ ibility are required．

PIN CONNECTIONS


EQUIVALENT CIRCUIT


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Operating Temperature} \\
\hline DAC-808A/B & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline DAC-808E/F & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline DAC-808G & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline Dice Junction Temperature & \(5^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{Storage Temperature . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . 300mW} \\
\hline \multicolumn{2}{|l|}{Derate above \(100^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . 10 mL} \\
\hline Lead Soldering Temperatur & \(300^{\circ} \mathrm{C}(60 \mathrm{sec})\) \\
\hline
\end{tabular}
\begin{tabular}{|c|}
\hline \multirow{6}{*}{} \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline \\
\hline
\end{tabular}

V + Supply to V - Supply . . . . . . . . . . . . . . . . . . . . . . . 18.1V
Logic Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 OV to 5.5 V
Analog Current Outputs . . . . . . . . . . . . . . . . . . . . . . . - 5 mA
Reference Inputs ( \(\mathrm{V}_{14}, \mathrm{~V}_{15}\) ) . . . . . . . . . . . . . . . . . . . . . V - to V + Reference Input Differential Voltage

Reference Input Current ............................ . . 5.0 mA
NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for \(\mathrm{DAC}-808 \mathrm{~A} / \mathrm{B}\), unless otherwise noted. \(\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC-808E/F; \(\mathrm{T}=0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) apply for DAC-808G. Output characteristics refer to both I I
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{DAC-808AE} & \multicolumn{3}{|l|}{DAC-808B/F} & \multicolumn{3}{|c|}{DAC-808G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & Max & \\
\hline Resolution & & & 8 & 8 & 8 & 8 & 8 & 8 & 8 & 8 & 8 & Bits \\
\hline Monotonicity & & & 8 & 8 & 8 & 8 & 8 & 8 & 8 & 8 & 8 & Bits \\
\hline Nonlinearity & & & - & - & \(\pm 0.1\) & - & - & \(\pm 0.19\) & - & - & \(\pm 0.39\) & \%FS \\
\hline Full Scale Tempco & \(\mathrm{TCl}_{\mathrm{FS}}\) & See Note & - & \(\pm 10\) & \(\pm 50\) & - & \(\pm 10\) & \(\pm 80\) & - & \(\pm 10\) & \(\pm 80\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\mathrm{OC}}\) & Full Scale Current Change < \(1 / 2\) LSB & -5 & - & +8 & -5 & - & +8 & -5 & - & +8 & v \\
\hline Output Impedance & \(\mathrm{R}_{\text {OUT }}\) & & - & >20 & - & - & >20 & - & - & >20 & - & \(\mathrm{M} \Omega\) \\
\hline Full Range Current & \({ }^{\text {FRR14 }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=5.00 \mathrm{~V} \\
& \mathrm{R}_{11}, \mathrm{R}_{10}=2.500 \mathrm{k} \Omega \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\
& \hline
\end{aligned}
\] & 1.94 & 1.99 & 2.04 & 1.94 & 1.99 & 2.04 & 1.94 & 1.99 & 2.04 & mA \\
\hline Full Range Symmetry & IFRS & \(\mathrm{I}_{\text {FR14 }}{ }^{-1} \mathrm{FR} 13\) & - & \(\pm 1.0\) & \(\pm 8.0\) & - & \(\pm 1.0\) & \(\pm 8.0\) & - & \(\pm 1.0\) & \(\pm 8.0\) & \(\mu \mathrm{A}\) \\
\hline Zero Scale Current & Izs & & - & 0.2 & 2.0 & - & 0.2 & 2.0 & - & 0.2 & 2.0 & \(\mu \mathrm{A}\) \\
\hline Output Current Range & IFSR & \(\mathrm{V}-=-12 \mathrm{~V}\) & 0 & 2.0 & 2.1 & 0 & 2.0 & 2.1 & 0 & 2.0 & 2.1 & mA \\
\hline Reference Bias Current & \({ }^{\prime} \mathrm{B}\) & & - & -1.0 & \(-3.0\) & - & -1.0 & -3.0 & - & -1.0 & \(-3.0\) & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl/dt & See Note & 4.0 & 8.0 & - & 4.0 & 8.0 & - & 4.0 & 8.0 & - & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline Power Supply Sensitivity & \begin{tabular}{l}
PSSI \(_{\text {FR }}+\) \\
PSSIFR-
\end{tabular} & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-12 \mathrm{~V} \\
& 1 \text { REF }=1 \mathrm{~mA}
\end{aligned}
\] & - & \[
\begin{array}{r} 
\pm 0.0003 \\
\pm 0.002
\end{array}
\] & & - & \[
\begin{gathered}
0.0003 \\
\pm 0.002
\end{gathered}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & - & \[
\begin{array}{r} 
\pm 0.0003 \\
\pm 0.002
\end{array}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & \[
\begin{aligned}
& \% \Delta l \text { Fs } \\
& \% \Delta V+ \\
& \% \Delta I F S \\
& \% \Delta V-
\end{aligned}
\] \\
\hline Power Supply Current & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & - & 12
6 & 16
9 & & 12
6 & 16
9 & - & 12
6 & \(\begin{array}{r}16 \\ 9 \\ \hline\end{array}\) & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& +5 \mathrm{~V},-12 \mathrm{~V}, \\
& I_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & - & 120 & 170 & - & 120 & 170 & - & 120 & 170 & mW \\
\hline Logic input Levels Logic Input " 0 " Logic Input "1" & \[
\begin{aligned}
& v_{\mathrm{IL}} \\
& \mathrm{v}_{\mathrm{IH}}
\end{aligned}
\] & & 2.0 & - & 0.8
- & 2.0 & - & 0.8
- & 2.0 & - & 0.8 & v \\
\hline
\end{tabular}

NOTE: Not \(100 \%\) tested, guaranteed by design.

ELECTRICAL CHARACTERISTICS－A．C．PARAMETERS \(V_{S}=+5 \mathrm{~V},-10 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{DAC－808AE} & \multicolumn{3}{|l|}{DAC－808B／F} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Settling Time & \(t_{s}\) & From CE Negative Edge to \(\pm 1 / 2\) LSB，All Bits Switched ON or OFF，See Note & － & 300 & 500 & － & 300 & 500 & ns \\
\hline Data Input Setup Time & \(t_{\text {DS }}\) & See Note & 50 & 30 & － & 50 & 30 & － & ns \\
\hline Data Input Hold Time & \({ }_{\text {t }}{ }_{\text {D }}\) & See Note & － & 30 & 100 & － & 30 & 100 & ns \\
\hline Address Input Setup Time （Bits 7 and 6） & \({ }^{\text {tas }}\) & 4－Bit Mode，See Note & 150 & 100 & － & 150 & 100 & － & ns \\
\hline Address Hold Time & \(t_{\text {AH }}\) & 4－Bit Mode，See Note & － & 0 & 10 & － & 0 & 10 & ns \\
\hline Chip Enable Negative Hold Time & \(\mathrm{t}_{\text {ENH }}\) & See Note & 250 & 100 & － & 250 & 100 & － & ns \\
\hline Chip Enable Positive Hold Time & \(t_{\text {EPH }}\) & See Note & 350 & 200 & － & 350 & 200 & － & ns \\
\hline
\end{tabular}

NOTE：
Guaranteed by design
DAC－808 PIN DESCRIPTION
\begin{tabular}{|c|c|}
\hline SYMBOL & DESCRIPTION \\
\hline \(\mathrm{DB}_{0}-\mathrm{DB}_{7}\) & DATA BIT－Bits 0.7 are digital，active－high inputs that have \(\mathrm{DB}_{7}\) assigned the MSB． \\
\hline CE & CHIP ENABLE－An active－iow input control serving a dual purpose in that it＇s both the device enable and chip write input terminal． \\
\hline MC & MODE CONTROL－A control that places the DAC in 8 －bit operation when low and 4－bit operation when high． \\
\hline Iout lout & CURRENT OUTPUT－Complementary current outputs when added equal \(\mathrm{I}_{\text {FS }}\) ． \\
\hline \(\mathrm{V}_{\text {REF－}}, \mathrm{V}_{\text {REF }+}\) & VOLTAGE REFERENCE－Differential inputs that accept a negative，positive，or bipolar input and are used to adjust \(\mathrm{I}_{\text {FS }}\) ． \\
\hline COMP & COMPENSATION－The reference amplifier frequency compensating terminal． \\
\hline
\end{tabular}

FUNCTIONAL DIAGRAM AND TIMING DIAGRAM FOR 8－BIT OPERATION


DICE CHARACTERISTICS


ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V}\) and \(\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics refer to both I IUT and I IOUT.
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-808N LIMIT & DAC-808G LIMIT & DAC-808GR LIMIT & UNITS \\
\hline Resolution & & & 8 & 8 & 8 & Bits MIN \\
\hline Monotonicity & & & 8 & 8 & 8 & Bits MIN \\
\hline Nonlinearity & & & \(\pm 0.1\) & \(\pm 0.19\) & \(\pm 0.39\) & \%FS MAX \\
\hline Output Voltage Compliance & \(v_{\text {oc }}\) & Full Scale Current Change < 1/2 LSB \(\mathrm{R}_{\mathrm{OUT}}>20 \mathrm{M} \Omega\) Typ. & \[
\begin{aligned}
& +8 \\
& -5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +8 \\
& -5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& +8 \\
& -5 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& V \text { MAX } \\
& \text { V MIN } \\
& \hline
\end{aligned}
\] \\
\hline Full Range Current & \(\mathrm{I}_{\text {FR14 }}\) & \[
\begin{aligned}
& V_{\text {REF }}=5.00 \mathrm{~V} \\
& R_{11}, R_{10}=2.500 \mathrm{k} \Omega \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
2.04 \\
1.94 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
2.04 \\
1.94 \\
\hline
\end{array}
\] & mA MAX mA MIN \\
\hline Full Range Symmetry & \(\mathrm{I}_{\text {FRS }}\) & \(\mathrm{I}_{\text {FR14 }}{ }^{-1} \mathrm{FR} 13\) & \(\pm 8.0\) & \(\pm 8.0\) & \(\pm 8.0\) & \(\mu \mathrm{A}\) MAX \\
\hline Zero Scale Current & Izs & & 2.0 & 2.0 & 2.0 & \(\mu \mathrm{A}\) MAX \\
\hline Output Current Range & \(\mathrm{I}_{\text {fSR }}\) & \(\mathrm{V}-=-12 \mathrm{~V}\) & \[
\begin{array}{r}
2.1 \\
0 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
2.1 \\
0 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
2.1 \\
0 \\
\hline
\end{array}
\] & mA MAX mA MIN \\
\hline Reference Bias Current & \(I_{B}\) & & -3.0 & -3.0 & -3.0 & \(\mu \mathrm{A}\) MAX \\
\hline Power Supply Sensitivity & \(\mathrm{PSSI}_{\text {FR }+}\) \(\mathrm{PSSI}_{\mathrm{FR}}-\) & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-12 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=1 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & \[
\begin{array}{ll} 
\pm 0.01 & \% \\
\pm 0.01 & \%
\end{array}
\] & \begin{tabular}{l}
\(\% \Delta I_{\text {FS }} / \% \Delta V+\) MAX \\
\(\% \Delta I_{\text {FS }} / \% \Delta V-M A X\)
\end{tabular} \\
\hline Power Supply Current & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{array}{r}
16 \\
9 \\
\hline
\end{array}
\] & 16
9 & 16
9 & mA MAX mA MAX \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& +5 \mathrm{~V},-12 \mathrm{~V}, \\
& I_{\text {REF }}=2.0 \mathrm{~mA}
\end{aligned}
\] & 170 & 170 & 170 & mW MAX \\
\hline Logic Input Levels Logic Input "0" Logic Input " 1 " & \(\mathrm{V}_{\text {IL }}\)
\(\mathrm{V}_{\text {IH }}\) & & 0.8
2.0 & \begin{tabular}{l}
0.8 \\
2.0 \\
\hline
\end{tabular} & 0.8
2.0 & V MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\), unless otherwise noted.
\(\left.\begin{array}{lllll}\hline \text { PARAMETER } & \text { SYMBOL CONDITIONS } & \text { DAC-808 } \\ \text { TYP }\end{array}\right]\)

FUNCTIONAL DIAGRAM AND TIMING DIAGRAM FOR 4－BIT OPERATION


DAC－808 FUNCTION TABLE
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline NO． & MODE & FUNCTION & DESCRIPTION & \(\overline{C E}\) & MC & \[
\begin{gathered}
\text { PIN } 1 \\
\text { DB7 }
\end{gathered}
\] & \[
\begin{gathered}
\text { PIN } 2 \\
\text { DB6 }
\end{gathered}
\] \\
\hline \multirow[t]{2}{*}{1} & \multirow[t]{2}{*}{8－Bit} & \multirow[t]{2}{*}{8 －bit byte transfer（1 cycle）} & 1．Data transfer to master & \(\downarrow\) & 0 & X & X \\
\hline & & & 2．Data to slave match & 4 & 0 & X & X \\
\hline \multirow[t]{4}{*}{2} & \multirow[t]{4}{*}{\[
\begin{gathered}
\text { 4-Bit } \\
\text { (2 nibbles) }
\end{gathered}
\]} & \multirow[t]{4}{*}{Two 4－bit transfers using 2 cycles．DBO－DB3 LSB first．} & 1.4 bits to LSB＇s master & \(\downarrow\) & 1 & 0 & 0 \\
\hline & & & 2．No change in latch & 4 & 1 & 0 & 0 \\
\hline & & & 3.4 bits to MSB＇s master & \(\downarrow\) & 1 & 0 & 1 \\
\hline & & & 4.8 bits in master to slave and output & 4 & 1 & 0 & 1 \\
\hline \multirow[t]{4}{*}{3} & \multirow[t]{4}{*}{4－Bit
（2 nibbles）} & \multirow[t]{4}{*}{Two 4－bit transfers using 2 cycles．DBO－DB3 MSB first．} & 1． 4 bits to MSB＇s master & & 1 & & \\
\hline & & & 2．No change & \(\uparrow\) & \[
1
\] & 1 & 1 \\
\hline & & & 3.4 bits to LSB＇s master & \(\downarrow\) & \[
1
\] & \[
1
\] & 0 \\
\hline & & & 4.8 bits in master to slave and output & \(\uparrow\) & 1 & 1 & 0 \\
\hline \multirow[t]{5}{*}{4} & \multirow[t]{5}{*}{4－Bit} & \multirow[t]{3}{*}{4－bit transfer using 1 cycle．} & 1.4 bits to LSB＇s master & \(\downarrow\) & 1 & 1 & 0 \\
\hline & & & & 4 & 1 & \[
1
\] & 0 \\
\hline & & & slave and output & & & OR & \\
\hline & & Input DBO－DB3． & & & 0 & X & \(x\) \\
\hline & & Ground DB4－DB7． & & & 0 & \(\times\) & X \\
\hline \multirow[t]{5}{*}{5} & \multirow[t]{5}{*}{4－Bit} & \multirow[t]{3}{*}{4 －bit transfer using 1 cycle．} & 1． 4 bits to MSB＇s master & \(\downarrow\) & 1 & 0 & 1 \\
\hline & & & 2． 4 bits in master to MSB & 4 & 1 & 0 & 1 \\
\hline & & & slave and output & & & OR & \\
\hline & & Input DB4－DB7． & & & 0 & X & \(x\) \\
\hline & & Ground DB0－DB3． & & & 0 & X & \(x\) \\
\hline 6 & None & No operation & Chip disabled－Previous output still present & 1 & X & X & X \\
\hline
\end{tabular}

\section*{DIGITAL INFORMATION}

The DAC-808 is a monolithic microprocessor compatible device consisting of a quad digital switch, two 4 -bit master latches, one 8-bit slave latch, control circuitry, and one 8-bit multiplying DAC; all housed in an 18-pin Dual In-line Package.

The DAC-808 can be thought of, in the 4 -bit mode, as a quad 1 to 2 -line digital demultiplexer which selects a 4 -bit input and transfers this data to one of two 4-bit master latches.
The BYTEDACTM accepts a straight binary digital byte at the master latch which is a fast edge-triggered device. Two 4-bit independent latches make up the master latch and are clocked separately depending on the state of the Mode Control (MC). The second latch, or slave latch, is 8 bits and connects directly with the DAC. The Chip Enable (CE) is used to clock data to and from both latches. When CE is high, the DAC will output a current equal to the last digital value entered (refer to the Equivalent Circuit).

\section*{8-BIT TRANSFER MODE \#1}

To load 8-bit parallel data, a low must be present at MC which sets both master latches in a condition for simultaneous clocking. The negative transition on CE will now transfer data to the master latch while the positive transaction clocks data to the slave latch and input to the DAC (see the Timing Diagram). The CE line can be held low for an indefinite period to prevent data transfer.

\section*{INTERFACE TO 4-BIT BUS}

The DAC-808 is able to handle 4-bit data in four ways, which will be discussed here. Modes 2 and 3 transfer two 4 -bit nib-
bles which are assembled at the slave latch into an 8 -bit byte (refer to Function Table). Modes 4 and 5 transfer a single 4-bit nibble only.

\section*{LOADING LSB NIBBLE FIRST, MODE \#2}

For all 4-bit operations the MC pin must be high. A low must be applied to Data Bit 6 (DB6) which now acts as an address pin. Data is brought in at DB0 through DB3 and clocked into the LSB master latch on the negative transition of CE. Nothing occurs on the positive transition of the CE's first cycle. DB6 must now go high to enable the second master latch which is loaded through the digital switch on the next negative transition at CE. Both the MSB and LSB nibbles are then loaded in the slave latch on the positive transition at CE. Data Bit 7 (DB7) must remain low in this mode.

\section*{LOADING MSB NIBBLE FIRST, MODE \#3}

This mode is identical to Mode 2 except DB7 remains high and DB6 is high during the first cycle and low during the second cycle. The MSB nibble is loaded into the master latch through the digital switch during the first CE cycle. The second CE cycle loads LSB nibble and transfers all 8 bits to slave latch and DAC.

\section*{LOADING 4 BITS (DBO THROUGH DB3), MODE \#4}

By applying a low at MC and entering data at DB0 through DB3, 4 bits of data can be loaded. Again, the nibble is latched into the LSB master latch on negative CE and clocked to the lower slave inputs at CE positive. DB7 must be high and DB6 must be low. The MSB nibble will contain and hold the last data entered into it. If four LSBs of resolution are all that will be required, the data may be entered in the 8 -bit mode with MC low and DB4 through DB7 tied high or low.

\section*{DAC-808 EQUIVALENT CIRCUIT}


\section*{LOADING 4 BITS（DB4 THROUGH DB7），MODE \＃5}

This is the same as Mode 4 except that DB7 is now low and DB6 is now high．The data is still entered into DB0 through DB3，but the data is now loaded into the MSB nibble．The LSB nibble will contain and hold the last data entered into it． If 4 MSBs of resolution are all that will be required，the data may be entered in the 8 －bit mode with MC low and DB0 through DB3 tied high or low．

\section*{ANALOG INFORMATION}

\section*{BASIC POSITIVE REFERENCE OPERATION}


\section*{REFERENCE AMPLIFIER SETUP}

The DAC－808 is a multiplying D／A converter in which the out－ put current is the product of a digital number and the input reference current．The reference current may be fixed or
may vary from nearly 0 to +4.0 mA ．The full range output current is a linear function of the reference current and is given by：
\[
I_{F R}=\frac{255}{256} \times I_{R E F} \text { where } I_{R E F}=I_{10}
\]

In positive reference applications，an external positive reference voltage current flows through \(\mathrm{R}_{10}\) into the \(\mathrm{V}_{\mathrm{REF}(+)}\) terminal of the reference amplifier．Alternatively，a negative reference may be applied to \(\mathrm{V}_{\text {REF（－）}}\) ；reference current flows from ground through \(R_{10}\) into \(V_{R E F(+)}\) as in the positive reference case．This negative reference connection has the advantage of a very high impedance presented at pin 11. The voltage at pin 10 is equal to and tracks the voltage at pin 11 due to the high gain of the internal reference amplifier．\(R_{11}\)（nominally equal to \(R_{10}\) ）is used to cancel bias current errors； \(\mathrm{R}_{11}\) may be eliminated with only a minor in－ crease in error．

For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{F R}\) will eliminate the need for trimming \(I_{R E F}\) ．If required， full－scale trimming may be accomplished by adjusting the value of \(R_{10}\) or by using a potentiometer for \(R_{10}\) ．An improved method of full－scale trimming which eliminates poten－

BASIC NEGATIVE REFERENCE OPERATION


\section*{BASIC UNIPOLAR NEGATIVE OPERATION}


\section*{RECOMMENDED FULL SCALE ADJUSTMENT CIRCUIT}

tiometer TC effects is shown in the Recommended Full Scale Adjustment Circuit.

Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2 mA to +4.0 mA .

The reference amplifier must be compensated by using a capacitor from pin 12 to V -. For fixed reference operation, a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see "Reference Amplifier Compensation for Multiplying Applications" section.

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}

AC reference applications will require the reference amplifier to be compensated using a capacitor from pin 12 to V -. The value of this capacitor depends on the impedance presented to pin 10 (see Table 1).

TABLE 1. REFERENCE AMPLIFIER COMPENSATION
\begin{tabular}{cc} 
REF. INPUT RESISTANCE & SUGGESTED \(\mathbf{C}_{\mathbf{C}}\) \\
\hline \(1 \mathrm{k} \Omega\) & 15 pF \\
\(2.5 \mathrm{k} \Omega\) & 37 pF \\
\(5 \mathrm{k} \Omega\) & 75 pF \\
\hline
\end{tabular}

NOTE: A \(0.01 \mu \mathrm{~F}\) capacitor is suggested for fixed references.

For fastest response to a pulse, low values of \(\mathrm{R}_{10}\), enabling small \(\mathrm{C}_{\mathrm{C}}\) values, should be used. If pin 10 is driven by a high current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R_{10}=1 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{C}}=15 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu \mathrm{s}\), enabling a transition from \(I_{\text {REF }}=0\) to \(I_{\text {REF }}=2 m A\) in 500 ns (see Figure 6).
Bipolar references may be accommodated by offsetting \(\mathrm{V}_{\text {REF }}\) or pin 11, as shown in Figure 5. The negative common mode range of the reference amplifier is given by \(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}-\) plus ( \(l_{\text {REF }} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V . The positive common mode range is \(\mathrm{V}+\) less 1.5 V .
When a DC reference is used, a reference bypass capacitor is recommended. A 5.0 V TTL Logic supply is not recommended as a reference. If a regulated power supply is used as a reference, \(\mathrm{R}_{10}\) should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided, where \(I_{0}+\overline{I_{O}}=I_{F R}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 14 increases proportionally in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 14 and turned on at pin 13. A decreasing logic count increases \(T_{O}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(\mathrm{I}_{\mathrm{Fs}}\); do not leave an unused output pin open.

\section*{ACCOMMODATING BIPOLAR REFERENCES}


ALTERNATE PULSED REFERENCE OPERATION


POSITIVE LOW IMPEDANCE OUTPUT OPERATION


NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


\section*{BASIC BIPOLAR OUTPUT OPERATION}

\begin{tabular}{lcccccccccc} 
& DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 & \(\mathbf{E}_{\mathbf{O}}\) & E \(_{\mathbf{O}}\) \\
\hline POSITIVE FULL SCALE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -4.960 & 5.000 \\
POSITIVE FULL SCALE - LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & -4.920 & 4.960 \\
\hline ZERO SCALE + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.040 & 0.080 \\
ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 0.040 \\
ZERO SCALE - LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0.040 & 0.000 \\
\hline NEGATIVE FULL SCALE + LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 4.900 & -4.920 \\
NEGATIVE FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 5.000 & -4.960
\end{tabular}

Both outputs have an extremely wide voltage compliance, enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive
compliance is 18 V above V - and is independent of the positive supply. Negative compliance is given by V - plus ( \(\mathrm{I}_{\text {REF }} \times 1 \mathrm{k} \Omega\) ) plus 2.5 V .

\section*{OFFSET BINARY OPERATION}


The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving centertapped coils and transformers.

\section*{POWER SUPPLIES}

The DAC-808 operates over a wide range of power supply voltages from a total supply of 9 V to 15 V . When operating at supplies of \(\pm 5 \mathrm{~V}\) or less, \(\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5 V with \(I_{\text {REF }}=2 \mathrm{~mA}\) is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible. However, at least 8 V must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-808 is quite insensitive to variations in supply voltage.
Power consumption may be calculated as follows:
\[
P_{d}=(I+)(V+)+(I-)(V-)+\left(2 I_{R E F}\right)(V-) .
\]

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-808 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero scale output current and drift essentially negligible compared to \(1 / 2\) LSB.
Full-scale output drive performance will be best with +5.0 V reference, as \(\mathrm{V}_{\mathrm{OS}}\) and \(\mathrm{TCV}_{\mathrm{OS}}\) of the reference amplifier will be very small compared to 10.0 V . The temperature coefficient of the reference resistor \(\mathrm{R}_{10}\) should match and track that of the output resistor for minimum overall full-scale drift. Settling times of the DAC-808 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

\section*{APPLICATIONS}

\section*{8080 MICROPROCESSOR INTERFACE - 8-BIT TRANSFER}

(®)


\section*{8-BIT HIGH-SPEED "MICROPROCESSOR COMPATIBLE" MULTIPLYING D/A CONVERTER}
interface to virtually all available microprocessors. The latches may also be operated in a transparent mode by holding both control pins low. Additionally, the DAC-888 has a data hold time requirement of zero nanoseconds.
The Analog section consists of a "Field-Proven" DAC-08 D/A Converter. Monotonic multiplying performance is attained over a wide 40 to 1 reference current range. Matching to within 1 LSB between reference and full-scale currents eliminates full-scale adjustment in most applications.
DAC-888 applications include graphic display drivers, highspeed modems, A/D converters, programmable waveform generators and power supplies, analog meter drivers, audio encoders and programmable attenuators; and other applications where low cost, high speed and buffered flexibility are required.

\section*{PIN CONNECTIONS}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
FEATURES
8-Bit Level Triggered Latch
8-Bit \(\mu\) P Compatible
Easily Interfaced to All 8-Bit Processors
TTL Logic Compatible
CE and WR Inputs
- High Output Impedance and Compliance
Proven DAC-08 Analog Flexibility
- Nonlinearity to \(\pm 0.1 \%\) Maximum
Low Power Dissipation ......................... . . 134 mW

\section*{GENERAL DESCRIPTION}

The BYTEDAC'M DAC-888 is a buffered 8-bit digital-to-analog converter designed specifically for 8 -bit bus oriented systems. The data inputs are connected to level-triggered !atches. Two active-low control pins are provided for ease of

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{lcc}
\hline & \multicolumn{2}{c}{ 18-PIN HERMETIC DUAL INLINE } \\
\hline INL & MILITARY & COMMERCIAL \\
\(\%\) FS & TEMP. & TEMP. \\
\hline 0.1 & DAC888AX* & DAC888EX \\
0.19 & DAC888BX* & DAC888FX \\
\hline
\end{tabular}

FUNCTIONAL DIAGRAM


\section*{ABSOLUTE MAXIMUM RATINGS}

Operating Temperature
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{DAC－888 A／B ．．．．．．．．．．．．．．．．．．．\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline DAC－888 E／F & C to \(+85^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{DICE Junction Temperature（ \(\mathrm{T}_{\mathrm{j}}\) ）．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Storage Temperature ．．．．．．．．．．．．．．．． \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline Power Dissipation & 300 \\
\hline Derate above \(100^{\circ} \mathrm{C}\) & C \\
\hline & \({ }^{\text {C（60 se}}\) \\
\hline
\end{tabular}

V＋Supply to V －Supply ．．．．．．．．．．．．．．．．．．．．．．．．．．．．18．1V
Logic Inputs ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 0 ． 0 to 5.5 V
Analog Current Outputs ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．-5 mA

Reference Input Differential Voltage
（ \(\mathrm{V}_{14}\) to \(\mathrm{V}_{15}\) ）
\(\pm 15 \mathrm{~V}\)
Reference Input Current ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．5．0mA

NOTE：Absolute ratings apply to both DICE and packaged parts unless otherwise noted．

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-12 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) for DAC－888A／B， unless otherwise noted． \(\mathrm{T}_{\mathrm{A}}=-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) apply for DAC－888E／F；Output characteristics refer to both I OUT and TOUT．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{DAC－888A／E} & \multicolumn{3}{|r|}{DAC－888B／F} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & & 8 & 8 & 8 & 8 & 8 & 8 & Bits \\
\hline Monotonicity & & & 8 & 8 & 8 & 8 & 8 & 8 & Bits \\
\hline Nonlinearity & & & － & － & \(\pm 0.1\) & － & － & \(\pm 0.19\) & \％FS \\
\hline Full Scale Tempco & \(\mathrm{TCl}_{\mathrm{FS}}\) & （See note） & － & \(\pm 10\) & \(\pm 50\) & － & \(\pm 10\) & \(\pm 80\) & ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {Oc }}\) & Full Scale Current Change＜1／2 LSB & －5 & － & ＋8 & －5 & － & ＋8 & V \\
\hline Output Impedance & Rout & & － & ＞20 & － & － & ＞20 & － & \(\mathrm{M} \Omega\) \\
\hline Full Range Current & \(I_{\text {FR }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=5.00 \mathrm{~V} \\
& \mathrm{R}_{11}, \mathrm{R}_{10}=2.500 \mathrm{k} \Omega \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & 1.94 & 1.99 & 2.04 & 1.94 & 1.99 & 2.04 & mA \\
\hline Full Range Symmetry & IfRS & \(\mathrm{I}_{\text {FR14 }}{ }^{-1} \mathrm{IFR13}\) & － & \(\pm 1.0\) & \(\pm 8.0\) & － & \(\pm 1.0\) & \(\pm 8.0\) & \(\mu \mathrm{A}\) \\
\hline Zero Scale Current & Izs & & － & 0.2 & 2.0 & － & 0.2 & 2.0 & \(\mu \mathrm{A}\) \\
\hline Output Current Range & \(I_{\text {FSR }}\) & & 0 & 2.0 & 2.1 & 0 & 2.0 & 2.1 & mA \\
\hline Reference Bias Current & \({ }^{1} \mathrm{~B}\) & & － & －1．0 & －3．0 & － & －1．0 & －3．0 & \(\mu \mathrm{A}\) \\
\hline \begin{tabular}{l}
Power Supply \\
Sensitivity
\end{tabular} & \[
\begin{aligned}
& \mathrm{PSSI}_{\mathrm{FR}+} \\
& \mathrm{PSSI}_{\mathrm{FR}}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-12 \mathrm{~V} \\
& I_{\text {REF }}=1 \mathrm{~mA}
\end{aligned}
\] & & \[
\begin{aligned}
& .0003 \\
& \hline .0002
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 0.01 \\
0.01
\end{array}
\] & & \[
\begin{aligned}
& .0003 \\
& .0002
\end{aligned}
\] & \[
\begin{array}{r} 
\pm 0.01 \\
0.01
\end{array}
\] & \(\% \Delta I_{\text {FS }} / \% \Delta V+\) \(\% \Delta I_{\text {FS }} / \% \Delta V-\) \\
\hline Power Supply Current & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & － & 12
6 & \[
\begin{array}{r}
16 \\
9
\end{array}
\] & － & 12
6 & 16
9 & mA \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& +5 \mathrm{~V},-12 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA} \\
& \hline
\end{aligned}
\] & － & 134 & 190 & － & 134 & 190 & mW \\
\hline \begin{tabular}{l}
Logic Input Levels \\
Logic Input＂ 0 ＂ \\
Logic Input＂ 1 ＂
\end{tabular} & \[
\begin{aligned}
& \mathrm{v}_{\mathrm{IL}} \\
& \mathrm{v}_{\mathrm{IH}} \\
& \hline
\end{aligned}
\] & & 2.0 & － & 0.8 & 2.0 & － & 0.8 & v \\
\hline \begin{tabular}{l}
Logic Input Current \\
Logic Input＂0＂ \\
Logic Input＂1＂
\end{tabular} & \[
\begin{aligned}
& I_{\mathbb{I L}} \\
& I_{\mathrm{IH}}
\end{aligned}
\] & & － & － & \[
\begin{array}{r}
-5 \\
+0.1
\end{array}
\] & － & － & \[
\begin{gathered}
-5 \\
+0.1
\end{gathered}
\] & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\footnotetext{
NOTE：Guaranteed by design
}

ELECTRICAL CHARACTERISTICS-A.C. PARAMETERS \(V_{S}=+5 \mathrm{~V},-12 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{DAC-888A/E} & \multicolumn{3}{|r|}{DAC-888B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Settling Time & \({ }^{\text {t }}\) & From \(\overline{\mathrm{CE}} \& \overline{\mathrm{WR}}\) Negative Level to \(\pm 1 / 2\) LSB, All Bits Switched ON or OFF, (See note) & & 100 & 250 & - & 100 & 250 & ns \\
\hline Reference Input Slew Rate & \(\mathrm{dl} / \mathrm{dt}\) & (See Note) & 4.0 & 8.0 & - & 4.0 & 8.0 & - & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline Data Input Setup Time & \({ }^{t}{ }_{\text {D }}\) & (See note) & 150 & - & - & 150 & - & - & ns \\
\hline Data Input Hold Time & \({ }^{\text {t }}\) DH & (See note) & 10 & - & - & 10 & - & - & ns \\
\hline Chip Enable/Write Pulse Width & \(t_{\text {ENW }}\) & (See note) & 250 & - & - & 250 & - & - & ns \\
\hline
\end{tabular}

NOTE: Guaranteed by design
DAC-888 PIN DESCRIPTION
\begin{tabular}{|c|c|c|}
\hline SYMBOL & DESCRIPTION & \\
\hline \(\mathrm{DB}_{0}-\mathrm{DB}_{7}\) & DATA BIT - Bits 0-7 are digital, active-high inputs. \(\mathrm{DB}_{7}\) is assigned as the MSB. & PINS 1-8 \\
\hline \(\overline{\mathrm{CE}}\) & CHIP ENABLE - An active-low input control which is the device enable input terminal. & PIN 17 \\
\hline \(\overline{\text { WR }}\) & WRITE CONTROL - An active low control which enables the microprocessor to write data to the DAC. & PIN 16 \\
\hline I OUT \({ }^{\text {I OUT }}\) & CURRENT OUTPUT - Complementary current outputs when added equal \(I_{\text {FS }}\). & PINS 13-14 \\
\hline \(\mathrm{V}_{\text {REF }}\), \(\mathrm{V}_{\text {REF- }}\) & VOLTAGE REFERENCE - Differential inputs that accept a negative, positive, or bipolar input and are used to adjust \(I_{\text {FS }}\). & PINS 10-11 \\
\hline COMP & COMPENSATION - The reference amplifier frequency compensating terminal. & PIN 12 \\
\hline
\end{tabular}

FUNCTIONAL DIAGRAM AND TIMING DIAGRAM FOR 8-BIT OPERATION


NOTE: If input data changes after \(\overline{\mathrm{WR}} \cdot \overline{\mathrm{CE}}\) low, \(\mathrm{I}_{\mathrm{OUT}} / \overline{I_{\mathrm{OUT}}}\) will change. The last data input before \(\overline{W R}+\overline{C E}\) high will be latched. It is suggested, but not mandatory, that data be valid from \(\overline{W R} \bullet \overline{C E}\) low to \(\overline{W R}+\overline{C E}\) high.

OPERATION TABLE
\begin{tabular}{c|c|l}
\(\overline{C E}\) & \(\overline{W R}\) & OUTPUT \\
\hline 1 & X & NO CHANGE \\
\hline 0 & 1 & NO CHANGE \\
\hline 0 & 0 & UPDATE LATCHES (TRANSPARENT)
\end{tabular}

DICE CHARACTERISTICS

\begin{tabular}{ll} 
1. \(D B 7\) (MSB) & 10. \(V_{\text {REF }}(+)\) \\
2. \(D B 6\) & 11. \(V_{\text {REF }}(-)\) \\
3. DB5 & 12. COMP \\
4. DB4 & 13. IOUT \\
5. DB3 & 14. IOUT \\
6. DB2 & 15. \(V-\) \\
7. DB1 & 16. \(\overline{W R}\) \\
8. DB0 (LSB) & 17. \(\overline{C E}\) \\
9. GROUND & 18. \(V+\)
\end{tabular}

DIE SIZE \(0.138 \times 0.125\) inch
Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V}\) and \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\), unless otherwise noted. Output characteristics refer to both I IOUT and I IOUT.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-888N LIMIT & DAC-888G LIMIT & UNITS \\
\hline Resolution & & & 8 & 8 & Bits MIN \\
\hline Monotonicity & & & 8 & 8 & Bits MIN \\
\hline Nonlinearity & & & \(\pm 0.1\) & \(\pm 0.19\) & \%FS MAX \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {OC }}\) & \begin{tabular}{l}
Full Scale Current \\
Change < 1/2 LSB \\
\(R_{\text {OUT }}>20 \mathrm{M} \Omega\) Typ.
\end{tabular} & \[
\begin{aligned}
& +8 \\
& -5
\end{aligned}
\] & \[
\begin{aligned}
& +8 \\
& -5
\end{aligned}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline Full Range Current & \(I_{\text {FR14 }}\) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{REF}}=5.00 \mathrm{~V} \\
& \mathrm{R}_{11}, \mathrm{R}_{10}=2.500 \mathrm{k} \Omega \\
& T_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \[
\begin{aligned}
& 2.04 \\
& 1.94
\end{aligned}
\] & \begin{tabular}{l}
mA MAX \\
mA MIN
\end{tabular} \\
\hline Full Range Symmetry & \(\mathrm{I}_{\text {FRS }}\) & \(\mathrm{I}_{\text {FR14 }}{ }^{-\mathrm{I}_{\text {FR } 13}}\) & \(\pm 8.0\) & \(\pm 8.0\) & \(\mu \mathrm{A}\) MAX \\
\hline Zero Scale Current & \(\mathrm{I}_{\mathrm{ZS}}\) & & 2.0 & 2.0 & \(\mu \mathrm{A}\) MAX \\
\hline Output Current Range & \(I_{\text {FSR }}\) & \(\mathrm{V}-=-12 \mathrm{~V}\) & \[
\begin{gathered}
2.1 \\
0
\end{gathered}
\] & \[
\begin{gathered}
2.1 \\
0
\end{gathered}
\] & \[
\begin{aligned}
& \text { mA MAX } \\
& \text { mA MIN }
\end{aligned}
\] \\
\hline Reference Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & -3.0 & -3.0 & \(\mu \mathrm{A}\) MAX \\
\hline \begin{tabular}{l}
Power Supply \\
Sensitivity
\end{tabular} & \[
\begin{aligned}
& \text { PSSI }_{\mathrm{FR}+} \\
& \text { PSSI }_{\mathrm{FR}-}
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{V}+=4.5 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\
& \mathrm{~V}-=-4.5 \mathrm{~V} \text { to }-12 \mathrm{~V} \\
& \mathrm{I}_{\text {REF }}=1 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & \[
\begin{aligned}
& \pm 0.01 \\
& \pm 0.01
\end{aligned}
\] & \[
\begin{aligned}
& \% \Delta I_{\mathrm{FS}} / \% \Delta \mathrm{~V}+\text { MAX } \\
& \% \Delta \mathrm{I}_{\mathrm{FS}} / \% \Delta \mathrm{~V}-\mathrm{MAX}
\end{aligned}
\] \\
\hline \begin{tabular}{l}
Power Supply \\
Current
\end{tabular} & & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-12 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & \[
\begin{gathered}
16 \\
9
\end{gathered}
\] & \[
\begin{gathered}
16 \\
9
\end{gathered}
\] & mA MAX mA MAX \\
\hline Power Dissipation & \(\mathrm{P}_{\mathrm{d}}\) & \[
\begin{aligned}
& +5 \mathrm{~V},-12 \mathrm{~V}, \\
& \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}
\end{aligned}
\] & 170 & 170 & mW MAX \\
\hline Logic Input Levels Logic Input " 0 " Logic Input "1" & \(V_{\text {IL }}\)
\(V_{\text {IH }}\) & & 0.8
2.0 & 0.8
2.0 & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS \(V_{S}=+5 \mathrm{~V},-12 \mathrm{~V}\), \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{aligned}
& \text { DAC-888 } \\
& \text { TYPICAL }
\end{aligned}
\] & UNITS \\
\hline Reference Input Slew Rate & dl/dt & & 8.0 & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline Settling Time & \(\mathrm{t}_{S}\) & From CE Negative Edge to \(\pm 1 / 2\) LSB, All bits Switched ON or OFF & 100 & ns \\
\hline Data Input Setup Time & \({ }^{t}{ }_{\text {DS }}\) & & 100 & ns \\
\hline Data Input Hold Time & \({ }^{\text {t }}\) DH & & 0 & ns \\
\hline Chip Enable/ Write Pulse Width & \({ }^{\text {t }}\) ENW & & 200 & ns \\
\hline
\end{tabular}

\section*{DIGITAL INFORMATION}

The DAC-888 (BYTEDAC \({ }^{\text {M }}\) ) is a monolithic microprocessor compatible D/A converter.consisting of an 8-bit level triggered latch, control circuitry and one 8-bit multiplying D/A converter housed in an 18 pin dual in line package (DIP).
The DAC-888 accepts 8-bit binary bytes at the data inputs. Data access is accomplished when \(\overline{W R}\) and \(\overline{C E}\) are low. During the low state of \(\overline{\mathrm{CE}}\) and \(\overline{\mathrm{WR}}\), the latches are transparent, therefore, data should be valid from 100 ns prior to \(\overline{W R}\) and \(\overline{C E}\) low until \(\overline{C E}\) or \(\overline{W R}\) high. When \(\overline{C E}\) or \(\overline{W R}\) goes high, the data stored in the latches will hold the selected output indefinitely.

ANALOG INFORMATION
BASIC POSITIVE REFERENCE OPERATION


\section*{REFERENCE AMPLIFIER SETUP}

The DAC-888 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed
or may vary from nearly 0 to +4.0 mA . The full range output currrent is a linear function of the reference current and is given by:
\(I_{F R}=\frac{255}{256} \times I_{\text {REF }}\) where \(I_{\text {REF }}=I_{10}\)

In positive reference applications, an external positive reference voltage current flows through \(\mathrm{R}_{10}\) into the \(\mathrm{V}_{\mathrm{REF}(+)}\) terminal of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\text {REF(-); }}\); reference current flows from ground through \(\mathrm{R}_{10}\) into \(\mathrm{V}_{\mathrm{REF}(+)}\) as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at pin 11. The voltage at pin 10 is equal to and tracks the voltage at pin 11 due to the high gain of the internal reference ampliiier. \(\mathrm{R}_{11}\) (nominally equal to \(R_{10}\) ) is used to cancel bias current errors; \(R_{11}\) may be eliminated with only a minor increase in error.
For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{F R}\) will eliminate the need for trimming \(I_{\text {REF }}\). If required, full-scale trimming may be accomplished by adjusting the value of \(R_{10}\) or by using a potentiometer for \(R_{10}\). An improved method of full-scale trimming which eliminates potentio-

\section*{BASIC NEGATIVE REFERENCE OPERATION}


\section*{BASIC UNIPOLAR NEGATIVE OPERATION}


RECOMMENDED FULL SCALE ADJUSTMENT CIRCUIT

meter TC effects is shown in the Recommended Full Scale Adjustment Circuit.
Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range. The recommended range for operation with a DC reference current is +0.2 mA to +4.0 mA .
The reference amplifier must be compensated by using a capacitor from pin 12 to V -. For fixed reference operation a \(0.01 \mu \mathrm{~F}\) capacitor is recommended. For variable reference applications, see "Reference Amplifier Compensation for Multiplying Applications" section.

\section*{REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS}
\(A C\) reference applications will require the reference amplifier to be compensated using a capacitor from pin 12 to V -. The value of this capacitor depends on the impedance presented to pin 10 (see Table 1).

\section*{TABLE 1. REFERENCE AMPLIFIER COMPENSATION}
\begin{tabular}{cc} 
REF. INPUT RESISTANCE & SUGGESTED \(\mathbf{C}_{\mathbf{C}}\) \\
\hline \(1 \mathrm{k} \Omega 2\) & 15 pF \\
\(2.5 \mathrm{k} \Omega\) & 37 pF \\
\(5 \mathrm{k} \Omega\) & 75 pF \\
\hline
\end{tabular}

NOTE: A \(0.01_{\mu} \mathrm{F}\) capacitor is suggested for fixed references.
For fastest response to a pulse, low values of \(\mathrm{R}_{10}\), enabling small \(\mathrm{C}_{\mathrm{C}}\) values, should be used. If pin 10 is driven by a high current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For \(R_{10}=1 \mathrm{k} \Omega\) and \(C_{C}=\) 15 pF , the reference amplifier slews at \(4 \mathrm{~mA} / \mu \mathrm{s}\), enabling a transition from \(I_{\text {REF }}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns (see Figure, pulsed reference operation).
Bipolar references may be accommodated by offsetting \(\mathrm{V}_{\text {REF }}\) or pin 11, as shown in Figure below. The negative common mode range of the reference amplifier is given by \(\mathrm{V}_{\mathrm{CM}}=\mathrm{V}\) - plus ( \(I_{\text {REF }} X 1 \mathrm{k} \Omega\) ) plus 2.5 V . The positive common mode range is \(\mathrm{V}+\) less 1.5 V .
When a DC reference is used, a reference bypass capacitor is recommended. A 5.0 V TTL Logic supply is not recommended as a reference. If a regulated power supply is used as a reference, \(\mathrm{R}_{10}\) should be split into two resistors with the junction bypassed to ground with a \(0.1 \mu \mathrm{~F}\) capacitor.

\section*{ANALOG OUTPUT CURRENTS}

Both true and complemented output sink currents are provided, where \(I_{O}+\overline{I_{O}}=I_{F R}\). Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at pin 14 increases proportionally in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at pin 14 and turned on at pin 13. A decreasing logic count increases \(\bar{I}_{\mathrm{O}}\) as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required it must still be connected to ground or to a point capable of sourcing \(I_{\text {Fs }}\) do not leave an unused output pin open.

\section*{ACCOMMODATING BIPOLAR REFERENCES}


8080 INTERFACE


6800,6801,6809 INTERFACE


8085 INTERFACE



PULSED REFERENCE OPERATION


POSITIVE LOW IMPEDANCE OUTPUT OPERATION


FOR COMPLEMENTARY OUTPUT (OPERATION AS NEGATIVE LOGIC DAC), CONNECT INVERTING INPUT OF OP-AMP TO IOUT. CONNECT IOUT TO GROUND.

NEGATIVE LOW IMPEDANCE OUTPUT OPERATION


BASIC BIPOLAR OUTPUT OPERATION

\begin{tabular}{lcccccccccc}
\hline & DB7 & DB6 & DB5 & DB4 & DB3 & DB2 & DB1 & DB0 & E \(_{\mathbf{O}}\) & E \(_{\mathbf{O}}\) \\
\hline POSITIVE FULL SCALE & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -4.960 & 5.000 \\
POSITIVE FULL SCALE -1 LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & -4.920 & 4.960 \\
\hline ZEHO SCALE + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.040 & 0.080 \\
ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & 0.040 \\
ZERO SCALE - LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0.040 & 0.000 \\
\hline NEGATIVE FULL SCALE + 1 LSB & 0 & 0 & \(j\) & 0 & 0 & 0 & 0 & 1 & 4.900 & -4.920 \\
NEGATIVE FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 5.000 & -4.960 \\
\hline
\end{tabular}

OFFSET BINARY OPERATION


\section*{BASIC BIPOLAR OUTPUT OPERATION}

Both outputs have an extremely wide voltage compliance, enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 18 V above V - and is independent of the positive supply. Negative compliance is given by V - plus ( \(\mathrm{I}_{\mathrm{REF}} \mathrm{X} 1 \mathrm{k} \Omega\) ) plus 2.5V.

\section*{POWER SUPPLIES}

The DAC-888 operates over a wide range of power supply voltages from a total supply of 9 V to 17 V . When operating at supplies of \(\pm 5 \mathrm{~V}\) or less, \(\mathrm{I}_{\text {REF }} \leq 1 \mathrm{~mA}\) is recommended. Low reference current operation decreases power consumption and increases negative compliance, reference amplifier negative common mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -4.5 V with \(\mathrm{I}_{\text {REF }}\) \(=2 \mathrm{~mA}\) is not recommended because negative output compliance would be reduced to near zero. Operation from lower
supplies is possible. However, at least 8 V must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the DAC-888 is quite insensitive to variations in supply voltage.

Power consumption may be calculated as follows:
\(\mathbf{P}_{\mathbf{d}}=(\mathbf{1}+)(\mathbf{V}+)+(\mathbf{I}-)(\mathbf{V}-)+\left(2 \mathbf{I}_{\text {REF }}\right)(\mathbf{V}-)\).

\section*{TEMPERATURE PERFORMANCE}

The nonlinearity and monotonicity specifications of the DAC-888 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically \(\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\), with zero scale output current and drift essentially negligible compared to \(1 / 2\) LSB.
The temperature coefficient of the reference resistor \(\mathrm{R}_{10}\) should match and track that of the output resistor for minimum overall full-scale drift. Settling times of the DAC-888 decrease approximately \(10 \%\) at \(-55^{\circ} \mathrm{C}\); at \(+125^{\circ} \mathrm{C}\) an increase of about \(15 \%\) is typical.

\section*{Z-80 INTERFACE}


6502 INTERFACE

timing

8048 INTERFACE

‘SOFTWARE SAR'A/D CONVERTER (WITH 6502 MICRO PROCESSOR)


SUCCESSIVE APPROXIMATION ANALOG-TO-DIGITAL CONVERSION PROGRAM LISTING USING DAC-888 AND SYM1 PCB WITH 6502 \(\mu\) P
\begin{tabular}{|c|c|c|c|c|}
\hline LOCATION & DATA & MNEMONIC & COMMENTS & \\
\hline 500 & A9 00 & LDA \#00 & CLEAR & \\
\hline 502 & A2 08 & LDX \#08 & SET INDEX REGISTER & \\
\hline 504 & 9500 & STA, X & CLEAR MEMORY AT \(\mathbf{0 8}_{\mathbf{H}}\) & \\
\hline 506 & A9 80 & LDA \#80 & TRIAL BIT & \\
\hline 508 & A8 & TAY & TOY & \\
\hline 509 & *D 0010 & STA 1000 (CONT.) & OUTPUT & \\
\hline 50C & AD 001 C & LDA 1 C00 & READ COMP. & \\
\hline 50F & 2901 & AND A, \#01 & MASK IT & \\
\hline 511 & F0 01 & BEQ * +1 & BRANCH IF CMP \(=0\) & \\
\hline 513 & 98 & TYA & GET TRIAL BIT & \\
\hline 514 & 18 & CLC & CLEAR CARRY & \\
\hline 515 & 7500 & ADC , X & RESULT SUMMED WITH PR & EVIOUS TEST \\
\hline 517 & 9500 & STA, \(X\) & SAVE IT & \\
\hline 519 & 98 & TYA & GET TRIAL VALUE & \\
\hline 51A & 4A & LSR & NEXT BIT & \\
\hline 51 B & A8 & TAY & SAVEIT & \\
\hline 51 C & 1500 & ORA ,X & NEXT DATA & \\
\hline 51 E & 90 E9 & BCC* -23 & CONTINUE FOR 8 TRIALS & NOTE: \\
\hline 520 & 4 COO 05 & JMP 500 & DO OVER & 32 BYtES \\
\hline & & & & \(260 \mu \mathrm{~s}\) \\
\hline
\end{tabular}

FLOW CHART 'SOFTWARE SAR' A/D CONVERTER


\section*{FEATURES}
```

- Improved Direct Replacement for MC1508/MC1408
- 0.19% Nonlinearity Maximum Over Temperature Range
- Improved Settling Time
250ns, Typical
- Improved Power Consumption ......... 157mW, Typical
- Compatible with TTL, CMOS Logic
- Standard Supply Voltages ..... +5.0V and -5.0V to -15V
- Output Voltage Swing ....................0.5V to -5.0V
- High-Speed Multiplying Input
4.0mA/ }\mu\textrm{s

```

\section*{GENERAL DESCRIPTION}

The DAC-1508A/1408A are 8 -bit monolithic multiplying digital-to-analog converters consisting of a reference current2R ladder, and eight high-speed current switches. For many applications, only a reference resistor and reference voltage need be added. Improvements in design and processing techniques provide faster settling times combined with lower power consumption while retaining direct interchangeability with MC1508/1408 devices.

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{cccc}
\hline & 16-PIN DUAL-IN-LINE PACKAGE & \\
RELATIVE & & & PLASTIC \\
ACCURACY & HERMETIC & & COMMERCIAL \\
\(\%\) FS & MILITARY & COMMERCIAL \\
\(\pm 0.19 \%\) & DAC1508A-8Q* & DAC1408A-8Q & DAC1408A-8P \\
\(\pm 0.39 \%\) & - & DAC1408A-7Q & DAC1408A-7P \\
\(\pm 0.78 \%\) & - & DAC1408A-6Q & DAC1408A-6P \\
\hline
\end{tabular}
*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

The R-2R ladder divides the reference current into eight binarily-related components which are fed to the switches. A remainder current equal to the least significant bit is always shunted to ground, therefore the maximum output current is 255/256 of the reference amplifier input current. For example, a full-scale output current of 1.992 mA would result from a reference input current of 2.0 mA .
The DAC-1508A/1408A is useful in a wide variety of applications, including waveform synthesizers, digitally programmable gain and attenuation blocks, CRT character generation, audio digitizing and decoding, stepping motor drives, programmable power supplies and in building tracking and successive approximation analog-to-digital converters.
For significantly improved speed and applications flexibility the user's attention is directed to the DAC-08 8-bit highspeed multiplying D/A converter data sheet. For D/A converters which include precision voltage references on the chip please refer to the DAC-02, DAC-04 and DAC-100 data sheets.

PIN CONNECTIONS
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{8}{*}{} & 16 COMPENS & \\
\hline & \(15 \mathrm{VREF}(-)\) & \\
\hline & \(14.1{ }^{\text {deF }}\) (+) & 16-PIN DUAL-IN-LINE \\
\hline & 13 Vcc & HERMETIC (Q) \\
\hline & 12. A8 LSB & EPOXY B (P) \\
\hline & \(11 .{ }^{\text {A7 }}\) & \\
\hline & 10 A6 & \\
\hline & 9 A5 & \\
\hline
\end{tabular}

\section*{SIMPLIFIED SCHEMATIC}

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS} \\
\hline \multicolumn{2}{|l|}{Power Supply Voltage} \\
\hline \(\mathrm{V}_{\mathrm{cc}}\) & \(+5.5 \mathrm{Vdc}\) \\
\hline \(V_{\text {EE }}\) & \(-16.5 \mathrm{Vdc}\) \\
\hline Digital Input Voltage, \(\mathrm{V}_{5}\) through \(\mathrm{V}_{12}\) & +5.5,0Vdc \\
\hline Applied Input Voltage & 0.5, -5.2Vdc \\
\hline Reference Current, \(\mathrm{I}_{14}\) & 5.0 mA \\
\hline Power Dissipation (Package Limitation), & \\
\hline Ceramic Package (or Expoxy B Package) & 100 mW \\
\hline Derate above \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\) & \(6.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Derate above \(T_{A}=+100^{\circ} \mathrm{C}\) for
Epoxy B Package
\(5.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Operating Temperature Range, \(\mathrm{T}_{\mathrm{A}}\)
DAC-1508A
DAC-1408A ............................... \(0^{\circ} \mathrm{C}\) to \(+75^{\circ} \mathrm{C}\)
DICE Junction Temperature \(\left(\mathrm{T}_{\mathrm{j}}\right) \ldots . . . . .-65^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\)
Storage Temperature Range, \(\mathrm{T}_{\text {stg }} \ldots . . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Plastic Package Only ................. \(-65^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
NOTE: Ratings apply to both DICE and packaged parts, unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{CC}}=+5.0 \mathrm{Vdc}, \mathrm{V}_{\mathrm{EE}}=-15 \mathrm{Vdc}, \mathrm{V}_{\mathrm{REF}} / \mathrm{R} 14=2.0 \mathrm{~mA},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for DAC-1508A-8, \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+75^{\circ} \mathrm{C}\) for DAC-1408A, unless otherwise noted. All digital inputs at high logic level.


NOTE: Guaranteed by design.

DICE CHARACTERISTICS


ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C} ; \mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & DAC-1408A-G LIMIT & UNITS \\
\hline Resolution & & & 8 & Bits MIN \\
\hline Monotonicity & & & 8 & Bits MIN \\
\hline Nonlinearity & & & \(\pm 0.9\) & \%FS MAX \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {OS }}\) & Full Scale Current Change
\[
\begin{array}{ll}
<1 / 2 \text { LSB } & V-=-5 \mathrm{~V} \\
& \mathrm{~V} \text {-below }+10 \mathrm{~V}
\end{array}
\] & \[
\begin{array}{r}
+0.5 \\
+0.6 \\
0.5
\end{array}
\] & \begin{tabular}{l}
V MAX \\
V MIN \\
V MIN
\end{tabular} \\
\hline Full Scale Current & \(I_{\text {FS }}\) & \(\mathrm{V}_{\text {REF }}=2.000 \mathrm{~V}, \mathrm{R}_{14}, \mathrm{R}_{15}=1.000 \mathrm{k} \Omega\) & \(2.0, \pm 0.1\) & mA MAX \\
\hline Zero Scale Current & Izs & (All Bits Low) & 4.0 & \(\mu \mathrm{A}\) MAX \\
\hline Output Current Range & Ior & \[
\begin{aligned}
& V-=-5.0 \mathrm{~V} \\
& \mathrm{~V}-=-7.0 \mathrm{~V} \text { to }-15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 2.1 \\
& 4.2
\end{aligned}
\] & mA MIN \\
\hline Logic "0" Input Level & \(\mathrm{V}_{\text {IL }}\) & & 0.8 & \(\checkmark\) MAX \\
\hline Logic "1" Input Level & \(\mathrm{V}_{\text {IH }}\) & & 2.0 & \(V\) MIN \\
\hline \begin{tabular}{l}
Logic Input Current \\
Logic "0" \\
Logic " 1 "
\end{tabular} & \[
\begin{aligned}
& I_{I L} \\
& I_{I H} \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
Low Level, \(\mathrm{V}_{\mathrm{iL}}=-0.8 \mathrm{~V}\) \\
High Level, \(\mathrm{V}_{i H}=5.0 \mathrm{~V}\)
\end{tabular} & \[
\begin{aligned}
& \pm 10 \\
& \pm 10
\end{aligned}
\] & \(\mu \mathrm{A}\) MAX \\
\hline Reference Bias Current & \(\mathrm{I}_{15}\) & & -3.0 & \(\mu \mathrm{A}\) MAX \\
\hline Output Current Power Supply Sensitivity & \(\mathrm{PSSI}_{0-}\) & & 2.7 & \(\mu \mathrm{A} / \mathrm{V}\) MAX \\
\hline Power Supply Current (All Bits Low) & \[
\begin{aligned}
& 1+ \\
& 1-
\end{aligned}
\] & -13 & +14 & mA MAX \\
\hline Power Supply Voltage Range & \[
\begin{aligned}
& \mathrm{v}_{\mathrm{CCR}} \\
& \mathrm{v}_{\mathrm{EER}}
\end{aligned}
\] & -16.5 & \[
+5.0, \pm 0.5
\]
\[
-4.5
\] & \begin{tabular}{l}
mA MAX \\
mA MAX \\
mA MIN
\end{tabular} \\
\hline Power Dissipation (All Bits Low) & \(P_{d}\) & \[
\begin{aligned}
& V-=-5.0 \mathrm{~V} \\
& \mathrm{~V}-=-15 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 135 \\
& 265
\end{aligned}
\] & mW MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{LC}}\) and \(\mathrm{I}_{\mathrm{OUT}}\) connected to ground, and \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\), uniess otherwise noted. Output characteristics refer to \(\mathrm{I}_{\mathrm{OUT}}\) only.
\begin{tabular}{llll}
\hline & & & DAC-1408G \\
PARAMETER & SYMBOL & CONDITIONS & TYPICAL
\end{tabular}

\section*{APPLICATIONS}

\section*{RELATIVE ACCURACY TEST CIRCUIT}


\section*{USE WITH NEGATIVE V Ref}


USE WITH POSITIVE V REF


\section*{TRANSIENT RESPONSE AND SETTLING TIME TEST CIRCUIT}


\section*{USE WITH CURRENT-TO-VOLTAGE CONVERTING OP AMP}


\section*{GENERAL INFORMATION AND APPLICATION NOTES}

\section*{REFERENCE AMPLIFIER DRIVE AND COMPENSATION}

The reference amplifier provides a voltage at Pin 14 for converting the reference voltage to a current, and a turnaround circuit or current mirror for feeding the ladder. The reference amplifier input current, \(\mathrm{I}_{14}\), must always flow into Pin 14 regardless of the setup method or reference voltage
polarity. Connections for a positive voltage are shown on the preceeding page. The reference voltage source supplies the full current \(I_{14}\). The Preceeding bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R15 with only a small sacrifice in accuracy and temperature drift.
The compensation capacitor value must be increased with increases in R14 to maintain proper phase margin; for R14 values of \(1.0,2.5\) and \(5.0 \mathrm{k} \Omega\), minimum capacitor values are 15 , 37 , and 75 pF . The capacitor may be tied to either \(\mathrm{V}_{\mathrm{EE}}\) or ground, but using \(V_{E E}\) increases negative supply rejection.
A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown. A high input impedance is the main advantage of this method. Compensation involves a capacitor to \(\mathrm{V}_{\mathrm{EE}}\) on Pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4.0 V above the \(\mathrm{V}_{\mathrm{EE}}\) supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at Pin 15.

When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5.0 V logic supply is not recommended as a reference voltage. If a well regulated 5.0 V supply which drives logic is to be used as the reference, R14 should be decoupled by connecting it to +5.0 V through another resistor and bypassing the junction of the two resistors with \(0.1 \mu \mathrm{~F}\) to ground. For reference voltages greater than 5.0 V , a clamp diode is recommended between Pin 14 and ground.
If Pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

\section*{OUTPUT VOLTAGE RANGE}

The voltage on Pin 4 is restricted to a range of -0.6 V to +0.5 V when \(\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}\) due to the current switching methods employed in the DAC-1508A-8.
The negative output voltage compliance of the DAC-1508A-8 is extended to -5.0 V where the negative supply voltage is more negative than -10 V . Using a full-scale current of 1.992 mA and load resistor of \(2.5 \mathrm{k} \Omega\) between Pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980 V . The value of the load resistor determines the switching time due to increased voltage swing. Values of \(R_{L}\) up to \(500 \Omega\) do not significantly affect performance but a \(2.5 \mathrm{k} \Omega\) load increases "worst case" settling time to \(1.2 \mu \mathrm{~s}\) (when all bits are switched on). Refer to the subsequent text section of Settling Time for more details on output loading.

\section*{OUTPUT CURRENT RANGE}

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than -0.7 V , due to the increased voltage drop across the resistors in the reference current amplifier.

\section*{ACCURACY}

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC-1508A-8 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC-1508A-8 has a very low full-scale current drift with temperature.

The DAC-1508A-8/DAC-1408A Series is guaranteed accurate to within \(\pm 1 / 2\) LSB at a full-scale output current of 1.992 mA . This corresponds to a reference amplifier output current drive to the ladder network of 2.0 mA , with the loss of one LSB \((8.0 \mu \mathrm{~A})\) which is the ladder remainder shunted to ground. The input current to Pin 14 has a guaranteed value of between 1.9 and 2.1 mA , allowing some mismatch in the NPN current source pair. Testing relative accuracy is accomplished by the circuit labelled "Relative Accuracy Test Circuit". The 12 -bit converter is calibrated for a full-scale output current of 1.992 mA . This is an optional step since the DAC-1508A-8 accuracy is essentially the same between 1.5 and 2.5 mA . Then the DAC-1508A-8 circuit's full-scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.
Two 8-bit D/A converters may not be used to construct a 16-bit accuracy D/A converter. 16-bit accuracy implies a total error of \(\pm 1 / 2\) of one part in 65,536 , or \(\pm 0.00076 \%\) which is much more accurate than the \(\pm 0.19 \%\) specification provided by the DAC-1508A-8.

\section*{MULTIPLYING ACCURACY}

The DAC-1508A-8 may be used in the multiplying mode with eight-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from \(16 \mu \mathrm{~A}\) to 4.0 mA , the additional error contributions are less than \(1.6 \mu \mathrm{~A}\). This is well within eight-bit accuracy when referred to full scale.
A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC-1508A-8 is monotonic for all values of reference current above 0.5 mA . The recommended range for operation with a DC reference current is 0.5 to 4.0 mA .

\section*{SETTLING TIME}

The "worst case" switching condition occurs when all bits are switched "ON", which corresponds to a low-to-high transition for all bits. This time is typically 250 ns for settling to within \(\pm 1 / 2\) LSB, for 8 -bit accuracy, and 200 ns to \(1 / 2\) LSB for 7 and 6-bit accuracy. The turn off is typically under 100 ns . These times apply when \(R_{L} \leq 500 \Omega\) and \(C_{O} \leq 25 p F\).
The slowest single switch is the least significant bit. In applications where the D/A converter functions in a positivegoing ramp mode, the "worst case" switching condition does not occur, and a settling time of less than 250 ns may be realized.

Extra care must be taken in board layout since this is usually the cominant factor in satisfactory test results when measuring settling time. Short leads, \(100 \mu\) F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.

EML
JM38510/11301/11302 JAN 8-BIT DIGITAL-TO-ANALOG CONVERTER

\section*{GENERAL DESCRIPTION}

This data sheet covers the electrical requirements of the monolithic 8 -bit Digital-to-Analog Converters found in MIL-\(\mathrm{M}-38510 / 113\). Devices supplied to this data sheet are manufactured and tested at PMI's MIL-M-38510 certified facility and are listed in QPL-38510.

Complete device requirements will be found in MIL-M-38510 and MIL-M-38510/113 for Class B processed devices.
Device types shall be as follows:
01 D/A Converter, 8 bit, \(0.19 \%\) linearity
02 D/A Converter, 8 bit, \(0.10 \%\) linearity

\section*{GENERIC CROSS-REFERENCE INFORMATION}

This cross-reference information is presented for the convenience of the user. The Generic-Industry types listed may not have identical operational performance characteristics across the military temperature range or the reliability factor equivalent to the MIL-M-38510/113 devices.
\begin{tabular}{cc}
\hline Military Device Type & Generic Industry Type \\
\hline 01 & DAC-08 \\
\hline 02 & DAC-08A \\
\hline
\end{tabular}

\section*{CASE OUTLINE}

Per MIL-M-38510, Appendix C, Case Outline D-2 (16 Lead \(1 / 4\) " \(\times 7 / 8^{\prime \prime}\), dual-in-line). Package type designator " \(E\) ".

POWER AND THERMAL CHARACTERISTICS
\begin{tabular}{lccccc} 
Package & Case outline & \begin{tabular}{c} 
Maximum allowable \\
power dissipation
\end{tabular} & \begin{tabular}{c} 
Maximum \\
\(\Theta \mathrm{J}-\mathrm{C}\)
\end{tabular} & \begin{tabular}{c} 
Maximum \\
\(\Theta \mathrm{J}-\mathrm{A}\)
\end{tabular} \\
\hline Dual-in-line & E & 400 mW at \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & \(35^{\circ} \mathrm{C} / \mathrm{W}\) & \(120^{\circ} \mathrm{C} / \mathrm{W}\) \\
\hline
\end{tabular}

\section*{PIN CONNECTIONS \& ORDERING INFORMATION}
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|c|}{} \\
\hline Jan Device JM38510/11301BEC & PMI Device Type DAC08Q1/38510 & Linearity
\[
0.19 \%
\] \\
\hline JM38510/11302BEC & DAC08AQ1/38510 & 0.10\% \\
\hline JM38510/11301BEB & DAC08Q2/38510 & 0.19\% \\
\hline JM38510/11302BEB & DAC08AQ2/38510 & 0.10\% \\
\hline NOTE: Lead finish as follows BEC: Gold Plate, side BEB: Tin Plate, CERD & braze package IP package & \\
\hline
\end{tabular}

\section*{SIMPLIFIED SCHEMATIC}


\section*{ABSOLUTE MAXIMUM RATING}

Supply Voltage \(\left[+\mathrm{V}_{\mathrm{CC}}-\left(-\mathrm{V}_{\mathrm{C}}\right)\right] \ldots . . . . . . . . . . . .\). . 36 Vdc Voltage, Digital Input to Negative Supply

Voltage, Logic Control ( \(\mathrm{V}_{\mathrm{LC}}\) ) ............... \(-\mathrm{V}_{\mathrm{CC}}\) to \(+\mathrm{V}_{\mathrm{CC}}\)
Reference Voltage Input \(\left[\left(\mathrm{V}_{14}, \mathrm{~V}_{15}\right)\right] \ldots . . . \mathrm{V}_{\mathrm{CC}}\) to \(+\mathrm{V}_{\mathrm{CC}}\)

Reference Input Current ( \(l_{14}\) ) . . . . . . . . . . . . . . . . . . . 5.0 mA
Reference Input Differential Voltage \(\left[\left(V_{14}-V_{15}\right)\right] . . \pm 18 \mathrm{Vdc}\)
Lead Temperature (Soldering, 60 sec.) . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . \(175^{\circ} \mathrm{C}\)
Storage Temperature ................. \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

RECOMMENDED OPERATING CONDITIONS
Supply Voltage Range . . . . . . . . . . . . . . \(\pm 5 \mathrm{Vdc}\) to \(\pm 15 \mathrm{Vdc*}\)
*NOTE:
A slight degradation in linearity can occur when the supply voltage is near the \(\pm 5 \mathrm{~V}\) end of the recommended operating range.

Ambient Temperature Range . . . . . . . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)

ELECTRICAL CHARACTERISTICS at \(\pm V_{C C}= \pm 15 \mathrm{Vdc}\); Source resistance \(=50\) ohms; \(\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\); Figure 1 ; Ambient temperature range \(=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{2}{|l|}{01 limits} & \multicolumn{2}{|l|}{02 limits} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline \multirow[t]{2}{*}{Monotonicity} & & Measure \(I_{O},\left(I_{O N}-I_{O N-1}\right) \geq 0\) at each major carry point & 0 & 16.0 & 0 & 16.0 & \(\mu \mathrm{A}\) \\
\hline & \(\Delta\) (i) & Measure \(\bar{I}_{\mathrm{O}},\left(\overline{I_{\mathrm{ON}}}-\overline{I_{\mathrm{ON}}}-1\right) \geq 0\) at each major carry point & 0 & 16.0 & 0 & 16.0 & \\
\hline Output Symmetry & \(\Delta{ }^{\text {F }}\) S & \(\mathrm{I}_{\mathrm{FS}}-\overline{I_{F S}}\) & -8.0 & 8.0 & -4.0 & 4.0 & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Full Scale Current Temperature Coefficient} & \(\mathrm{T}_{\mathrm{C}}\left(\mathrm{l}_{\mathrm{FS}}\right)\) & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\) & 50.0 & 50.0 & 50.0 & 50.0 & \\
\hline & \(\overline{T_{C}\left(l_{\text {FS }}\right)}\) & All input bits low, Measure \(\overline{I_{O}}\) & & & & & \\
\hline \multirow[b]{2}{*}{Full Scale Current} & \(\mathrm{I}_{\text {FS }}\) & All input bits high, \(T_{A}=25^{\circ} \mathrm{C}\) Measure \(I_{0}\) & & & & & \\
\hline & \(\overline{i_{F S}}\) & All input bits low, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) Measure \({ }^{\circ}\) & 1.94 & 2.04 & 1.984 & 2.000 & mA \\
\hline \multirow[t]{2}{*}{Zero Scale Current} & Izs & All input bits low, Measure \(I_{0}\) & -20 & 20 & -1.0 & 1.0 & A \\
\hline & \(\overline{\mathrm{Izs}}\) & All input bits high, Measure \(\overline{I_{O}}\) & & & & & \(\mu \mathrm{A}\) \\
\hline \multirow[b]{2}{*}{Positive Bit Errors} & 工NL+ & \begin{tabular}{l}
Measure \(I_{O}\) \\
( (Positive bit errors)/IFS
\end{tabular} & & & & & \\
\hline & \(\Sigma \overline{N L}^{+}\) & \begin{tabular}{l}
Measure \(\overline{\mathrm{I}_{\mathrm{O}}}\) \\
( \(\Sigma\) Positive bit errors)/IFS
\end{tabular} & 0 & 0.19 & 0 & 0.10 & \% \\
\hline \multirow[b]{2}{*}{Negative Bit Errors} & LNL- & Measure Io ( \(\Sigma\) Negative bit errors)/IFS & & & & & \\
\hline & \(\Sigma \bar{N} L^{-}\) & \begin{tabular}{l}
Measure \(\bar{T}_{O}\) \\
( (Negative bit errors)/IFS
\end{tabular} & -0.19 & 0 & -0.10 & 0 & \% \\
\hline \multirow[t]{2}{*}{Positive and Negative Bit Error Difference} & \(\Delta \Sigma N L\) & Measure \(I_{0}\)
\[
\left|\Sigma \mathrm{NL}^{+}\right|-\left|\Sigma \mathrm{NL}^{-}\right|
\] & \multirow[t]{2}{*}{-0.05} & \multirow[t]{2}{*}{0.05} & \multirow[t]{2}{*}{-0.03} & \multirow[t]{2}{*}{0.03} & \multirow[t]{2}{*}{\%} \\
\hline & \(\Delta \Sigma \overline{\mathrm{NL}}\) & Measure \(T_{0}\)
\[
|\Sigma \bar{N} L+|-|\Sigma \bar{N} L-|
\] & & & & & \\
\hline \multirow[b]{2}{*}{Positive Relative Accuracy} & NL+ & Measure Io
\[
\left|\Sigma \mathrm{NL}^{+}\right|+|\Delta \Sigma \mathrm{NL}|
\] & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{0.19} & \multirow[b]{2}{*}{0} & \multirow[b]{2}{*}{0.10} & \multirow[b]{2}{*}{\%} \\
\hline & \(\overline{N L}+\) & Measure \(T_{0}\)
\[
|\Sigma \overline{N L}+|+|\Delta \Sigma \overline{N L}|
\] & & & & & \\
\hline \multirow[t]{2}{*}{Negative Relative Accuracy} & NL- & Measure \(I_{0}\)
\[
\left|\Sigma \mathrm{NL}^{-}\right|+|\Sigma \mathrm{NL}|
\] & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{0.19} & \multirow[t]{2}{*}{0} & \multirow[t]{2}{*}{0.10} & \multirow[t]{2}{*}{\%} \\
\hline & \(\overline{\mathrm{NL}}{ }^{-}\) & Measure \(\overline{I_{0}}\)
\[
|\Sigma \overline{N L}-|+|\Delta \Sigma \bar{N} L|
\] & & & & & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\pm \mathrm{V}_{\mathrm{CC}}= \pm 15 \mathrm{Vdc}\); Source resistance \(=50\) ohms; \(\mathrm{I}_{\mathrm{REF}}=2.0 \mathrm{~mA}\); Figure 1 ; Ambient temperature range \(=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{2}{|l|}{01 limits} & \multicolumn{2}{|l|}{02 limits} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline \multirow{4}{*}{Output Current Range} & \(\mathrm{IFS}_{\text {F }} \mathrm{R}_{1}\) & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
-V_{C C}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=15 \mathrm{~V}
\] & \multirow[t]{2}{*}{2.1} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{2.1} & \multirow[t]{2}{*}{-} & \multirow{4}{*}{mA} \\
\hline & \(\overline{I_{F S} \mathrm{R}_{1}}\) & All input bits low, Measure \(\overline{I_{O}}\),
\[
-V_{C C}=-10 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=15 \mathrm{~V}
\] & & & & & \\
\hline & \(\mathrm{IFS}_{\text {R }} \mathrm{R}^{\prime}\) & All input bits high, Measure \(I_{O}\)
\[
-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=25 \mathrm{~V}
\] & \multirow[t]{2}{*}{4.2} & \multirow[t]{2}{*}{-} & \multirow[t]{2}{*}{4.2} & \multirow[t]{2}{*}{-} & \\
\hline & \(\overline{I_{F S} \mathrm{R}_{2}}\) & All input bits low, Measure \(\overline{I_{0}}\),
\[
-V_{C C}=-12 \mathrm{~V}, V_{R E F}=25 \mathrm{~V}
\] & & & & & \\
\hline Reference Bias Current & \({ }^{\text {R REF }}\) - & All input bits low & -3.0 & 0 & -3.0 & 0 & \(\mu \mathrm{A}\) \\
\hline High Level Input Current & \(\mathrm{I}_{\mathrm{H}}\) & All input bits \(V_{I N}=18 \mathrm{~V}\), each input measured separately & -0.05 & 10.0 & -0.05 & 10.0 & \(\mu \mathrm{A}\) \\
\hline Low Level Input Current & IIL & All input bits \(\mathrm{V}_{\mathrm{IN}}=-10 \mathrm{~V}\), each input measured separately & -10.0 & - & -10.0 & - & \(\mu \mathrm{A}\) \\
\hline \multirow[t]{2}{*}{Full Scale Current At +18 V Compliance} & \multirow[t]{2}{*}{\[
\begin{aligned}
& \mathrm{I}_{\mathrm{FS}}+ \\
& \overline{\mathrm{I}_{\mathrm{FS}}+}
\end{aligned}
\]} & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
V_{10}=18 \mathrm{~V}
\] & \multirow[t]{2}{*}{1.90} & \multirow[t]{2}{*}{2.08} & \multirow[t]{2}{*}{1.94} & \multirow[t]{2}{*}{2.04} & \multirow[t]{2}{*}{mA} \\
\hline & & All input bits low, Measure \(\overline{I_{0}}\),
\[
V_{\overline{10}}=18 \mathrm{~V}
\] & & & & & \\
\hline \multirow[t]{2}{*}{Full Scale Current At - 10 V Compliance} & \multirow[t]{2}{*}{\[
\begin{aligned}
& {\mathrm{I} \mathrm{FS}^{-}}^{-} \\
& \overline{\mathrm{I}_{\mathrm{FS}^{-}}}
\end{aligned}
\]} & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
V_{10}=-10 \mathrm{~V}
\] & \multirow[t]{2}{*}{1.90} & \multirow[t]{2}{*}{2.08} & \multirow[t]{2}{*}{1.94} & \multirow[t]{2}{*}{2.04} & \multirow[t]{2}{*}{mA} \\
\hline & & All input bits low, Measure \(\overline{I_{0}}\),
\[
v_{10}=-10 \mathrm{~V}
\] & & & & & \\
\hline \multirow{2}{*}{Change In Full Scale Current Due to Voltage Compliance} & \multirow[t]{2}{*}{\(\Delta \mathbf{l}_{\text {FSC }}\)
\(\Delta \overline{l_{\text {FSC }}}\)} & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq \mathrm{T}_{A} \leq 125^{\circ} \mathrm{C} \\
& \mathrm{~T}_{A}=-55^{\circ} \mathrm{C} \\
& \mathrm{~V}_{10}=18 \mathrm{~V} \text { to }-10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -4.0 \\
& -8.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& -4.0 \\
& -8.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 8.0
\end{aligned}
\] & \multirow[t]{2}{*}{\(\mu \mathrm{A}\)} \\
\hline & & All Input bits low, Measure \(\overline{\mathrm{O}_{\mathrm{O}}}\),
\[
\begin{aligned}
& 25^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} \\
& T_{A}=-55^{\circ} \mathrm{C} \\
& V_{\overline{I O}}=18 \mathrm{~V} \text { to }-10 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -4.0 \\
& -8.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 8.0
\end{aligned}
\] & \[
\begin{aligned}
& -4.0 \\
& -8.0
\end{aligned}
\] & \[
\begin{aligned}
& 4.0 \\
& 8.0
\end{aligned}
\] & \\
\hline \multirow{4}{*}{Power Supply Sensitivity
\[
\text { From }+V_{\mathrm{CC}}
\]} & \(\mathrm{P}_{\text {SS }} \mathrm{IFS}^{+1}\) & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
+\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-18 \mathrm{~V}
\] & \multirow[t]{2}{*}{-4.0} & \multirow[t]{2}{*}{4.0} & \multirow[t]{2}{*}{-4.0} & \multirow[t]{2}{*}{4.0} & \multirow{4}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(\overline{\mathrm{P}_{\text {SS }}{ }^{\prime}{ }_{\text {FS }}}+1\) & All input bits low, Measure \(\bar{I}_{\mathrm{O}}\),
\[
+V_{C C}=4.5 \mathrm{~V} \text { to }+5.5 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-18 \mathrm{~V}
\] & & & & & \\
\hline & \(\mathrm{PSS}^{\text {I }}{ }_{\text {FS }}+2\) & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\), \(+\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}\) to \(18 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-18 \mathrm{~V}\) & -8.0 & 8.0 & -8.0 & 8.0 & \\
\hline & \(\overline{\mathrm{PSS}_{\text {S }} \mathrm{FS}}+2\) & All input bits low, Measure \(\overline{I_{0}}\),
\[
+V_{C C}=12 \mathrm{~V} \text { to } 18 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-18 \mathrm{~V}
\] & & & & & \\
\hline \multirow{4}{*}{Power Supply Sensitivity
\[
\text { From }-V_{c c}
\]} & \(\mathrm{PSS}^{1} \mathrm{FS}{ }^{-1}\) & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
+\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-12 \mathrm{~V} \text { to }-18 \mathrm{~V}
\] & -8.0 & 8.0 & -8.0 & 8.0 & \multirow{4}{*}{\(\mu \mathrm{A}\)} \\
\hline & \(\overline{\mathrm{PSSS}^{\text {I }}}{ }^{-1}\) & All input bits low, Measure \(\overline{T_{0}}\),
\[
+V_{C C}=18 \mathrm{~V},-V_{C C}=-12 \mathrm{~V} \text { to }-18 \mathrm{~V}
\] & & & & & \\
\hline & \multirow[t]{2}{*}{} & All input bits high, Measure \(\mathrm{I}_{\mathrm{O}}\),
\[
\begin{aligned}
& +V_{\mathrm{CC}}=18 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}
\end{aligned}
\] & \multirow[t]{2}{*}{-2.0} & \multirow[t]{2}{*}{2.0} & \multirow[t]{2}{*}{-2.0} & \multirow[t]{2}{*}{2.0} & \\
\hline & & All input bits low, Measure \(\overline{I_{0}}\),
\[
\begin{aligned}
& +\mathrm{V}_{\mathrm{CC}}=18 \mathrm{~V},-\mathrm{V}_{\mathrm{CC}}=-4.5 \mathrm{~V} \text { to }-5.5 \mathrm{~V} \\
& \mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}
\end{aligned}
\] & & & & & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\pm \mathrm{V}_{C C}= \pm 15 \mathrm{Vdc}\) ；Source resistance \(=50\) ohms； \(\mathrm{I}_{\text {REF }}=2.0 \mathrm{~mA}\) ；Figure 1 ；Ambient temperature range \(=-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{2}{|l|}{01 limits} & \multicolumn{2}{|l|}{02 limits} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & MAX & MIN & MAX & \\
\hline Supply Current From \(+\mathrm{V}_{\mathrm{CC}}\) & \(\mathrm{ICC}^{+}\) & All input bits high & 0.4 & 3.8 & 0.4 & 3.8 & mA \\
\hline Supply Current from－ \(\mathrm{V}_{\mathrm{CC}}\) & \(\mathrm{ICC}^{-}\) & All input bits high & －7．8 & －0．8 & －7．8 & \(-0.8\) & mA \\
\hline Propagation Delay Time， High－to－Low Level & \(t_{\text {PHL }}\) & Figure 2，Measure \(\mathrm{V}_{\mathrm{O}}\) & 6.0 & 60.0 & 6.0 & 60.0 & ns \\
\hline Propagation Delay Time， Low－to－High Level & \(t_{\text {PLH }}\) & Figure 2，Measure \(\mathrm{V}_{\mathrm{O}}\) & 6.0 & 60.0 & 6.0 & 60.0 & ns \\
\hline Reference Amplifer Input Slew Rate & \[
\begin{aligned}
& \mathrm{dl}_{\mathrm{O}} / \mathrm{dt} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & Figure 3，Measure \(\mathrm{V}_{\mathrm{O}}\) & 1.5 & － & 1.5 & － & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline Settling Time High－to－Low Level & \[
\begin{aligned}
& { }^{\mathrm{t}_{\mathrm{SH}}} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & Figure 2，Output within \(1 / 2\) LSB of final value of \(\mathrm{I}_{0}\) & 10 & 135 & 10 & 135 & ns \\
\hline Settling Time Low－to－High Level & \[
\begin{aligned}
& \mathrm{t}_{\mathrm{SLH}} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & Figure 2，Output within \(1 / 2\) LSB of final value of 10 & 10 & 135 & 10 & 135 & ns \\
\hline
\end{tabular}


Figure 1．Test Circuit For Static Tests


Figure 2. Test Circuit For Propagation Delay and Settling Time, Device Types 01 and 02.


Figure 3. Test Circuit For Slew Rate, Device Types 01, 02.

\section*{BURN-IN}

Devices supplied by PMI have been subjected to burn-in per method 1015 of MIL-STD-883 using test condition C or test condition F with the circuit shown in Figure 4.


Figure 4. Test Circuit, Burn-In and Operating Life Test.
\begin{tabular}{|c|c|}
\hline - ORDERING INFORMATION & 2 \\
\hline & \\
\hline 4- Q.A.PROGRAM & 3 \\
\hline & \\
\hline (1.C. CROSS REFERENCE & 4 \\
\hline & \\
\hline \% OPERATIONAL AMPLIFIERS & 5 \\
\hline & \\
\hline (\%) BUFFERS (VOLTAGE FOLLOWERS) & 6 \\
\hline & \\
\hline COMPARATORS & 7 \\
\hline & \\
\hline - MATCHED TRANSISTORS & 8 \\
\hline & \\
\hline VOLTAGE REFERENCES & 9 \\
\hline & \\
\hline D/A CONVERTERS & 10 \\
\hline
\end{tabular}

MULTIPLEXERS/ANALOG SWITCHES


\section*{MULTIPLEXERS/ANALOG SWITCHES}

\section*{INDEX}
\begin{tabular}{|c|c|c|}
\hline PRODUCT & TITLE & PAGE \\
\hline MUX-08 & 8 Channel BI-FET Analog Multiplexer & 11-5 \\
\hline MUX-16 & 16 Channel BI-FET Analog Multiplexer & 11-14 \\
\hline MUX-24 & Dual 4-Channel BI-FET Analog Multiplexer & 11-5 \\
\hline MUX-28 & Dual 8-Channel BI-FET Analog Multiplexer & 11-14 \\
\hline SW01/02 & Quad SPST BI-FET Analog Switches & 11-24 \\
\hline SW03/04 & Quad SPST BI-FET Analog Switches & 11-24 \\
\hline SW06 & Quad SPST BI-FET Analog Switch & 11-30 \\
\hline SW201 & Quad SPST BI-FET Analog Switches & 11-40 \\
\hline SW202 & Quad SPST BI-FET Analog Switches & 11-40 \\
\hline SW7510/7511 & Quad SPST BI-FET Analog Switches & 11-47 \\
\hline
\end{tabular}

\section*{INTRODUCTION}

Analog multiplexers and switches find applications in data acquisition, metrology, telemetry, process control and telephony systems. Multiplexers are multiple analog switches which share a common output. An on-chip address decoder selects the appropriate input by means of a binary code. All channels may be deactivated by an enable/disable control pin.

In the past multiplexers/switches have been manufactured with hybrid, monolithic CMOS or dielectrically isolated CMOS technologies. The merging of ion implant techniques with the standard bipolar process creates a fourth technological alternative - The BIFET process. High-quality ion implanted p-channel FET's can now be compatibly processed with bipolar devices.

The cost of hybrid devices limits their use to applications which require the extremely low "R \(\mathrm{RN}_{\mathrm{ON}}\) " resistance made possible by discrete FET's. MOS technologies are inherently plagued by SCR "latch up" problems and analog signal overvoltage destruction. The use of buried layers and expensive dielectric isolation processing can eliminate the SCR failure mode, but the overvoltage blowout problems can be solved only by adding large series input resistance with each switch. This increases system errors since the equivalent "Ron" may typically be over 1000 ohms.

BIFET switches have no SCR "latch up" tendency and can withstand analog input overvoltages while maintaining low "R \(\mathrm{R}_{\mathrm{ON}}\) " resistance. In addition, the special handling required with CMOS devices is not necessary with BIFET switches.
In selecting analog multiplexers attention must be paid to several key specs. Break-before-make switching insures no two-channel inputs are simultaneously connected. This prevents input sensor damage and misoperation. Acquiring analog input signals within a specified time and error band are primary concerns affected by "RON" resistance and "Cout" capacitance specifications. A low "Ron" insures minimum signal attenuation and maximum accuracy. The "C \(\mathrm{C}_{\text {OUT" }}\) c capacitance forms on R-C time constant with "RON" placing fundamental limits on signal acquisition time. Low "R \(R_{\text {ON }}\) " and "C \(C_{\text {OUT }}\) " insures minimum elapsed time between the channel select command and the acquisition of data to within a specified error band. High cross talk and off isolation specifications prevent unselected input signals from affecting the signal path.

PMI offers a wide selection of single-ended and differential multiplexers and switches. Sixteen and eight-channel multiplexers as well as differential eight and four-channel devices are available. Dual and Quad SPST switches in normally closed and open configurations are also available. All devices are pin-for-pin replacements for many industry standard CMOS devices.

\section*{ANALOG MULTIPLEXER AND SWITCH DEFINITIONS}

\section*{ANALOG INPUT LEAKAGE CURRENT (Is(off)}

The algebraic sum of diode current losses from an "OFF"-channel source input to the power supplies, ground and through the channel. Specified as an absolute value, as the direction of current flow is not predictable.

\section*{ANALOG OUTPUT LEAKAGE CURRENT (I \({ }_{\text {D(OFF) }}\) )}

The algebraic sum of diode current losses from an "OFF"-channel "D" output to the power supplies, ground and through the channel. Specified as an absolute value, as the direction of current flow is not predictable.
\(\mathrm{I}_{\mathrm{D}}\) (OFF), \(\mathrm{I}_{\mathrm{S}}\) (OFF) TEST CONDITION DEFINITIONS


\section*{ANALOG INPUT-TO-INPUT CAPACITANCE (C \(\mathrm{C}_{\text {DS(OFF) }}\) )}

The equivalent capacitance which shunts as open switch effectively between " \(S\) " and " \(D\) " output.

\section*{ANALOG INPUT CAPACITANCE ( \(\mathrm{C}_{\mathbf{s}}(\mathbf{O N})\) )}

The capacitance between an analog " S " input and ground with the channel "ON".

\section*{ANALOG INPUT CAPACITANCE ( \(\mathbf{C}_{\text {S(OFF }}\) )}

The capacitance between an analog ( S ) input and ground with the channel "OFF."

\section*{ANALOG OUTPUT CAPACITANCE (CD(OFF)}

The capacitance between the analog (DRAIN) output and ground with the channel "OFF." High-frequency transmission and output settling time characteristics are highly influenced by this parameter in conjunction with \(\mathrm{R}_{\mathrm{ON}}\).

\section*{ANALOG OUTPUT CAPACITANCE ( \(\mathrm{C}_{\mathrm{D}}(\mathrm{ON})\) )}

The capacitance between the analog " \(D\) " output and ground with the channel "ON".

\section*{BREAK-BEFORE-MAKE DELAY ( \(\mathrm{t}_{\mathrm{DL}}\) )}

The elapsed time between the turn-off of one analog input and the subsequent turn-on of another input as determined by the appropriate instantaneous change in the digital input code for both inputs measured between the outputs' \(50 \%\) transition points.

CHANNEL CAPACITANCE (Css(OFF), \(\mathrm{C}_{\mathrm{Dd}}(0 \mathrm{FF})\) )
The capacitance between the \(D(S)\) teminals of any two channels.

\section*{CROSSTALK (CT)}

The proportionate amount of cross-coupling from an "OFF" analog input channel to the output of another "ON" output channel, expressed in dB.

\section*{DIGITAL INPUT CAPACITANCE (C CIG )}

The capacitance between a digital input and ground.

\section*{LOGIC "0" INPUT CURRENT (INL)}

The current flowing into a digital input when a specified lowlevel voltage is applied to that input.

\section*{LOGIC "0" INPUT VOLTAGE LEVEL (VINL)}

The maximum (or most-positive) digital low-level input voltage for which proper operation of the device is guaranteed.

\section*{LOGIC "1" INPUT VOLTAGE LEVEL (VINH)}

The minimum (or least-positive) digital high-level input voltage for which proper operation of the device is guaranteed.

\section*{NEGATIVE VOLTAGE SUPPLY (V - )}

The most negative voltage supply with respect to ground.

\section*{POSITIVE VOLTAGE SUPPLY (V + )}

The most positive voltage supply with respect to ground.

\section*{"OFF" ISOLATION (ISO OFF)}

The proportionate amount of a high-frequency analog input signal which is coupled through the channel of an "OFF" device. This feedthrough is transmitted through \(\mathrm{C}_{\mathrm{DS}(\mathrm{OFF})}\) to a load comprised of \(C_{D(O F F)}\) in parallel with an external load. Isolation generally decreases by \(6 \mathrm{~dB} / o c t a v e\) with increasing frequency.

\section*{"ON" RESISTANCE (RON)}

The series "ON" - channel resistance measured between addressed " S " input and " D " output terminals under specified conditions.

\section*{"ON" RESISTANCE MATCH (RON MATCH)}

The channel-to-channel matching of "ON" resistance when channels are operated under identical conditions.
\[
R_{\mathrm{ON}} \mathrm{MATCH}=\frac{\mathrm{R}_{\mathrm{i}}-\mathrm{R}_{\mathrm{AVG}}}{\mathrm{R}_{\mathrm{AVG}}} \times 100 \%
\]
where
\[
\begin{aligned}
& N=\begin{array}{l}
\text { \# of channels in package (i.e., for MUX-08 } N=8, \\
\text { for MUX-16 } N=16 \text {, etc.) } \\
R_{i}= \\
R_{A V G}= \\
\sum_{i=1}^{N} R_{i} \\
N
\end{array}
\end{aligned}
\]

\section*{"ON" RESISTANCE VARIATION ( \(\Delta \mathbf{R}_{\text {ON }}\) )}

The variation of "ON" resistance produced by the specified analog input voltage change with a constant load current.
\[
\Delta R_{\mathrm{ON}}(\%)=\frac{R_{\mathrm{ON}}\left|v_{A}=-10 \mathrm{~V}-R_{\mathrm{ON}}\right| v_{A}=+10 \mathrm{~V}}{R_{\mathrm{ON}} \mid v_{A}=0 \mathrm{~V}} \times 100 \%
\]
"ON" CHANNEL ANALOG LEAKAGE CURRENT
( \(\left.\mathrm{ID}_{\mathrm{D}(\mathrm{ON})}+\mathrm{I}_{\mathrm{S}(\mathrm{ON})}\right)\)
Current loss (or gain) through an "ON"-channel creating a voltage offset across the device. As the direction of current flow is not predictable, only the magnitude is specified at various temperature ranges.

\section*{I(ON) TEST CONDITION DEFINITIONS}


NOTES:
1. TEST IS REPEATED FOR EACH SWITCH WITH SOURCE CON NECTED TO DRAIN.
2. \(\mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}\) AND -10 V

\section*{OUTPUT ENABLE DELAY TIME "OFF" (toff(En) MULTIPLEXERS}

The time required to disconnect the analog output from the analog input determined by the digital address input code. It is measured from the \(50 \%\) point of ENABLE input logic change to the time the input output reaches \(10 \%\) of the initial value.

\section*{OUTPUT ENABLE DELAY TIME "ON" (ton(EN)) MULTIPLEXERS}

The time required to connect the analog output to the analog input determined by the digital address input code. It is measured from the \(50 \%\) point of the ENABLE input logic change to the time the output is within \(90 \%\) of final value.

\section*{OUTPUT "ON" SWITCHING TIME (ton)}

The time required to connect the analog output to the analog input. The time is measured from the \(50 \%\) point of the logic input change to the time the output reaches \(90 \%\) of the final value.

\section*{OUTPUT "OFF" SWITCHING TIME (toff)}

The time required to disconnect the analog output from the analog input. The time is measured from the \(50 \%\) point of the logic input change to the time the output reaches 10\% of the initial value.

\section*{OUTPUT SETTLING TIME ( \(\mathbf{t}_{\mathbf{s}}\) )}

The elapsed time for the analog output to reach its final value within a specified error band after the corresponding digital input code has been changed. It is measured from the \(50 \%\) point of the logic input change to the time the output reaches final value within the specified error band.

\section*{SWITCHING TIME (ttran) - MULTIPLEXERS}

The time required to switch and slew from one analog input channel to another analog input with a full-scale differential between inputs with a high impedance output load. The time is measured from the \(50 \%\) point of the logic input change to the time the output reaches \(90 \%\) of the final value.

\title{
MUX－08／MUX－24 8－CHANNEL／DUAL 4－CHANNEL BI－FET ANALOG MULTIPLEXERS OVERVOLTAGE AND POWER SUPPLY LOSS PROTECTED
}

\section*{FEATURES}
－MUX－08 Pin Compatible with DG508，HI－508A，LF11508／ 12508／13508，AD7506
－MUX－24 Pin Compatible with DG509，HI－509A，LF11509／ 12509／13509，AD7507
－JFET Switches Rather Than CMOS
－Highly Resistant to Static Discharge Damage
－No SCR Latch－up Problems
－Low＂ON＂Resistance
\(220 \Omega\) Typical
－Low Output Leakage Current ．．．．．．．．．100nA Maximum
－Digital Inputs Compatible with TTL and CMOS
－No Pullup Resistors Required
－Break－Before－Make Action
－Overvoltage and Power Supply Loss Protected
－Single Supply Operation
－ \(125^{\circ}\) C Temperature Tested Dice Available

\section*{GENERAL DESCRIPTION}

The MUX－08 is a monolithic eight－channel analog multi－ plexer which connects a single output to one of the eight analog inputs depending upon the state of a 3－bit binary address．Disconnection of the output is provided by a logical
＂ 0 ＂at the ENABLE input，thereby providing a package select function．
The MUX－24 is a monolithic four－channel differential analog multiplexer configured in a double pole，four－position（plus OFF）electronic switch array．A two－bit binary input address connects a pair of independent analog inputs from each four－channel input section to the corresponding pair of inde－ pendent analog outputs．Disconnection of both inputs is provided by a logical＂ 0 ＂at the ENABLE input，thereby offer－ ing a package select function．

Fabricated with Precision Monolithics＇high performance BIFET technology，these devices offer low，constant＂ON＂ resistance．Performance advantages include low leakage currents and fast settling time with low crosstalk to satisfy a wide variety of applications．These multiplexers do not suffer from latch－up or static charge blow－out problems associated with similar CMOS parts．The digital inputs are designed to operate from both TTL and CMOS levels while always provid－ ing a definite break－before－make action without the need for external pull－up resistors over the full operating temperature range．
For single sixteen－channel and dual eight channel models， refer to the MUX－16／MUX－28 data sheet．

FUNCTIONAL DIAGRAM AND TRUTH TABLE


\section*{ABSOLUTE MAXIMUM RATINGS (Note)}
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Operating Temperature Range,} \\
\hline MUX-08/24-AQ, BQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline MUX-08/24-EQ, FQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline MUX-08/24-EP, FP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline \multicolumn{2}{|l|}{DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) ....... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Power Dissipation & 500 mW \\
\hline
\end{tabular}

Derate above \(100^{\circ} \mathrm{C}\) (Q Package) ................ \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) Lead Soldering Temperature ............. \(300^{\circ} \mathrm{C}\) (60 SEC) Maximum Junction Temperature . . . . . . . . . . . . . . . . . . \(150^{\circ} \mathrm{C}\)
V+ Supply to V-Supply 36 V
Logic Input Voltage (Note 5) ............. -4V to V+ Supply Analog Input Voltage . . . V-Supply -20 V to \(\mathrm{V}+\) Supply +20 V Maximum Current Through Any Pin ................ 25 mA
NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & & \multicolumn{3}{|l|}{MUX-08A/E MUX-24A/E} & \multicolumn{3}{|l|}{\begin{tabular}{l}
MUX-08B/F \\
MUX-24B/F
\end{tabular}} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(\mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 200 \mu \mathrm{~A}\) & & - & 220 & 300 & - & 300 & 400 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\mathrm{ON}}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=\) & \(0 \mu \mathrm{~A}\) & - & 1.0 & 5 & - & 3.0 & 7 & \% \\
\hline \(\mathrm{R}_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & & - & 7 & 15 & - & 9 & 20 & \% \\
\hline Analog Voltage Range & \(V_{\text {A }}\) & \(\mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{array}{r}
+10.4 \\
-15
\end{array}
\] & - & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{array}{r}
+10.4 \\
-15
\end{array}
\] & - & Volts \\
\hline Source Current (Switch "OFF") & \(\mathrm{I}_{\mathrm{S}}\) (OFF) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) & te 1) & - & 0.01 & 1.0 & - & 0.01 & 2.0 & nA \\
\hline Drain Current (Switch "OFF") & \(I_{\text {d }}(\) OFF \()\) & \begin{tabular}{l}
\[
V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}
\] \\
(Note 1)
\end{tabular} & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & \[
\begin{array}{r}
0.1 \\
0.05
\end{array}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & - & \[
\begin{array}{r}
0.1 \\
0.05 \\
\hline
\end{array}
\] & 2.0 & \[
\begin{aligned}
& \mathrm{nA} \\
& \mathrm{nA}
\end{aligned}
\] \\
\hline Leakage Current (Switch "ON") & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{D}}(\mathrm{ON}) \\
& +\mathrm{I}_{\mathrm{S}}(\mathrm{ON})
\end{aligned}
\] & \begin{tabular}{l}
\[
V_{D}=10 \mathrm{~V}
\] \\
(Note 1)
\end{tabular} & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & \[
\begin{array}{r}
0.1 \\
0.05
\end{array}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0
\end{aligned}
\] & - & \[
\begin{array}{r}
0.1 \\
0.05
\end{array}
\] & \[
\begin{aligned}
& 2.0 \\
& 2.0
\end{aligned}
\] & nA \\
\hline Digital "1" Input Voltage & \(\mathrm{V}_{\text {INH }}\) & & & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Digital "0" Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Digital Input Current & IN & \(V_{\text {IN }}=0.4 \mathrm{~V}\) to 15 V & & - & 1.0 & 10 & - & 1.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Digital "0" Enable Current & I INL(EN) & \(\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}\) & & - & 4.0 & 10 & - & 4.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Digital Input Capacitance & \(\mathrm{C}_{\text {DIG }}\) & & & - & 3.0 & - & - & 3.0 & - & pF \\
\hline Switching Time & \({ }^{\text {t TRAN }}\) & Figure 1 (Note 2) & & - & 1.0 & 1.3 & - & 1.5 & 2.1 & \(\mu \mathrm{S}\) \\
\hline Output Settling Time & \(t_{s}\) & \begin{tabular}{l}
10V Step to 0.10\% \\
10V Step to 0.05\% \\
10V Step to 0.02\%
\end{tabular} & & - & \[
\begin{aligned}
& 1.3 \\
& 1.5 \\
& 2.3
\end{aligned}
\] & \begin{tabular}{l}
- \\
- \\
- \\
\hline
\end{tabular} & - & \[
\begin{aligned}
& 1.7 \\
& 1.7 \\
& 1.7
\end{aligned}
\] & \begin{tabular}{l}
- \\
- \\
- \\
\hline
\end{tabular} & \(\mu \mathrm{S}\) \\
\hline Break-Before-Make Delay & \({ }_{\text {t }}^{\text {DLY }}\) & & & - & 0.8 & - & - & 1.0 & - & \(\mu \mathrm{S}\) \\
\hline Enable Delay "ON" & \({ }^{\text {t O O }}\) (EN ) & (Note 6) & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & 1.0
1.0 & 2.0
2.0 & - & 1.0
1.2 & 2.0
2.0 & \(\mu \mathrm{S}\) \\
\hline Enable Delay "OFF" & \(t_{\text {OFF (EN }}\) & (Note 6) & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & 0.1
0.2 & 0.4
0.4 & - & 0.2
0.2 & 0.4
0.4 & \(\mu \mathrm{S}\) \\
\hline "OFF" Isolation & \(\mathrm{ISO}_{(\text {OFF })}\) & (Note 4) & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & 60
66 & - & - & 60
66 & - & dB \\
\hline Crosstalk & CT & (Note 3) & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & \begin{tabular}{l}
70 \\
76 \\
\hline
\end{tabular} & - & - & \begin{tabular}{l}
70 \\
76 \\
\hline
\end{tabular} & - & dB \\
\hline Source Capacitance & \(\mathrm{C}_{\text {S }}(\mathrm{OFF})\) & Switch "OFF",
\[
\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}
\] & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & 2.5
2 & - & - & 2.5
2 & - & pF \\
\hline Drain Capacitance & \(C_{\text {d (OFF) }}\) & Switch "OFF",
\[
V_{S}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}
\] & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & 7
4 & - & - & 7
4 & - & pF \\
\hline Input to Output Capacitance & \(\mathrm{C}_{\text {DS(OFF) }}\) & (Note 4) & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & - & \[
\begin{array}{r}
0.3 \\
0.15
\end{array}
\] & - & - & 0.3
0.15 & - & pF \\
\hline Positive Supply Current (All Digital Inputs Logic " 0 " or " 1 ") & I+ & \[
\begin{aligned}
& \mathrm{V}+=15 \mathrm{~V} \\
& \mathrm{~V}+=5 \mathrm{~V}
\end{aligned}
\] & & - & \[
\begin{array}{r}
10 \\
8.0
\end{array}
\] & & - & & \[
12.0
\] & mA \\
\hline Negative Supply Current (All Digital Inputs Logic " 0 " or "1") & 1- & \[
\begin{aligned}
& \mathrm{V}-=-15 \mathrm{~V} \\
& \mathrm{~V}-=-5 \mathrm{~V}
\end{aligned}
\] & & - & \[
\begin{aligned}
& 3.0 \\
& 2.5
\end{aligned}
\] & 3.8 & - & \[
\begin{aligned}
& 2.0 \\
& 1.8
\end{aligned}
\] & 3.8 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions applied to leakage tests insure worst case leakages. Exceeding 11V on the analog input may cause an "OFF" channel to turn "ON."
2. \(R_{L}=10 \mathrm{M} \Omega, C_{L}=10 \mathrm{pF}\)
3. Crosstalk is measured by driving channel \(8(3 A)^{*}\) with channel \(4(4 A)^{*}\) "ON".
\(R_{L}=1 M \Omega, C_{L}=10 p F, V_{S}=5 \mathrm{~V} R M S, f=500 \mathrm{kHz}\).
4. OFF isolation is measured by driving channel 8 (3A)* with ALL channels: "OFF".
\(R_{L}=1 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) RMS, \(f=500 \mathrm{kHz} . C_{C S}\) is computed from the OFF isolation measurement.
5. The ground (GND) pin must be \(\geq 4 \mathrm{~V}\) above the V - pin to include -4 V logic levels.
6. Sample Tested

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C}\) for MUX－08AQ，BQ and MUX－24AQ，BQ， \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for MUX－08EQ，FQ and MUX－24EQ，FQ， \(0^{\circ} \mathrm{C} \leq T_{A} \leq+70^{\circ} \mathrm{C}\) for MUX－08EP，FP and MUX－24EP，FP，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multicolumn{2}{|l|}{\multirow[b]{2}{*}{CONDITIONS}} & \multicolumn{3}{|l|}{MUX－08A／24A} & \multicolumn{3}{|l|}{MUX－08B／24B} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ＂ON＂Resistance & \(\mathrm{R}_{\mathrm{ON}}\) & \(\mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 200 \mu \mathrm{~A}\) & & － & － & 400 & － & － & 500 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=\) & \(\mu \mathrm{A}\) & － & 1.5 & － & － & 4.5 & － & \％ \\
\hline \(\mathrm{R}_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & & － & 10 & － & － & 15 & － & \％ \\
\hline Analog Voltage Range & \(\mathrm{V}_{\text {A }}\) & \(\mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & & \[
\begin{array}{r}
+10 \\
-10 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
+10.4 \\
-15
\end{array}
\] & － & \[
\begin{array}{r}
+10 \\
-10
\end{array}
\] & \[
\begin{array}{r}
+10.4 \\
-15
\end{array}
\] & － & Volts \\
\hline Source Current（Switch＂OFF＂） & \(\mathrm{I}_{\text {S（OFF）}}\) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) & e 1） & － & － & 10 & － & － & 10 & nA \\
\hline Drain Current（Switch＂OFF＂） & \({ }^{\text {I }}\)（ OFF） & \[
\begin{aligned}
& \mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V} \\
& \text { (Note 1) }
\end{aligned}
\] & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & － & － & \[
\begin{array}{r}
100 \\
50
\end{array}
\] & － & － & 100
50 & \begin{tabular}{l}
\(n A\) \\
\(n A\) \\
\hline
\end{tabular} \\
\hline Leakage Current（Switch＂ON＂） & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{D}(\mathrm{ON})} \\
& +\mathrm{I}_{\mathrm{S}(\mathrm{ON})} \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& V_{D}=10 \mathrm{~V} \\
& (\text { Note } 1)
\end{aligned}
\] & \[
\begin{aligned}
& \text { MUX-08 } \\
& \text { MUX-24 }
\end{aligned}
\] & － & － & \[
\begin{array}{r}
100 \\
50
\end{array}
\] & － & － & \[
\begin{array}{r}
100 \\
50
\end{array}
\] & nA \\
\hline Digital＂1＂Input Voltage & \(V_{\text {INH }}\) & & & 2.0 & － & － & 2.0 & － & － & Volts \\
\hline Digital＂0＂Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & & － & － & 0.8 & － & － & 0.8 & Volts \\
\hline Digital Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) to 15 V & & － & － & 20 & － & － & 20 & \(\mu \mathrm{A}\) \\
\hline Digital＂0＂Enable Current & \(I_{\text {INL（EN })}\) & \(\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}\) & & － & － & 20 & － & － & 20 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & \(1+\) & All Digital Inputs Log or＂1＂ & & － & － & 15.0 & － & － & 15.0 & mA \\
\hline Negative Supply Current & \(1-\) & All Digital Inputs Log or＂1＂ & & － & － & 5.0 & － & － & 5.0 & mA \\
\hline
\end{tabular}

\section*{NOTES：}

1．Conditions applied to leakage tests insure worst case leakages．Exceed－ ing 11V on the analog input may cause an＂OFF＂channel to turn＂ON．＂

2．\(R_{L}=10 \mathrm{M} \Omega, C_{L}=10 \mathrm{pF}\)
3．Crosstalk is measured by driving channel 8 with channel 4 ＂ ON ＂．
\[
R_{L}=1 M \Omega, C_{L}=10 p F, V_{S}=5 V R M S, f=500 \mathrm{kHz} .
\]

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{|c|c|c|c|}
\hline \multirow[b]{2}{*}{\[
\begin{gathered}
25^{\circ} \mathrm{C} \text { ON } \\
\text { RESISTANCE }
\end{gathered}
\]} & \multicolumn{2}{|c|}{PACKAGE} & \multirow[b]{2}{*}{TEMPERATURE RANGE} \\
\hline & HERMETIC DIP & PLASTIC DIP & \\
\hline \multirow{3}{*}{\(220 \Omega\)} & MUX08AQ＊ & － & MIL \\
\hline & MUX08EQ & & IND \\
\hline &  & MUX08EP & COM \\
\hline \multirow{3}{*}{\(300 \Omega\)} & MUX08BQ＊ & － & MIL \\
\hline & MUX08FQ & & IND \\
\hline & － & MUX08FP & COM \\
\hline \multirow{3}{*}{\(220 \Omega\)} & MUX24AQ＊ & － & MIL \\
\hline & MUX24EQ & & IND \\
\hline & － & MUX24EP & COM \\
\hline \multirow{3}{*}{\(300 \Omega\)} & MUX24BQ＊ & － & MIL \\
\hline & MUX24FQ & － & IND \\
\hline & － & MUX24FP & COM \\
\hline
\end{tabular}

\footnotetext{
＊Also available with MIL－STD－883B processing．To order add／883 as a suffix to the part number．
\(\dagger\) All listed parts are available with 160 hour burn－in．See Ordering Information， Section 2.
}

4．OFF isolation is measured by driving channel 8 with ALL channels＂OFF＂． \(R_{L}=1 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{S}=5 \mathrm{~V}\) RMS，\(f=500 \mathrm{kHz} . C_{C S}\) is computed from the OFF isolation measurement．

5．The ground（GND）pin must be \(\geq 4 \mathrm{~V}\) above the V －pin to include -4 V logic levels．
6．Sample Tested

DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)


ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) for \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIO & & \[
\begin{gathered}
\text { MUX-08/ } \\
\text { 24-NT } \\
\text { LIMIT }
\end{gathered}
\] & \[
\begin{aligned}
& \text { MUX-08/ } \\
& 24 N \\
& \text { LIMIT }
\end{aligned}
\] & \[
\begin{gathered}
\text { MUX-08/ } \\
\text { 24GT } \\
\text { LIMIT }
\end{gathered}
\] & \[
\begin{aligned}
& \text { MUX-08/ } \\
& 24 G \\
& \text { LIMIT }
\end{aligned}
\] & UNITS \\
\hline \multirow[b]{2}{*}{"ON" Resistance} & \multirow[b]{2}{*}{\(\mathrm{R}_{\text {ON }}\)} & \multirow[t]{2}{*}{\[
\begin{aligned}
& V_{D}=O V \\
& I_{S}=200 \mu \mathrm{~A}
\end{aligned}
\]} & \multirow[b]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\)} & 300 & \multirow[t]{2}{*}{300} & \multirow[t]{2}{*}{400} & 400 & \multirow[t]{2}{*}{\[
\begin{aligned}
& \Omega \text { MAX } \\
& \Omega \text { MAX }
\end{aligned}
\]} \\
\hline & & & & 400 & & & 520 & \\
\hline Digital "1" Input Voltage & \multicolumn{2}{|l|}{\(V_{\text {INH }}\)} & 2.0 & 2.0 & 2.0 & 2.0 & \(V\) MIN & \\
\hline Digital "0" Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & 0.8 & 0.8 & 0.8 & \(\checkmark\) MAX & \\
\hline \multirow[t]{2}{*}{Digital "0" Input Current} & \multirow[b]{2}{*}{\(\mathrm{I}_{\text {INL }}\)} & \multirow[t]{2}{*}{\(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\)} & \multirow[b]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\)} & 10 & \multirow[t]{2}{*}{10} & 10 & \multirow[t]{2}{*}{10} & \(\mu \mathrm{A}\) MAX \\
\hline & & & & 20 & & 20 & & \(\mu \mathrm{A}\) MAX \\
\hline \multirow[t]{2}{*}{Digital "0" Enable Current} & \multirow[b]{2}{*}{\(\mathrm{I}_{\mathrm{INL}(\mathrm{EN})}\)} & \multirow[t]{2}{*}{\(\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}\)} & \multirow[b]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\)} & 10 & \multirow[t]{2}{*}{10} & 10 & \multirow[t]{2}{*}{10} & \(\mu \mathrm{A}\) MAX \\
\hline & & & & 20 & & 20 & & \(\mu A\) MAX \\
\hline \multirow[t]{2}{*}{Positive Supply Current (All Digital Inputs Logic "0")} & \multirow[b]{2}{*}{\(1+\)} & & \multirow[b]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\)} & 12 & \multirow[t]{2}{*}{12} & 12 & \multirow[t]{2}{*}{12} & mA MAX \\
\hline & & & & 15 & & 15 & & mA MAX \\
\hline \multirow[t]{2}{*}{Negative Supply Current (All Digital Inputs Logic " 0 ")} & \multirow[b]{2}{*}{1-} & & \multirow[b]{2}{*}{\(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\)} & 3.8 & \multirow[t]{2}{*}{3.8} & 3.8 & \multirow[t]{2}{*}{3.8} & mA MAX \\
\hline & & & & 5 & & 5 & & mA MAX \\
\hline Analog Input Range & \multicolumn{3}{|l|}{\(\mathrm{V}_{\text {A }}\)} & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(V \mathrm{MIN}\) \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) for \(\mathrm{MUX}-08 / 24 \mathrm{~N} \& \mathrm{G}, \mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) for MUX-08/24NT \& GT, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{5}{|l|}{MUX-08N MUX-24N MUX-08G MUX-24G MUX-08NT MUX-24NT MUX-08GTMUX-24GT} \\
\hline & & & TYP & TYP & TYP & TYP & UNITS \\
\hline Switching Time & \(t_{\text {tran }}\) & (Note 1) & 1.3 & 1.3 & 2.1 & 2.1 & \(\mu \mathrm{S}\) \\
\hline Output Settling Time & \(\mathrm{t}_{s}\) & 10 V Step to 0.1\% (Note 1) & 1.5 & 1.5 & 1.9 & 1.9 & \(\mu \mathrm{S}\) \\
\hline Break-Before-Make Delay & \({ }^{\text {t }}\) DLY & (Note 1) & 0.8 & 0.8 & 1.0 & 1.0 & \(\mu \mathrm{S}\) \\
\hline Crosstalk & CT & (Note 1) & 70 & 70 & 70 & 70 & dB \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & 2.0 & 2.0 & 6.0 & 6.0 & \% \\
\hline Leakage Current (Switch "ON") & \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}\) (Note 1) & 1.0 & 0.5 & 1.0 & 0.5 & nA \\
\hline Analog Input Range & \(\mathrm{V}_{\mathrm{A}}\) & & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & V \\
\hline
\end{tabular}

\section*{NOTES:}

\footnotetext{
1. The data shown is extrapolated from measurements made on the packaged devices.
2. The ground (GND) pin must be \(\geq 4 \mathrm{~V}\) above the V - pin to include -4 V logic levels.
}

TYPICAL PERFORMANCE CHARACTERISTICS（Applies to all grades unless otherwise noted．）

\(R_{L}=1 \mathrm{k} ?, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1,8}=10 \mathrm{~V}\) VOLTAGE \(=2 \mathrm{~V} / \mathrm{DIV}\)
TIME \(=\mathbf{5 0 0} \mathrm{nS} /\) DIV

MUX－08
SMALL SIGNAL SWITCHING WITH FILTERING

\(R_{L}=1 \mathrm{Ms} 2, C_{L}=500 \mathrm{pF}, \mathrm{V}_{1}=500 \mathrm{mV}, \mathrm{V}_{8}=+500 \mathrm{mV}\)
VOLTAGE \(=500 \mathrm{mV} / \mathrm{DIV}\)
TIME \(=1 \mu \mathrm{~S} / \mathrm{DIV}\)
＊Top Waveforms：Digital Input－5V／DIV Bottom Waveforms：Multiplexer Output

MUX－08
LARGE SIGNAL SWITCHING

\({ }^{-} \mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1}=-10 \mathrm{~V}, \mathrm{~V}_{8}=+10 \mathrm{~V}\) VOLTAGE＝5V／DIV
TIME \(=1 \mu \mathrm{~S} / \mathrm{DIV}\)

MUX－08
SMALL SIGNAL SWITCHING WITH \(2 \mu \mathrm{~s}\) SAMPLE TIME


MUX－08 CROSSTALK AND OFF ISOLATION PERFORMANCE OF CHANNEL 8


MUX－08
SMALL SIGNAL SWITCHING

\(\bullet_{\mathrm{L}}=1 \mathrm{MS}, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1}=-500 \mathrm{mV}, \mathrm{V}_{8}=+500 \mathrm{mV}\) VOLTAGE \(=500 \mathrm{mV} / \mathrm{DIV}\)
TIME \(=1 \mu \mathrm{~S} / \mathrm{DIV}\)

MUX－08
SMALL SIGNAL SWITCHING WITH FILTERING AND \(2.5 \mu\) S SAMPLE TIME


TRANSITION TIMES vs TEMPERATURE


TYPICAL PERFORMANCE CHARACTERISTICS (Applies to all grades unless otherwise noted.)






SWITCH LEAKAGE CURRENTS vs ANALOG INPUT VOLTAGE




TYPICAL PERFORMANCE CHARACTERISTICS（Applies to all grades unless otherwise noted．）

MUX－24
SMALL SIGNAL SWITCHING


MUX－24
SMALL SIGNAL SWITCHING WITH FILTERING AND \(2.5 \mu \mathrm{~s}\) SAMPLE TIME


MUX－24
SMALL SIGNAL SWITCHING WITH FILTERING


MUX－24
BREAK－BEFORE－MAKE SWITCHING

\(\mathrm{R}_{\mathrm{L}} \quad 1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1,4}=10 \mathrm{~V}\)
VOLTAGE \(=500 \mathrm{mV} / \mathrm{DIV}\)

MUX－24
SMALL SIGNAL SWITCHING WITH \(2 \mu\) S SAMPLE TIME

\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1}=-500 \mathrm{mV}\) ，
\(V_{4}=+900 \mathrm{mV}\)
VOLTAGE \(=500 \mathrm{mV} /\) DIV， ，TIME \(=500 \mathrm{nS} /\) DIV

MUX－24
LARGE SIGNAL SWITCHING


MUX－24
CROSSTALK AND OFF ISOLATION PERFORMANCE OF CHANNEL 3A


\section*{A.C. TEST CIRCUITS}

TRANSITION TIME TEST CIRCUIT


ENABLE DELAY TIME TEST CIRCUIT


BREAK-BEFORE-MAKE TEST CIRCUIT


CROSSTALK MEASUREMENT CIRCUIT


OFF-ISOLATION MEASUREMENT CIRCUIT


SWITCHING TIME WAVEFORMS


\section*{APPLICATIONS INFORMATION}

These analog multiplexers employ ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with BIFET processing, special handling as required with CMOS devices, is not necessary to prevent damage to this multiplexer. Because the digital inputs only require a 2.0 V logic "1" input level, power-consuming pullup resistors are not
required for TTL compatibility to insure break-make switching as is most often the case with CMOS multiplexers. The digital inputs utilize PNP input transistors where input current is maximum at the logic " 0 " level and drops to that of a reverse-biased diode (about 10 nA ) as the input voltage is raised above \(\simeq 1.4 \mathrm{~V}\).

The "ON" resistance, \(\mathrm{R}_{\mathrm{ON}}\), of the analog switches is constant over the wide input voltage range of -15 V to +11 V with \(\mathrm{V}_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\). Higher input voltage is tolerable provided that some form of current limiting is employed (such as that of an op-amp output stage) to avoid exceeding junction temperature and power dissipation requirements. For normal operation, however, positive input voltages should be restricted to 11 V (or 4 V less than the positive supply). This assures that the \(\mathrm{V}_{\text {GS }}\) of an "OFF" switch remains greater than its \(V_{p}\), and prevents that channel from being falsely turned "ON". When operating with negative input voltages, the gate-to-channel diode will be turned on if the voltage drop across an "ON" switch exceeds -0.6 V . While this condition will cause an error in the output, it will not damage the switch. In lab tests, the multiplexer output has been loaded with a \(0.01 \mu \mathrm{~F}\) capacitor in the circuit of Figure 1. With \(\mathrm{V}_{1}=-10 \mathrm{~V}\) and \(V_{8}=+10 \mathrm{~V}\), the logic input was driven at a 1 kHz rate.

The positive-going slew rate was \(0.3 \mathrm{~V} / \mu \mathrm{s}\) which is equivalent to a normal IDSS of 3 mA . The negative-going slew rate was \(0.7 \mathrm{~V} / \mu \mathrm{s}\) which is equivalent to a "reverse" I IDSs of 7 mA . Note that when switch 1 is first turned "ON" it has a drop of -20 V across its terminals. In spite of that fact, the current is limited to approximately twice its normal IDSS.

\section*{CROSSTALK AND OFF-ISOLATION}

Crosstalk and off-isolation performance is influenced by the type of package selected. Epoxy ( \(P\) ) packaged devices typically exhibit a 12dB improvement in off-isolation ( \(f=500 \mathrm{kHz}\) ) performance when compared to ceramic (Q) packaged devices. Epoxy packaged devices typically exhibit a 15 dB improvement in crosstalk ( \(f=500 \mathrm{kHz}\) ) performance when compared to ceramic (Q) packaged devices.

\section*{SINGLE SUPPLY OPERATION OF BIFET MULTIPLEXERS}

PMI's BIFET multiplexers will operate from a single positive supply voltage with the negative supply pin at ground potential. The analog signal range will include ground.
For complete information refer to application note, AN-32.

\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


\section*{OVERVOLTAGE/POWER-LOSS} MEASUREMENT TEST CIRCUIT

\section*{FEATURES}
- MUX-16 Pin Compatible With DG506, HI-506A, AD7506
- MUX-28 Compatible With DG507, HI-507A, AD7507
- JFET Switches Rather Than CMOS
- No SCR Latch-up Problems
- Low "ON" Resistance - \(290 \Omega\) Typical
- Digital Inputs Compatible With TTL and CMOS
- Low Leakage Current
- Break-Before-Make Action
- Overvoltage Protected
- Supply Loss Protection
- \(125^{\circ} \mathrm{C}\) Temperature-Tested Die Available
- Highly Resistant To Static Discharge Damage

\section*{GENERAL DESCRIPTION}

The MUX-16 is a monolithic 16-channel analog multiplexer which connects a single output to 1 of the 16 analog inputs depending upon the state of a 4-bit binary address. Disconnection of the output is provided by a logical " 0 " at the ENABLE input, thereby providing a package selection function.

The MUX-28 is a monolithic 8 -channel differential analog multiplexer configured in a double pole, 8-position (plus OFF) electronic switch array. For single 8-channel and dual 4 channel models, refer to the MUX-08/MUX-24 data sheet. A 3-bit binary input address connects a pair of independent analog inputs from each 8 -channel input section to the corresponding pair of independent analog outputs. Disconnection of both inputs is provided by a logical " 0 " at the ENABLE input, thereby offering a package select funciton.

Fabricated with Precision Monolithics' high performance BIFET technology, these devices offer low, constant "ON" resistance. Performance advantages include low leakage currents and fast settling time with low crosstalk to satisfy a wide variety of applications. These multiplexers do not suffer from latch-up or static discharge blow-out problems associated with similar CMOS parts. The digital inputs are designed to operate from both TTL and CMOS levels while always providing a definite break-before-make action without the need for external pull-up resistors.

\section*{FUNCTIONAL DIAGRAM}


MUX-16


MUX-28

ABSOLUTE MAXIMUM RATINGS（Ratings apply to both DICE and packaged parts，unless otherwise noted．）

Operating Temperature Range，
MUX－16／28－AT，BT ．．．．．．．．．．．．．．．．．．．．．\(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
MUX－16／28－ET，FT ．．．．．．．．．．．．．．．．．．．．．．．\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Dice Junction Temperature（ \(\mathrm{T}_{\mathrm{j}}\) ）\(\ldots \ldots . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Storage Temperature Range ．．．．．．．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 1000 mW

Lead Soldering Temperature \(\ldots . . . . . . . .300^{\circ} \mathrm{C}(60 \mathrm{SEC})\)
Maximum Junction Temperature ．．．．．．．．．．．．．．．．．．． \(150^{\circ} \mathrm{C}\)
V＋Supply to \(V\)－Supply ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．． 36 V
Logic Input Voltage（Note 5）．．．．．．．．．．．．．-4 V to \(\mathrm{V}+\) Supply
Analog Input Voltage ．．．．V－Supply－20V to V＋Supply +20 V
Maximum Current Through Any Pin ．．．．．．．．．．．．．．．．．25mA

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { MUX-16A/E } \\
& \text { MUX-28A/E }
\end{aligned}
\]} & \multicolumn{3}{|l|}{MUX－16B／F MUX－28B／F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ＂ON＂Resistance & \(\mathrm{R}_{\mathrm{ON}}\) & \(\mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}_{1} \mathrm{I}_{\mathrm{D}} \leq 200 \mu \mathrm{~A}\) & & － & 290 & 380 & － & 400 & 580 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & & － & 1.5 & 7.5 & － & 4.0 & 4.5 & \％ \\
\hline \(\mathrm{R}_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \(V_{D}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & & － & 7 & 15 & － & 9 & 20 & \％ \\
\hline Analog Voltage Range & \(\mathrm{V}_{\mathrm{A}}\) & \[
\begin{aligned}
& I_{S}=100 \mu \mathrm{~A} \\
& \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}
\end{aligned}
\] & & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & － & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & Volts \\
\hline Source Current（Switch＂OFF＂） & \(\mathrm{IS}_{\text {（ }}\) OFF） & \(\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\)（Note 1） & & － & 0.01 & 1.0 & － & 0.01 & 2.0 & nA \\
\hline Drain Current（Switch＂OFF＂） & \(I_{\text {d }}(O F F)\) & \(\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\)（Note 1） & \[
\begin{aligned}
& \text { MUX-16 } \\
& \text { MUX-28 }
\end{aligned}
\] & － & \[
\begin{aligned}
& 0.2 \\
& 0.1
\end{aligned}
\] & \[
\begin{aligned}
& 1.0 \\
& 1.0 \\
& \hline
\end{aligned}
\] & － & 0.2
0.1 & \[
\begin{aligned}
& 2.0 \\
& 2.0
\end{aligned}
\] & \(n \mathrm{nA}\) \\
\hline Leakage Current（Switch＂ON＂） & \[
\begin{aligned}
& \mathrm{I}(\mathrm{ON}) \\
& +\mathrm{I}_{\mathrm{S}}(\mathrm{ON})
\end{aligned}
\] & \(V_{D}=10 \mathrm{~V}\)（Note 1） & \[
\begin{aligned}
& \text { MUX-16 } \\
& \text { MUX-28 }
\end{aligned}
\] & － & 0.2
0.1 & 1.0
0.5 & － & 0.2
0.1 & 1.0
0.5 & nA \\
\hline Digital Input Current & \(\mathrm{I}_{\text {IN }}\) & \(\mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}\) to 15 V & & － & 1.0 & 10 & － & 1.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Digital＂0＂Enable Current & \(\mathrm{I}_{\text {INL }}\)（EN） & \(\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}\) & & － & 4.0 & 10 & － & 4.0 & 10 & \(\mu \mathrm{A}\) \\
\hline Digital Input Capacitance & \(C_{\text {DIG }}\) & & & － & 3.0 & － & － & 3.0 & － & pF \\
\hline Switching Time & \(t_{\text {TRAN }}\) & （Note 2） & & － & 1.0 & 1.5 & － & 1.5 & 2.1 & \(\mu \mathrm{Sec}\) \\
\hline Output Settling Time & \(t_{s}\) & \begin{tabular}{l}
10 V Step to \(0.10 \%\) Accuracy \\
10V Step to 0．05\％Accuracy \\
10V Step to 0．02\％Accuracy
\end{tabular} & & － & \[
\begin{aligned}
& 1.5 \\
& 1.7 \\
& 2.5
\end{aligned}
\] & -
-
- & － & \[
\begin{aligned}
& 1.9 \\
& 1.9 \\
& 1.9
\end{aligned}
\] & － & \(\mu \mathrm{Sec}\) \\
\hline Break－Before－Make Delay & \(t_{\text {DLY }}\) & & & － & 0.7 & － & － & 1.0 & － & \(\mu \mathrm{Sec}\) \\
\hline Enable Delay＂ON＂ & \(\mathrm{t}_{\text {ON（EN }}\) ） & （Note 6） & & － & 1.0 & 2.0 & － & 1.2 & 2.5 & \(\mu \mathrm{Sec}\) \\
\hline Enable Delay＂OFF＂ & \(\mathrm{t}_{\text {OFF（EN）}}\) & （Note 6） & & － & 0.25 & 0.5 & － & 0.25 & 0.5 & \(\mu \mathrm{Sec}\) \\
\hline ＂OFF＂Isolation & ISO \({ }_{\text {OFF }}\) & （Note 4） & & － & 66 & － & － & 66 & － & dB \\
\hline Crosstalk & CT & （Note 3） & & － & 75 & － & － & 75 & － & dB \\
\hline Source Capacitance & \(\mathrm{C}_{\text {S（OFF）}}\) & Switch＂OFF＂，
\[
\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}
\] & & － & 2.5 & － & － & 2.5 & － & pF \\
\hline Drain Capacitance & \(C_{\text {D }}\)（OFF） & Switch＂OFF＂，
\[
\mathrm{V}_{\mathrm{S}}+\mathrm{OV}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}
\] & \[
\begin{aligned}
& \text { MUX-16 } \\
& \text { MUX-28 }
\end{aligned}
\] & － & 13
8.0 & － & － & 13
8.0 & － & pF
pF \\
\hline Positive Supply Current （All Digital Inputs Logic＂0＂or＂1＂） & 1＋ & \[
\begin{aligned}
& V+=15 V \\
& V+=5 V
\end{aligned}
\] & \begin{tabular}{l}
MUX－16 \\
MUX－28 \\
MUX－16 \\
MUX－28
\end{tabular} & -
-
-
- & 15
15
12
12 & 19
19
-
- & \begin{tabular}{l}
- \\
- \\
- \\
\hline
\end{tabular} & \[
\begin{aligned}
& 9.0 \\
& 8.0 \\
& 8.0 \\
& 7.0
\end{aligned}
\] & 19
19
- & \begin{tabular}{l}
mA \\
mA \\
mA \\
mA
\end{tabular} \\
\hline Negative Supply Current （All Digital Inputs Logic＂ 0 ＂or＂ 1 ＂） & 1－ & \[
\begin{aligned}
& V-=-15 V \\
& V-=-5 V
\end{aligned}
\] & \begin{tabular}{l}
MUX－16 \\
MUX－28 \\
MUX－16 \\
MUX－28
\end{tabular} & \begin{tabular}{l}
- \\
- \\
- \\
- \\
\hline
\end{tabular} & 5.0
5.0
4.0
4.0 & \begin{tabular}{l}
7.0 \\
7.0 \\
- \\
- \\
\hline
\end{tabular} & － & 3.5
3.0
3.0
2.5 & \begin{tabular}{l}
7.0 \\
7.0 \\
- \\
- \\
\hline
\end{tabular} & mA
mA
mA
mA \\
\hline
\end{tabular}

\section*{NOTES：}

1．Conditions applied to leakage tests insure worst case leakages．Exceeding 11 V on the analog input may cause an＂OFF＂channel to turn＂ON．＂
2．\(R_{L}=10 \mathrm{M} \Omega, C_{L}=10 \mathrm{pF}\) ．
3．Crosstalk is measured by driving channel \(8\left(8 \mathrm{~B}^{*}\right)\) with channel \(7\left(7 \mathrm{~B}^{*}\right) \mathrm{ON}\) ．
\(R_{L}=1 M \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) RMS， \(\mathrm{f}=500 \mathrm{kHz}\) ．
4．OFF isolation is measured by driving channel \(8\left(8 \mathrm{~B}^{*}\right)\) with ALL channels OFF．
\(R_{L}=1 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) RMS， \(\mathrm{F}=500 \mathrm{kHz} . \mathrm{C}_{\mathrm{DS}}\) is computed from the OFF isolation measurement．
5．The ground（GND）pin must be \(\geq 4 \mathrm{~V}\) above the V －pin to include -4 V logic levels．
6．Sample tested．

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\); for MUX-16AT/BT and MUX-28AT/BT and \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for MUX-16ET/FT and MUX-28ET/FT, unless otherwise noted:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& \text { MUX-16A/E } \\
& \text { MUX-28A/E }
\end{aligned}
\]} & \multicolumn{3}{|l|}{MUX-16B/F MUX-28B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(V_{D} \leq 10, I_{D} \leq 200 \mu \mathrm{~A}\) & - & - & 500 & - & - & 800 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta R_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{S}=200 \mu \mathrm{~A}\) & - & 2.0 & - & - & 5.5 & - & \% \\
\hline \(\mathrm{R}_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & - & 10 & - & - & 15 & - & . \% \\
\hline Analog Voltage Range & \(V_{\text {A }}\) & Is \(=200 \mu \mathrm{~A}\) & \[
\begin{array}{r}
+10 \\
-10
\end{array}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & \[
-
\] & Volts \\
\hline Source Current (Switch "OFF") & \(\mathrm{I}_{\text {S ( OFF) }}\) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) (Note 1) & - & - & 10 & - & - & 10 & nA \\
\hline Drain Current (Switch "OFF") & \(\mathrm{I}_{\text {( }}\) (OFF) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) (Note 1) & - & - & 75 & - & - & 75 & \(n A\) \\
\hline Leakage Current (Switch "ON") & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{D}(\mathrm{ON})} \\
& +\mathrm{I}_{\mathrm{S}(\mathrm{ON})} \\
& \hline
\end{aligned}
\] & \(\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}\) (Note 1) & - & - & 75 & - & - & 75 & \(n A\) \\
\hline Digital "1" Input Voltage & \(V_{\text {INH }}\) & & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Digital "0" Input Voltage & \(V_{\text {INL }}\) & & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Digital Input Current & \(\mathrm{I}_{\mathrm{N}}\) & \(V_{\text {IN }}=0.4 \mathrm{~V}\) to 15.0 V & - & - & 20 & - & - & 20 & \(\mu \mathrm{A}\) \\
\hline Digital "0" Enable Current & \(\mathrm{I}_{\text {INL }}\) (EN) & \(\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}\) & - & - & 20 & - & - & 20 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & \(1+\) & All Digital Inputs Logic "0" or "1" & - & - & 24 & - & - & 24 & mA \\
\hline Negative Supply Current & \(1-\) & All Digital inputs Logic " 0 " or " 1 " & - & - & 8.2 & - & - & 8.2 & mA \\
\hline
\end{tabular}

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{ccc}
\hline \(25^{\circ} \mathrm{C}\) & \begin{tabular}{c} 
PACKAGE \\
HESISTANCE
\end{tabular} & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline \(290 \Omega^{*}\) & MUX16AT & MIL \\
\(290 \Omega\) & MUX16ET & IND \\
\(400 \Omega^{*}\) & MUX16BT & MIL \\
\(400 \Omega\) & MUX16FT & IND \\
\(290 \Omega^{*}\) & MUX28AT & MIL \\
\(290 \Omega\) & MUX28ET & IND \\
\(400 \Omega^{*}\) & MUX28BT & MIL \\
\(400 \Omega\) & MUX28FT & IND \\
\hline
\end{tabular}
*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

PIN CONNECTIONS


DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)


DIE SIZE \(0.109 \times 0.075\)
1. POSITIVE SUPPLY
4. SOURCE 16 (S16)
5. SOURCE 15 (S15)
6. SOURCE 14 (S14)
7. SOURCE 13 (S13)
8. SOURCE 12 (S12)
9. SOURCE 11 (S11)
10. SOURCE 10 (S10)
11. SOURCE 9 (S9)
12. GROUND
14. ADDRESS BIT 3 (A3)
15. ADDRESS BIT 2 (A2)
16. ADDRESS BIT 1 (A1)
17. ADDRESS BIT 0 (AO)
18. ENABLE
19. SOURCE 1 (S1)
20. SOURCE 2 (S2)
21. SOURCE 3 (S3) 22. SOURCE 4 (S4) 23. SOURCE 5 (S5) 24. SOURCE 6 (S6) 25. SOURCE 7 (S7) 26. SOURCE 8 (S8) 27. NEGATIVE SUPPLY 28. DRAIN

MUX-16


MUX-28

DIE SIZE \(0.109 \times 0.075\) inch
\begin{tabular}{ll} 
1. POSITIVE SUPPLY & 17. ADDRESS BIT 0 (AO) \\
2. DRAIN B & 18. ENABLE \\
4. SOURCE 8 (S8B) & 19. SOURCE 1 (S1A) \\
5. SOURCE 7 (S7B) & 20. SOURCE 2 (S2A) \\
6. SOURCE 6 (S6B) & 21. SOURCE 3 (S3A) \\
7. SOURCE 5 (S5B) & 22. SOURCE 4 (S4A) \\
8. SOURCE 4 (S4B) & 23. SOURCE 5 (S5A) \\
9. SOURCE 3 (S3B) & 24. SOURCE 6 (S6A) \\
10. SOURCE 2 (S2B) & 25. SOURCE 7 (S7A) \\
11. SOURCEE 1 (S1B) & 26. SOURCE 8 (SBA) \\
12. GROUND & 27. NEGATIVE SUPPLY \\
15. ADDRESS BIT 2 (A2) & 28. DRAIN A \\
16. ADDRESS BIT 1 (A1) &
\end{tabular}

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) for \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & \multicolumn{2}{|l|}{CONDITIONS} & \[
\begin{array}{r}
\text { MUX-16/ } \\
\text { 28NT } \\
\text { LIMIT } \\
\hline
\end{array}
\] & \[
\begin{array}{r}
\text { MUX-16/ } \\
28 \mathrm{~N} \\
\text { LIMIT } \\
\hline
\end{array}
\] & \[
\begin{array}{r}
\text { MUX-16/ } \\
28 G T \\
\text { LIMIT }
\end{array}
\] & \[
\begin{array}{r}
\text { MUX-16/ } \\
28 \mathrm{G} \\
\text { LIMIT } \\
\hline
\end{array}
\] & UNITS \\
\hline \multirow[t]{2}{*}{"ON" Resistance} & \multirow[b]{2}{*}{\(\mathrm{R}_{\mathrm{ON}}\)} & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}\) & \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & 380 & 380 & 580 & 580 & \(\Omega\) MAX \\
\hline & & \(\mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) & 540 & & 800 & & \(\Omega\) MAX \\
\hline Digital "1" Input Voltage & \multicolumn{3}{|l|}{\(V_{\text {INH }}\)} & 2.0 & 2.0 & 2.0 & 2.0 & \(V\) MIN \\
\hline Digital "0" Input Voltage & \multicolumn{3}{|l|}{\(V_{\text {INL }}\)} & 0.8 & 0.8 & 0.8 & 0.8 & \(V\) MAX \\
\hline Digital "0" Input Current & \(\mathrm{I}_{\text {INL }}\) & \multicolumn{2}{|l|}{\(\mathrm{V}_{1 \mathrm{~N}}=0.4 \mathrm{~V}\)} & 10 & 10 & 10 & 10 & \(\mu \mathrm{A}\) MAX \\
\hline Digital "0" Enable Current & IINL(EN) & \multicolumn{2}{|l|}{\(\mathrm{V}_{\mathrm{EN}}=0.4 \mathrm{~V}\)} & 10 & 10 & 10 & 10 & \(\mu \mathrm{A}\) MAX \\
\hline \begin{tabular}{l}
Positive Supply Current \\
(All Digital Inputs Logic "0")
\end{tabular} & \multicolumn{3}{|l|}{I+} & 19 & 19 & 19 & 19 & mA MAX \\
\hline Negative Supply Current (All Digital Inputs Logic " 0 ") & \multicolumn{3}{|l|}{1-} & 7 & 7 & 7 & 7 & mA MAX \\
\hline Analog Input Range & \multicolumn{3}{|l|}{\(\mathrm{V}_{\mathrm{A}}\)} & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(\pm 10\) & \(V \mathrm{MIN}\) \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS for \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{array}{r}
\text { MUX-16/ } \\
\text { 28NT } \\
\text { TYP }
\end{array}
\] & \[
\begin{array}{r}
\text { MUX-16/ } \\
\text { 28N } \\
\text { TYP }
\end{array}
\] & \[
\begin{array}{r}
\text { MUX-16/ } \\
\text { 28GT } \\
\text { TYP }
\end{array}
\] & \[
\begin{array}{r}
\text { MUX-16/ } \\
28 G \\
\text { TYP }
\end{array}
\] & UNITS \\
\hline Switching Time & \(t_{\text {tran }}\) & (Note 2) & 1.5 & 1.5 & 2.1 & 2.1 & \(\mu \mathrm{S}\) \\
\hline Output Settling Time & \(t_{s}\) & 10V Step to 0.1\% (Note 2) & 1.5 & 1.5 & 1.9 & 1.9 & \(\mu \mathrm{s}\) \\
\hline Break-Before-Make Delay & \({ }^{\text {t }}\) DLY & (Note 2) & 0.8 & 0.8 & 1.0 & 1.0 & \(\mu \mathrm{s}\) \\
\hline Crosstalk & CT & (Note 2) & 70 & 70 & 70 & 70 & dB \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=200 \mu \mathrm{~A}\) & 2.0 & 2.0 & 6.0 & 6.0 & \% \\
\hline Leakage Current (Switch "ON") & \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}\) (Note 2) & 1.0 & 1.0 & 1.0 & 1.0 & nA \\
\hline Analog Input Range & \(V_{\text {A }}\) & & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & \[
\begin{array}{r}
+11 / \\
-15
\end{array}
\] & V \\
\hline
\end{tabular}

\section*{NOTES:}
1. For MUX-16/28NT and MUX-16/28GT electrical characteristics apply at \(25^{\circ} \mathrm{C}\) and \(125^{\circ} \mathrm{C}\), unless otherwise noted.
2. The data shown is extrapolated from measurements made on the packaged devices.

\section*{TRUTH TABLE}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \(\mathrm{A}_{2}\) & \(A_{1}\) & \(A_{0}\) & EN & "ON" CHANNEL PAIR & \(A_{3}\) & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & \(A_{0}\) & EN & "ON" CHANNEL & A3 & \(\mathrm{A}_{2}\) & \(\mathrm{A}_{1}\) & A0 & & "ON" CHANNEL \\
\hline X & X & X & L & NONE & X & X & X & X & L & NONE & H & L & L & L & H & 9 \\
\hline L & L & L & H & 1 & L & L & L & L & H & 1 & H & L & L & H & H & 10 \\
\hline L & L & H & H & 2 & L & L & L & H & H & 2 & H & L & H & L' & H & 11 \\
\hline L & H & L & H & 3 & L & L & H & L & H & 3 & H & L & H & H & H & 12 \\
\hline L & H & H & H & 4 & L & L & H & H & H & 4 & H & H & L & L & H & 13 \\
\hline H & L & L & H & 5 & L & H & L & L & H & 5 & H & H & L & H & H & 14 \\
\hline H & L & H & H & 6 & L & H & L & H & H & 6 & H & H & H & L & H & 15 \\
\hline H & H & L & H & 7 & L & H & H & L & H & 7 & H & H & H & H & H & 16 \\
\hline H & H & H & H & 8 & L & H & H & H & H & 8 & & & & & & \\
\hline
\end{tabular}

STATIC CHARACTERISTIC CURVES (apply to all grades unless otherwise noted.)




MUX-16
SWITCH LEAKAGE CURRENTS vs ANALOG INPUT VOLTAGE ( \(\mathbf{V}_{\mathbf{A}}\) )


Ron \(_{\text {on }}\) vs SWITCH CURRENT ( \(\mathbf{I}_{\mathbf{S}}\) )


MUX-28
SWITCH LEAKAGE CURRENTS vs ANALOG INPUT VOLTAGE ( \(\mathbf{V}_{\mathbf{A}}\) )


STATIC CHARACTERISTIC CURVES（apply to all grades unless otherwise noted）


MUX－16 OFF PERFORMANCE OF CHANNEL 8


MUX－28 OFF PERFORMANCE OF CHANNEL 8


SWITCH CAPACITANCES vs ANALOG INPUT VOLTAGE（ \(\mathbf{V}_{\mathbf{A}}\) ）


DIGITAL INPUT BIAS CURRENTS vs TEMPERATURE（T）


\section*{DYNAMIC CHARACTERISTIC CURVES（MUX－16）}

SMALL SIGNAL SWITCHING

\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1}=-500 \mathrm{mV}\) ，
\(V_{16}=+500 \mathrm{mV}\)

SMALL SIGNAL SWITCHING WITH FILTERING

\(\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{V}_{1}=-500 \mathrm{mV}\) ，
\(\mathrm{V}_{16}=+500 \mathrm{mV}\)

SMALL SIGNAL SWITCHING WITH \(2 \mu\) S SAMPLE TIME

\(\mathrm{L}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}, \mathrm{V}_{1}=-700 \mathrm{mV}\) ，
\(V_{16}=+700 \mathrm{mV}\)

DYNAMIC CHARACTERISTIC CURVES (MUX-16)

\(R_{\mathrm{L}}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{V}_{1}=-700 \mathrm{mV}\), \(V_{16}=+700 \mathrm{mV}\)

BREAK-BEFORE-MAKE SWITCHING

\(R_{L}=1 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{1}, 16=10 \mathrm{~V}\)

LARGE SIGNAL SWITCHING


DYNAMIC CHARACTERISTIC CURVES (MUX-28)

SMALL SIGNAL SWITCHING


SMALL SIGNAL SWITCHING WITH FILTERING
AND \(2.5 \mu\) S SAMPLE TIME

\(R_{L}=1 \mathrm{M} \Omega, \mathrm{C}_{\mathrm{L}}=500 \mathrm{pF}, \mathrm{V}_{\mathbf{1}}=-700 \mathrm{mV}, \mathrm{V}_{8}=+700 \mathrm{mV}\)

SMALL SIGNAL SWITCHING WITH FILTERING


BREAK-BEFORE-MAKE SWITCHING


SMALL SIGNAL SWITCHING WITH \(2 \mu\) S SAMPLE TIME


LARGE SIGNAL SWITCHING


\footnotetext{
*Top Waveforms: Digital Input -5V/DIV
} Bottom Waveforms: Multiplexer Output

DYNAMIC CHARACTERISTIC CURVES (MUX-28) (apply to all grades unless otherwise noted)


SUPPLY CURRENTS vs TEMPERATURE (T)

SWITCH CAPACITANCES vs ANALOG INPUT VOLTAGE (VA)


\section*{A.C. TEST CIRCUITS}

TRANSITION TIME TEST CIRCUIT


ENABLE DELAY TIME TEST CIRCUIT


BREAK-BEFORE-MAKE TEST CIRCUIT


OFF ISOLATION TEST CIRCUIT


\section*{CROSSTALK MEASUREMENT CIRCUIT}

() DENOTES MUX-28 CONNECTIONS

\section*{SWITCHING TIME WAVEFORMS}


\section*{APPLICATIONS INFORMATION}

These analog multiplexers employ ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with BI-FET processing rather than CMOS, special handling is not necessary to prevent damage to this multiplexer. Because the digital inputs only require a 2.0 V logic " 1 " input level, power-consuming pullup resistors are not required for TTL compatibility to insure break-before-make switching as is most often the case with CMOS multiplexers. The digital inputs utilize PNP input transistors where input current is maximum at the logic " 0 " level and drops to that of a reverse-biased diode (about 10nA) as the input voltage is raised about \(\approx 1.4 \mathrm{~V}\).

The "ON" resistance, \(\mathrm{R}_{\mathrm{ON}}\) of the analog switches is constant over the wide input voltage range of -15 V to +11 V with \(\mathrm{V}_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\). The overvoltage and supply-loss V - \(I\) characteristics shown above indicate typical performance when the multiplexer is subjected to abnormal signals. For normal operation, however, positive input voltages should be restricted to 11 V (or 4 V less than the positive supply). This assures that the \(\mathrm{V}_{\mathrm{GS}}\) of an OFF switch remains greater than its \(V_{P}\), and prevents that channel from being falsely turned ON. When operating with negative input voltages, the gate-to-channel diode will be turned on if the voltage drop acrross an ON switch exceeds -0.6 V . While this condition will cause an error in the output, it will not damage the switch. In lab tests, the multiplexer output has been loaded with a \(0.01 \mu \mathrm{~F}\) capacitor in the circuit of Figure 1. With \(\mathrm{V}_{1}=-10 \mathrm{~V}\) and \(\mathrm{V}_{16}=\) +10 V , the logic input was driven as a 1 kHz rate. The positivegoing slew rate was \(0.3 \mathrm{~V} / \mu \mathrm{Sec}\) which is equivalent to a normal \(I_{\text {DSS }}\) of 3 mA . The negative-going slew rate was \(0.7 \mathrm{~V} / \mu \mathrm{Sec}\) which is equivalent to a "reverse" I DSS of 7 mA . Note that when switch one (1) if first turned ON it has a drop of -20 V across its terminals. In spite of that fact, the current is limited to approximately twice its normal I DSs.

OVERVOLTAGE MEASUREMENT TEST CIRCUIT


OVERVOLTAGE V-I CHARACTERISTIC


SUPPLY-LOSS V-I CHARACTERISTIC


\section*{FEATURES}
- Low Ron vs Temperature ....................... \(0.03 \% /{ }^{\circ} \mathrm{C}\)
- Low Absolute Ron ...................................... . . \(85 \Omega\)
- Low Row Variation vs Analog Signal ................. . 4\%
- High Speed . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300ns
- Low Leakage Current ................................. 0.2nA
- Over Voltage and Supply Loss Protected
- SW-01 is Improved Pin Compatible Device for DG201, ADG201, LF11201
- SW-02 is Improved Pin Compatible Device for LF11202, IH202
- SW-03 - Normally Closed, WithDisable. Functional Equivalent to LF11332.
- SW-04 - Normally Open, With Disable. Functional Equivalent to LF11331.

\section*{GENERAL DESCRIPTION}

The SW-01 through SW-04 are four-channel single-pole, single-throw analog switches which offer operating charac-

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{lcc}
\hline & 16 PIN HERMETIC DUAL INLINE PACKAGE \\
\cline { 2 - 3 } FUNCTION & MILITARY* & INDUSTRIAL \\
\hline N.C. & SW01BQ & SW01FQ \\
N.C. (Disable) & SW03BQ & SW03FQ \\
N.O. & SW02BQ & SW02FQ \\
N.O. (Disable) & SW04BQ & SW04FQ \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
teristics unavailable in other JFET or CMOS devices. A unique circuit design provides a nearly constant \(R_{\text {ON }}\) over the full operating temperature span. \(R_{\text {ON }}\) drift typically runs under \(300 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).
The SW-01/02 are pin compatible with the DG201/202, while the SW-03/04 incorporate a chip disable pin which allows switch ganging for multiple switch systems. An ion Implanted FET switch inherently exhibits low R ON variations vs analog input signals. The junction FET construction also eliminates static discharge destruction prevalent in CMOS devices.
Low \(\mathrm{R}_{\mathrm{ON}}\) sensitivity to temperature and voltage is complemented by guaranteed high-speed operation and low-leakage currents. Address inputs may operate directly from either CMOS or TTL logic levels and are supply voltage independent. The SW-01 through SW-04 are protected during supply voltage power loss and against input signal overvoltages.

\section*{PIN CONNECTIONS}


\section*{SCHEMATIC DIAGRAM}


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{SW－01－04B} & \multicolumn{3}{|l|}{SW－01－04F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ＂ON＂Resistance & \(\mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 1 \mathrm{~mA}\) & － & 85 & 100 & － & 85 & 120 & \(\Omega\) \\
\hline RON Match & & Note 1 & － & 4 & 10 & － & 4 & 10 & \％ \\
\hline Analog Voltage Range & \(\mathrm{V}_{\mathrm{A}}\) & \begin{tabular}{l}
\[
R_{L} \geq 2 k \Omega
\] \\
Full Temperature Range
\end{tabular} & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & － & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & － & V \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) vs \(\mathrm{V}_{\mathrm{A}}\) & & \(\mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 1 \mathrm{~mA}\) & － & 7 & 10 & － & 7 & 10 & \％ \\
\hline Analog Current Range & \(I_{\text {A }}\) & \(\mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}\) & － & 5 & － & － & 5 & － & mA \\
\hline Source Current in＂OFF＂Condition & \(I_{\text {S（OFF }}\) & \(\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) & － & 0.2 & 1.0 & － & 0.2 & 2.0 & nA \\
\hline Drain Current in＂OFF＂Condition & ID（OFF） & \(\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) & － & 0.2 & 1.0 & － & 0.2 & 2.0 & nA \\
\hline Leakage Current in＂ON＂Condition & \(I_{D(O N)}+\) \({ }^{1} \mathrm{~S}(\mathrm{ON})\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) ，Note 2 & － & － & 1.0 & － & － & 1.0 & nA \\
\hline ＂OFF＂Isolation & ISO（OFF） & Test Figure 2 & － & 58 & － & － & 58 & － & dB \\
\hline Crosstalk & \(\mathrm{C}_{\mathrm{T}}\) & Test Figure 3 & － & 70 & － & － & 70 & － & dB \\
\hline Turn－On－Time & Ton & Test Figure 1；Note 3 & － & 300 & 400 & － & 300 & 400 & ns \\
\hline Turn－Off－Time & TofF & Test Figure 1；Note 3 & － & 200 & 300 & － & 200 & 300 & ns \\
\hline Break－Before－Make Time & & Test Figure 1；Notes 3， 7 & － & 100 & － & － & 100 & － & ns \\
\hline Source Capacitance & \(\mathrm{C}_{\text {S（OFF）}}\) & \(\mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}\) & － & 7.0 & － & － & 7.0 & － & pF \\
\hline Drain Capacitance & \(\mathrm{C}_{\text {D（OFF }}\) & \(\mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}\) & － & 5.5 & － & － & 5.5 & － & pF \\
\hline Logical＂1＂Input Voltage & \(\mathrm{V}_{\text {INH }}\) & Full Temperature Range & 2.0 & － & － & 2.0 & － & － & V \\
\hline Logical＂0＂Input Voltage & \(V_{\text {INL }}\) & Full Temperature Range & － & － & 0.8 & － & － & 0.8 & V \\
\hline Logical＂1＂Input Current & IINH & \(2.0 \leq \mathrm{V}_{\mathrm{IN}} \leq 15.0 \mathrm{~V}\) ，Note 3 & － & 1.0 & 3.0 & － & 1.0 & 3.0 & mA \\
\hline Logical＂0＂Input Current & IINL & \(0 \leq \mathrm{V}_{\text {IN }} \leq 0.8 \mathrm{~V}\) & － & 1.0 & 3.0 & － & 1.0 & 3.0 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & I＋ & Note 5 & － & 6.3 & 8.0 & － & 6.3 & 9.0 & mA \\
\hline Negative Supply Current & I－ & Note 5 & － & 3.2 & 4.5 & － & 3.2 & 5.5 & mA \\
\hline Ground Current & \(\mathrm{I}_{\mathrm{G}}\) & Note 5 & － & 3.0 & 4.0 & － & 3.0 & 4.5 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for SW－01－04B and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) for SW－01－04F．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{SW－01－04B} & \multicolumn{3}{|l|}{SW－01－04F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ＂ON＂Resistance & \(\mathrm{R}_{\mathrm{ON}}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 1 \mathrm{~mA}\) & － & － & 120 & － & － & 140 & \(\Omega\) \\
\hline \(\mathrm{R}_{\text {ON }}\) Match & & Note 1 & － & 10 & 15 & － & 10 & 15 & \％ \\
\hline RON Temperature Coefficient－Average & TC \({ }_{\text {R }}\) & \(V_{A}=0 V, I_{D}=100 \mu \mathrm{~A}\) ；Notes 3， 6 & － & 0.03 & 0.20 & － & 0.03 & 0.15 & \％ \(1{ }^{\circ} \mathrm{C}\) \\
\hline Source Current in＂OFF＂Condition & \(\mathrm{I}_{\text {S（OFF })}\) & \(\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) ；Note 4 & － & － & 10 & － & － & 10 & nA \\
\hline Drain Current in＂OFF＂Condition & \({ }^{\text {I }}\)（OFF） & \(V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) ；Note 4 & － & － & 10 & － & － & 10 & nA \\
\hline Leakage Current in ＂ON＂Condition & \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})+}+\) \(\mathrm{I}_{\mathrm{S}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) ；Note 2， 4 & － & － & 10 & － & － & 10 & nA \\
\hline Turn－On－Time & \(\mathrm{T}_{\mathrm{ON}}\) & Test Figure 1；Note 3 & － & 500 & 600 & － & 500 & 600 & ns \\
\hline Turn－Off－Time & TOFF & Test Figure 1；Note 3 & － & 400 & 500 & － & 400 & 500 & ns \\
\hline Break－Before－Make Time & & Test Figure 1；Notes 3， 7 & － & 100 & － & － & 100 & － & ns \\
\hline Logical＂1＂Input Current & IINH & \(2.0 \leq \mathrm{V}_{\mathrm{IN}} \leq 15.0 \mathrm{~V}\) ；Note 3 & － & 1.0 & 5 & － & 1.0 & 5 & mA \\
\hline Logical＂0＂Input Current & I \({ }_{\text {INL }}\) & \(0 \leq V_{\text {IN }} \leq 0.8 \mathrm{~V}\) & － & － & 5.0 & － & － & 5.0 & \({ }_{\mu} \mathrm{A}\) \\
\hline Positive Supply Current & I＋ & Note 5 & － & － & 11 & － & － & 12.0 & mA \\
\hline Negative Supply Current & 1－ & Note 5 & － & － & 6.0 & － & － & 7.0 & mA \\
\hline Ground Current & \(\mathrm{I}_{\mathrm{G}}\) ． & Note 5 & － & － & 5.0 & － & － & 6.0 & mA \\
\hline
\end{tabular}

\section*{NOTES：}

\footnotetext{
1．\(V_{A}=0 V . I_{D}=100_{\mu} A\) ．Specified as a percentage of \(R_{A V E R A G E}\) where：
\[
\mathrm{R}_{\mathrm{AVERAGE}}=\frac{\mathrm{R}_{\mathrm{ON} 1}+\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}+\mathrm{R}_{\mathrm{ON} 4}}{4}
\]

2．The conditions listed specify the worst case leakage current．The leakage currents apply equally to source or drain．
3．Guaranteed by design．

4．Parameter tested at \(\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}\) for military temperature range device．
5．Power supply and ground currents specified for switch＂ON＂or＂OFF＂ The＂OFF＂state gives highest power consumption．
6．\(\quad \mathrm{TC}_{\mathrm{R}}=\frac{\mathrm{R}_{\mathrm{ON}} @ \mathrm{~T}_{1}-\mathrm{R}_{\mathrm{ON}} @ 25^{\circ} \mathrm{C}}{\mathrm{R}_{\mathrm{ON}} @ 25^{\circ} \mathrm{C}\left[\mathrm{T}_{1}-25\right]} \times 100\)
7．Switching is guaranteed to be break－before－make．
}

DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)



DIE SIZE \(0.100 \times 0.096\) inch
1. SWITCH (1) ADDRESS (IN1)

SWITCH (1) DRAIN (D1)
3. SWITCH (1) SOURCE (S1)
4. NEGATIVE SUPPLY
5. GROUND
6. SWITCH (4) SOURCE (S4)
7. SWITCH (4) DRAIN (D4)
8. SWITCH (4) ADDRESS (IN4)
9. SWITCH (3) ADDRESS (IN3)
10. SWITCH (3) DRAIN (D3)
11. SWITCH (3) SOURCE (S3)
12. DISABLE (NO CONNECTION SW02)
13. POSITIVE SUPPLY
14. SWITCH (2) SOURCE (S2)
15. SWITCH (2) DRAIN (D2)
16. SWITCH (2) ADDRESS (IN2)

Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & SW-01-04N LIMIT & SW-01-04G LIMIT & UNITS \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 1 \mathrm{~mA}\) & 100 & 120 & \(\Omega\) MAX \\
\hline \(\mathrm{R}_{\text {ON }}\) Match & & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 100 \mu \mathrm{~A}\) & 10 & 10 & \% MAX \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) vs \(\mathrm{V}_{\text {A }}\) & & \(\mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{D}} \leq 1 \mathrm{~mA}\) & 10 & 10 & \% MAX \\
\hline Positive Supply Current & \(1+\) & Note 1 & 8.0 & 9.0 & mA MAX \\
\hline Negative Supply Current & \(1-\) & Note 1 & 4.5 & 5.5 & mA MAX \\
\hline Ground Current & \(\mathrm{I}_{G}\) & & 4.0 & 4.5 & mA MAX \\
\hline Analog Voltage Range & \(\mathrm{V}_{\text {A }}\) & \(R_{L} \geq 2 k \Omega\) & \(\pm 10\) & \(\pm 10\) & \(V\) MIN \\
\hline Logical "1" Input Voltage & \(V_{\text {INH }}\) & & 2.0 & 2.0 & \(V\) MIN \\
\hline Logical "0" Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & 0.8 & \(\checkmark\) MAX \\
\hline Logical "0" Input Current & I INL & \(0 \leq \mathrm{V}_{\text {IN }} \leq 0.8 \mathrm{~V}\) & 3.0 & 3.0 & \(\mu \mathrm{A}\) MAX \\
\hline Logical "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(2.0 \leq \mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V}\) & 1.0 & 1.0 & \(\mu \mathrm{A}\) MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\(\left.\begin{array}{llllcc}\hline \text { PARAMETER } & \text { SYMBOL } & \text { CONDITIONS } & \begin{array}{c}\text { SW-01-04N } \\
\text { TYPICAL }\end{array} & \begin{array}{c}\text { SW-01-04G } \\
\text { TYPICAL }\end{array} \\
\hline \text { "ON" Resistance } & R_{O N} & -55^{\circ} \mathrm{C} \leq T_{A} \leq 125^{\circ} \mathrm{C} & 90 & 90\end{array}\right]\)\begin{tabular}{l} 
UNITS
\end{tabular}

\section*{NOTE:}
1. Power Supply and ground current specified for switch "ON" or "OFF".

ABSOLUTE MAXIMUM RATINGS \(\left(T_{A}=25^{\circ} \mathrm{C}\right.\) unless otherwise stated）．
\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline SW－01－04BQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SW－01－04FQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ}\) \\
\hline \multicolumn{2}{|l|}{DICE Junction Temperature（ \(\mathrm{T}_{\mathrm{j}}\) ）} \\
\hline \multicolumn{2}{|l|}{Storage Temperature Range ．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{2}{|l|}{Power Dissipation（Q Package）．．．．．．．．．．．．．．．900mW} \\
\hline \multicolumn{2}{|l|}{Lead Soldering Temperature ．．．．．．．．．．． \(300^{\circ} \mathrm{C}\)（60 sec）} \\
\hline \multicolumn{2}{|l|}{Maximum Junction Temperature ．．．．．．．．．．．．．． \(150{ }^{\circ} \mathrm{C}\)} \\
\hline V＋Supply to V－Supply & \\
\hline
\end{tabular}

\section*{TEST CIRCUITS}

\section*{TEST FIGURE 1}


\section*{TEST FIGURE 2}


\section*{TEST FIGURE 3}


V＋Supply to Ground
Logic Input Voltage \(-4 V\) to \(V+\) Supply
Analog Input Voltage
Continuous ．．．．V－Supply -25 V to \(\mathrm{V}+\) Supply +25 V

Maximum Current Through Any Pin ．．．．．．．．．．．．．．． 30 mA
Peak Current，
（Pulsed at 1ms，10\％Duty Cycle）．．．．．．．．．．．．．．70mA
NOTE：Absolute ratings apply to both DICE and packaged parts unless otherwise noted．

\section*{APPLICATIONS INFORMATION}

This analog switch employs ion－implanted JFETs in a switch configuration designed to assure break－before－make action．The turn－off time is much faster than the turn－on time to guarantee this feature over the full operating temperature and input voltage range．Fabricated with BI－ FET processing rather than CMOS，special handling is not necessary to prevent damage to these switches．Because the digital inputs only require a 2.0 V logic＂ 1 ＂input level， power－consuming pullup resistors are not required for TTL compatibility to insure break－before－make switching as is most often the case with CMOS switches．The digital inputs utilize PNP input transistors where input current is max－ imum at the logic＂ 0 ＂level and drops to that of a reverse－ biased diode（about 10 nA ）as the input voltage is raised above \(\approx 1.4 \mathrm{~V}\) ．

The＂ON＂resistance， \(\mathrm{R}_{\mathrm{ON}}\) ，of the analog switches is con－ stant over the wide input voltage range of -15 V to +11 V with \(V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\) ．For normal operation，however， positive input voltages should be restricted to 11 V （or 4 V less than the positive supply）．This assures that the \(\mathrm{V}_{\mathrm{GS}}\) of an OFF switch remains greater than its \(\mathrm{V}_{\mathrm{p}}\) ，and prevents that channel from being falsely turned ON．Individual switches are＂ON＂without power applied．

Proper switching requires the＂Source＂terminal to be con－ nected to the input driving signal．If the DISABLE pin switches are controlled by the logic select pins．

PROGRAMMABLE ATTENUATOR（1 to 0．0001）


TYPICAL PERFORMANCE CHARACTERISTICS (SW-01/02/03/04)

OVERVOLTAGE CHARACTERISTIC


SWITCHING TIMES vs. ANALOG VOLTAGE


CROSSTALK AND "OFF" ISOLATION vs. FREQUENCY


POWER SUPPLY LOSS CHARACTERISTIC


SWITCHING TIMES vs. TEMPERATURE


LEAKAGE CURRENT vs. TEMPERATURE

"ON" RESISTANCE vs. ANALOG VOLTAGE \(\left(V_{A}\right)\)


RON vs. TEMPERATURE


SWITCH CAPACITANCE vs. ANALOG VOLTAGE


The SW-01-SW-04 designs have been optimized for low "ON" resistance variation with temperature, signal voltage, and supply voltage changes. Fast switching response and low leakage currents at high temperature are also key performance improvements over older circuit designs.
The static-electricity immune BIFET switches and additional overvoltage protection circuitry make the precision switches extremely durable in most application environments.

The SW-01-SW-04 are well suited to applications requiring analog currents \(<5 \mathrm{~mA}\) with driving source impedances \(<100\). Applications using op amps, buffers or voltage sources as input drive sources are typical of those fulfilling
these conditions. Within the given range of source impedance and analog current near ideal signal transfer accuracy is obtainable.
Applications needing very high analog current capability ( \(>5 \mathrm{~mA}\) ) or where the switch is driven from high source impedances ( \(>100 \Omega\) ) should use the SW-201 (Pin Compatible to SW-01) or the SW-202 (Pin Compatible to SW-02) highcurrent Quad Switches.
Although the SW-201/SW-202 do not offer the same "ON" resistance temperature coefficient, many other premium characteristics are similar. In addition, the SW-201/SW-202 offer exceptionally low signal distortion over a wide signal voltage and frequency range.

\section*{TYPICAL APPLICATIONS}

DUAL SLOPE AID CONVERSION


QUAD SPST BI-FET ANALOG SWITCH

\section*{FEATURES}

\section*{- Highly Resistant to Static Discharge Destruction}
- Guaranteed R ON \(^{\text {Matching . . . . . . . . . . . . . . . . . . . 15\% Max. }}\)
- Guaranteed Switching Speeds \(\ldots .\). . TON \(=500\) ns Max. \(\mathbf{T}_{\text {OFF }}=400 \mathrm{~ns}\) Max.
- Guaranteed Break-Before-Make Switching
- Low "ON" Resistance \(\qquad\) . . \(80 \Omega\) Max.
- Low R \({ }_{\text {ON }}\) Variation from Analog Input Voltage ....... 5\%
- High Analog Current Operation ............... 10 mA Min.
- Low Leakage Currents at High Temperature:
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \ldots \ldots . . . . . . . . . . \text {. } 30 n \mathrm{nA} \text { Max. }
\end{aligned}
\]
- Digital Inputs TTL/CMOS Compatible
- Improved Specifications and Pin Compatible to LF-11333/ 13333
- Dual or Single Power Supply Operation

\section*{GENERAL DESCRIPTION}

The SW06 is a four channel single-pole, single throw analog switch that employs both bipolar and ion-implanted FET
devices. The SW06 FET switches are bipolar digital logic inputs are immune to static electricity that can catastrophically destroy devices based on CMOS technology. OEM manufacturers using CMOS devices must often establish costly special handling procedures in production to prevent static electric switch destruction. Ruggedness and reliability are inherent in the SW06 design and construction technology. No special handling, as required with CMOS devices, is necessary to maintain the SW06 reliability.
Increased reliability is complemented by excellent electrical specifications. Potential error sources are reduced by minimizing "ON" resistance and controlling leakage currents at high temperatures. The switching FET exhibits minimal \(R_{O N}\) variation over a 20 V analog signal range and with power supply voltage changes. Operation from a single positive power supply voltage is possible. With \(\mathrm{V}+=36 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}\), the analog signal range will extend from ground to +32 V .

PNP logic inputs are TTL and CMOS compatible to allow the SW06 to upgrade existing designs. The logic " 0 " and logic " 1 " input currents are at micro-ampere levels for logic levels between 0 and 15 V .

\section*{SIMPLIFIED SCHEMATIC DIAGRAM}


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise specified．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{SW06B} & \multicolumn{3}{|c|}{SW06F} & \multicolumn{3}{|c|}{SW06G} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow[t]{2}{*}{＂ON＂Resistance} & \multirow[t]{2}{*}{\(\mathrm{R}_{\text {ON }}\)} & & － & 60 & 80 & － & 60 & & － & & & \multirow[t]{2}{*}{\(\Omega\)} \\
\hline & & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}\) & － & 65 & 80 & － & 65 & 100 & － & 100 & 150 & \\
\hline \(\mathrm{R}_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \(V_{S}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A} ;\) Note 1 & － & 5 & 15 & － & 5 & 20 & － & － & 20 & \％ \\
\hline \multirow[t]{2}{*}{Analog Voitage Range} & \multirow[t]{2}{*}{\(V_{\text {A }}\)} & \(1 \mathrm{~mA}=\mathrm{I}_{\mathrm{S}}\) & ＋11 & － & － & ＋11 & － & － & ＋10 & ＋11 & － & \multirow[t]{2}{*}{v} \\
\hline & & \(1 \mathrm{~mA}=\mathrm{I}_{S}\) & －11 & －15 & － & －11 & －15 & － & －10 & －15 & － & \\
\hline Analog Current Range & \(\mathrm{I}_{\mathrm{A}}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) & 10 & 15 & － & 7 & 12 & － & 5 & 10 & － & mA \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) vs Applied Voltage & \(\Delta \mathrm{R}_{\mathrm{ON}}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}\) & － & 5 & 15 & － & 10 & 20 & － & 10 & 20 & \％ \\
\hline Source Current in ＂OFF＂Condition & \({ }^{\text {I S OFF }}\) ） & \(V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=0.8 \mathrm{~V}\) & － & 0.3 & 2.0 & － & 0.3 & 2.0 & － & 0.3 & 10 & nA \\
\hline Drain Current in ＂OFF＂Condition & \({ }^{\text {D }}\)（ OFF） & \(V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}\) & － & 0.3 & 2.0 & － & 0.3 & 2.0 & － & 0.3 & 10 & nA \\
\hline Source Current in ＂ON＂Condition & \begin{tabular}{l}
\({ }^{\text {I }}(\mathrm{ON})+\) \\
\({ }^{\mathrm{D}(\mathrm{ON})}\)
\end{tabular} & \(V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}, \mathrm{~V}_{1 \mathrm{~N}}=2.0 \mathrm{~V}\) & － & 0.3 & 2.0 & － & 0.3 & 2.0 & － & 0.3 & 10 & nA \\
\hline Logical＂1＂Input Voltage & \(\mathrm{V}_{\text {INH }}\) & Full Temperature Range & 2.0 & － & － & 2.0 & － & － & 2.0 & － & － & v \\
\hline Logical＂0＂Input Voltage & \(\mathrm{V}_{\text {INL }}\) & Full Temperature Range & － & － & 0.8 & － & － & 0.8 & － & － & 0.8 & V \\
\hline Logical＂1＂Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}\) to 15.0 V ，Note 4 & － & － & 0.1 & － & － & 0.1 & － & － & 0.1 & \(\mu \mathrm{A}\) \\
\hline Logical＂0＂Input Current & \(\mathrm{I}_{\text {INL }}\) & \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & － & 1.5 & 5.0 & － & 1.5 & 5.0 & － & 1.5 & 10.0 & \(\mu \mathrm{A}\) \\
\hline Turn－On－Time & \({ }^{\text {toN }}\) & See Switching Time Test Circuit；Note 2 & － & 340 & 500 & － & 340 & 600 & － & 340 & 700 & ns \\
\hline Turn－Off－Time & \({ }^{\text {t OFF }}\) & See Switching Time Test Circuit；Note 2 & － & 200 & 400 & － & 200 & 400 & － & 200 & 500 & ns \\
\hline Break－Before－Make Time & \(\mathrm{t}_{\mathrm{ON}}{ }^{-\mathrm{t}_{\text {OFF }}}\) & Note 2， 3 & 50 & 140 & － & 50 & 140 & － & 50 & 140 & － & ns \\
\hline Source Capacitance & \(\mathrm{C}_{\text {S（OFF）}}\) & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}\) & － & 7.0 & － & － & 7.0 & － & － & 7.0 & － & pF \\
\hline Drain Capacitance & \(\mathrm{C}_{\text {D（OFF）}}\) & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0.8 \mathrm{~V}\) & － & 5.5 & － & － & 5.5 & － & － & 5.5 & － & pF \\
\hline Channel＂ON＂Capacitance & & \(\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}\) & － & 15 & － & － & 15 & － & － & 15 & － & pF \\
\hline ＂OFF＂Isolation & ISO（OFF） & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{R}_{\mathrm{L}}=680 \Omega, \\
& C_{\mathrm{L}}=7 \mathrm{pF}, \mathrm{f}=500 \mathrm{kHz}
\end{aligned}
\] & － & 58 & － & － & 58 & － & － & 58 & － & dB \\
\hline Crosstalk & \(\mathrm{C}_{\mathrm{T}}\) & \[
\begin{aligned}
& V_{S}=1 V_{\text {RMS }^{\prime}} R_{\mathrm{L}}=680 \Omega, \\
& C_{\mathrm{L}}=7 \mathrm{pF}, \mathrm{f}=500 \mathrm{kHz}
\end{aligned}
\] & － & 70 & － & － & 70 & － & － & 70 & － & dB \\
\hline Positive Supply Current & 1＋ & \begin{tabular}{l}
Two Channels＂ON＂ \\
Two Channels＂OFF＂
\end{tabular} & － & 4.0 & 9.0 & － & 4.0 & 10.5 & － & 4.0 & 12.0 & mA \\
\hline Negative Supply Current & \(1-\) & \begin{tabular}{l}
Two Channels＂ON＂ \\
Two Channels＂OFF＂
\end{tabular} & － & 1.0 & 5.0 & － & 1.0 & 6.0 & － & 1.0 & 6.5 & mA \\
\hline Positive Supply Current & \(1+\) & All Channels＂OFF＂， \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & － & 5.0 & 9.0 & － & 5.0 & 10.5 & － & 6.0 & 12.0 & mA \\
\hline Negative Supply Current & \(1-\) & All Channels＂OFF＂， \(\mathrm{V}_{\text {IN }}=0.8 \mathrm{~V}\) & －－ & 4.0 & 6.0 & － & 4.0 & 7.0 & － & 4.0 & 8.0 & mA \\
\hline Ground Current & \(\mathrm{I}_{\mathrm{G}}\) & All Channels＂ON＂or＂OFF＂ & － & 3.0 & 4.0 & － & 3.0 & 4.0 & － & 3.0 & 6.0 & mA \\
\hline
\end{tabular}

\section*{NOTES：}

1．\(V_{S}=0 V, I_{S}=100 \mu \mathrm{~A}\) ．Specified as a percentage of \(R_{\text {AVERAGE }}\) where：
\[
R_{\text {AVERAGE }}=\frac{R_{\mathrm{ON} 1}+\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}+\mathrm{R}_{\mathrm{ON} 4}}{4}
\]

2．Guaranteed by design．

3．Switch is guaranteed to provide break－before－make operation．
4．Current tested at \(\mathrm{V}_{I N}=2.0 \mathrm{~V}\) ．This is worst case condition．
5．The ground pin（GND）must be \(\geq 4 \mathrm{~V}\) above the V －pin to include -4 V logic levels．

ABSOLUTE MAXIMUM RATINGS (Note 2)
Operating Temperature Range
\begin{tabular}{|c|c|}
\hline SW06BQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SW06FQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline SW06GP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Storage Temperature Range ............ \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation (Note 1).......................... . . 900 mW
Lead Soldering Temperature ( 60 sec ) ................ \(300^{\circ} \mathrm{C}\)
Maximum Junction Temperature .................... \(150^{\circ} \mathrm{C}\)
V+ Supply to V-Supply ..................................... . . . 36 V
V+ Supply to Ground ....................................... 36 V

Logic Input Voltage (Note 5) ............. - 4 V to \(\mathrm{V}+\) Supply Analog Input Voltage Range
Continuous .............. V- Supply to V+ Supply +20 V
1\% Duty Cycle and Driving all 4 Inputs with
\(500 \mu \mathrm{sec}\) pulse ...... V-Supply -15 V to \(\mathrm{V}+\) Supply +20 V
Maximum Current Through Any Pin ................. 30mA

\section*{NOTES:}
1. Derated \(12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(75^{\circ} \mathrm{C}\).
2. Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for \(\mathrm{SW} 06 \mathrm{BQ},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) for SW06FQ and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for SW06GP.
\begin{tabular}{lllllllllllll}
\hline
\end{tabular}

\section*{NOTES:}
1. \(V_{S}=0 V, I_{S}=100 \mu \mathrm{~A}\). Specified as a percentage of R RAVERAGE where:
\(R_{\text {AVERAGE }}=\frac{R_{\mathrm{ON} 1}+\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}+\mathrm{R}_{\mathrm{ON} 4}}{4}\)
2. Guaranteed by design.
3. Switch is guaranteed to provide break-before-make operation.
4. Current tested at \(\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}\). This is worst case condition.
5. The ground (GND) pin must be \(\geq 4 \mathrm{~V}\) above the V - pin to include -4 V logic levels.
dice characteristics

1. IN (1)
2. \(D(1)\)
3. \(S\) (1)
4. GND
5. V -
6. \(S(2)\)
7. D (2)
8. \(\mathrm{IN}(2)\)
9. IN (3)
10. D (3)
11. \(S\) (3)
12. \(V+\)
13. DISABLE
14. \(S\) (4)
15. D (4)
16. IN (4)

DIE SIZE \(0.100 \times 0.096\) inch
Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{SW06N} & \multicolumn{3}{|c|}{SW06G} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 1 \mathrm{~mA}\) & - & - & 80 & - & - & 100 & \(\Omega\) \\
\hline \(\mathrm{R}_{\text {ON }}\) Mismatch & \(\mathrm{R}_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 100 \mu \mathrm{~A}\) & - & 5 & 15 & - & - & 20 & \% \\
\hline \(\Delta R_{\text {ON }}\) vs \(V_{A}\) & \(\Delta \mathrm{R}_{\mathrm{ON}}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 1 \mathrm{~mA}\) & - & 5 & 15 & - & 5 & 20 & \% \\
\hline Positive Supply Current & \(1+\) & Note 1 & - & - & 9.0 & - & - & 10.5 & mA \\
\hline Negative Supply Current & \(1-\) & Note 1 & - & - & 6.0 & - & - & 7.0 & mA \\
\hline Ground Current & \(\mathrm{I}_{\mathrm{G}}\) & & - & - & 4.0 & - & - & 4.0 & mA \\
\hline Analog Voltage Range & \(\mathrm{V}_{\text {A }}\) & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega\) & \(\pm 10.0\) & - & - & \(\pm 10.0\) & - & - & V \\
\hline Logic "1" Input Voltage & \(V_{\text {INH }}\) & & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logic "0" Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & - & - & 0.8 & V \\
\hline Logic "0" Input Current & \(I_{\text {INL }}\) & \(0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 0.8 \mathrm{~V}\) & - & - & 5.0 & - & - & 5.0 & \(\mu \mathrm{A}\) \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(2.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V}\), Note 2 & - & - & 0.1 & - & - & 0.1 & \(\mu \mathrm{A}\) \\
\hline Analog Current Range & \(\mathrm{I}_{\mathrm{A}}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) & 10 & - & - & 7 & - & - & mA \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\), and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{SW06N} & \multicolumn{3}{|c|}{SW06G} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\mathrm{ON}}\) & \[
\begin{aligned}
& -10 V \leq V_{A} \leq 10 \mathrm{~V}, \\
& I_{S} \leq 1 \mathrm{~mA}
\end{aligned}
\] & - & 60 & - & - & 60 & - & \(\Omega\) \\
\hline Turn-On-Time & Ton & & - & 340 & - & - & 340 & - & ns \\
\hline Turn-Off-Time & \(\mathrm{T}_{\text {OFF }}\) & & - & 200 & - & - & 200 & - & ns \\
\hline Drain Current in "OFF" Condition & ID (OFF) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) & - & 0.3 & - & - & 0.3 & - & nA \\
\hline "OFF" Isolation & ISO (OFF) & \(f=500 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=680 \Omega\) & - & 58 & - & - & 58 & - & dB \\
\hline Crosstalk & \(\mathrm{C}_{\text {T }}\) & \(f=500 \mathrm{kHz}, R_{L}=680 \Omega\) & - & 70 & - & - & 70 & - & dB \\
\hline
\end{tabular}

\section*{NOTES:}
1. Power supply and ground current specified for switch "ON" or "OFF".
2. Current tested at \(\mathrm{V}_{I N}=2.0 \mathrm{~V}\) This is worst case condition.
3. The ground pin (GND) must be \(\geq 4 \mathrm{~V}\) above the V - pin to include -4 V logic levels.

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{ccc}
\hline & ORDER & OPERATING \\
PACKAGE IS & PART & TEMPERATURE \\
16 PIN DIP & NUMBER & RANGE \\
\hline HERMETIC & SW06BQ** & MIL \\
HERMETIC & SWO6FQ & IND \\
EPOXY & SW06GP & COM \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
\begin{tabular}{cccc}
\hline & & \multicolumn{2}{c}{ SWITCH STATE } \\
\cline { 3 - 4 } DISABLE & LOGIC & CHANNELS & CHANNELS \\
INPUT & INPUT & \(1 \& 2\) & \(3 \& 4\) \\
\hline 0 & X & OFF & OFF \\
1 & 0 & OFF & ON \\
1 & 1 & ON & OFF \\
\hline
\end{tabular}

\section*{PIN CONNECTIONS}


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


TYPICAL PERFRMANCE CHARACTERISTICS
＂ON＂RESISTANCE vs POWER SUPPLY VOLTAGE


SWITCH CAPACITANCE vs．ANALOG VOLTAGE


SWITCH CURRENT vs．VOLTAGE

\(T_{\text {ON }} /\) T \(_{\text {OFF }}\) SWITCHING RESPONSE


OFF ISOLATION TEST CIRCUIT


\section*{CROSSTALK TEST CIRCUIT}


\section*{SWITCHING TIME TEST CIRCUIT}
 WITH LOGIC INPUT WAVEFORM AS SHOWN.
\(V_{O}\) IS THE STEADY STATE OUTPUT WITH SWITCH ON.

\section*{APPLICATIONS INFORMATION}

This analog switch employs ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with BI-FET processing rather than CMOS, special handling is not necessary to prevent damage to these switches. Because the digital inputs only require a 2.0 V logic " 1 " input level, power-consuming pullup resistors are not required to TTL compatibility to insure break-before-make switching as is often the case with
the CMOS switches. The digital inputs utilize PNP input transistors whereinput current is maximum at the logic " 0 " level and drops to that of a reverse-biased diode as the input voltage is raised above +1.4 V .

The "ON" resistance, \(\mathrm{R}_{\mathrm{ON}}\), of the analog switches is constant over the wide input voltage range of -15 V to +11 V with \(V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\). For normal operation, however, positive input voltages should be restricted to 11 V (or 4 V less than the positive supply). This assures that the \(\mathrm{V}_{\mathrm{GS}}\) of an OFF switch remains greater than its \(V_{p}\), and prevents that channel from being falsely turned ON.

\section*{TYPICAL APPLICATIONS}

PROGRAMMABLE GAIN NON-INVERTING AMPLIFIER WITH SELECTABLE INPUTS


4-CHANNEL SAMPLE HOLD AMPLIFIER


OPERATION FROM SINGLE POSITIVE POWER SUPPLY


PROGRAMMABLE VOLTAGE SUPPLY


\section*{QUAD SPST BI-FET ANALOG SWITCHES}

\section*{FEATURES}

\section*{SW-201}
- Normally "ON" for Logic 0 Input
- Improved Performance and Pin Compatible With DG-201, LF11201/13201, HI201, and IH201.

\section*{SW-202}
- Normally "OFF" For Logic 0 Input
- Improved Performance and Pin Compatible With LF11202/12202/13202 and IH202
Both SW-201 and SW-202
- Highly Resistant to Static Discharge Destruction
- Guaranteed Break-Before-Make Switching (toff \(<t_{\text {ON }}\) )
- Low "ON" Resistance \(\qquad\) \(80 \Omega\) Max.
- Guaranteed RON Matching 15\% Max.
- Low R ON Variation from Analog Input Voltage ..... 5\%
- High Analog Current Operation ............. 10mA Min.
- Low Leakage Currents at High Temperatures:
\[
\begin{aligned}
& \mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C} \\
& \text {.................... } \\
& \text { 60nA Max. } \\
& \mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C} \ldots \ldots . . \ldots . . .3^{30 n A} \text { Max. }
\end{aligned}
\]
- Guaranteed Switching Speeds:
\[
t_{O N}=500 \mathrm{~ns} \text { Max. } \quad t_{\text {OFF }}=400 \text { ns Max. }
\]
- Digital Inputs are TTL/CMOS Compatible and are Low Current PNP Transistors.

\section*{GENERAL DESCRIPTION}

The SW-201 and SW-202 each consist of four independent, single-pole, single-throw (SPST) analog switches, which may be independently digitally controlled. Each SW-201 switch is normally closed (NC), whereas each SW-202 is normally open (NO) when the corresponding digital control

\section*{ORDERING INFORMATION \(\dagger\)}
\(\left.\begin{array}{cccc}\hline \text { DIP } & & & \text { OPERATING } \\ \text { PACKAGE } & \text { SWITCH CONFIGURATION } & \text { NC } & \text { NO } \\ \text { TEMPERATURE }\end{array}\right]\) RANGE
*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
\(\ddagger\) All listed parts are available with 160 hour burn-in. See Ordering Information.
input is a zero. The SW-201 and SW-202 are otherwise identical.
The judicious combination of bipolar and FET devices in a single monolithic IC results in a product with performance characteristics and ruggedness that are superior to those of a similar circuit fabricated using CMOS technology. No special handling requirements are necessary to maintain the SW-201/SW-202 reliability.

Increased reliability is complemented by excellent electrical specifications. Potential error sources are reduced by minimizing "ON" resistance and controlling leakage currents at high temperatures. The switching FET exhibits minimal \(\mathrm{R}_{\mathrm{ON}}\) variation over a 20 V analog signal range and with power supply voltage changes. Operation from a single positive power supply voltage is possible. With \(\mathrm{V}+=36 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}\), the analog signal range will extend from ground to +32 V .
The PNP logic inputs are TTL and CMOS compatible and require input currents at the micro-ampre level for logic levels between OV and 15 V .

\section*{PIN CONNECTIONS}

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS (Note 1)} \\
\hline \multicolumn{2}{|l|}{Operating Temperature Range} \\
\hline SW-201BQ, SW-202BQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) \\
\hline SW-201FQ, SW-202FQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline SW-201GP, SW-202GP & \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\) \\
\hline DICE Junction Temperature & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Storage Temperature Range & \(65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) \\
\hline Power Dissipation (Note 2) & 900 mW \\
\hline Lead Soldering Temperature & \(300^{\circ} \mathrm{C}\) \\
\hline Maximum Junction Temperat & \(150^{\circ} \mathrm{C}\) \\
\hline V + Supply to V-Supply & \\
\hline
\end{tabular}

V+ Supply to Ground ....................................... 36V
Logic Input Voltage ..................... \(-4 V\) to \(V+\) Supply
Analog Input Voltage Range
Continuous ............. V-Supply to V+Supply +20 V
1\% Duty Cycle and Driving
all 4 Inputs with
\(500 \mu\) sec pulse ..... V-Supply -15 V to \(\mathrm{V}+\) Supply +20 V
Maximum Current Through Any Pin ................. 30mA
NOTES:
1. Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.
2. Derated \(12 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) above \(75^{\circ} \mathrm{C}\).

ELECTRICAL CHARACTERISTICS at \(\mathrm{V} \pm= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SW-201B } \\
& \text { SW-202B }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SW-201F } \\
& \text { SW-202F }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SW-201G } \\
& \text { SW-202G }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow[b]{2}{*}{"ON" Resistance} & \multirow[b]{2}{*}{\(\mathrm{R}_{\text {ON }}\)} & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}\) & - & 60 & 80 & - & 60 & 100 & - & 100 & 150 & \\
\hline & & \(V_{A}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}\) & - & 65 & 80 & - & 65 & 100 & - & 100 & 150 & \(\Omega\) \\
\hline \(R_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \begin{tabular}{l}
\[
V_{A}=0 V, I_{D}=100 \mu A ;
\] \\
Note 1
\end{tabular} & - & 5 & 15 & - & 5 & 20 & - & - & 20 & \% \\
\hline \multirow[t]{2}{*}{Analog Voltage Range} & \multirow[b]{2}{*}{\(V_{\text {A }}\)} & \(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}\) & +10 & +11 & - & +10 & +11 & - & +10 & +11 & - & \multirow[t]{2}{*}{v} \\
\hline & & \(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}\) & -10 & -15 & - & -10 & -15 & - & -10 & -15 & - & \\
\hline Analog Current Range & \(I_{\text {A }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) & 10 & 15 & - & 7 & 12 & - & 5 & 10 & - & mA \\
\hline \(\Delta R_{\text {ON }}\) vs Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{S} \leq 10, I_{S}=1.0 \mathrm{~mA}\) & - & 5 & 15 & - & 10 & 20 & - & 10 & 20 & \% \\
\hline Source Current in "OFF" Condition & IS (OFF) & \[
\begin{aligned}
& V_{S}=10 \mathrm{~V}, V_{D}=-10 \mathrm{~V}, \\
& V_{I N}=2.0 \mathrm{~V}
\end{aligned}
\] & - & 0.3 & 2.0 & - & 0.3 & 2.0 & - & - & 10 & nA \\
\hline Drain Current in "OFF" Condition & \({ }^{\prime} \mathrm{D}\) (OFF) & \[
\begin{aligned}
& \mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{\mathrm{IN}}=2.0 \mathrm{~V}
\end{aligned}
\] & - & 0.3 & 2.0 & - & 0.3 & 2.0 & - & - & 10 & nA \\
\hline Leakage Current in "ON" Condition & IS (ON) + \(I_{0(O N)}\) & \(\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{iN}}=0.8\) & - & 0.3 & 2.0 & - & 0.3 & 2.0 & - & - & 10 & nA \\
\hline Logical "1" Input Voltage & \(\mathrm{V}_{\text {INH }}\) & Full Temperature Range & 2.0 & - & - & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logical "0" Input Voltage & \(V_{\text {INL }}\) & Full Temperature Range & - & - & 0.8 & - & - & 0.8 & - & - & 0.8 & v \\
\hline Logical "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\text {IN }}=2 \mathrm{~V}\) to 15V ; Note 4 & - & - & 0.1 & - & - & 0.1 & - & - & 0.1 & \(\mu \mathrm{A}\) \\
\hline Logical "0" Input Current & IINL & \(V_{\text {IN }}=0.8\) & - & 1.5 & 5.0 & - & 1.5 & 5.0 & - & 1.5 & 10.0 & \(\mu \mathrm{A}\) \\
\hline Turn-On-Time & \({ }^{\text {ton }}\) & See Switching Time Test Circuit; Note 2 & - & 340 & 500 & - & 340 & 600 & - & 340 & 700 & ns \\
\hline Turn-Off-Time & toff & See Switching Time Test Circuit; Note 2 & - & 200 & 400 & - & 200 & 400 & - & 200 & 500 & ns \\
\hline Break-Before-Make Time & \({ }^{\text {O }}\) O \({ }^{-1}\) OfF & Notes 2, 3 & 50 & 140 & - & 50 & 140 & - & 50 & 140 & - & ns \\
\hline Source Capacitance & \(\mathrm{C}_{S_{\text {( OFF) }}}\) & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}\) & - & 7.0 & - & - & 7.0 & - & - & 7.0 & - & pF \\
\hline Drain Capacitance & \(\mathrm{C}_{\mathrm{D} \text { ( OFF) }}\) & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=2.0 \mathrm{~V}\) & - & 5.5 & - & - & 5.5 & - & - & 5.5 & - & pF \\
\hline Channel "ON" Capacitance & & \(V_{S}=V_{D}=0 \mathrm{~V}\) & - & 15.0 & - & - & 15.0 & - & - & 15.0 & - & pF \\
\hline "OFF" Isolation & ISO (OFF) & \[
\begin{aligned}
& V_{S}=1 V R M S, R_{L}=680 \Omega, \\
& C_{L}=7 \mathrm{pF}, f=500 \mathrm{kHz}
\end{aligned}
\] & - & 58 & - & - & 58 & - & - & 58 & - & dB \\
\hline Crosstalk & \(C_{T}\) & \[
\begin{aligned}
& V_{S}=1 V R M S, R_{L}=680 \Omega, \\
& C_{L}=7 \mathrm{pF}, f=500 \mathrm{kHz}
\end{aligned}
\] & - & 70 & - & - & 70 & - & - & 70 & - & dB \\
\hline Positive Supply Current & \(1=\) & All Channels "ON", \(V_{\text {IN }}=0\) & - & 4.0 & 9.0 & - & 4.0 & 10.5 & - & 4.0 & 12.0 & mA \\
\hline Negative Supply Current & 1- & All Channels "ON", \(V_{\text {IN }}=0\) & - & 1.0 & 5.0 & - & 1.0 & 6.0 & - & 1.0 & 6.5 & mA \\
\hline Positive Supply Current & 1+ & All Channels "OFF",
\[
v_{I N}=2.0
\] & - & 5.0 & 9.0 & - & 5.0 & 10.5 & - & 6.0 & 12.0 & mA \\
\hline Negative Supply Current & 1- & All Channels "OFF",
\[
v_{I N}=2.0
\] & - & 4.0 & 6.0 & - & 4.0 & 7.0 & - & 4.0 & 8.0 & mA \\
\hline Ground Current & \(I_{G}\) & All Channelse "ON" or "OFF" & - & 3.0 & 4.0 & - & 3.0 & 4.0 & - & 3.0 & 6.0 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(V_{A}=O V, I_{D}=100 \mu A\). Specified as a percentage of \(R_{\text {AVERAGE }}\) where:
\(R_{\text {AVERAGE }}=\frac{R_{\text {ON } 1}+R_{\text {ON } 2}+R_{\text {ON } 3}+R_{\text {ON } 4}}{4}\)
2. Guaranteed by design.
3. Switch is guaranteed to provide break-before-make operation.
4. Current tested at \(\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}\). This is worst case condition.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V} ;-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for \(\mathrm{SW}-201 / 202-\mathrm{BQ} ;-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) for SW-201/202-BQ; \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for \(\mathrm{SW}-201 / 202-\mathrm{GP}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SW-201B } \\
& \text { SW-202B }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SW-201F } \\
& \text { SW-202F }
\end{aligned}
\]} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SW-201G } \\
& \text { SW-202G }
\end{aligned}
\]} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multirow[b]{2}{*}{"ON" Resistance} & \multirow[b]{2}{*}{\(\mathrm{R}_{\mathrm{ON}}\)} & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=1 \mathrm{~mA}\) & - & 75 & 110 & - & 75 & 125 & - & - & 175 & \(\Omega\) \\
\hline & & \(V_{A}= \pm 10 \mathrm{~V}, I_{D}=1 \mathrm{~mA}\) & - & 80 & 110 & - & 80 & 125 & - & - & 175 & \(\Omega\) \\
\hline \(R_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \begin{tabular}{l}
\[
V_{A}=0 V, I_{D}=100 \mu A ;
\] \\
Note 1
\end{tabular} & - & 6 & 20 & - & 6 & 25 & - & 10 & - & \% \\
\hline \multirow[t]{2}{*}{Analog Voltage Range} & \multirow[b]{2}{*}{\(V_{\text {A }}\)} & \(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}\) & +10 & +11 & - & +10 & +11 & - & +10 & +11 & - & v \\
\hline & & \(\mathrm{I}_{\mathrm{S}}=1.0 \mathrm{~mA}\) & -10 & -15 & - & -10 & -15 & - & -10 & -15 & - & \(v\) \\
\hline Analog Current Range & \(I_{A}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10.0 \mathrm{~V}\) & 7 & 12 & - & 5 & 11 & - & - & 11 & - & mA \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\mathrm{ON}}\) & \[
\begin{aligned}
& -10 V \leq V_{S} \leq+10, \\
& I_{S}=100 \mathrm{~mA}
\end{aligned}
\] & - & 30 & - & - & 30 & - & - & 30 & - & \% \\
\hline Source Current in "OFF" Condition & IS (OFF) & \[
\begin{aligned}
& \mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\
& T_{\mathrm{A}}=\text { Max. Operating Temp. }
\end{aligned}
\] & - & - & 60 & - & - & 30 & - & - & 60 & nA \\
\hline Drain Current in "OFF" Condition & \(\mathrm{I}_{\mathrm{D} \text { (OFF) }}\) & \[
\begin{aligned}
& V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}, \\
& \mathrm{~V}_{I N}=2.0 \mathrm{~V} \\
& T_{A}=\text { Max. Operating Temp. }
\end{aligned}
\] & - & - & 60 & - & - & 30 & - & - & 60 & nA \\
\hline Leakage Current in "ON" Condition & \begin{tabular}{l}
\(\mathrm{I}_{\mathrm{S}}(\mathrm{ON})+\) \\
ID (ON)
\end{tabular} & \[
\begin{aligned}
& V_{S}=V_{D}= \pm 10 \mathrm{~V}, V_{I N}=0.8 \\
& T_{A}=\text { Max. Operating Temp. }
\end{aligned}
\] & - & 0.3 & 2.0 & - & 0.3 & 2.0 & - & - & 10 & nA \\
\hline Logical "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\text {IN }}=2.0 \mathrm{~V}\) to 15.0 V , Note 4 & - & - & 5.0 & - & - & 5.0 & - & - & 5.0 & \(\mu \mathrm{A}\) \\
\hline Logical "0" Input Current & \(\mathrm{I}_{\text {INL }}\) & \(\mathrm{V}_{\text {IN }}=0.8\) & - & 4.0 & 10 & - & 4.0 & 10 & - & 5.0 & 15 & \(\mu \mathrm{A}\) \\
\hline Turn-On-Time & \(\mathrm{t}_{\mathrm{ON}}\) & See Test Circuit, Note 2 & - & 440 & 900 & - & 500 & 900 & - & - & 1000 & ns \\
\hline Turn-Off-Time & \({ }^{\text {toff }}\) & \begin{tabular}{l}
See Test Circuit, Note 2 \\
Test Circuit; Note 2
\end{tabular} & - & 300 & 500 & - & 330 & 500 & - & - & 500 & ns \\
\hline Break-Before-Make Time & \(\mathrm{t}_{\mathrm{ON}}{ }^{-1} \mathrm{taFF}\) & Notes 2, 3 & - & 70 & - & - & 70 & - & - & 50 & - & ns \\
\hline Positive Supply Current & \(1=\) & All Channels "ON", \(\mathrm{V}_{\mathrm{IN}}=0\) & - & - & 13.5 & - & - & 14.0 & - & - & 15.8 & mA \\
\hline Negative Supply Current & 1- & All Channels "ON", \(\mathrm{V}_{\mathrm{IN}}=0\) & - & - & 8.5 & - & - & 11.0 & - & - & 14.5 & mA \\
\hline Positive Supply Current & 1+ & All Channels "OFF",
\[
V_{I N}=2.0
\] & - & - & 13.5 & - & - & 14.0 & - & - & 18 & mA \\
\hline Negative Supply Current & 1- & All Channels "OFF",
\[
V_{I N}=2.0
\] & - & - & 8.5 & - & - & 11.0 & - & - & 14.5 & mA \\
\hline Ground Current & \(I_{G}\) & All Channelse "ON" or "OFF" & - & - & 6.0 & - & - & 7.8 & - & - & 10.0 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. \(V_{A}=0 V, I_{D}=100 \mu \mathrm{~A}\). Specified as a percentage of \(R_{\text {AVERAGE }}\) where:
\[
\mathrm{R}_{\mathrm{AVERAGE}}=\frac{\mathrm{R}_{\mathrm{ON} 1}+\mathrm{R}_{\mathrm{ON} 2}+\mathrm{R}_{\mathrm{ON} 3}+\mathrm{R}_{\mathrm{ON} 4}}{4}
\]
2. Guaranteed by design
3. Switch is guaranteed to provide break-before-make operation
4. Current tested at \(\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}\). This is worst case condition.

\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{aligned}
& \text { SW-201N } \\
& \text { SW-202N } \\
& \text { LIMIT }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SW-201G } \\
& \text { SW-202G } \\
& \text { LIMIT }
\end{aligned}
\] & UNITS \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 1 \mathrm{~mA}\) & 80 & 100 & \(\Omega\) MAX \\
\hline \(\mathrm{R}_{\text {ON }}\) Mismatch & \(\mathrm{R}_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 100 \mu \mathrm{~A}\) & 15 & 20 & \% MAX \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) vs \(\mathrm{V}_{\text {A }}\) & \(\Delta \mathrm{R}_{\mathrm{ON}}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 1 \mathrm{~mA}\) & 15 & 20 & \% MAX \\
\hline Positive Supply & \(1+\) & Note 1 & 9.0 & 10.5 & mA MAX \\
\hline Negative Supply Current & \(1-\) & Note 1 & 6.0 & 7.0 & mA MAX \\
\hline Ground Current & \(\mathrm{I}_{\mathrm{G}}\) & & 4.0 & 4.0 & mA MAX \\
\hline Analog Voltage Range & \(\mathrm{V}_{\text {A }}\) & \(\mathrm{R}_{\mathrm{L}} \geq 2 \mathrm{k} \Omega\) & \(\pm 10.0\) & \(\pm 10.0\) & \(V \mathrm{MIN}\) \\
\hline Logic "1" Input Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & 2.0 & \(V \mathrm{MIN}\) \\
\hline Logic "0" Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & 0.8 & \(V\) MAX \\
\hline Logic "0" Input Current & \(\mathrm{I}_{\text {INL }}\) & \(0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 0.8 \mathrm{~V}\) & 5.0 & 5.0 & \(\mu \mathrm{A}\) MAX \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(2.0 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 15 \mathrm{~V}\), Note 2 & 0.1 & 0.1 & \(\mu \mathrm{A}\) MAX \\
\hline Analog Current Range & \(\mathrm{I}_{\mathrm{A}}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}\) & 10 & 7 & mA MIN \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{gathered}
\text { SW-201N } \\
\text { SW-202N } \\
\text { TYP }
\end{gathered}
\] & \[
\begin{gathered}
\text { SW-201G } \\
\text { SW-202G } \\
\text { TYP }
\end{gathered}
\] & UNITS \\
\hline "ON" Resistance & \(\mathrm{R}_{\mathrm{ON}}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{A}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}} \leq 1 \mathrm{~mA}\) & 60 & 60 & \(\Omega\) \\
\hline Turn-On-Time & \(\mathrm{t}_{\mathrm{ON}}\) & & 340 & 340 & ns \\
\hline Turn-Off-Time & \(\mathrm{t}_{\text {OFF }}\) & & 200 & 200 & ns \\
\hline Drain Current in "OFF" Condition & \(\mathrm{I}_{\mathrm{D} \text { ( OFF) }}\) & \(V_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) & 0.3 & 0.3 & nA \\
\hline "OFF" Isolation & \(I_{\text {SO ( OFF) }}\) & \(f=500 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=680 \Omega\) & 58 & 58 & dB \\
\hline Crosstalk & \(\mathrm{C}_{\text {T }}\) & \(f=500 \mathrm{kHz}, \mathrm{R}_{\mathrm{L}}=680 \Omega\) & 70 & 70 & dB \\
\hline
\end{tabular}

\section*{NOTES:}
1. Power supply and ground current specified for switch "ON" or "OFF".
2. Current tested at \(\mathrm{V}_{1 \mathrm{~N}}=2.0 \mathrm{~V}\). This is worst case condition.
3. The ground (GND) pin must be \(\geq 4 \mathrm{~V}\) above V - pin to include -4 V logic levels.

TYPICAL PERFORMANCE CURVES


Ron VS. TEMPERATURE

"ON" RESISTANCE VS. POWER SUPPLY VOLTAGE


SWITCHING TIME VS.
TEMPERATURE


CROSSTALK AND "OFF" ISOLATION VS. FREQUENCY


SWITCH CURRENT VS. VOLTAGE


SWITCHING TIME VS. ANALOG VOLTAGE


LEAKAGE CURRENT VS. TEMPERATURE


SWITCH CAPACITANCE VS. ANALOG VOLTAGE


\section*{TYPICAL PERFORMANCE CURVES}

SW-201
\(t_{\text {ON }} /\) t \(_{\text {OFF }}\) SWITCHING RESPONSE


TOP TRACE: LOGIC INPUT (5V/DIV) BOTTOM TRACE: SWITCH OUTPUT (1V/DIV)

SW-202
\(t_{\text {ON }} / t_{\text {OFF }}\) SWITCHING RESPONSE


OFF ISOLATION TEST CIRCUIT


\section*{SWITCHING TIME TEST CIRCUIT}


CROSSTALK TEST CIRCUIT


SW-201 WAVEFORMS


SW-202 WAVEFORMS


\footnotetext{
* Switch output waveform shown for \(\mathrm{V}_{\mathrm{S}}=\) constant with logic input waveform as shown. \(\mathrm{V}_{\mathrm{O}}\) is the steady state output with switch on.
}

\section*{APPLICATIONS INFORMATION}

This analog switch employs ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with BIFET processing rather than CMOS, special handling is not necessary to prevent damage to these switches. Because the digital inputs only require a 2.0 V logic " 1 " input level, power-consuming pullup resistors are not required for TTL compatibility to insure break-before-make switching as is most often the case with CMOS switches. The digital inputs
utilize PNP input transistors where input current is maximum at the logic " 0 " level and drops to that of a reversebiased diode as the input voltage is raised above \(\approx 1.4 \mathrm{~V}\).
The "ON" resistance, R \(\mathrm{R}_{\mathrm{ON}}\), of the analog switches is constant over the wide input voltage range of -15 V to +11 V with \(V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\). For normal operation, however, positive input voltages should be restricted to 11 V (or 4 V less than the positive supply). This assures that the \(\mathrm{V}_{\mathrm{GS}}\) of an OFF switch remains greater than its \(\mathrm{V}_{\mathrm{p}}\), and prevents that channel from being falsely turned ON. Individual switches are "ON" without power applied.

\section*{TYPICAL APPLICATIONS}

\section*{PROGRAMMABLE GAIN NON-INVERTING AMPLIFIER WITH SELECTABLE INPUTS}


OPERATION FROM SINGLE POSITIVE POWER SUPPLY


PAGE 11-45

\section*{FEATURES}
- Pin Compatible with AD7510 DI, AD7511 DI
- JFET Switches Rather than CMOS
- Highly Resistant to Static Discharge Damage
- No SCR Latch-up Problems
- Low "ON" Resistance - 75 Maximum
- Superior "OFF" Isolation and Crosstalk
- Digital Inputs Compatible with TTL and CMOS
- No Pull-up Resistors Required to Insure Break-Before-Make Action With TTL Inputs

\section*{ORDERING INFORMATION \(\dagger\)}
\begin{tabular}{clc}
\hline \(25^{\circ} \mathbf{C}\) & \begin{tabular}{c} 
PACKAGE \\
HERMETIC \\
DIP
\end{tabular} & \begin{tabular}{c} 
TEMPERATURE \\
RANGE
\end{tabular} \\
\hline \multirow{2}{*}{\(60 \Omega\)} & \begin{tabular}{c} 
SW7510AQ* \\
SW7510EQ
\end{tabular} & MIL \\
& \multirow{2}{*}{\(75 \Omega\)} & SW7510BQ* \\
& SW7510FQ & IND \\
\hline \multirow{2}{*}{\(60 \Omega\)} & SW7511AQ* & MIL \\
& SW7511EQ & IND \\
\hline \multirow{2}{*}{\(75 \Omega\)} & SW7511BQ* & MIL \\
& SW7511FQ & IND \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.

\section*{GENERAL DESCRIPTION}

The SW7510/7511 are monolithic linear devices, each containing four independently selectable SPST analog switches. Offering both normally open (SW7510), and normally closed operation (SW7511), these units are fabricated with Precision Monolithic's high-performance BI-FET technology. Because JFET switches are used, special handling, as required with CMOS, is not necessary to avoid damaging these units.

Performance advantages include exceptionally high "OFF" isolation and low crosstalk. Low leakage currents enable high transfer accuracy applications which include programmable gain amplifiers and active filters. Data conversion, position controllers, choppers, demodulators, and general purpose switching and multiplexing are among other applications for which these devices are well suited.

\section*{PIN CONNECTIONS}


\section*{SCHEMATIC DIAGRAM}

\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{ABSOLUTE MAXIMUM RATINGS ( \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) unless otherwise noted)} \\
\hline Operating Temperature Range, & & V+ Supply to Ground . . . . . . . . . . . . . . . . . . . . . . . . . 36 V \\
\hline SW7510/7511 AQ, BQ & \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & Logic Input Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . Note 3 \\
\hline SW7510/7511 EQ, FQ & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & Analog Input Voltage \\
\hline DICE Junction Temperature ( \(\mathrm{T}_{\mathrm{j}}\) ) & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & Continuous . . . . . . . . V - Supply to V + Supply + 20 V \\
\hline Storage Temperature Range & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & 1\% Duty Cycle and Driving \\
\hline Power Dissipation & . 500 mW & all 4 Inputs with \\
\hline Derate above \(100^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) & \(500 \mu\) s pulse .... V- Supply -15V to V + Supply + 20 V \\
\hline Lead Soldering Temperature (60 sec) & \(300^{\circ} \mathrm{C}\) & Maximum Current through Any Pin ............... 25 mA \\
\hline Maximum Junction Temperature. & \(150{ }^{\circ} \mathrm{C}\) & NOTE: Absolute ratings apply to both DICE and packaged parts unless \\
\hline V + Supply to V - Supply & 36 V & otherwise noted. \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|l|}{SW7510A/E SW7511A/E} & \multicolumn{3}{|l|}{SW7510B/F SW7511B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & - & 60 & 75 & - & 80 & 100 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\mathrm{ON}}\) vs. \(\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)\) & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq+10 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & - & 6 & 10 & - & 10 & 10 & \% \\
\hline \(\underline{\mathrm{R}_{\text {ON }} \text { Match of Switches }}\) & R \({ }_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & - & 1.5 & 10 & - & 1.5 & 10 & \% \\
\hline Analog Voltage Range & \(\mathrm{V}_{\mathrm{A}}\) & \(\mathrm{I}_{\mathrm{S}}=1 \mathrm{~mA}\) & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & \[
\begin{array}{r}
+10 \\
-10
\end{array}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & Volts \\
\hline "OFF" Leakage Current & \(\mathrm{I}_{\text {S(OFF })}, \mathrm{I}_{\text {D(OFF })}\) & \(\mathrm{V}_{S}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) (Note 1) & - & - & 1.0 & - & - & 3.0 & \(n \mathrm{~A}\) \\
\hline "ON" Leakage Current & \(\mathrm{I}_{\mathrm{S}(\mathrm{ON})}+\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}\) (Note 1) & - & - & 1.0 & - & - & 3.0 & nA \\
\hline Logic "1" Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Logic "0" Voltage & \(V_{\text {INL }}\) & & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Logic "0' Current & IINL & \(\mathrm{V}_{\mathrm{iN}}=+0.4 \mathrm{~V}\) & - & 1.5 & 3.5 & - & 1.5 & 3.5 & \(\mu \mathrm{A}\) \\
\hline Logic Input Capacitance & \(\mathrm{C}_{\text {DIG }}\) & \(\mathrm{V}_{1 \mathrm{~N}}=+0.4 \mathrm{~V}\) & - & 1.5 & - & - & 1.5 & - & pF \\
\hline "ON" Switching Time & \({ }^{\text {ton }}\) & \(\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}(\mathrm{N}\) & 5)- & 350 & 450 & - & 450 & 550 & ns \\
\hline "OFF" Switching Time & \(\mathrm{t}_{\text {OFF }}\) & \(\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}\) ( N & 5)- & 260 & 300 & - & 350 & 450 & ns \\
\hline "OFF" Isolation & \(1 \mathrm{SO}_{\text {OFF }}\) & (Note 2) & - & 66 & - & - & 66 & - & dB \\
\hline Crosstalk & \(\mathrm{C}_{\mathrm{T}}\) & (Note 4) & - & 70 & - & - & 70 & - & dB \\
\hline Analog "OFF" Capacitance & \(\mathrm{C}_{\text {S(OFF) }}, \mathrm{C}_{\text {d(OFF })}\) & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0\) & - & 6.5 & - & - & 6.5 & - & pF \\
\hline Analog "ON' Capacitance & \(\mathrm{C}_{\mathrm{S}(\mathrm{ON})}, \mathrm{C}_{\mathrm{D}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0\) & - & 14 & - & - & 14 & - & pF \\
\hline Feedthrough Capacitance & \(\mathrm{C}_{\text {DS(OFF) }}\) & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}\) & - & 0.8 & - & - & 0.8 & - & pF \\
\hline \multirow[t]{2}{*}{Channel Capacitance} & \(\mathrm{C}_{\text {SS(OFF) }}\), & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}\) & - & 0.4 & - & - & 0.4 & - & pF \\
\hline & \(\mathrm{C}_{\text {DD(OFF) }}\) & \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}\) & & 0.4 & - & - & 0.4 & - & pF \\
\hline Positive Supply Current & I+ & Logic Inputs at "0" or "1" & - & 5.0 & 9.0 & - & 3.0 & 9.0 & mA \\
\hline Negative Supply Current & 1- & Logic Inputs at "0" or "1" & - & 2.8 & 5.0 & - & 1.7 & 5.0 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. The conditions listed specifty the worst case leakage currents. The leakage currents apply equally to source (S) or drain (D).
2. OFF isolation is measured by driving the source of any OFF switch, and observing the voltage which appears on the drain. The conditions are: \(\mathrm{R}_{-}=\) \(680 \Omega, C_{L}=7 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V}, \mathrm{RMS}, \mathrm{f}=100 \mathrm{kHz}\).
3. The minimum logic input voltage may be as much as 2 V below the GND
(pin 2) terminal; however it may not be lower than the V-terminal (pin 1). The maximum logic input voltage may be as much as 36 V above the V - terminal.
4. Crosstalk is measured by driving source of any OFF switch and observing voltage which appears on any other "ON" output drain. The conditions are: \(R_{L}=680 \Omega, C_{L}=7 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=1 \mathrm{~V}, \mathrm{f}=100 \mathrm{kHz}\).
5. Sample tested.

ELECTRICAL CHARACTERISTICS at \(V_{S}= \pm 15 \mathrm{~V},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for SW7510AQ, BQ and SW7511AQ, BQ and \(-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\) for SW7510EQ, FQ and SW7511EQ, FQ, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|l|}{\begin{tabular}{l}
SW7510A/E \\
SW7511A/E
\end{tabular}} & \multicolumn{3}{|r|}{\begin{tabular}{l}
SW7510B/F \\
SW7511B/F
\end{tabular}} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & max & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & - & - & 100 & - & - & 150 & \(\Omega\) \\
\hline \(\mathrm{R}_{\text {ON }}\) vs. Temperature & Ron Drift & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & - & 0.4 & - & - & 0.5 & - & \% \({ }^{\circ} \mathrm{C}\) \\
\hline Analog Voltage Range & \(V_{\text {A }}\) & \(\mathrm{I}_{\mathrm{s}}=1 \mathrm{~mA}\) & \[
\begin{aligned}
& +10 \\
& -10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & \[
\begin{aligned}
& +10 \\
& -10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & Volts \\
\hline "OFF" Leakage Current & \(\mathrm{I}_{\text {S(OFFF }} \mathrm{I}_{\text {D(OFF) }}\) & \(\mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) (Note 1) & - & - & 90 & - & - & 100 & nA \\
\hline "ON" Leakage Current & \(\mathrm{I}_{\text {S(ON) }}+\mathrm{I}_{\mathrm{O}(\mathrm{ON})}\) & \(\mathrm{V}_{S}=\mathrm{V}_{\mathrm{D}}=+10 \mathrm{~V}(\) Note 1) & - & - & 90 & - & - & 100 & nA \\
\hline Logic "1" Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Logic "0" Voltage & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Logic "0" Current & \(\mathrm{I}_{\text {INL }}\) & \(\mathrm{V}_{\text {IN }}=+0.4 \mathrm{~V}\) & - & - & 5.0 & - & - & 7.0 & \(\mu \mathrm{A}\) \\
\hline "ON" Switching Time & \(\mathrm{tan}^{\text {a }}\) & \(\mathrm{V}_{S}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}\) & - & - & 600 & - & - & 1000 & ns \\
\hline "OFF" Switching Time & \(\mathrm{t}_{\text {OFF }}{ }^{\text {. }}\) & \(\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}\) & - & - & 500 & - & - & 750 & ns \\
\hline Positive Supply Current & \(1+\) & Logic Inputs at " 0 " or " 1 " & - & - & 13 & - & - & 13 & mA \\
\hline Negative Supply Current & 1- & Logic Inputs at "0" or "1" & - & - & 7.5 & - & - & 7.5 & mA \\
\hline
\end{tabular}

\section*{NOTE:}
1. The conditions listed specify the worst case leakage currents. The leakage currents apply equally to source (S) or drain (D).

\section*{AC TEST CIRCUITS}

CROSSTALK MEASUREMENT CIRCUIT


\section*{ISOLATION MEASUREMENT CIRCUIT}


\section*{SWITCHING TIME TEST CIRCUIT}


TYPICAL PERFORMANCE CHARACTERISTICS
LARGE SIGNAL SWITCHING

\(V_{A}=+10 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, C_{L}=13 \mathrm{pF}\)

LARGE SIGNAL SWITCHING

\(V_{A}=-10 \mathrm{~V}, R_{L}=1 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}\)

DICE CHARACTERISTICS ( \(125^{\circ} \mathrm{C}\) TESTED DICE AVAILABLE)
\begin{tabular}{llll} 
1. NEGATIVE SUPPLY & 9. SWITCH (4) DRAIN (D4) & 1. NEGATIVE SUPPLY \\
\begin{tabular}{lll} 
2. GROUND & 10. SWITCH (4) SOURCE (S4) & 2. GROUND \\
3. SWITCH (1) ADDRESS (A1) & 11. SWITCH (3) DRAIN (D3) & 3. SWITCH (1) ADDRESS (A1) 11. SWITCH (3) DRAIN (D3) \\
4. SWITCH (2) ADDRESS (A2) & 12. SWITCH (3) SOURCE (S3) & 4. SWITCH (2) ADDRESS (A2) 12. SWITCH (3) SOURCE (S3) \\
5. SWITCH (3) ADDRESS (A3) & 13. SWITCH (2) DRAIN (D2) & 5. SWITCH (3) ADDRESS (A3) 13. SWITCH (2) DRAIN (D2) \\
6. SWITCH (4) ADDRESS (A4) & 14. SWITCH (2) SOURCE (S2) & 6. SWITCH (4) ADDRESS (A4) 14. SWITCH (2) SOURCE (S2) \\
7. DISABLE & 15. SWITCH (1) DRAIN (D1) & 1. DISABLE \\
8. POSITIVE SUPPLY & 16. SWITCH (1) SOURCE (S1) & 8. POSITIVE SUPPLY
\end{tabular} 15. SWITCH (1) DRAIN (D1) \\
\end{tabular}
Refer to Section 2 for additional DICE information.

ELECTRICAL CHARACTERISTICS at \(25^{\circ} \mathrm{C}\) for \(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & SW7510/7511N LIMIT & SW7510/7511G LIMIT & UNITS \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(V_{D}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & 75 & 100 & \(\Omega\) MAX \\
\hline Logic "1" Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & 2.0 & \(V\) MIN \\
\hline Logic "0" Voltage & \(\mathrm{V}_{\text {INL }}\) & & 0.8 & 0.8 & \(\checkmark\) MAX \\
\hline Logic "0" Current & \(\mathrm{I}_{\text {INL }}\) & \(\mathrm{V}_{\text {IN }}=+0.4 \mathrm{~V}\) & 3.5 & 3.5 & \(\mu \mathrm{A}\) MAX \\
\hline Positive Supply Current & \(1+\) & Logic Inputs at "0" & 7.5 & 7.5 & mA MAX \\
\hline Negative Supply Current & 1- & Logic Inputs at " 0 " & 4.0 & 4.0 & mA MAX \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & SW7510/7511N TYP & SW7510/7511G TYP & UNITS \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \[
\begin{aligned}
& V_{D}=0 V, I_{D S}=1 \mathrm{~mA}, \\
& -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}
\end{aligned}
\] & 100 & 150 & \(\Omega\) \\
\hline \(\mathrm{R}_{\text {ON }}\) vs. Temperature & \(\mathrm{R}_{\text {ON }}\) Drift & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{DS}}=1 \mathrm{~mA}\) & 0.4 & 0.5 & \%/ \({ }^{\circ} \mathrm{C}\) \\
\hline "ON" Switching Time & \(\mathrm{t}_{\mathrm{ON}}\) & \(\mathrm{V}_{\mathrm{S}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=7 \mathrm{pF}\) & 600 & 1000 & ns \\
\hline "OFF" Switching Time & \(t_{\text {OfF }}\) & & 500 & 750 & ns \\
\hline
\end{tabular}

\section*{NOTE:}

The minimum logic input voltage may be as much as 2 V below the GND pad;
however, it may not be lower than the \(V\)-pad. The maximum logic input voltage may be as much as 36 V above V - pad.

TYPICAL PERFORMANCE CHARACTERISTICS (Apply to all models, unless otherwise noted)

SMALL SIGNAL SWITCHING

\(V_{A}=O V, R_{L}=1 \mathrm{k} \Omega ; C_{L}=13 \mathrm{pF}\)

SMALL SIGNAL SWITCHING

\section*{WITH FILTERING}

\(\mathrm{V}_{\mathrm{A}}=-500 \mathrm{mV}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}\)

SMALL SIGNAL SWITCHING WITH FILTERING

\(v_{A}=O V, R_{L}=1 \mathrm{k} \Omega, C_{L}=13 \mathrm{pF}\)

SMALL SIGNAL SWITCHING

\(V_{A}=500 \mathrm{mV}, R_{L}=1 \mathrm{k} \Omega, C_{L}=13 \mathrm{pF}\)

SMALL SIGNAL SWITCHING

\(V_{A}=-500 \mathrm{mV}, R_{L}=1 \mathrm{k} \Omega\), \(C_{L}=13 \mathrm{pF}\)

SMALL SIGNAL SWITCHING WITH FILTERING

\(V_{A}=500 \mathrm{mV}, R_{L}=1 \mathrm{k} \Omega\),
\(C_{L}=100 \mathrm{pF}\)


CHARACTERISTICS CURVES (Apply to all models, unless otherwise noted)


DIGITAL INPUT BIAS CURRENT ( \(I_{\mathrm{NL}}\) ) vs TEMPERATURE


SWITCH CAPACITANCES vs ANALOG VOLTAGE \(\left(V_{A}\right)\)


CROSSTALK AND "OFF" ISOLATION vs FREQUENCY


SUPPLY CURRENTS vs TEMPERATURE


\section*{SWITCHING TIMES vs TEMPERATURE}


\section*{APPLICATIONS INFORMATION}

This analog switch employs ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with BIFET processing, special handling, as required with CMOS, is not necessary to prevent damage to these switches. Because the digital inputs only require a 2.0 V logic " 1 " input level, power-consuming pullup resistors are not required for TTL compatibility to insure break-before-make switching as is most often the case with CMOS switches. The digital inputs utilize PNP input transistors where input current is maximum at the logic " 0 " level and drops to that of a reverse-biased diode (about 10 nA ) as the input voltage is raised above \(\approx 1.4 \mathrm{~V}\).

The "ON" resistance, \(\mathrm{R}_{\mathrm{ON}}\), of the analog switches is constant over the wide input voltage range of -15 V to +11 V with \(V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\). Higher input voltage is tolerable provided that some form of current limiting is employed (such as that of an op-amp output stage) to avoid exceeding junction temperature and power dissipation requirements. For normal operation, however, positive input voltages should be restricted to 11 V (or 4 V less than the positive supply). This assures that the \(\mathrm{V}_{\mathrm{GS}}\) of an OFF switch remains greater than its \(\mathrm{V}_{\mathrm{p}}\), and prevents that channel from being falsely turned ON. Individual switches are "ON" without power applied.

Proper switching requires the "Source" terminal be connected to the input driving signal.

TYPICAL APPLICATIONS LATCHING DPDT SWITCH


Truth Table
\begin{tabular}{cc}
\multicolumn{2}{c}{ Command } \\
\(\mathrm{A}_{0}\) & \(\mathrm{~A}_{1}\) \\
1 & 1 \\
0 & 1 \\
1 & 0 \\
0 & 0
\end{tabular} State of Switches
After Command
S2 and S3 S1 and S3 same on same off off on INDETERMINATE

INTEGRATOR WITH ANALOG RESET AND STARTISTOP CAPABILITY


NOTE: Applications show SW7510. For SW7511 applications the logic is inverted.

ACTIVE LOW.PASS FILTER WITH DIGITALLY SELECTED BREAK FREQUENCY



AL (VOLTAGE GAIN BELOW BREAK FREQUENCY) \(=\)
\[
\frac{R_{3}}{R_{1}}=100(40 \mathrm{~dB})
\]
\(I_{c}(\) BREAK FREQUENCY \()=\frac{1}{2 \pi R_{3} C_{X}}\)
\(f_{L}\) (UNITY GAIN FREQUENCY) \(=\frac{1}{2 \pi R_{1} C_{X}}\)

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{SAMPLE AND HOLD AMPLIFIERS} \\
\hline -2 SELECOMMUNICATIONS & 13 \\
\hline CUSTOM WAFER FAB & 14. \\
\hline - APPLICATIONNOTES & 15 \\
\hline - PACKACE INFORWATION & 16 \\
\hline SALES OFFICES, REPRESEMTATIVES AND DISTRIEUTORS & 17 \\
\hline
\end{tabular}

\section*{SAMPLE AND HOLD AMPLIFIERS}

SAMPLE AND HOLD AMPLIFIERS

\section*{SAMPLE AND HOLD AMPLIFIERS}

INDEX
PRODUCT TITLE PAGE

SMP-10/11 Low Droop Rate/Accurate Sample and Hold Amplifiers .............................................. 12-5
GAP-01
Analog Signal Processing Subsystem
12-14
PKD-01 Monolithic Peak Detector .............................................................................. 12-29.

\section*{INTRODUCTION}

Sample-and-hold amplifiers "Sample" an analog input signal and then "Hold" the instantaneous input value upon the command of a logic control signal. Basically the sample-and-hold is an "analog memory" where an external capacitor serves as the storage element. Applications in which a time varying input cannot be tolerated require sample-and-hold circuits. A fast successive-approximation analog-to-digital converter is one application. Data acquisition, data distribution, analog delay and telephony requirements dictate the use of sample-hold circuits to "freeze" the analog signal for further signal processing.

A sample-and-hold circuit is conceptually an amplifier, switch, and capacitor. Many specifications are similar to those of switches and operational amplifiers - bias currents, voltage gain, and charge injection are examples. These and other specifications pertaining uniquely to sample-and-hold circuits are defined below.

The SMP-10 and SMP-11 are precision sample-and-hold amplifiers with high accuracy, low droop rate, and fast signal acquisition time. These circuits contain a high input impedance input buffer amplifier, a diode bridge sample hold switch, a transconductance or "Super-Charger" circuit to enhance slewing and a high speed output amplifier. The "Super-Charger" is capable of supplementing the diode
bridge capacitor charging current whenever the difference between input and output levels exceeds a given threshold. Settling to final value is under control of currents from the diode bridge, thus minimizing the chances of overshoot and instability. The low zero scale error is achieved by precision current matching techniques employed in the biasing of both input and output amplifiers and the diode bridge. The inherent low offset voltage errors and low charge injection made possible by precise circuit design and layout allows the residual zero scale errors to be actively trimmed using PMI's "Zener Zapping" technology without degrading temperature performance. "Super Beta" transistors made possible by ion implant processing create the high input impedance amplifiers needed for low droop rate and minimal signal loading.
The SMP-10 and SMP-11 differ from each other in droop rate and settling time in the hold mode.
In addition to Precision Sample and Hold Amplifiers, two products with related capabilities are also available. The GAP-01 General Purpose Analog Processor provides the user with two independent switched transconductance amplifiers, a unity gain buffer and an uncommitted voltage comparator. This is a non-dedicated functional block which has a wide variety of applications. The second device is the PKD-01 Monolithic Peak Detector. This device performs the peak detector function with accuracies approaching those obtainable with high cost hybrid modules at a cost approaching the low cost, low performance discrete designs.

\section*{DEFINITIONS OF TERMS}

\section*{ACQUISITION TIME}

The minimum time for the output voltage to begin tracking the input voltage, to within a specified error band, after the inception of the sample command. By convention, acquisition time is defined for sampling of a DC level. For instance a circuit which is "holding" a 10 V output signal, and operating with zero input volts, is switched to the sample mode. The acquisition time is then the time required for the output to decrease to within a \(\pm 10 \mathrm{mV}\) band about ground potential.

\section*{APERTURE TIME}

The time between the inception of the hold command and the time the circuit output ceases tracking the input signal. When the holding capacitor charging current is less than 0.3 mA the aperture time is nominally 50 ns . The aperture time is a function of the holding capacitor charging current \(\mathrm{I}_{\mathrm{CH}}\). The changing current is in turn a function of the rate of change of the input signal voltage. This relationship holds true up to a maximum of 50 mA which is the maximum current available from the SMP-11 to charge holding capacitor \(\mathrm{C}_{\mathrm{H}}\). Charging current can be calculated from the rate of change of the input analog signal and the size of \(\mathrm{C}_{\mathrm{H}}\) by the equation:
\[
\mathrm{I}_{\mathrm{CH}}=\mathrm{C}_{\mathrm{H}} \frac{\mathrm{dv}}{\mathrm{dt}}\left(\mathrm{I}_{\mathrm{CH}}=50 \mathrm{~mA} \text { Max. }\right)
\]

\section*{CHANGE IN HOLD STEP}

Actual hold step less the hold step measured after sampling \(\mathrm{V}=0\). A change in hold step has two components: the first is a function of input voltage, the second is a function of the rise time of the \(S / H\) voltage. Note that rise time of \(S / H\) voltage also effects ZERO-SCALE-ERROR.

\section*{CHARGE TRANSFER}

The amount of charge transferred to the holding capacitor due to the action of the switch. Charge is transferred to \(\mathrm{C}_{\mathrm{H}}\) when the circuit is switched to the hold mode. Charge transfer causes a change in output voltage \(\Delta \mathrm{V}_{\mathrm{Zs}}\) as defined by the equation:
\[
\Delta V_{\mathrm{Zs}}(\mathrm{~V})=\frac{\mathrm{Q}_{\mathrm{t}}(\mathrm{pC})}{\mathrm{C}_{\mathrm{H}}}(\mathrm{pF})
\]

Note that for \(Q_{t}=5 p C\) and \(C_{H}=5000 \mathrm{pF}\) offset error \(=1 \mathrm{mV}\). The SMP-11 has been factory nulled for \(\mathrm{C}_{\mathrm{H}}=5000 \mathrm{pF}\). For other values of \(\mathrm{C}_{\mathrm{H}}\) the zero scale shift can be calculated from the equation:
\[
\Delta V_{\mathrm{Zs}}(\mathrm{~V})=\frac{\mathrm{Q}_{\mathrm{t}}}{\mathrm{C}_{\mathrm{H}}}-1 \mathrm{mV}
\]

\section*{DROOP RATE}

Droop rate \(\mathrm{dVd} / \mathrm{dt}\) is the rate of change of output voltage while the circuit is operated in the hold mode. \(\mathrm{dVd} / \mathrm{dt}\) is a direct function of droop current \(I_{D R}\) and related by the equation:
\[
\frac{d V_{d}}{d t}=\frac{I_{D R}}{C_{H}} \times 10^{6}
\]
where \(\mathrm{dVd} / \mathrm{dt}\) is expressed in \(\mu \mathrm{V} / \mathrm{ms}\) with \(\mathrm{I}_{\mathrm{DR}}\) in nanoamperes and \(C_{H}\) in picofarads.

\section*{FEEDTHROUGH ATTENUATION RATIO}

The change of voltage applied to the input as a ratio of the change of voltage observed at the output, caused by the input disturbance, while the circuit is in the hold mode.

\section*{FULL POWER BANDWIDTH}

The maximum frequency at which rated output voltage \(E_{\text {or }}\) can be supplied without significant distortion. Full power bandwidth \(F_{p}\) is related to slew rate \(S R\) by the following equation:
\[
F_{p}=\frac{S R}{2 \pi E_{o r}}
\]

Using this equation \(F_{p}\) of 160 kHz can be computed. This is applicable only for pulsed conditions. Power dissipation limits \(F_{p}\) to 100 kHz for C.W. operation.

\section*{GAIN ERROR}

Voltage difference between input and output voltage minus the output voltage measured over specified range.

\section*{HOLD CAPACITOR CHARGING CURRENT}

The current \(\mathrm{I}_{\mathrm{CH}}\) which charges, or discharges, the capacitor while the circuit is in the sample mode.

\section*{HOLD MODE SETTLING TIME}

The time for all transients to settle within a specified error band. Measured from the inception of the hold command.

\section*{HOLD STEP}

Magnitude of step caused in the output voltage by switching the circuit from sample mode to hold mode.

\section*{INPUT BIAS CURRENT}

The current into the input terminal with input voltage held at zero volts.

\section*{INPUT RESISTANCE}

The ratio of the AC change in the input current as a result of the change in the input voltage.

\section*{LEAKAGE (DROOP) CURRENT}

The current which flows out of holding capacitor \(\mathrm{C}_{\mathrm{H}}\) while the circuit is operating in the hold mode. In general droop current \(I_{D R}\) is defined positive when its direction is into the \(\mathrm{C}_{\mathrm{H}}\) pin.

\section*{OUTPUT RESISTANCE}

An AC change in output voltage as a result of an AC change in load current.

\section*{POWER SUPPLY REJECTION RATIO}

The change in output voltage for a change in power supply voltage when the circuit is maintained in the sample mode. The best power supply rejection ratio PSRR is obtained with the power supply voltage changing at a very low rate (DC). For essentially DC conditions PSRR for the hold mode of operation is essentially the same as the PSRR for the
sample mode. PSRR is degraded as the frequency of the disturbance increases. PSRR for both sample and hold modes is shown graphically as a function of frequency.

\section*{SAMPLEHOLD CURRENT RATIO}

The ratio of the peak charging current available to the droop current.

\section*{SIGNAL TRANSFER NONLINEARITY}

The total input to output, nonadjustable, hold mode error caused by gain nonlinearity, feedthrough, thermal transient, charge transfer and droop rate. These error terms cannot be corrected by offset and gain adjustments. Signal transfer nonlinearity is tested for a specified holding capacitor, input voltage change and hold period.

\section*{SLEW RATE}

The maximum possible rate of change of the output voltage when supplying the rated output. For a sample and hold circuit, slew rate must be defined with a specified value of holding capacitor \(\mathrm{C}_{\mathrm{H}}\). For the SMP-11, slew rate can either be measured by operating the circuit in the sample mode and applying a step function to the input, or by applying an
input voltage which differs from the output voltage, with the circuit in the hold mode, then switching to the sample mode and observing the rate of change of the output voltage.

\section*{TOTAL ERROR}

The algebraic sum of the following factors:
i. ZERO-SCALE ERROR
ii. Gain Error
iii. Hold Step Change versus \(\frac{d V_{(S / H)}}{d t}\)
iv. Hold Step Change versus \(\mathrm{V}_{\mathrm{IN}}\)

\section*{VOLTAGE GAIN}

The ratio of the output voltage to the input voltage with the circuit operating in the sample mode.

\section*{ZERO SCALE ERROR}

The magnitude of the output voltage when the circuit is switched from sample to hold mode while holding the input at zero volts. ZERO SCALE ERROR \(\mathrm{V}_{\mathrm{Zs}}\) is the algebraic sum of the offset voltage and the charge transfer step voltage. \(\mathrm{V}_{\mathrm{zs}}\) can be adjusted to zero (see ZERO SCALE ERROR pull adjustment).

\title{
SMP-10/SMP-11 LOW DROOP RATE/ACCURATE SAMPLE AND HOLD AMPLIFIERS
}
FEATURES
SMP-10
- Low Droop Rate
\(5.0 \mu \mathrm{~V} / \mathrm{mS}\)
- Low Signal Transfer Non-Linearity ..... 0.005\%
- High Sample Current/Hold Ratio ..... \(2 \times 10^{9}\)
SMP-11
- Low Droop Rate over Temperature ..... \(120 \mu \mathrm{~V} / \mathrm{mS}\)
- High Sample Current/Hold Ratio ..... \(1.7 \times 10^{8}\)
BOTH SMP-10 AND SMP-11
- Fast Acquisition Time, 10V Step to 0.1\% ..... \(3.5 \mu \mathrm{~S}\)
- High Slew Rate ..... \(10 \mathrm{~V} / \mu \mathrm{S}\)
- Low Aperture Time .....  50 nS
- Trimmed for Minimum Zero Scale Error ..... 0.45 mV
- Feedtrhough Attenuation Ratio ..... 96 dB
- Low Power Dissipation ..... 160 mW
- DTL, TTL \& CMOS Compatible Logic Input
- HA-2420, HA-2425, DATEL, SHM-IC-1, and AD583 SocketCompatible*

\section*{PIN CONNECTIONS}
 ..... s/h••
VLC 12 N.c. 14-PIN DIP (Y-SUFFIX)
*Pins 1 and 8 are not internally connected, in unity gain applications, SMP-10 and SMP-11 can replace HA-2425, HA-2420, SHM-IC-1 and AD-583 directly.
**Sample/Hold Control (High = Hold Low = Track)

\section*{LOW DROOP RATE OVER TEMPERATURE}


\section*{GENERAL DESCRIPTION}

The SMP-10/11 are precision sample and hold amplifiers that provide the high accuracy, the low droop rate and the fast acquisition time required in data acquisition and signal processing systems. Both devices are essentially non-inverting unity gain circuits consisting of two very high input impedance buffer amplifiers connected together by a diode bridge switch.

\section*{HIGH ACCURACY AND LOW DROOP RATE}

The high input impedance and the low droop rates of the SMP-10 and the SMP-11 are achieved by using bipolar darlington circuits and an ion implant process that creates "super beta" transistors.
The output buffer's input stage converts to a super beta darlington configuration during the hold mode, which results in a very low droop rate with no penalty in acquisition time. The use of bipolar transistors achieves a low change in droop rate over the operating temperature range.

\section*{FAST ACQUISITION}

A unique super charger provides up to 50 mA of charging current to the hold capacitor, which results in smooth, fast charging with minimum noise. As the hold capacitor voltage nears its final value, the low current diode bridge controls the final settling time. This unique combination of linear functions in a monolithic circuit enables the system designer to achieve superior performance.

FUNCTIONAL DIAGRAM


Manufactured under one or more of the following patents: 4,109,215; 4,142, 117.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=0.005 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{LC}}\) connected to ground, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted.
\begin{tabular}{llllllllllll}
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline SMP-10 ONLY & & \multicolumn{3}{|c|}{SMP-10A/E} & \multicolumn{3}{|c|}{SMP-10B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Hold Step & \[
\begin{aligned}
& V_{\mathrm{VN}}=0 \\
& \text { Sample Time }=10 \mu \mathrm{~S}
\end{aligned}
\] & -1.0 & +1.5 & +4.0 & -3.0 & +1.5 & +6.0 & mV \\
\hline Signal Transfer Nonlinearity & \[
\begin{aligned}
& \pm 10 \mathrm{~V} \text { Input, } \mathrm{R}_{\mathrm{L}}=5 \mathrm{~K} \\
& \text { Sample Time }=10 \mu \mathrm{~S} \\
& \text { Hold Time }=1 \mathrm{~ms} \text { (See Note) }
\end{aligned}
\] & - & 0.005 & 0.010 & - & 0.007 & 0.015 & \% of 20V \\
\hline Output Noise & Wideband Noise 100 Hz to 100 kHz Sample Mode & - & 40 & - & - & 50 & - & \(\mu \mathrm{V}\) RMS \\
\hline Hold Mode Settling Time & Settling to 1.0 mV of Final Value, \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & 7.0 & - & - & 7.0 & - & \(\mu \mathrm{s}\) \\
\hline \begin{tabular}{l}
NOTES: \\
1. Guaranteed by design.
\end{tabular} & & & & \multicolumn{5}{|l|}{2. These measurements are made with the devices warmed up. It can be seen that there is a selection trade off between Droop Rate and Hold Mode settling time.} \\
\hline
\end{tabular}
```

ABSOLUTE MAXIMUM RATINGS (Note)

```

Supply Voltage (V + minus V-) . . . . . . . . . . . . . . . . . . . 36V
Power Dissipation .................................. . . . 500 mW
Input Voltage . . . . . . . . . . . . . . . Equal to Supply Voltage
Logic and Logic Reference
Voltage . . . . . . . . . . . . . . . . . Equal to Supply Voltage Output Short Circuit Duration . . . . . . . . . . . . . . . Indefinite
Hold Capacitor Short Circuit Duration . . . . . . . . . . . . 60 sec
Storage Temperature Range ......... . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Lead Temperature (Soldering 60 sec ) . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)

Operating Temperature Range
SMP-10AY, BY ...................... . . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
SMP-10EY, FY . . . . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)
SMP-11AY, BY ........................ . \(-55^{\circ} \mathrm{C}\) to \(125^{\circ} \mathrm{C}\)
SMP-11EY, FY, GY . . . . . . . . . . . . . . . . . . . . . \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\)
DICE Junction Temperature \(\left(\mathrm{T}_{\mathrm{j}}\right) \ldots . . .-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

NOTE: Absolute ratings apply to both DICE and packaged parts unless otherwise noted

ELECTRICAL CHARACTERISTICS \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=0.005 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{LC}}\) connected to ground. \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+70^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{\begin{tabular}{l}
SMP-10E \\
SMP-11E
\end{tabular}} & \multicolumn{3}{|c|}{\[
\begin{aligned}
& \text { SMP-10F } \\
& \text { SMP-11F }
\end{aligned}
\]} & \multicolumn{4}{|c|}{SMP-11G} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & MIN & TYP & MAX & UNITS \\
\hline Zero Scale Error & \(\mathrm{V}_{\mathrm{zs}}\) & \(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\text {LOG }}=3.5 \mathrm{~V}\) & - & 0.75 & 2.0 & - & 1.0 & 4.0 & - & 2.7 & 10 & mV \\
\hline Input Bias Current & \(\mathrm{I}_{B}\) & \(\mathrm{V}_{1 \mathrm{~N}}=0 \mathrm{~V}\) & - & 35 & 75 & - & 40 & 140 & - & 50 & 250 & nA \\
\hline Leakage (Droop) Current & \(\mathrm{I}_{\mathrm{DR}}\) & \begin{tabular}{l}
Device Warmed Up SMP-10 \\
See Note 2 SMP-11
\end{tabular} & & \[
\begin{array}{r}
0.05 \\
0.5
\end{array}
\] & \[
\begin{array}{r}
0.25 \\
1.8
\end{array}
\] & - & \[
\begin{array}{r}
0.080 \\
0.6
\end{array}
\] & \[
\begin{array}{r}
0.65 \\
2.8
\end{array}
\] & - & & 5 & nA \\
\hline Droop Rate & \(\mathrm{dV}_{\mathrm{CH}} / \mathrm{dt}\) & \begin{tabular}{l}
Device Warmed UpSMP-10 \\
See Note 2 \\
SMP-11
\end{tabular} & & \[
\begin{array}{r}
10 \\
100
\end{array}
\] & \[
\begin{array}{r}
50 \\
360
\end{array}
\] & - & \[
\begin{array}{r}
16 \\
120
\end{array}
\] & \[
\begin{aligned}
& 130 \\
& 560
\end{aligned}
\] & - & \[
140
\] & \[
1000
\] & \(\mu \mathrm{V} / \mathrm{ms}\) \\
\hline Voltage Gain & \(A_{V}\) & \begin{tabular}{l}
Sample Mode
\[
V_{I N}= \pm 10 \mathrm{~V}, R_{L}=5 \mathrm{k} \Omega
\] \\
or \(\mathrm{V}_{\mathrm{IN}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k} \Omega\)
\end{tabular} & 0.99955 & . 99976 & - & 0.99950 & 0.99972 & - & 0.99930 & 0.99970 & - & V/V \\
\hline Power Supply Rejection Ratio & PSRR & Sample Mode
\[
V_{S}= \pm 9 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}
\] & 80 & 90 & - & 75 & 80 & - & 70 & 90 & - & dB \\
\hline Logic Control Input Current & \(\mathrm{I}_{\text {LC }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & - & -1 & -2 & - & -1 & -3 & - & -1 & -4 & \(\mu \mathrm{A}\) \\
\hline Logic Input & \(\mathrm{I}_{\text {S/H }}\) & \begin{tabular}{l}
Sample Mode
\[
V_{S / H}=0.5 \mathrm{~V}
\] \\
Hold Mode
\[
V_{S / H}=5.0 \mathrm{~V}
\]
\end{tabular} & -
- & -5
0.2 & -15 & -
- & -5
0.2 & -15 & -
- & -5
0.2 & -15 & \(\mu \mathrm{A}\)
nA \\
\hline Differential Logic Threshold & & & 0.8 & 1.3 & 2.0 & 0.8 & 1.3 & 2.0 & 0.8 & 1.3 & 2.0 & V \\
\hline
\end{tabular}

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\)} & \multicolumn{2}{|r|}{\multirow[b]{2}{*}{PACKAGE IS 14 PIN DIP}} & \multirow[b]{3}{*}{OPERATING TEMPERATURE RANGE} \\
\hline \multirow[b]{2}{*}{\[
\begin{aligned}
& \text { VZS } \\
& (\mathrm{mV})
\end{aligned}
\]} & \begin{tabular}{l}
DROOP \\
RATE IN
\end{tabular} & & & \\
\hline & \(\mu \mathrm{V} / \mathrm{mS}\) & HERMETIC & PLASTIC & \\
\hline 1.5* & 20 & SMP10AY & - & MIL \\
\hline 3.0* & 50 & SMP10BY & & MIL \\
\hline 1.5 & 20 & - & SMP10EP & COM \\
\hline 3.0 & 50 & & SMP10FP & COM \\
\hline 1.5* & 200 & SMP11Y & - & MIL \\
\hline 3.0* & 500 & SMP11Y & & MIL \\
\hline 1.5 & 200 & - & SMP11EP & COM \\
\hline 3.0 & 500 & & SMP11FP & COM \\
\hline 7.0 & 900 & & SMP11GP & COM \\
\hline
\end{tabular}
*Also available with MIL-STD-883B processing. To order add/883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information,
Section 2.

ELECTRICAL CHARACTERISTICS \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=0.005 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{LC}}\) connected to ground, \(-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { SMP-10A } \\
\text { SMP-11A } \\
\text { TYP }
\end{gathered}
\] & MAX & MIN & \[
\begin{gathered}
\text { SMP-10B } \\
\text { SMP-11B } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline Zero Scale Error & \(\mathrm{v}_{\mathrm{zS}}\) & \(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\text {LOG }}=3.5 \mathrm{~V}\) & - & 1.25 & 3.0 & - & 1.60 & 5.5 & mV \\
\hline Input Bias Current & \(I_{B}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & - & 60 & 150 & - & 70 & 280 & \(n A\) \\
\hline Leakage (Droop) Current & \(I_{\text {DR }}\) & \[
\begin{array}{ll}
T_{A}=-55^{\circ} \mathrm{C} & \text { SMP-10 } \\
\mathrm{T}_{A}=+125^{\circ} \mathrm{C} & \\
T_{A}=\text { Full Range } & \text { SMP-11 } \\
\text { See Note 2 } & \\
\hline
\end{array}
\] & -
-
- & \[
\begin{array}{r}
0.050 \\
0.60 \\
0.60
\end{array}
\] & \[
\begin{array}{r}
0.50 \\
1.50 \\
4.0
\end{array}
\] & -
-
- & \[
\begin{array}{r}
0.080 \\
0.90 \\
0.90
\end{array}
\] & \[
\begin{aligned}
& 1.22 \\
& 4.00 \\
& 10.0
\end{aligned}
\] & \(n A\) \\
\hline Droop Rate & \(d \mathrm{~V}_{\mathrm{CH}} / \mathrm{dt}\) & \[
\begin{array}{ll}
T_{A}=-55^{\circ} \mathrm{C} & \text { SMP-10 } \\
T_{A}=+125^{\circ} \mathrm{C} & \\
T_{A}=\text { Full Range } & \\
\text { See Note 2 } & \text { SMP-11 }
\end{array}
\] & -
-
- & \[
\begin{array}{r}
10 \\
120 \\
120
\end{array}
\] & \[
\begin{aligned}
& 100 \\
& 300 \\
& 800
\end{aligned}
\] & -
-
- & \[
\begin{array}{r}
16 \\
180 \\
180
\end{array}
\] & \[
\begin{array}{r}
250 \\
800 \\
2000
\end{array}
\] & \(\mu \mathrm{V} / \mathrm{ms}\) \\
\hline Voltage Gain & \(A_{V}\) & Sample Mode
\[
\begin{aligned}
& \mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega \\
& \text { or } \mathrm{V}_{\mathrm{IN}}= \pm 5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k} \Omega
\end{aligned}
\] & 0.99950 & 0.99972 & - & 0.99940 & 0.99968 & - & V/V \\
\hline Power Supply Rejection Ratio & PSRR & Sample Mode
\[
V_{S}= \pm 9 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}
\] & 78 & 88 & - & 72 & 90 & - & dB \\
\hline Logic Control Input Current & l LC & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & - & -1 & -3 & - & -1 & -5 & \(\mu \mathrm{A}\) \\
\hline Logic Input & \(\mathrm{I}_{\mathrm{S} / \mathrm{H}}\) & \begin{tabular}{l}
Sample Mode
\[
V_{S / H}=0.6 \mathrm{~V}
\] \\
Hold Mode
\[
V_{S / H}=5.0 \mathrm{~V}
\]
\end{tabular} & -
- & \[
\begin{aligned}
& -5 \\
& 0.2
\end{aligned}
\] & -15 & -
- & -5
0.2 & -15 & \(\mu A\)
\(n A\) \\
\hline Differential Logic Threshold & & & 0.8 & 1.3 & 2.0 & 0.8 & 1.3 & 2.0 & V \\
\hline \begin{tabular}{l}
NOTES: \\
1. Guaranteed by design.
\end{tabular} & & & These that the settling & neasuremen re is a sele time. & ts are ction & with the off betw & devices war en Droop & ned up Rate & n be seen old Mode \\
\hline
\end{tabular}

\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=0.005 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{LC}}\) connected to ground, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{aligned}
& \text { SMP-10N } \\
& \text { SMP-11N } \\
& \text { LIMIT }
\end{aligned}
\] & \[
\begin{aligned}
& \text { SMP-10G } \\
& \text { SMP-11G } \\
& \text { LIMIT }
\end{aligned}
\] & UNITS \\
\hline Zero Scale Error & \(\mathrm{v}_{\mathrm{zs}}\) & \begin{tabular}{l}
\[
V_{I N}=0, V_{L O G}=3.5 \mathrm{~V}
\] \\
Hold Mode
\end{tabular} & 1.5 & 3.0 & mV MAX \\
\hline Input Bias Current & \(I_{B}\) & \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) & 50 & 90 & nA MAX \\
\hline Leakage (Droop) Current & \(I_{\text {DR }}\) & Device Warmed Up \(\begin{aligned} & \text { SMP-10 } \\ & \text { SMP-11 }\end{aligned}\) & \[
\begin{array}{r}
0.10 \\
\hline
\end{array}
\] & \[
\begin{array}{r}
0.25 \\
2.5 \\
\hline
\end{array}
\] & nA MAX \\
\hline Droop Rate & \(I_{\text {DR }}\) & Device Warmed Up \(\begin{aligned} & \text { SMP-10 } \\ & \text { SMP-11 }\end{aligned}\) & \[
\begin{array}{r}
20 \\
200
\end{array}
\] & \[
\begin{array}{r}
50 \\
500
\end{array}
\] & \(\mu \mathrm{V} / \mathrm{ms} \mathrm{MAX}\) \\
\hline Voltage Gain & \(A_{V}\) & Sample Mode
\[
\begin{aligned}
& V_{\mathbb{I N}}= \pm 10 \mathrm{~V} \\
& \text { or } \mathrm{V}_{\mathbb{I N}}= \pm 5 \mathrm{~V}
\end{aligned}
\] & 0.99963 & 0.99953 & V/V MIN \\
\hline Hold Capacitor Charging Current & \(\mathrm{I}_{\mathrm{CH}}\) & \(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }} \geq \pm 3 \mathrm{~V}\) & 30 & 20 & mA MIN \\
\hline Input Voltage Range and/or Output Voltage Swing & & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k} \Omega\) & \(\pm 11\) & \(\pm 10.5\) & \(V\) MIN \\
\hline Power Supply Rejection Ratio & PSRR & Sample Mode
\[
V_{S}= \pm 9 \mathrm{~V} \text { to } \pm 18 \mathrm{~V}
\] & 82 & 77 & dB MIN \\
\hline Power Consumption & \(P_{D}\) & Sample Mode \(\mathrm{V}_{\mathrm{IN}}=0\) & 180 & 210 & mW MAX \\
\hline Logic Reference Input Current & & & -2 & -3 & \(\mu \mathrm{A}\) MAX \\
\hline Logic Input & \(\mathrm{I}_{\mathrm{S} / \mathrm{H}}\) & \begin{tabular}{l}
Sample Mode
\[
V_{S / H}=0.6 \mathrm{~V}
\] \\
Hold Mode
\[
V_{S / H}=5 \mathrm{~V}
\]
\end{tabular} & -15
0 & -15
0 & \begin{tabular}{l}
\(\mu \mathrm{A}\) MAX \\
nA MAX
\end{tabular} \\
\hline Differential Logic Threshold & & \(\mathrm{V}_{\mathrm{LC}}=0\) & \[
\begin{aligned}
& 2.0 \\
& 0.8 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 2.0 \\
& 0.8
\end{aligned}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline
\end{tabular}

TYPICAL ELECTRICAL CHARACTERISTICS \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=0.005 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{LC}}\) connected to ground, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \[
\begin{aligned}
& \text { SMP-10N } \\
& \text { SMP-11N } \\
& \text { TYP }
\end{aligned}
\] & \[
\begin{gathered}
\text { SMP-10G } \\
\text { SMP-11G } \\
\text { TYP }
\end{gathered}
\] & UNITS \\
\hline Acquisition Time & & 10 V step to \(0.1 \%\) of final value & 3.5 & 3.5 & \(\mu \mathrm{S}\) \\
\hline Aperture Time & \(\mathrm{t}_{\mathrm{a}}\) & & 50 & 50 & ns \\
\hline Charge Transter & \(Q_{\text {t }}\) & \(\mathrm{V}_{\mathrm{IN}}=0, \mathrm{~V}_{\mathrm{LOG}}=3.5 \mathrm{v}\) & 5 & 5 & pC \\
\hline Slew Rate & SR & \(\mathrm{V}_{\mathrm{IN}}= \pm 10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=2 \mathrm{k} \Omega\) & 10 & 10 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline
\end{tabular}

TYPICAL PERFORMANCE CURVES


SMP-10
DROOP RATE
vs TEMPERATURE


AMPLITUDE CHANGE IN HOLD STEP vs INPUT VOLTAGE


SMP-11
DROOP RATE
vs TEMPERATURE


LOGIC INPUT CURRENT


HOLD MODE
POWER SUPPLY REJECTION


INPUT BIAS CURRENT
vs TEMPERATURE


GAIN ERROR


\section*{TYPICAL PERFORMANCE CURVES}



POWER DISSIPATION vs FREQUENCY INPUT \(=\mathbf{V}_{\mathbf{p k}} \operatorname{Sin} \omega \mathbf{t}\)


OUTPUT WIDEBAND NOISE vs BANDWIDTH \((0.1 \mathrm{~Hz}\) TO FREQUENCY INDICATED）


SAMPLE MODE POWER SUPPLY REJECTION


MAXIMUM INPUT SIGNAL AMPLITUDE vs FREQUENCY


HOLD CAPACITOR CHARGING CURRENT vs INPUT OUTPUT VOLTAGE


SMP-10/SMP-11 ACQUISITION TIMES


\section*{APPLICATIONS INFORMATION}

ZERO SCALE NULL ADJUSTMENT


During the null adjustment, the amplifier should be switched continuously between the "sample" and "hold" mode. The error should be adjusted to read zero when the unit is in the "hold" mode. In this way, both offset voltage errors and charge transfer errors are adjusted to zero.

LOGIC CONTROL


As shown in the Figure, the sample/hold mode control is accomplished by steering the current \(\left(l_{1}\right)\) through Q1 or Q2, thus providing high-speed switching and a predictable logic
threshold. For TTL and DTL interface, simply ground \(V_{\text {LC }}\) (Pin 13). For CMOS, HTL and HNIL interface, the appropriate threshold voltage, allowing for 2 diode drops for D1 and \(\mathrm{V}_{\mathrm{BE}}\) of Q3, should be applied to \(\mathrm{V}_{\mathrm{LC}}\).

For proper operation, the \(\mathrm{V}_{\mathrm{LC}}\) (logic control) must always be at least 3.5 V below the positive supply and 2.0 V above the negative supply.
Sample and hold control voltage (S/H) must always be at least 2.8 V above the negative supply.

\section*{GUARDING AND GROUNDING LAYOUT}

The use of a ground plane is strongly recommended to minimize ground path resistances. Separate analog and digital grounds should be used, and it is advisable to keep these two ground systems isolated until they are tied back to the common system ground. Digital currents should not flow back to the system ground through the analog ground path.


\section*{HOLD CAPACITOR RECOMMENDATIONS}

The hold capacitor \(\left(\mathrm{C}_{\mathrm{H}}\right)\) acts as a memory element and also as a compensating capacitor for the sample and hold amplifier. For stable operation, a minimum value of 2000 pF is recommended, with no limit set for the maximum value. The devices have been internally trimmed for \(\mathrm{C}_{\mathrm{H}}=5000 \mathrm{pF}\). Other values of \(C_{H}\) will cause a zero scale shift, which can be calculated from the following equation:
\[
\Delta V_{Z S}(m V)=\frac{5(p C) \times 10^{3}}{C_{H}(p F)}-1
\]

The hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below \(85^{\circ} \mathrm{C}\), polystyrene capacitors are recommended, while teflon capacitors are recomended for higher temperature applications.

SIGNAL TRANSFER NONLINEARITY TEST CIRCUIT


GAP-01

\section*{ANALOG SIGNAL PROCESSING SUBSYSTEM}

\section*{FEATURES}
\begin{tabular}{|c|c|}
\hline Low Zero Scale Error & 3.0 mV \\
\hline - Low Droop Rate & \(0.1 \mathrm{mV} / \mathrm{ms}\) \\
\hline - Wide Bandwidth & 400 kHz \\
\hline - Digitally Selected Signal Path & \\
\hline - Uncommitted Comparator On Chip & \\
\hline - Wide Application Versatility & \\
\hline - Synchronous Demodulator & \\
\hline - Absolute Value Amplifier & \\
\hline - Two-Channel S/H Amplifier & \\
\hline - Two-Channel Multiplexer with Gain & \\
\hline
\end{tabular}

\section*{GENERAL DESCRIPTION}

Designed as a general-purpose analog processing subsystem, the GAP-01 combines many commonly used system building blocks within a single integrated circuit. Being a monolithic design, the GAP-01 offers significant performance and package density advantages over discrete designs without sacrificing system versatility.
The basic circuit versatility stems from the GAP-01's architecture. The circuit features two differential input transconductance amplifiers, two low-glitch current mode switches, an output voltage buffer amplifier and a precision comparator.
Both transconductance input amplifier outputs are switched by current mode switches into the voltage follower output stage, thus providing two digitally selectable signal paths through the device. Gain through the two channels may be different in both sign and magnitude with proper feedback selection. An external capacitor provides loop compensation and doubles as a hold or "memory" capacitor when the GAP-01 functions as a dual-channel sample/hold amplifier. Offset voltage and charge transfer errors are actively trimmed by using the "Zener Zap" trim technique. The output buffer features an FET input stage to reduce droop rate error in S/H applications. A bias current cancellation circuit minimizes droop error at high ambient temperature.
The inclusion of a precision comparator on chip increases the GAP-01's versatility and cost effectiveness in non-linear or data conversion applications. The output high voltage level is set by external resistors. This scheme maximizes noise immunity and permits interface to all standard logic families - TTL, DTL, and CMOS.

Several applications exploit the ability to select the signal path through the GAP-01. As a two-channel multiplexer or analog switch, the GAP-01 high input impedance offers advantages when switching high impedance signals. Gain
through the "MUX" is also possible. The GAP-01 operates as a sample/hold amplifier in the hold mode when both input amplifiers are unselected. With the on-board comparator, a two-channel successive approximation analog-todigital conversion (ADC) system may be constructed. Combining a sign-magnitude, digital-to-analog (DAC) converter with the GAP-01 results in a four-quadrant multiplying DAC. The GAP-01 contains all the functional devices needed to perform synchronous demodulation or implement the absolute value function.

FUNCTIONAL DIAGRAM


\section*{CONTROL LOGIC}


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{GAP01A/E} & \multicolumn{3}{|r|}{GAP01B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{" \(\mathrm{g}_{\mathrm{m}}\) " AMPLIFIERS A, B} \\
\hline Zero Scale Error & \(\mathrm{v}_{\text {zS }}\) & & - & 2.0 & 3.0 & - & 3.0 & 6.0 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 2.0 & 4.0 & - & 3.0 & 7.0 & mV \\
\hline Input Bias Current & \({ }^{\prime}\) B & & - & 80 & 150 & - & 80 & 250 & nA \\
\hline Input Offset Current & l OS & & - & 20 & 40 & - & 50 & 100 & nA \\
\hline Voltage Gain & \(A_{V}\) & & 18 & 25 & - & 10 & 25 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 80 & 90 & - & 74 & 90 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 86 & 96 & - & 76 & 96 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 2) & \(\pm 11.5\) & \(\pm 12.0\) & - & \(\pm 11.5\) & \(\pm 12.0\) & - & V \\
\hline Slew Rate & SR & & - & 0.5 & - & - & 0.5 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Feedthrough Error & & \(\Delta V_{\text {IN }}=20 \mathrm{~V}, \mathrm{DET}=1, \mathrm{RST}=0\) & 66 & 80 & - & 76 & 80 & - & dB \\
\hline Acquisition Time to 0.1\% Accuracy & \(t_{a}\) & 20 V Step, \(\mathrm{A}_{\mathrm{VCL}}=+1\) & - & 41 & 70 & - & 41 & 70 & \(\mu \mathrm{S}\) \\
\hline Acquisition Time to 0.01\% Accuracy & \(t_{a}\) & 20 V Step, \(\mathrm{A}_{\mathrm{VCL}}=+1\) & - & 45 & - & - & 45 & - & \(\mu \mathrm{S}\) \\
\hline \multicolumn{10}{|l|}{COMPARATOR} \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 0.5 & 1.5 & - & 1.0 & 3.0 & mV \\
\hline Input Bias Current & \(I_{B}\) & & - & 700 & 1000 & - & 700 & 1000 & nA \\
\hline Input Offset Current & Ios & & - & 75 & 300 & - & 75 & 300 & nA \\
\hline Voltage Gain & \(A_{V}\) & \(2.0 \mathrm{k} \Omega\) Pull-up Resistor to 5.0 V (Note 2) & 5 & 7.5 & - & 3.5 & 7.0 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 82 & 106 & - & 82 & 106 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 76 & 90 & - & 76 & 90 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 2) & \(\pm 11.5\) & \(\pm 12.5\) & - & \(\pm 11.5\) & \(\pm 12.5\) & - & V \\
\hline Low Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {sink }} \leq 5.0 \mathrm{~mA}\), Logic GND \(=0 \mathrm{~V}\) & -0.2 & 0.15 & 0.4 & -0.2 & 0.15 & 0.4 & V \\
\hline "OFF" Output Leakage Current & 'L & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & - & 25 & 80 & - & 25 & 80 & \(\mu \mathrm{A}\) \\
\hline Output Short Circuit Current & \({ }^{\prime} \mathrm{sc}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & 7.0 & 12 & 45 & 7.0 & 12 & 45 & mA \\
\hline Response Time & \(t_{s}\) & 5mV Overdrive, (Note 3) 2.0k \(\Omega\) Pull-up Resistor to 5.0 V & - & 150 & - & - & 150 & - & ns \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS-RST, DET (See Note 3)} \\
\hline Logic "1" Input Voltage & \(\mathrm{V}_{\mathrm{H}}\) & & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logic " 0 " Input Voltage & \(\mathrm{V}_{\mathrm{L}}\) & & - & - & 0.8 & - & - & 0.8 & \(v\) \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\mathrm{H}}=3.5 \mathrm{~V}\) & - & 0.02 & 1.0 & - & 0.02 & 1.0 & \(\mu \mathrm{A}\) \\
\hline Logic "0" Input Current & \(\mathrm{I}_{\text {INL }}\) & \(\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}\) & - & 1.6 & 10 & - & 2.0 & 10 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{10}{|l|}{MISCELLANEOUS} \\
\hline Droop Rate & \(\mathrm{V}_{\mathrm{DR}}\) & \(\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}\) (Note 1) & - & 0.02 & 0.07 & - & - & 0.1 & \(\mathrm{mV} / \mathrm{ms}\) \\
\hline \begin{tabular}{l}
Output Voltage Swing: \\
Amplifier C
\end{tabular} & \(\mathrm{V}_{\mathrm{OP}}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & \(\pm 11.5\) & \(\pm 12.5\) & - & \(\pm 11.0\) & \(\pm 12.0\) & - & V \\
\hline Short Circuit Current: Amplifier C & \(I_{\text {Sc }}\) & & 7.0 & 15 & 40 & 7.0 & 15 & 40 & mA \\
\hline Switch Aperture Time & \(t_{\text {ap }}\) & & - & 75 & - & - & 75- & \(n \mathrm{~S}\) & \\
\hline Switch Switching Time & ts & & - & 50 & - & - & 50 & - & ns \\
\hline Slew Rate: Amplifier C & \(\mathrm{S}_{\mathrm{R}}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & - & 2.5 & - & - & 2.5 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Supply Current & \(I_{S Y}\) & No Load & - & 5.0 & 7.0 & - & 5.5 & 8.0 & mA \\
\hline
\end{tabular}

\section*{NOTES:}
1. Due to limited production test times the droop current corresponds to junction temperature ( \(\mathrm{T}_{\mathrm{j}}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for more
than 1 second. PMI specifies droop rate for ambient temperature
2. Guaranteed by design
3. \(\overline{\text { Channel }} \mathrm{A}=" 1\) ", Channel \(\mathrm{B}=\) " 0 ".

ELECTRICAL CHARACTERISTICS \(\left(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\right.\) for GAP01A \& B, GAP01EX \& FX, and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for GAP01EP \& FP.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{GAP01A/E} & \multicolumn{3}{|r|}{GAP01B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{" \(\mathrm{g}_{\mathrm{m}}\) " AMPLIFIERS A, B} \\
\hline Zero Scale Error & \(\mathrm{V}_{\text {zs }}\) & & - & 3.0 & 6.0 & - & 5.0 & 10 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 4.0 & 7.0 & - & 6.0 & 12 & mV \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & 160 & 250 & - & 160 & 550 & nA \\
\hline Input Offset Current & \({ }^{\text {O }} \mathrm{OS}\) & & - & 30 & 100 & - & 30 & 150 & nA \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & & 7.5 & 9.0 & - & 5.0 & 9.0 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 74 & 82 & - & 72 & 80 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 80 & 90 & - & 70 & 90 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 2) & \(\pm 11.0\) & \(\pm 12.0\) & - & \(\pm 10.5\) & \(\pm 12.0\) & - & V \\
\hline Slew Rate & SR & & - & 0.4 & - & - & 0.4 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Acquisition Time to \(0.1 \%\) Accuracy & \(t_{a}\) & 20 V Step, \(\mathrm{A}_{\mathrm{VCL}}=+1.0\) & - & 60 & - & - & 60 & - & \(\mu \mathrm{S}\) \\
\hline \multicolumn{10}{|l|}{COMPARATOR} \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 2.0 & 2.5 & - & 2.0 & 5.0 & mV \\
\hline Input Bias Current & \(I_{B}\) & & - & 1000 & 2000 & - & 1100 & 2000 & \(n \mathrm{~A}\) \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{OS}}\) & & - & 100 & 600 & - & 100 & 600 & \(n \mathrm{~A}\) \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & \(2.0 \mathrm{k} \Omega\) Pull-up Resistor to 5.0 V (Note 2) & 4.0 & 6.5 & - & 2.5 & 6.5 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 80 & 100 & - & 80 & 92 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 72 & 82 & - & 72 & 86 & - & dB \\
\hline Input Voitage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 2) & \(\pm 11.0\) & - & - & \(\pm 11.0\) & - & - & V \\
\hline Low Output Voltage & \(\mathrm{v}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {sink }} \leq 5.0 \mathrm{~mA}\), Logic GND \(=5.0 \mathrm{~V}\) & -0.2 & 0.15 & 0.4 & -0.2 & 0.15 & 0.4 & V \\
\hline "OFF" Output Leakage Current & \(\mathrm{I}_{\mathrm{L}}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & - & 25 & 100 & - & 100 & 160 & \(\mu \mathrm{A}\) \\
\hline Output Short Circuit Current & \(I_{\text {Sc }}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & 6.0 & 10 & 45 & 6.0 & 10 & 45 & mA \\
\hline Response Time & \(t_{s}\) & 5 mV Overdrive. (Note 3) \(2.0 \mathrm{k} \Omega\) Pull-up Resistor to 5.0 V & - & 200 & - & - & 200 & - & ns \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS-RST, DET (See Note 3)} \\
\hline Logic "1" Input Voltage & \(V_{H}\) & & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logic "0" Input Voltage & \(\mathrm{V}_{\mathrm{L}}\) & & - & - & 0.8 & - & - & 0.8 & V \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {NH }}\) & \(\mathrm{V}_{\mathrm{H}}=3.5 \mathrm{~V}\) & - & 0.02 & 1.0 & - & 0.02 & 1.0 & \(\mu \mathrm{A}\) \\
\hline Logic " 0 " Input Current & IINL & \(\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}\) & - & 2.5 & 15 & - & 2.5 & 15 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{10}{|l|}{MISCELLANEOUS} \\
\hline Droop Rate & \(\mathrm{V}_{\text {DR }}\) & \(\mathrm{T}_{\mathrm{J}}=\) Max. Operating Temp. (Note 1) & - & 1.0 & 10 & - & 1.0 & 10 & \\
\hline \begin{tabular}{l}
Output Voltage Swing: \\
Amplifier C
\end{tabular} & \(V_{\text {OP }}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & \(\pm 11.0\) & \(\pm 12.0\) & - & \(\pm 10.5\) & \(\pm 12.0\) & - & V \\
\hline \begin{tabular}{l}
Short Circuit Current: \\
Amplifier C
\end{tabular} & Isc & & 6.0 & 12 & 40 & 6.0 & 12 & 40 & mA \\
\hline Switch Aperture Time & \(t_{a p}\) & & - & 75 & - & - & 75 & - & ns \\
\hline Slew Rate: Amplifier C & \(\mathrm{S}_{\mathrm{R}}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & - & 2.0 & - & - & 2.0 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Supply Current & \(\mathrm{I}_{S Y}\) & No Load & - & 5.5 & 8.0 & - & 6.5 & 10.0 & mA \\
\hline
\end{tabular}

\section*{NOTES}
1. Due to limited production test times the droop current corresponds to junction temperature ( \(\mathrm{T}_{\mathrm{j}}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for more
than 1 second. PMI specifies droop rate for ambient temperature
2. Guaranteed by design.
3. Channel \(\mathrm{A}=" 1\) ", Channel \(\mathrm{B}=\) " 0 ".

ABSOLUTE MAXIMUM RATINGS (Note 2)
Supply Voltage ............................................ \(\pm 18 \mathrm{~V}\)
Power Dissipation ................................... 500 mW
Input Voltage ..................... Equal to Supply Voltage
Logic and Logic Ground
Voltage
Equal to Supply Voltage
Output Short Circuit Duration ................... Indefinite
Amplifier A or B Differential Input Voltage \(\pm 24 \mathrm{~V}\)
Cmparator Differential Input Voltage
Input Voltage \(\pm 6.0 \mathrm{~V}\) Indefinite
Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . \(\pm 24.0 \mathrm{~V}\) Pulsed
(Input Bias Current may degrade from large continuous differential voltages)
Comparator Output Voltage . . . Equal to Positive Supply Voltage Hold Capacitor Short Circuit Duration .......... Indefinite
Storage Temperature ................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{cccc}
\hline \begin{tabular}{l}
\(\mathbf{v}_{\text {LS }}\) \\
\((\mathbf{m V})\)
\end{tabular} & \multicolumn{2}{c}{ MERMETITARY } & INDUSTRIAL
\end{tabular} \begin{tabular}{c} 
PLASTIC \\
COMMERCIAL
\end{tabular}
*Also available with MIL-STD-883B processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{Lead Temperature (Soldering 60 sec ) ............... \(300^{\circ} \mathrm{C}\) Operating Temperature Range}} \\
\hline & & \\
\hline \multicolumn{3}{|l|}{GAP01BX .......................... \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{3}{|l|}{GAP01FX ........................... \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{3}{|l|}{GAP01EP \(\ldots . . . . . . . . . . . . . . . . . . . . . . . . ~ 0^{\circ} \mathrm{C}\) to \(+70^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{3}{|l|}{} \\
\hline & MAXIMUM AMBIENT TEMPERATURE FOR RATING & derate above maximum ambient TEMPERATURE \\
\hline \(18 \cdot \mathrm{Pin}\) DIP ( X\()\) & \(100^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline 18. Pin DIP (P) & \(50^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Maximum package power dissipation vs. ambient temperature.
2. Absolute ratings apply to both DICE and packaged parts, unless otherwise noted.

PIN CONNECTIONS


\section*{DICE CHARACTERISTICS}

1. CHANNEL (B)
2. \(\mathrm{v}+\)
3. OUTPUT
4. \(\mathrm{C}_{\mathrm{H}}\)
5. (A) NULL
6. (A) NULL
7. INVERTING INPUT (A)
8. NON-INVERTING INPUT (A)
9. V -
.
DIE SIZE \(0.090 \times 0.095\) inch
10. NON-INVERTING INPUT (B)
11. INVERTING INPUT (B)
12. (B) NULL
13. (B) NULL
14. COMPARATOR NON-INVERTING INPUT
15. COMPARATOR INVERTING INPUT
16. COMPARATOR OUT
17. LOGIC GND
18. CHANNEL (A)

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline Parameter & SYMBOL & CONDITIONS & GAP-01N LIMIT & UNITS \\
\hline \multicolumn{5}{|l|}{" \(g_{m}\) " AMPLIFIERS A, B} \\
\hline Zero Scale E.rror & \(\mathrm{v}_{\mathrm{zs}}\) & & 6.0 & mV MAX \\
\hline Input Offset Voltage & \(\mathrm{v}_{\text {os }}\) & & 7.0 & \(m \vee\) MAX \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & 250 & nA MAX \\
\hline Input Offset Current & los & & 75 & nA MAX \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & & 10 & V/mV MIN \\
\hline Common Mode Rejection Ratio & CMRR & \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 74 & dB MIN \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \pm 18 \mathrm{~V}\) & 76 & dB MIN \\
\hline Input Voltage Range & \(\mathrm{V}_{C M}\) & (Note 1) & \(\pm 11.5\) & \(\checkmark\) MIN \\
\hline Feedthrough Error & & \(\Delta V_{\text {IN }}=20 \mathrm{~V}, \mathrm{DET}=1, \mathrm{RST}=0\) & 66 & dB MIN \\
\hline \multicolumn{5}{|l|}{COMPARATOR} \\
\hline Input Offset Voltage & \(\mathrm{v}_{\text {OS }}\) & & 3.0 & mV MAX \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & 1000 & nA MAX \\
\hline Input Offset Current & los & & 300 & nA MAX \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & \(2.0 \mathrm{k} \Omega\) Pull-up Resistor to 5.0 V (Note 1) & 3.5 & \(\mathrm{V} / \mathrm{mV}\) MIN \\
\hline Common Mode Rejection Ratio & CMRR & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 82 & dB MIN \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 76 & dB MIN \\
\hline Input Voliage Range & \(\mathrm{V}_{C M}\) & (Note 1) & \(\pm 11.5\) & \(V\) MIN \\
\hline Low Output Voltage & \(\mathrm{v}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {SINK }} \leq 5.0 \mathrm{~mA}\), Logic \(\mathrm{GND}=5.0 \mathrm{~V}\) & \[
\begin{gathered}
0.4 \\
-0.2
\end{gathered}
\] & \begin{tabular}{l}
VMAX \\
V MIN
\end{tabular} \\
\hline "OFF" Output Leakage Current & \(\mathrm{I}_{\mathrm{L}}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & 80 & \(\mu \mathrm{A}\) MAX \\
\hline Output Short Circuit Current & \(\mathrm{I}_{\mathrm{sc}}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & \[
\begin{aligned}
& 45 \\
& 7.0
\end{aligned}
\] & mA MAX mA MIN \\
\hline \multicolumn{5}{|l|}{digital inputs-rst, DET (See Note 3)} \\
\hline Logic " 1 " Input Voltage & \(\mathrm{V}_{\mathrm{H}}\) & & 2.0 & V MIN \\
\hline Logic "0" Input Voltage & \(\mathrm{V}_{\mathrm{L}}\) & & 0.8 & \(\checkmark\) MAX \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\mathrm{H}}=3.5 \mathrm{~V}\) & 1.0 & \(\mu \mathrm{A}\) MAX \\
\hline Logic "0" Input Current & 1 INL & \(\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}\) & 10 & \(\mu \mathrm{A}\) MAX \\
\hline \multicolumn{5}{|l|}{MISCELLANEOUS} \\
\hline Droop Rate & \(V_{\text {DR }}\) & \[
\begin{aligned}
& F_{J}=25^{\circ} \mathrm{C} \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{gathered}
0.1 \\
0.20
\end{gathered}
\] & \begin{tabular}{l}
\(\mathrm{mV} / \mathrm{ms}\) MAX \\
\(\mathrm{mV} / \mathrm{ms}\) MAX
\end{tabular} \\
\hline Output Voltage Swing: Amplifier C & \(\mathrm{V}_{\text {op }}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & \(\pm 11.0\) & V MIN \\
\hline Short Circuit Current: Amplifier C & Isc & & \[
\begin{aligned}
& 40 \\
& 7.0 \\
& \hline
\end{aligned}
\] & \begin{tabular}{l}
mA MAX \\
mA MIN
\end{tabular} \\
\hline Power Supply Current & \(\mathrm{I}_{\mathrm{SY}}\) & No Load & 9.0 & mA MAX \\
\hline
\end{tabular}

\section*{NOTES:}
1. Guaranteed by design.
2. Due to limited production test times the droop current corresponds to junction temperature ( \(\mathrm{T}_{\mathrm{J}}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for more than 1 second. PMI specifies droop rate for ambient temperature ( \(T_{A}\) ) also.

The warmed-up \(\left(T_{A}\right)\) droop current specification is correlated to the junction temperature ( \(T_{j}\) ) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperatures.
3. \(\mathrm{DET}=1, \mathrm{RST}=0\).

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}\) ，and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) ，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & GAP－01N TYPICAL & UNITS \\
\hline \multicolumn{5}{|l|}{＂ \(\mathrm{g}_{\mathrm{m}}\) AMPLIFIERS A，B} \\
\hline Slew Rate & SR & & 0.5 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Acquisition Time & \(\mathrm{ta}_{\mathrm{a}}\) & \(0.1 \%\) Accuracy， 20 V step， \(\mathrm{A}_{\text {VCL }}=1\) & 41 & \(\mu \mathrm{s}\) \\
\hline Acquisition Time & \(\mathrm{ta}_{\mathrm{a}}\) & \(0.01 \%\) Accuracy， 20 V step， \(\mathrm{A}_{\mathrm{VCL}}=1\) & 45 & \(\mu \mathrm{s}\) \\
\hline \multicolumn{5}{|l|}{COMPARATOR} \\
\hline Response Time & & 5 mV Overdrive \(2 \mathrm{k} \Omega\) Pull－up Resistor to +5.0 V & 150 & ns \\
\hline \multicolumn{5}{|l|}{MISCELLANEOUS} \\
\hline Switch Aperture Time & \(\mathrm{t}_{\mathrm{ap}}\) & & 75 & ns \\
\hline Switching Time & \(\mathrm{t}_{\mathrm{s}}\) & & 50 & ns \\
\hline Buffer Slew Rate & \(\mathrm{SR}_{\mathrm{C}}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k} \Omega\) & 2.5 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline
\end{tabular}

\section*{TYPICAL CHARACTERISTIC}

SMALL SIGNAL OPEN LOOP GAIN／PHASE vs FREQUENCY


AMPLIFIER CHARGE INJECTION
ERROR vs INPUT VOLTAGE AND TEMPERATURE


ACQUISITION TIME vs INPUT VOLTAGE STEP SIZE


HOLD MODE POWER SUPPLY REJECTION vs FREQUENCY


DROOP CURRENT vs TEMPERATURE


\section*{TYPICAL CHARACTERISTICS}

COMPARATOR INPUT BIAS CURRENT vs DIFFERENTIAL INPUT VOLTAGE


CHANNEL TO CHANNEL ISOLATION vs FREQUENCY


LARGE SIGNAL NON-INVERTING RESPONSE


COMPARATOR RESPONSE TIME vs TEMPERATURE



COMPARATOR OUTPUT RESPONSE TIME
(2K \(\Omega\) PULL-UP RESISTOR, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) )


\section*{TYPICAL CHARACTERISTICS}

SETTLING TIME FOR -10V TO OV STEP INPUT


OUTPUT SWING OF COMPARATOR vs SUPPLY VOLTAGE


INPUT LOGIC RANGE vs SUPPLY VOLTAGE


SETTLING TIME FOR +10V TO OV STEP INPUT


A AND B INPUT RANGE vs SUPPLY VOLTAGE


SUPPLY CURRENT vs SUPPLY VOLTAGE


COMPARATOR OUTPUT
RESPONSE TIME
(2K \(\Omega\) PULL-UP RESISTOR, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\)


OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE (DUAL SUPPLY OPERATION)


OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE (SINGLE SUPPLY OPERATION)


\section*{TYPICAL CHARACTERISTICS}


\section*{APPLICATION CIRCUITS}

GAP- 01 IN UNITY GAIN (+1) CONFIGURATION


GAP-01 WITH POSITIVE AND NEGATIVE GAINS


\section*{ALTERNATE GAIN CONFIGURATION}
\[
R_{3}=R_{4}=\frac{1}{\frac{1}{R_{1}}+\frac{1}{R_{2}}}
\]
\[
\underline{I}{\underset{\sim}{c}}_{1000 \mathrm{pF}}
\]

IF BOTH CHANNEL A AND CHANNEL \(B\) have the same positive voltage GAIN, A SINGLE VOLTAGE DIVIDER SETS THE GAIN FOR BOTH CHANNELS.

ABSOLUTE VALUE CIRCUIT WITH POLARITY PROGRAMMABLE OUTPUT


\section*{APPLICATION CIRCUITS}

TWO-CHANNEL SAMPLE/HOLD AMPLIFIER


TRACE 1: INPUT SIGNAL B (IV/DIV.)
TRACE 2: INPUT SIGNAL A (0.5V/DIV.)
trace 3: Channel a/channel b CONTROL SIGNAL (5V/DIV.)

TRACE 4: OUTPUT WITH SAMPLE/HOLD


TRACE 1: INPUT SIGNAL B (IV/DIV.)
TRACE 2: SAMPLE/HOLD (5V/DIV.) CONTROL SIGNAL

TRACE 3: OUTPUT SIGNAL (2V/DIV.) CHANNEL A/CHANNEL B = " 1 "

DIGITAL GROUND CONNECTION FOR SINGLE SUPPLY OPERATION
GAP.07

LOGIC LEVEL TRANSLATION FOR GAP-01 SINGLE SUPPLY OPERATION

\section*{APPLICATION CIRCUITS}

FOUR QUADRANT MULTIPLYING DAC


\section*{APPLICATION CIRCUITS}

\section*{SYNCHRONOUS DEMODULATION OF LVDT SIGNAL}


OV TRACE 1A: LVDT SINEWAVE EXCITATION (TEST POINT 1) -2V/DIV. TRACE 1B: GAP- 01 COMPARATOR OUTPUT (TEST POINT 3) \(-5 \mathrm{~V} / \mathrm{DIV}\).

OV TRACE 2: BUFFERED LVDT OUTPUT AT GAP-01 INPUT (TEST POINT 2) \(0.5 \mathrm{~V} / \mathrm{DIV}\).

OV TRACE 3A: LVDT SIGNAL AFTER GAP-01 SYNCHRONOUS DEMODULATION (TEST POINT 4) \(-0.5 \mathrm{~V} / \mathrm{DIV}\).
TRACE 3B: DC OUTPUT LEVEL INDICATING LVDT CORE POSITION (TEST POINT 5) \(0.5 \mathrm{~V} / \mathrm{DIV}\).

\section*{APPLICATION INFORMATION}

\section*{CAPACITOR RECOMMENDATIONS}

The external capacitor \(\left(C_{H}\right)\) serves as the compensation capacitor and hold capacitor in sample/hold applications. Stable operation requires a minimum value of 500 pF . Larger capacitors may be used to lower droop rate errors, but acquisition time will increase and bandwidth decrease.
The capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below \(85^{\circ} \mathrm{C}\), a polystyrene capacitor is recommended, while a Teflon capacitor is recommended for high temperature environments.

\section*{COMPARATOR}

The comparator output high level \(\left(\mathrm{V}_{\mathrm{OH}}\right)\) is set by external resistors. It's possible to optimize noise immunity while interfacing to all standard logic families - TTL, DTL, and CMOS. Figure 1 shows the comparator output with external tevel setting resistors. Table I gives typical \(\mathrm{R}_{1}\) and \(\mathrm{R}_{2}\) values for common circuit conditions.

With the comparator in the low state ( \(\mathrm{V}_{\mathrm{OL}}\) ), the output stage will be required to sink a current approximately equal to \(V_{C} / R_{1}\).


Table I.
\begin{tabular}{cccc}
\hline \(\mathbf{V}_{\mathrm{C}}\) & \(\mathbf{V}_{\mathrm{OH}}\) & \(\mathbf{R}_{1}\) & \(\mathbf{R}_{2}\) \\
\hline 5 & 3.5 & 2.7 K & 6.2 K \\
\hline 5 & 5.0 & 2.7 K & \(\infty\) \\
\hline 15 & 3.5 & 4.7 K & 1.5 K \\
\hline 15 & 5.0 & 4.7 K & 2.4 K \\
\hline 15 & 7.5 & 7.5 K & 7.5 K \\
\hline 15 & 10.0 & 7.5 K & 15 K \\
\hline
\end{tabular}

The maximum comparator high output voltage \(\left(\mathrm{V}_{\mathrm{OH}}\right)\) should be constrained to:
\[
\mathrm{V}_{\mathrm{OH}}(\max )<\mathrm{V}+-2 \mathrm{~V}
\]

\section*{CAPACITOR GUARDING AND GROUND LAYOUT}

Ground planes are recommended to minimize ground path resistance. Separate analog and digital grounds should be used. The two ground systems are tied together only at the common system ground. Avoid digital currents returning to the system ground through the analog ground path.

The \(\mathrm{C}_{\mathrm{H}}\) terminal (Pin 4) is a high-impedance point since a transconductance amplifier is used as the input amplifier. To minimize gain errors and maintain the GAP-01's inherently low droop rate, guarding Pin 4 is recommended.


\section*{LOGIC CONTROL}

The input transconductance amplifier outputs are switched by the digital logic signals channel A and channe! B. Two signal paths through the GAP-01 are possible.

The logic threshold voltage is 1.4 volts when digital ground is at zero volts. Other threshold voltages ( \(\mathrm{V}_{\mathrm{TH}}\) ) may be selected by applying the formula:
\[
V_{T H} \approx 1.4 \mathrm{~V}+\text { Digital Ground Potential. }
\]

For proper operation, digital ground must always be at least 3.5 V below the positive supply and 2.5 V above the negative supply. The logic signals must always be at least 2.8 V above the negative supply.

Operating the digital ground at other than zero volts does influence the comparator output low voltage. The \(\mathrm{V}_{\mathrm{OL}}\) level is


\section*{APPLICATION INFORMATION}
reference to digital ground and will follow any changes in digital ground potential:
\(\mathrm{V}_{\mathrm{OL}} \approx 0.2 \mathrm{~V}+\) Digital Ground Potential.

\section*{ZERO SCALE ERROR ADJUSTMENT}

For sample/hold applications the zero scale error (Vos plus charge injection error) can be adjusted to zero. With the input to each channel equal to zero, the GAP-01 is switched between the sample mode (either channel A or channel B active) and the hold mode (channel \(A=1\), channel \(B=0\) ). The output is adjusted to read zero when the unit is in the hold mode.
The \(\mathrm{V}_{\mathrm{ZS}}\) trim circuit is identical to the \(\mathrm{V}_{\mathrm{OS}}\) trim circuit.

\section*{OFFSET VOLTAGE ERROR ADJUSTMENT}

Offset voltage through either \(\overline{\text { channel } A}\) or channel B may be nulled with an external \(100 \mathrm{k} \Omega\) potentiometer.


\section*{MONOLITHIC PEAK DETECTOR WITH RESET AND HOLD MODE}

\section*{FEATURES}- Monolithic Design for Reliability and Low Cost
            20V Step to 0.1\% ..................................... \(41 \mu \mathrm{~S}\)

- Digitally Selected Hold and Reset Modes
- Reset Voltage Buffer Amplifier
- Logic Signals TTL and CMOS Compatible
- Uncommitted Comparator on Chip

- Wide Differential Input Voltage Range ..... \(\pm 24 V\)
- Convenient 2 Supply Operation ..... \(\pm 15 \mathrm{~V}\)
- Settling Time20V Step to 0.1\%\(41 \mu \mathrm{~S}\)

- High Slew Rate ........................................ \(0.5 \mathrm{v} / \mu \mathrm{S}\)
- High Slew Rate ..... \(0.5 \mathrm{v} / \mu \mathrm{S}\)

- Low Droop Rate
Low Droop Rate


\(T_{A}=25^{\circ} \mathrm{C}\)\(10 \mathrm{mV} / \mathrm{ms}\)

- Low Zero Scale Error

                                3.0 mV
- Low Zero Scale Error ..... 3.0 mV- Reset Voltage Buffer Amplifier

- Reset to Positive or Negative Voltage Levels
- Reset to Positive or Negative Voltage LevelsLogic Signais TTL and CMOS Compatible- Uncommitted Comparator on Chip帾

Innovative design techniques were developed to maximize the advantages monolithic technology presented. Transconductance ( \(g_{m}\) ) amplifiers were chosen over conventional voltage amplifier circuit building blocks. The " \(g_{m}\) amplifiers simplify internal frequency compensation, minimize acquisition time and maximize circuit accuracy. The \(\mathrm{g}_{\mathrm{m}}\) amplifier outputs are easily switched by low glitch current steering circuits. The steered outputs are clamped to reduce charge injection errors upon entering the peak hold mode or exiting the reset mode. The inherently low zero scale error, is reduced further by active "Zener-Zap" trimming to optimize overall accuracy.
The output buffer amplifier features an FET input stage to reduce droop rate error during lengthy peak hold periods. A bias current cancellation circuit minimizes droop error at high ambient temperatures.

Many system functions are included in the PKD-01. The external hold capacitor is resettable to any voltage within the output buffer input voltage range. The analog reset voltage is applied through a high impedance, switched " \(g_{m}\) " amplifier. The reset buffer amplifier, B, may operate as a inverting or non-inverting gain stage.

Through the \(\overline{\mathrm{DET}}\) control pin, new peaks may either be detected or ignored. Detected peaks are presented as positive output levels. Positive or negative peaks may be detected without additional active circuits since amplifier A can operate as an inverting or non-inverting gain stage.
An uncommitted comparator provides many application options. Status indication and logic shaping/shifting are typical examples.

FUNCTIONAL DIAGRAM


ABSOLUTE MAXIMUM RATINGS (Note 2)
Supply Voltage .......................................... \(\pm 18 \mathrm{~V}\)
Power Dissipation .................................... 500 mW
Input Voltage ..................... Equal to Supply Voltage
Logic and Logic Ground Voltage \(\qquad\) Equal to Supply Voltage
Output Short Circuit Duration .................... Indefinite
Amplifier A or B Differential Input Voltage ........... \(\pm 24 \mathrm{~V}\)
Comparator Differential Input Voltage
Input Voltage . ............................ \(\pm 6.0 \mathrm{~V}\) Indefinite
Input Voltage ............................... \(\pm 24.0 \mathrm{~V}\) Pulsed
(Input Bias Current may degrade from large continuous differential voltages)
Comparator Output Voltage . . Equal to Positive Supply Votage Hold Capacitor Short Circuit Duration ........... Indefinite Storage Temperature ..................... \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)

Lead Temperature (Soldering 60 sec ) ................ \(300^{\circ} \mathrm{C}\) Operating Temperature Range
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{PKD01AY, PKD01BY ................. . \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)} \\
\hline \multicolumn{3}{|l|}{\multirow[t]{2}{*}{PKD01EY, PKD01FY . . . . . . . . . . . . . . . . . . . . \(22^{\circ} 0^{\circ} \mathrm{C}\) 的 的 \(+85^{\circ} \mathrm{C}\)}} \\
\hline & & \\
\hline \multicolumn{3}{|l|}{Dice Junction Tempera} \\
\hline & maximum ambient TEMPERATURE FOR RATING & derate above MAXIMUM AMBIENT TEMPERATURE \\
\hline 14-Pin DIP (Y) & \(80^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline 14-Pin DIP (P) & \(50^{\circ} \mathrm{C}\) & \(6 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

\section*{NOTES:}
1. Maximum package power dissipation vs. ambient temperature.
2. Absolute ratings apply to both DICE and packaged parts unless otherwise noted.

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PKD01A/E} & \multicolumn{3}{|r|}{PKD01B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{" \(\mathrm{g}_{\mathrm{m}}\) " AMPLIFIERS A, B} \\
\hline Zero Scale Error & \(\mathrm{V}_{\text {zs }}\) & & - & 2.0 & 3.0 & - & 3.0 & 6.0 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 2.0 & 4.0 & - & 3.0 & 7.0 & mV \\
\hline Input Bias Current & \(I_{B}\) & & - & 80 & 150 & - & 80 & 250 & nA \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{OS}}\) & & - & 20 & 40 & - & 20 & 75 & nA \\
\hline Voltage Gain & \(A_{V}\) & & 18 & 25 & - & 10 & 25 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 80 & 90 & - & 74 & 90 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}\) & 86 & 96 & - & 76 & 96 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 1) & \(\pm 11.5\) & \(\pm 12.0\) & - & \(\pm 11.5\) & \(\pm 12.0\) & - & V \\
\hline Slew Rate & SR & & - & 0.5 & - & - & 0.5 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Feedthrough Error & & \(\Delta V_{\text {IN }}=20 \mathrm{~V}, \mathrm{DET}=1, \mathrm{RST}=0\) & 66 & 80 & - & 66 & 80 & - & dB \\
\hline Acquisition Time to 0.1\% Accuracy & \(\mathrm{t}_{\mathrm{a}}\) & 20 V Step, \(\mathrm{A}_{\mathrm{VCL}}=+1\) & - & 41 & 70 & - & 41 & 70 & \(\mu \mathrm{s}\) \\
\hline Acquisition Time to 0.01\% Accuracy & \(\mathrm{t}_{\mathrm{a}}\) & 20 V Step, \(\mathrm{A}_{\mathrm{VCL}}=+1\) & - & 45 & - & - & 45 & - & \(\mu \mathrm{S}\) \\
\hline \multicolumn{10}{|l|}{COMPARATOR} \\
\hline Input Offset Voltage & \(\mathrm{V}_{\mathrm{OS}}\) & & - & 0.5 & 1.5 & - & 1.0 & 3.0 & mV \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & 700 & 1000 & - & 700 & 1000 & nA \\
\hline Input Offset Current & \(\mathrm{l} \mathrm{OS}^{\text {S }}\) & & - & 75 & 300 & - & 75 & 300 & nA \\
\hline Voltage Gain & \(\mathrm{A}_{V}\) & 2.0k \(\Omega\) Pull-up Resistor to 5.0 V (Note 1) & 5 & 7.5 & - & 3.5 & 7.5 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 82 & 106 & - & 82 & 106 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}\) & 76 & 90 & - & 76 & 90 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {CM }}\) & (Note 1) & \(\pm 11.5\) & \(\pm 12.5\) & - & \(\pm 11.5\) & \(\pm 12.5\) & - & V \\
\hline Low Output Voltage & \(\mathrm{v}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {sink }} \leq 5.0 \mathrm{~mA}\), Logic GND \(=5.0 \mathrm{~V}\) & -0.2 & 0.15 & 0.4 & -0.2 & 0.15 & 0.4 & V \\
\hline
\end{tabular}

\section*{NOTES:}
1. Notes guaranteed by design.
2. Due to limited production test times the droop current corresponds to junction temperature ( \(\mathrm{T}_{\mathrm{J}}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for more than 1 second. PMI specifies droop rate for ambient temperature
\(\left(T_{A}\right)\) also. The warmed-up ( \(T_{A}\) ) droop current specification is correlated to the junction temperature ( \(\mathrm{T}_{\mathrm{J}}\) ) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient \(\left(T_{A}\right)\) temperature specifications are not subject to production testing.
3. \(\mathrm{DET}=1, \mathrm{RST}=0\).

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\). (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PKD01A/E} & \multicolumn{3}{|r|}{PKD01B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "OFF" Output Leakage Current & \(I_{L}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & - & 25 & 80 & - & 25 & 80 & \(\mu \mathrm{A}\) \\
\hline Output Short Circuit Current & Isc & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & 7.0 & 12 & 45 & 7.0 & 12 & 45 & mA \\
\hline Response Time & \(\mathrm{t}_{\text {s }}\) & \begin{tabular}{l}
5 mV Overdrive, (Note 3) \\
2.0k』 Pull-up Resistor to 5.0 V
\end{tabular} & - & 150 & - & - & 150 & - & ns \\
\hline \multicolumn{10}{|l|}{DIGITAL INPUTS-RST. DET (See Note 3)} \\
\hline Logic "1" Input Voltage & \(\mathrm{V}_{\mathrm{H}}\) & & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logic "0" Input Voltage & \(\mathrm{V}_{\mathrm{L}}\) & & - & - & 0.8 & - & - & 0.8 & V \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\mathrm{H}}=3.5 \mathrm{~V}\) & - & 0.02 & 1.0 & - & 0.02 & 1.0 & \(\mu \mathrm{A}\) \\
\hline Logic "0" Input Current & IINL & \(\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}\) & - & 1.6 & 10 & - & 1.6 & 10 & \(\mu \mathrm{A}\) \\
\hline \multicolumn{10}{|l|}{MISCELLANEOUS} \\
\hline Droop Rate & \(V_{\text {DR }}\) & \[
\begin{aligned}
& T_{J}=25^{\circ} \mathrm{C} \\
& T_{A}=25^{\circ} \mathrm{C}
\end{aligned} \text { (See Note 2) }
\] & - & \[
\begin{aligned}
& 0.01 \\
& 0.02 \\
& \hline
\end{aligned}
\] & \[
\begin{aligned}
& 0.07 \\
& 0.15 \\
& \hline
\end{aligned}
\] & - & \[
\begin{aligned}
& 0.01 \\
& 0.03 \\
& \hline
\end{aligned}
\] & \[
\begin{array}{r}
0.1 \\
0.20 \\
\hline
\end{array}
\] & \(\mathrm{mV} / \mathrm{ms}\) \\
\hline \begin{tabular}{l}
Output Voltage Swing: \\
Amplifier C
\end{tabular} & \(v_{\text {OP }}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & \(\pm 11.5\) & \(\pm 12.5\) & - & \(\pm 11.0\) & \(\pm 12.0\) & - & V \\
\hline \begin{tabular}{l}
Short Circuit Current: \\
Amplifier C
\end{tabular} & Isc & & 7.0 & 15 & 40 & 7.0 & 15 & 40 & mA \\
\hline Switch Aperture Time & \(\mathrm{t}_{\text {ap }}\) & & - & 75 & - & - & 75 & - & \(\mu \mathrm{S}\) \\
\hline Switch Switching Time & ts & & - & 50 & - & - & 50 & - & ns \\
\hline Slew Rate: Amplifier C & \(\mathrm{S}_{\mathrm{R}}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & - & 2.5 & - & - & 2.5 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Power Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & - & 5.0 & 7.0 & - & 6.0 & 9.0 & mA \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(V_{S}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\right.\) for PKD01AY, PKD01BY, \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq\) \(85^{\circ} \mathrm{C}\) for PKD01EY, PKD01FY and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for PKD01EP, PKD01FP).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{PKD01A/E} & \multicolumn{3}{|c|}{PKD01B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline \multicolumn{10}{|l|}{" \(\mathrm{g}_{\mathrm{m}}\) " AMPLIFIERS A, B} \\
\hline Zero Scale Error & \(\mathrm{V}_{\text {zS }}\) & & - & 3.0 & 6.0 & - & 5.0 & 10 & mV \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 4.0 & 7.0 & - & 6.0 & 12 & mV \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & 160 & 250 & - & 160 & 550 & nA \\
\hline Input Offset Current & Ios & & - & 30 & 100 & - & 30 & 150 & nA \\
\hline Voltage Gain & \(A_{V}\) & & 7.5 & 9.0 & - & 5.0 & 9.0 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 74 & 82 & - & 72 & 80 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 80 & 90 & - & 70 & 90 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 1) & \(\pm 11.0\) & \(\pm 12.0\) & - & \(\pm 10.5\) & \(\pm 12.0\) & - & V \\
\hline Slew Rate & SR & & - & 0.4 & - & - & 0.4 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Acquisition Time to 0.1\% Accuracy & \(t_{\text {a }}\) & 20 V Step, \(\mathrm{A}_{\mathrm{VCL}}=+1\) & - & 60 & - & - & 60 & - & \(\mu \mathrm{S}\) \\
\hline \multicolumn{10}{|l|}{COMPARATOR} \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {OS }}\) & & - & 2.0 & 2.5 & - & 2.0 & 5.0 & mV \\
\hline Input Bias Current & \(I_{B}\) & & - & 1000 & 2000 & - & 1100 & 2000 & nA \\
\hline Input Offset Current & Ios & & - & 100 & 600 & - & 100 & 600 & nA \\
\hline Voltage Gain & \(A_{V}\) & \(2.0 \mathrm{k} \Omega\) Pull-up Resistor to 5.0 V & 4.0 & 6.5 & - & 2.5 & 6.5 & - & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Common Mode Rejection Ratio & CMRR & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 80 & 100 & - & 80 & 92 & - & dB \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}\) & 72 & 82 & - & 72 & 86 & - & dB \\
\hline Input Voltage Range & \(\mathrm{V}_{\text {CM }}\) & (Note 1) & \(\pm 11.0\) & - & - & \(\pm 11.0\) & - & - & V \\
\hline Low Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {sink }} \leq 5.0 \mathrm{~mA}\), Logic GND \(=5.0 \mathrm{~V}\) & -0.2 & 0.15 & 0.4 & -0.2 & 0.15 & 0.4 & V \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS \(\left(V_{S}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF},-55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}\right.\) for PKD01AY, PKD01BY, \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq\) \(85^{\circ} \mathrm{C}\) for PKD01EY, PKD01FY and \(0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}\) for PKD01EP, PKD01FP). (Continued)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & & & \multicolumn{3}{|c|}{PKD01A/E} & \multicolumn{3}{|c|}{PKD01B/F} & \multirow[b]{2}{*}{UNITS} \\
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "OFF" Output Leakage Current & \(I_{L}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & - & 25 & 100 & - & 100 & 180 & \(\mu \mathrm{A}\) \\
\hline Output Short Circuit Current & \(I_{\text {Sc }}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & 6.0 & 10 & 45 & 6.0 & 10 & 45 & mA \\
\hline Response Time & \(t_{s}\) & \begin{tabular}{l}
5 mV Overdrive. \\
2.0k \(\Omega\) Pull-up Resistor to 5.0 V
\end{tabular} & - & 200 & - & - & 200 & - & ns \\
\hline
\end{tabular}

DIGITAL INPUTS-RST. DET (See Note 3)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Logic "1" Input Voltage & \(\mathrm{V}_{\mathrm{H}}\) & & 2.0 & - & - & 2.0 & - & - & V \\
\hline Logic " 0 " Input Voltage & \(\mathrm{V}_{\mathrm{L}}\) & & - & - & 0.8 & - & - & 0.8 & V \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\mathrm{H}}=3.5 \mathrm{~V}\) & - & 0.02 & 1.0 & - & 0.02 & 1.0 & \(\mu \mathrm{A}\) \\
\hline Logic " 0 " Input Current & \(\mathrm{I}_{\mathrm{INL}}\) & \(\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}\) & - & 2.5 & 15 & - & 2.5 & 15 & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

MISCELLANEOUS
\begin{tabular}{llllllllll}
\hline & & \begin{tabular}{l}
\(T_{J}=\) Max. Operating Temp \\
Droop Rate
\end{tabular} & \(\mathrm{V}_{\mathrm{DR}}\) & \begin{tabular}{c}
\(\mathrm{T}_{\mathrm{A}}=\) Max. Operating Temp. \\
\(\mathrm{DET}=1\), Note 2
\end{tabular} & - & 1.2 \\
\hline
\end{tabular}

\section*{NOTES:}
1. Guaranteed by design.
2. Due to limited production test times the droop current corresponds to junction temperature ( \(T_{j}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for more than 1 second, PMI specifies droop rate for ambient temperature

ORDERING INFORMATION \(\dagger\)
\begin{tabular}{|c|c|c|c|}
\hline \multirow[t]{3}{*}{\[
\begin{gathered}
25^{\circ} \mathrm{C} \\
\mathrm{~V} \mathrm{zs} \\
(\mathrm{mV})
\end{gathered}
\]} & \multicolumn{2}{|c|}{PACKAGE} & \multirow[t]{3}{*}{OPERATING TEMPERATURE RANGE} \\
\hline & \multicolumn{2}{|c|}{14 PIN DIP} & \\
\hline & HERMETIC & PLASTIC & \\
\hline 3 & PKD01AY* & - & MIL \\
\hline 6 & PKD01BY* & - & MIL \\
\hline 3 & PKD01EY & - & IND \\
\hline 6 & PKD01FY & - & IND \\
\hline 3 & - & PKD01EP & COM \\
\hline 6 & - & PKD01FP & COM \\
\hline
\end{tabular}
*Also available with MIL-STD-883B Processing. To order add /883 as a suffix to the part number.
\(\dagger\) All listed parts are available with 160 hour burn-in. See Ordering Information, Section 2.
\(\left(T_{A}\right)\) also. The warmed-up ( \(T_{A}\) ) droop current specification is correlated to the junction temperature ( \(T_{j}\) ) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient \(\left(T_{A}\right)\) temperature specifications are not subject to production testing. 3. \(\mathrm{DET}=1, \mathrm{RST}=0\).

\section*{PIN CONNECTIONS}


\section*{DICE CHARACTERISTICS}


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & PKD-01N LIMIT & UNITS \\
\hline \multicolumn{5}{|l|}{" \(\mathrm{g}_{\mathrm{m}}\) " AMPLIFIERS A, B} \\
\hline Zero Scale Error & \(\mathrm{V}_{\text {zS }}\) & & 6.0 & mV MAX \\
\hline Input Offset Voltage & \(\mathrm{v}_{\text {OS }}\) & & 7.0 & mV MAX \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & 250 & nA MAX \\
\hline Input Offset Current & \(\mathrm{I}_{\mathrm{OS}}\) & & 75 & nA MAX \\
\hline Voltage Gain & \(\mathrm{A}_{\mathrm{V}}\) & & 10 & V/mV MIN \\
\hline Common Mode Rejection Ratio & CMRR & \(10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 74 & dB MIN \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \pm 18 \mathrm{~V}\) & 76 & dB MIN \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 1) & \(\pm 11.5\) & V MIN \\
\hline Feedthrough Error & & \(\Delta \mathrm{V}_{\text {IN }}=20 \mathrm{~V}, \mathrm{DET}=1, \mathrm{RST}=0\) & 66 & dB MIN \\
\hline \multicolumn{5}{|l|}{COMPARATOR} \\
\hline Input Offset Voltage & \(\mathrm{v}_{\mathrm{OS}}\) & & 3.0 & mV MAX \\
\hline Input Bias Current & \(I_{B}\) & & 1000 & nA MAX \\
\hline Input Offset Current & Ios & & 300 & nA MAX \\
\hline Voltage Gain & \(A_{V}\) & 2.0k』 Pull-up Resistor to 5.0V (Note 1) & 3.5 & \(\mathrm{V} / \mathrm{mV}\) MIN \\
\hline Common Mode Rejection Ratio & CMRR & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+10 \mathrm{~V}\) & 82 & dB MIN \\
\hline Power Supply Rejection Ratio & PSRR & \(\pm 9 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 18 \mathrm{~V}\) & 76 & dB MIN \\
\hline Input Voltage Range & \(\mathrm{V}_{\mathrm{CM}}\) & (Note 1) & \(\pm 11.5\) & \(V \mathrm{MIN}\) \\
\hline Low Output Voltage & \(\mathrm{V}_{\mathrm{OL}}\) & \(\mathrm{I}_{\text {SINK }} \leq 5.0 \mathrm{~mA}\), Logic GND \(=5.0 \mathrm{~V}\) & \[
\begin{gathered}
0.4 \\
-0.2 \\
\hline
\end{gathered}
\] & \begin{tabular}{l}
V MAX \\
V MIN
\end{tabular} \\
\hline "OFF" Output Leakage Current & \(I_{L}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & 80 & \(\mu \mathrm{A}\) MAX \\
\hline Output Short Circuit Current & \(I_{\text {sc }}\) & \(\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}\) & \[
\begin{aligned}
& 45 \\
& 7.0
\end{aligned}
\] & mA MAX MA MIN \\
\hline
\end{tabular}

\section*{NOTES:}
1. Guaranteed by design.
2. Due to limited production test times the droop current corresponds to junction temperature ( \(T_{j}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for more than 1 second. PMI specifies droop rate for ambient temperature
( \(T_{A}\) ) also. The warmed-up ( \(T_{A}\) ) droop current specification is correlated to the junction temperature ( \(T_{j}\) ) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperature. Ambient ( \(T_{A}\) ) temperature specifications are not subject to production testing.
3. \(D E T=1, R S T=0\).

\section*{DICE CHARACTERISTICS}

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\). (Continued)
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & \begin{tabular}{l}
PKD-01N \\
LIMIT
\end{tabular} & UNITS \\
\hline \multicolumn{5}{|l|}{DIGITAL INPUTS-RST, DET (See Note 3)} \\
\hline Logic "1" Input Voltage & \(\mathrm{V}_{\mathrm{H}}\) & & 2.0 & V MIN \\
\hline Logic "0" Input Voltage & \(\mathrm{V}_{\mathrm{L}}\) & & 0.8 & \(\checkmark\) MAX \\
\hline Logic "1" Input Current & \(\mathrm{I}_{\text {INH }}\) & \(\mathrm{V}_{\mathrm{H}}=3.5 \mathrm{~V}\) & 1.0 & \(\mu \mathrm{A}\) MAX \\
\hline Logic "0" Input Current & \(\mathrm{I}_{\text {INL }}\) & \(\mathrm{V}_{\mathrm{L}}=0.4 \mathrm{~V}\) & 10 & \(\mu \mathrm{A}\) MAX \\
\hline \multicolumn{5}{|l|}{MISCELLANEOUS} \\
\hline Droop Rate & \(\mathrm{V}_{\text {OR }}\) & \[
\begin{aligned}
& \mathrm{F}_{\mathrm{J}}=25^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{gathered}
0.1 \\
0.20
\end{gathered}
\] & \begin{tabular}{l}
\(\mathrm{mV} / \mathrm{ms} \mathrm{MAX}\) \\
\(\mathrm{mV} / \mathrm{ms}\) MAX
\end{tabular} \\
\hline \begin{tabular}{l}
Output Voltage Swing: \\
Amplifier C
\end{tabular} & \(V_{\text {OP }}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k}\) & \(\pm 11.0\) & V MIN \\
\hline Short Circuit Current: Amplifier C & \(\mathrm{I}_{\mathrm{sc}}\) & & \[
\begin{aligned}
& 40 \\
& 7.0
\end{aligned}
\] & \[
\begin{aligned}
& \text { mA MAX } \\
& \text { mA MIN } \\
& \hline
\end{aligned}
\] \\
\hline Power Supply Current & \(\mathrm{I}_{\text {SY }}\) & No Load & 9.0 & mA MAX \\
\hline
\end{tabular}

NOTES:
1. Guaranteed by design.
2. Due to limited production test times the droop current corresponds to junction temperature ( \(\mathrm{T}_{\mathrm{j}}\) ). The droop current vs. time (after power-on) curve clarifies this point. Since most peak detectors (in use) are on for mora
than 1 second. PMI specifies droop rate for ambient temperature ( \(T_{A}\) ) also.
The warmed-up ( \(T_{A}\) ) droop current specification is correlated to the junction temperature ( \(T_{j}\) ) value. PMI has a droop current cancellation circuit which minimizes droop current at high temperatures.
3. \(\mathrm{DET}=1, \mathrm{RST}=0\).

TYPICAL ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}\), and \(T_{A}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & PKD-01N TYPICAL & UNITS \\
\hline \multicolumn{5}{|l|}{" \(\mathrm{g}_{\mathrm{m}}\) AMPLIFIERS A, B} \\
\hline Slew Rate & SR & & 0.5 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Acquisition Time & \(\mathrm{ta}_{\mathrm{a}}\) & \(0.1 \%\) Accuracy, 20 V step, \(\mathrm{A}_{\mathrm{VCL}}=1\) & 41 & \(\mu \mathrm{s}\) \\
\hline Acquisition Time & \(\mathrm{ta}_{\mathrm{a}}\) & \(0.01 \%\) Accuracy, 20 V step, \(\mathrm{A}_{\mathrm{VCL}}=1\) & 45 & \(\mu \mathrm{s}\) \\
\hline \multicolumn{5}{|l|}{COMPARATOR} \\
\hline Response Time & & \begin{tabular}{l}
5 mV Overdrive \\
\(2 \mathrm{k} \Omega\) P:Il-up Resistor to +5.0 V
\end{tabular} & 150 & ns \\
\hline \multicolumn{5}{|l|}{MISCELLANEOUS} \\
\hline Switch Aperture Time & \(t_{\text {ap }}\) & & 75 & ns \\
\hline Switching Time & \(\mathrm{t}_{\mathrm{s}}\) & & 50 & ns \\
\hline Buffer Slew Rate & \(\mathrm{SR}_{\mathrm{C}}\) & \(\mathrm{R}_{\mathrm{L}}=2.5 \mathrm{k} \Omega\) & 2.5 & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline
\end{tabular}


INPUT SPOT NOISE vs FREQUENCY


AMPLIFIER B CHARGE INJECTION ERROR vs INPUT VOLTAGE AND TEMPERATURE

\(V_{\text {zs }}\) vs TEMPERATURE A AND B AMPLIFIERS


WIDEBAND NOISE vs BANDWIDTH


AMPLIFIER CHARGE INJECTION ERROR vs INPUT VOLTAGE AND TEMPERATURE



A AND B Vos vs TEMPERATURE


OUTPUT VOLTAGE SWING vs SUPPLY VOLTAGE (DUAL SUPPLY OPERATION)


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}


PKD-01 SETTLING RESPONSE


LARGE SIGNAL NON-INVERTING RESPONSE


TIME ( \(20_{\mu} 8 /\) DIV. \()\)


PKD-01 SETTLING RESPONSE


SETTLING TIME FOR-10V TO OV STEP INPUT


TIME ( \(20_{\mu} \mathrm{s} /\) DIV.)

OUTPUT ERROR FOR FREQUENCY vs INPUT VOLTAGE


LARGE SIGNAL NON-INVERTING RESPONSE


SETTLING TIME FOR +10V TO OV STEP INPUT


TIME (20 \(\mathbf{\mu} / \mathrm{s} / \mathrm{DIV}\).

TYPICAL PERFORMANCE CHARACTERISTICS


DROOP RATE vs TIME AFTER POWER ON



CHANNEL TO CHANNEL ISOLATION vs FREQUENCY


AQUISITION TIME vs EXTERNAL HOLD CAPACITOR AND AQUISITION STEP


AQUISITION OF STEP INPUT



AQUISITION TIME vS INPUT VOLTAGE STEP SIZE


TYPICAL PERFORMANCE CHARACTERISTICS

COMPARATOR INPUT BIAS CURRENT vs DIFFERENTIAL INPUT VOLTAGE


COMPARATOR IB vs TEMPERATURE


COMPARATOR TRANSFER CHARACTERISTIC



OUTPUT SWING OF COMPARATOR vs SUPPLY VOLTAGE


COMPARATOR OUTPUT VOLTAGE vs OUTPUT CURRENT AND TEMPERATURE


COMPARATOR Ios vs TEMPERATURE


COMPARATOR RESPONSE TIME vs TEMPERATURE


COMPARATOR RESPONSE TIME vs TEMPERATURE


\section*{TYPICAL PERFORMANCE CHARACTERISTICS}

\section*{COMPARATOR OUTPUT RESPONSE TIME}
( \(2 \mathrm{k} \Omega\) PULL-UP RESISTOR, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) )


TIME (50ns/DIV.)
input range of logic GROUND vs SUPPLY VOLTAGE


COMPARATOR OUTPUT RESPONSE TIME
( \(2 k \Omega\) PULL-UP RESISTOR, \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) )


TIME (50ns/DIV.)

LOGIC INPUT CURRENT vs LOGIC INPUT VOLTAGE


HOLD MODE POWER SUPPLY REJECTION vs FREQUENCY


INPUT LOGIC RANGE vs SUPPLY VOLTAGE


SUPPLY CURRENT vs SUPPLY VOLTAGE


\section*{THEORY OF OPERATION}

The typical peak detector uses voltage amplifiers and a diode or an emitter follower to charge the hold capacitor, \(\mathrm{C}_{\mathrm{H}}\), unidirectionally (Figure 1). The output impedance of A plus \(D_{1}\) 's dynamic impedance, \(r_{d}\), make up the resistance which determines the feedback loop pole. The dynamic impedance is \(r_{d}=\frac{k T}{q I_{d}} . I_{d}\) is the capacitor charging current. The pole moves toward the origin of the \(S\) plane as \(I_{d}\) goes to zero. The pole movement in itself will not significantly lengthen the acquisition time since the pole is enclosed in the system feedback loop.
When the moving pole is considered with the typical frequency compensation of voltage amplifiers there is, however, a loop stability problem. The necessary compensation can increase the required acquisition time. PMI's approach replaces the input voltage amplifier with a transconductance amplifier; Figure 2.
The PKD-01 transfer function can be reduced to:
\[
\frac{V_{\text {out }}}{V_{I N}}=\frac{1}{1+\frac{s C_{H}}{g_{m}}+\frac{1}{g_{m} R_{\text {out }}}}=\frac{1}{1+\frac{s C_{H}}{g_{m}}}
\]

Where: \(g_{\mathrm{m}} \approx 1 \mu \mathrm{~A} / \mathrm{mV}, \mathrm{R}_{\text {out }} \approx 20 \mathrm{M} \Omega\).
The diode in series with A's output (Figure 2) has no effect because it is a resistance in series with a current source. In addition to simplifying the system compensation, the input transconductance amplifier output current is switched by current steering. The steered output is clamped to reduce and match any charge injection.
Fig. 3 shows a simplified schematic of the reset " \(g_{m}\) " amplifier, \(B\). In the track mode, \(Q_{1} \& Q_{4}\) are \(O N\) and \(Q_{2} \& Q_{3}\) are OFF. A current of 21 passes through \(D_{1}, l\) is summed at " \(B\) " and passes through \(Q_{1}\), and is summed with \(g_{m} V_{I N}\). The current sink can absorb only 3I, thus, the current passing through \(\mathrm{D}_{2}\) can only be: \(21-g_{m} V_{I N}\). The net current into the hold capacitor node then, is \(g_{m} V_{I N}\left(I C_{H}=21-\left(21-g_{m} V_{I N}\right)\right.\). The hold mode, \(Q_{2}\) \& \(Q_{3}\) are \(O N\) while \(Q_{1} \& Q_{4}\) are OFF. The net current into the top of \(D_{1}\) is -1 until \(D_{3}\) turns ON. With \(Q_{1}\) OFF, the bottom of \(D_{2}\) is pulled up with a current I until \(D_{4}\) turns \(O N\), thus \(D_{1} \& D_{2}\) are reverse biased by \(\approx 0.6 \mathrm{~V}\) and charge injection is independent of input level.
The monolithic layout results in points \(A\) and \(B\) having equal nodal capacitance. In addition, matched diodes \(D_{1}\) and \(D_{2}\) have equal diffusion capacitance. When the transconductance amplifier outputs are switched open, points A and B are ramped equally but in opposite phase. Diode clamps \(D_{3}\) and \(D_{4}\) cause the swings to have equal amplitudes. The net charge injection (voltage change) at node \(C\) is therefore zero.
The peak transconductance amplifier, A , is shown in Figure 4. Unidirectional hold capacitor charging requires diode \(D_{1}\) to be connected in series with the output. Upon entering the peak hold mode \(D_{1}\) is reverse biased. The voltage clamp limits charge injection to approximately \(1 p C\) and the hold step to 0.6 mV .
Minimizing acquisition time dictated a small \(\mathrm{C}_{\mathrm{H}}\) capacitance. A 1000 pF value was selected. Droop rate was also minimized by providing the output buffer with an FET input stage. A current cancellation circuit further reduces droop current and minimizes the gate current's tendency to double for every \(10^{\circ} \mathrm{C}\) temperature change.


Figure 1. Conventional Voltage Amplifier Peak Detector.


Figure 2. Transconductance Amplifier Peak Detector.


Figure 3. Transconductance Amplifier With Low Glitch Current Switch


Figure 4. Peak Detecting Transconductance Amplifier With Switched Output.

\section*{APPLICATION INFORMATION}

\section*{OPTIONAL OFFSET VOLTAGE ADJUSTMENT}

Offset voltage is the primary zero scale error component since a variable voltage clamp limits voltage excursions at \(D_{1}\)＇s anode and reduces charge injection．The PKD－01 circuit gain and operational mode（positive or negative peak detec－ tion）determine the applicable null circuit．Figures \(A\) through D are suggested circuits．Each circuit corrects amplifier C offset voltage error also．
A．NULLING GATED OUTPUT \(\mathbf{g m}_{m}\) AMPLIFIER A．Diode \(\mathrm{D}_{1}\) must be conducting to close the feedback circuit during


Figure A．Vos Null Circuit for Unity Gain Positive Peak Detector．


Figure C．Vos Null Circuit for Negative Peak Detector．
amplifier \(A V_{O S}\) adjustment．Resistor network \(R_{A} \cdot R_{C}\) cause \(D_{1}\) to conduct slightly．With \(\overline{\mathrm{DET}}=0\) and \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) monitor the PKD－01 output．Adjust the null potentiometer until \(\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}\) ．After adjustment，disconnect \(\mathrm{R}_{\mathrm{C}}\) from \(\mathrm{C}_{\mathrm{H}}\) ．

B．NULLING GATED 9m AMPLIFIER B．Set amplifier B signal input to \(\mathrm{V}_{I N}=0 \mathrm{~V}\) and monitor the PKD－01 output．Set \(\overline{\mathrm{DET}}=1\) ，RST \(=1\) and adjust the null potentiometer for \(V_{\text {OUT }}=O V\) ．The circuit gain－inverting or noninverting－ will determine which null circuit illustrated in Figures A through \(D\) is applicable．


Figure B．Vos Null Circuit for Differential Peak Detector．


Figure D．Vos Null Circuit for Positive Peak Detector With Gain．

\section*{PEAK HOLD CAPACITOR RECOMMENDATIONS}

The hold capacitor \(\left(\mathrm{C}_{\mathrm{H}}\right)\) serves as the peak memory element and compensating capacitor. Stable operation requires a minimum value of 1000pF. Larger capacitors may be used to lower droop rate errors, but acquisition time will increase.
Zero scale error is internally trimmed for \(\mathrm{C}_{\mathrm{H}}=1000 \mathrm{pF}\). Other \(\mathrm{C}_{\mathrm{H}}\) values will cause a zero scale shift which can be approximated with the following equation.
\[
\Delta \mathrm{V}_{\mathrm{ZS}}(\mathrm{mV})=\frac{1 \times 10^{3}(\mathrm{pC})}{\mathrm{C}_{\mathrm{H}}(\mathrm{nF})}-0.6 \mathrm{mV}
\]

The peak hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below \(85^{\circ} \mathrm{C}\), a polystyrene capacitor is recommended, while a Teflon capacitor is recommended for high temperature environments.

\section*{CAPACITOR GUARDING AND GROUND LAYOUT}

Ground planes are recommended to minimize ground path resistance. Separate analog and digital grounds should be used. The two ground systems are tied together only at the common system ground. Avoid digital currents returning to the system ground through the analog ground path.
The \(\mathrm{C}_{\mathrm{H}}\) terminal (Pin 4) is a high-impedance point since a transconductance amplifier is used as the input amplifier. To minimize gain errors and maintain the PKD-01's inherently low droop rate, guarding Pin 4 is recommended.


\section*{COMPARATOR OUTPUT}

The comparator output high level \(\left(\mathrm{V}_{\mathrm{OH}}\right)\) is set by external resistors. It's possible to optimize noise immunity while interfacing to all standard logic families - TTL, DTL, and CMOS. Figure 1 shows the comparator output with external level setting resistors. Table I gives typical \(R_{1}\) and \(R_{2}\) values for common circuit conditions.
The maximum comparator high output voltage \(\left(\mathrm{V}_{\mathrm{OH}}\right)\) should be limited to:
\[
\mathrm{V}_{\mathrm{OH}}(\text { maximum })<\mathrm{V}^{+}-2.0 \mathrm{~V}
\]

With the comparator in the low state \(\left(V_{O L}\right)\), the output stage will be required to sink a current approximately equal to \(V_{C} / R_{1}\).


Figure 1.

Table 1.
\begin{tabular}{cccc}
\hline \(\mathbf{V}_{\mathbf{C}}\) & \(\mathbf{V}_{\mathrm{OH}}\) & \(\mathbf{R}_{\mathbf{1}}\) & \(\mathbf{R}_{\mathbf{2}}\) \\
\hline 5 & 3.5 & 2.7 K & 6.2 K \\
\hline 5 & 5.0 & 2.7 K & \(\infty\) \\
\hline 15 & 3.5 & 4.7 K & 1.5 K \\
\hline 15 & 5.0 & 4.7 K & 2.4 K \\
\hline 15 & 7.5 & 7.5 K & 7.5 K \\
\hline 15 & 10.0 & 7.5 K & 15 K \\
\hline
\end{tabular}
\[
R_{1}=\frac{V_{C}}{I_{\text {sink }}}
\]
\[
R_{2} \approx R_{1}\left(\frac{1}{\frac{V_{C}}{V_{O H}}-1}\right)
\]

\section*{PEAK DETECTOR LOGIC CONTROL (RST, \(\overline{\mathrm{DET}}\) )}

The transconductance amplifier outputs are controlled by the digital logic signals RST and \(\overline{\mathrm{DET}}\). The PKD-01 operational mode is selected by steering the current \(\left(I_{1}\right)\) through \(Q_{1}\) and \(Q_{2}\), thus providing high-speed switching and a predictable logic threshold. The logic threshold voltage is 1.4 volts when digital ground is at zero volts.

Other threshold voltages \(\left(\mathrm{V}_{\mathrm{TH}}\right)\) may be selected by applying the formula:
\(V_{T H} \approx 1.4 \mathrm{~V}+\) Digital Ground Potential.
For proper operation, digital ground must always be at least 3.5 V below the positive supply and 2.5 V above the negative supply. The RST or \(\overline{D E T}\) signal must always be at least 2.8 V above the negative supply.
Operating the digital ground at other than zero voits does influence the comparator output low voltage. The \(V_{O L}\) level is reference to digital ground and will follow any changes in digital ground potential:
\(\mathrm{V}_{\mathrm{OL}}=0.2 \mathrm{~V}+\) Digital Ground Potential.

PKD-01 LOGIC CONTROL


BURN-IN CIRCUIT


\section*{TYPICAL CIRCUIT CONFIGURATIONS}

UNITY GAIN POSITIVE PEAK DETECTOR


POSITIVE PEAK DETECTOR WITH GAIN


NEGATIVE PEAK DETECTOR WITH GAIN


UNITY GAIN NEGATIVE PEAK DETECTOR


ALTERNATE GAIN CONFIGURATION


IF BOTH INPUT SIGNAL (AMPLIFIER A INPUT) AND THE RESET
VOLTAGE (AMPLIFIER B INPUT) HAVE THE SAME POSITIVE VOLT
AGE GAIN THE GAIN CAN BE SET BY A SINGLE VOLTAGE DIVIDER FOR BOTH INPUT AMPLIFIERS.

PEAK-TO-PEAK DETECTOR


LOGIC SELECTABLE POSITIVE OR NEGATIVE PEAK DETECTOR

3. \(R=10 \mathrm{k} \Omega\).
4. \(S_{1}\) IS ALWAYS CLOSED TO COMPENSATE FOR VOLTAGE DIVIDER ERROR WHEN \(S_{2}\) IS CLOSED.

DIGITAL GROUND CONNECTION FOR

\section*{SINGLE SUPPLY OPERATION}


LOGIC LEVEL TRANSLATION FOR PKD-01 SINGLE SUPPLY OPERATION


PEAK READING A/D CONVERTER


POSITIVE PEAK DETECTOR WITH SELECTABLE RESET VOLTAGE



NOTES: 1. NEGATIVE SLOPE OF RAMP IS SET BY DAC- 08 OUTPUT CURRENT.
2. DAC-08 IS DIGITALLY CONTROLLED CURRENT GENERATOR. THE MAXIMUM FULL SCALE CURRENT MUST BE LESS THAN 0.5mA.
[ ORDERINGINFORMATION = - Y 2

\begin{tabular}{|l|l}
\hline TELECOMMUNICATIONS & 13 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline CUSTOM WAFER FAB & 14 \\
\hline
\end{tabular}

APPLICATION NOTES

\section*{TELECOMMUNICATIONS}

\section*{INDEX}
\begin{tabular}{|c|c|c|}
\hline PRODUCT & TITLE & PAGE \\
\hline DAC-86 & COMDAC® Companding D/A Converter & 13-3 \\
\hline DAC-87 & COMDAC® Companding D/A Converter & 13-11 \\
\hline DAC-88 & COMDAC® Companding D/A Converter & 13-18 \\
\hline DAC-89 & COMDAC® Companding D/A Converter & 13-25 \\
\hline DMX-88 & 8-Channel Analog De-Multiplexer for PCM Codecs & 13-32 \\
\hline MUX-88 & 8-Channel Analog Multiplexer for PCM Codecs & 13-37 \\
\hline RPT81/82 & PCM Carrier Repeaters & 13-42 \\
\hline SMP-81 & Telecommunications Sample and Hold Amplifier & 13-52 \\
\hline
\end{tabular}

\section*{INTRODUCTION}

The circuits described in this section are intended for, but not limited to, Telecommunication Applications. These circuits fill such applications as PCM CODECs, Repeaters, switching systems, etc. The components include: D/A Converters, Sample-and-Hold Amplifiers, Multiplexers/ Demultiplexers and Repeaters. When used with references, comparators, operational amplifiers and other components in this catalog, they comprise the analog portion of many Telecommunications systems.Some components will bear a great resemblance to Devices listed elsewhere; e.g., the DAC-88 resembles the DAC-78. In fact, they are the same device with the exception that Telecommunications devices are selected and tested to parameters of interest to Telecommunications users and the industrial counterparts are specified for those parameters of interest to users in other industries.

Included in this section are a series of D/A converters: the DAC-86, DAC-87, DAC-88 and DAC-89. These devices are intended for use in Bell "255" companding law (DAC-86/88) Codec systems (U.S.) or " \(A\) " companding law (DAC-87/89) response for use in European systems. In conjunction with these systems, other devices available for use in codecs are: the SMP81 Sample-and-Hold Amplifier, the MUX88 8channel Analog Multiplexer, and the DMX-88 8-channel Demultiplexer. Standard industrial devices which may be used with these specialized devices are: CMP01/CMP05 Comparators, REF01/REF02 Voltage Reference, and OP01, OP15, OP 37 operational amplifiers (to name a few).
Also included in this section are the RPT81 and RPT82 PCM Carrier Repeater. These devices can also be used as clock regeneration circuits in non-telephony applications.
Complete data, as well as applications ideas are given for all devices.

\section*{FEATURES}
－Conforms With Bell System \(\mu\)－255 Companding Law
－Meets D3 Compandor Tracking Specifications
－Both Encode and Decode Capability
－Tight Full Scale Tolerance Eliminates Calibration
－Low Full Scale Drift Over Temperature
－Extremely Low Noise Contribution
－Multiplying Reference Inputs
－Simplifies PCM System Design
－High Reliability
－Low Power Consumption and Low Cost

\section*{GENERAL DESCRIPTION}

The DAC－86 monolithic COMDAC \({ }^{\circledR}\) D／A Converter provides a 15 segment linear approximation to the Bell System \(\mu-255\) companding law．The law is implemented by using three bits to select one of eight binarily－related chords（or segments）and four bits to select one of sixteen linearly－ related steps within each chord．A sign bit determines signal polarity，and an encode／decode select bit deter－ mines encode or decode operation．
Accuracy is assured by specifying chord end point values， step nonlinearity，and monotonicity over the full operating temperature range．Typical applications include PCM car－ rier systems，digital PBX＇s，intercom systems，and PCM recording．For CCITT＂A＂Law models，refer to the DAC－87／89 data sheet．

\section*{tQUIVALENT CIRCUIT AND PIN CONNECTION DIAGRAM}



\section*{BELL \(\mu\)－255 LAW TRANSFER CHARACTERISTIC}

The transfer characteristic of the DAC－86 is a piecewise linear approximation to the Bell System \(\mu-25\) law expressed by：
\[
Y(\chi)=\operatorname{sgn}(\chi) \frac{\ln (1+\mu|x|)}{\ln (1+\mu)}-1 \leq \chi \leq 1
\]
for a normalized coding range of \(\pm 1\)
where：\(\quad \chi=\) input signal level
\[
\begin{aligned}
& \mathrm{Y}=\text { output compressed signal level } \\
& \mu=255
\end{aligned}
\]

This law is implemented by the DAC－86 with an eight chord （or segment）piecewise linear approximation with 16 linear steps in each chord for both polarities．Dynamic range of 72 dB in both polarities is achieved with eight－bit coding．

PIN CONNECTIONS \＆ORDERING INFORMATION


\section*{OUTPUT CURRENT DC TEST CIRCUIT}

\begin{tabular}{ccccc}
\hline \multicolumn{5}{c}{ LINE SELECTION TABLE } \\
\hline \begin{tabular}{c} 
TEST \\
GROUP
\end{tabular} & \begin{tabular}{c} 
ENCODE/ \\
DECODE
\end{tabular} & \begin{tabular}{c} 
SIGN \\
BIT
\end{tabular} & & \begin{tabular}{c} 
OUTPUT \\
MEASUREMENT
\end{tabular} \\
\hline 1 & 1 & 1 & \(\mathrm{I}_{\mathrm{OE}}(+)\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 1\right)\) \\
\hline 2 & 1 & 0 & \(\mathrm{I}_{\mathrm{OE}}(-)\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 2\right)\) \\
\hline 3 & 0 & 1 & \(\mathrm{I}_{\mathrm{OD}}(+)\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 3\right)\) \\
\hline 4 & 0 & 0 & \(\mathrm{I}_{\mathrm{OD}}(-)\) & \(\left(\mathrm{E}_{02} / \mathrm{R4} 4\right)\) \\
\hline
\end{tabular}

NOTE: Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord. Monotonic operation is guaranteed for all input codes.

CONDENSED CURRENT OUTPUT TABLES ( \(I_{\text {REF }}=528 \mu \mathrm{~A}\) )
IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
CHORD \\
STEP
\end{tabular}}} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

IDEAL ENCODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
CHORD \\
STEP
\end{tabular}}} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.25 & 8.75 & 25.75 & 59.75 & 127.75 & 263.75 & 535.75 & 1079.75 \\
\hline 15 & 1111 & 7.75 & 23.75 & 55.75 & 119.75 & 247.75 & 503.75 & 1015.75 & 2039.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

These tables may be extended to include all of the encode/decode currents (ideal with \(\mathrm{SI}_{\text {REF }}=528 \mu \mathrm{~A}\) ) by multiplying any of the numbers in the normalized tables by \(0.5 \mu \mathrm{~A}\).

\section*{SPECIFICATION PARAMETER DEFINITIONS}

\section*{FULL SCALE DRIFT}

The change in output current over the full operating temperature with \(\mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{R} 11=18.94 \mathrm{k} \Omega\), and \(R 12=20 \mathrm{k} \Omega\).

\section*{FULL SCALE SYMMETRY ERROR}

The difference between \(\mathrm{I}_{\mathrm{OD}}(-)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{I}_{\mathrm{OE}}(+)\) at full scale output.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The maximum output voltage swing at any current level which causes \(<1 / 2\) step change in output current.

\section*{CHORDS}

Groups of linearly-related steps in the transfer function. Also known as segments.

\section*{CHORD ENDPOINTS}

The maximum code in each chord. Used to specify accuracy.

\section*{STEPS}

Increments in each chord which divides it into 16 equal levels.

\section*{OUTPUT LEVEL NOTATION}

Each output current level may be designated by the code \(I_{C, S}\) where \(C=\) chord number and \(S=\) step number. For example, \(I_{0,0}=\) zero scale current; \(I_{0,1}=\) first step from zero; \(\mathrm{I}_{0,15}=\) endpoint of first chord \(\left(C_{0}\right) ; \mathrm{I}_{7,15}=\) full scale current.

\section*{DYNAMIC RANGE}

Ratio of the largest output \(\left(I_{7,15}\right)\) to the smallest output excluding zero ( \(l_{0,1}\) ) expressed in dB . This can be measured peak or peak-to-peak with the same result.

\section*{ABSOLUTE MAXIMUM RATINGS}

V＋Supply to V－Supply ．．．．．．．．．．．．．．．．．．．．．．．．．36V
VLC Swing ．．．．．．．．．．．．．．．．．．．．．．．．．．．．．．V－plus 8V to V +
Analog Current Outputs ．．．．．．V－plus 8 V to V －plus 36 V
Reference Inputs ．．．．．．．．．．．．．．．．．．．．．．．．．V－to V +
Reference Input Differential Voltage ．．．．．．．．．．．．．．．\(\pm 18 \mathrm{~V}\)
Reference Input Current ．．．．．．．．．．．．．．．．．．．．．． 1.25 mA

Logic Inputs ．．．．．．．．．．．．．．．．V－plus 8 V to V －plus 36 V
Operating Temperature ．．．．．．．．．．．．．．．\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Storage Temperature ．．．．．．．．．．．．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) Power Dissipation ．．．．．．．．．．．．．．．．．．．．．．．．．．． 500 mW Derate above \(100^{\circ} \mathrm{C}\) ．．．．．．．．．．．．．．．．．．．．．．．．． \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) Lead Soldering Temperature ．．．．．．．．．．．．． \(300^{\circ} \mathrm{C}(60 \mathrm{sec})\)

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) ，and for all 4 outputs，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{DAC－86－E} & \multicolumn{3}{|r|}{DAC－86－C} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & Steps \\
\hline Dynamic Range & & \(20 \log \left(1_{7,15} / \mathrm{l}_{0,1}\right)\) & 72 & 72 & 72 & 72 & 72 & 72 & dB \\
\hline Monotonicity & & Sign Bit＋or－ & 128 & － & － & 128 & － & － & Steps \\
\hline Chord Endpoint Accuracy All Chords & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & － & － & \(\pm 1 / 2\) & － & － & \(\pm 1\) & Step \\
\hline Encode Decision Level Current & & Additional output encode／decode \(=1\) & \(3 / 8\) & \(1 / 2\) & 5／8 & 1／4 & 1／2 & \(3 / 4\) & Step \\
\hline Settling Time & \(\mathrm{t}_{\mathrm{s}}\) & To within \(\pm 1 / 2\) step & － & 1.0 & \[
\begin{array}{r}
\text { see } \\
\text { note }
\end{array}
\] & － & 1.0 & see note & \(\mu \mathrm{sec}\) \\
\hline Full Scale Drift（ \(\mathrm{C}_{7}\) ） & \(\Delta l_{\text {FS }}\) & Full temperature range & － & \(\pm 1 / 16\) & \(\pm 1 / 10\) & － & \(\pm 1 / 10\) & \(\pm 1 / 4\) & Step \\
\hline Output Voltage Compliance & \(V_{\text {OC }}\) & Full scale current change \(\leq 1 / 2\) step & －5 & － & ＋18 & －5 & － & ＋18 & Volts \\
\hline Full Scale Symmetry Error & \(\mathrm{IO}_{0}(+)-\mathrm{I}_{0}(-)\) & Decode or encode pair Input Code 1111111 & － & \(\pm 1 / 40\) & \(\pm 1 / 8\) & － & \(\pm 1 / 40\) & \(\pm 1 / 4\) & Step \\
\hline Zero Scale Current（ \(\mathrm{C}_{0}\) ） & Izs & Measured at selected output with 0000000 input & － & 1／40 & 1／8 & － & 1／40 & 1／4 & Step \\
\hline Disable Current（All bits high） & \(\mathrm{I}_{\text {DIS }}\) & Leakage of output disabled by E／D and SB & － & 5.0 & 75 & － & 5.0 & 75 & nA \\
\hline Step Accuracy All Chords & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & － & － & \(\pm 1 / 2\) & － & － & \(\pm 1\) & Step \\
\hline Output Current Range & \(\mathrm{I}_{\text {FSR }}\) & & 0 & 2.0 & 4.2 & 0 & 2.0 & 4.2 & mA \\
\hline Logic Input Levels，Logic＂0＂ & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & － & － & 0.8 & － & － & 0.8 & Volts \\
\hline Logic Input Levels，Logic＂1＂ & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & － & － & 2.0 & － & － & Volts \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\text {IN }}=-5 \mathrm{~V}\) to +18 V & － & － & 120 & － & － & 120 & \(\mu \mathrm{A}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & －5 & － & ＋18 & －5 & － & ＋18 & Volts \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & － & －3．0 & －12．0 & － & －3．0 & －12．0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl／dt & & － & 0.25 & － & － & 0.25 & － & \(\mathrm{mA} / \mu \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Power Supply Sensitivity Over Supply Range（Refer to Characteristic Curves）} & \(\mathrm{PSSI}_{\text {FS }+}\) & \(\mathrm{V}+=4.5\) to \(18 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) & － & \(\pm 1 / 20\) & \(\pm 1 / 2\) & － & \(\pm 1 / 20\) & \(\pm 1 / 2\) & Step \\
\hline & \(\mathrm{PSSI}_{\text {FS－}}\) & \(\mathrm{V}-=-10.8 \mathrm{~V}\) to \(-18 \mathrm{~V}, \mathrm{~V}+=15 \mathrm{~V}\) & － & \(\pm 1 / 10\) & \(\pm 1 / 2\) & － & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline \multirow{4}{*}{Power Supply Current} & \(1+\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 2.7 & 4.5 & － & 2.7 & 4.5 & mA \\
\hline & \(1-\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & －6．7 & －9．3 & － & －6．7 & \(-9.3\) & mA \\
\hline & \(1+\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 2.7 & 4.5 & － & 2.7 & 4.5 & mA \\
\hline & 1－ & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & －6．7 & －9．3 & － & －6．7 & －9．3 & mA \\
\hline \multirow[t]{2}{*}{Power Dissipation} & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 114 & 167 & － & 114 & 167 & mW \\
\hline & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 141 & 207 & － & 141 & 207 & mW \\
\hline
\end{tabular}

\section*{NOTE：}

In a companding DAC the term LSB is not used because the step size within each chord is different．For example，in the first chord around zero（ \(\mathrm{C}_{0}\) ）step size is \(0.5 \mu \mathrm{~A}\) ，while in the last chord near full scale（ \(\mathrm{C}_{7}\) ）step size is \(64 \mu \mathrm{~A}\) ． Settling time varies for each of the chord bits and step bits and a maximum
specification is misleading．In decode operation，the DAC－86 and OP－16 combination will decode eight channels．In the encode mode，the DAC－86 and CMP－01 combination will encode eight channels．Both encode and decode statements assume a \(5.2 \mu \mathrm{sec}\) channel time．

\section*{BASIC ENCODE OPERATION (COMPRESSING A/D CONVERSION) BASIC ENCODE CONNECTIONS}


NOTE: THIS CONFIGURATION WILL ENCODE 8 CHANNELS.

\section*{ENCODE DECISION LEVELS}

Compressing A/D conversion with the DAC-86 requires a comparator, an exclusive-or gate, and a successive
approximation register - the usual elements in any sign-plus-magnitude A/D converter. However, a compressing ADC has one signficant difference from regular A/D converters.

In a conventional (linear converter), the step size is a constant percentage of full scale, but in a compressing A/D converter, the step size increases as the output changes from zero scale to full scale.

When the DAC is used in the feedback loop of a successive approximation ADC the DAC outputs are used as decision levels to determine the edges of the quantizing bands. When the DAC is used in the decode mode it follows that the outputs must correspond to the center of the quantizing bands. Thus the encode mode output must exceed the decode mode output by one-half step. See AN 39 for further explanation.

\section*{ENCODING SEQUENCE}

An encoding sequence begins with the sign bit decision. During this time the comparator is a polarity detector only. The Encode/Decode (E/D) input is held at a logic " 0 ", so that no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input is changed to a logic " 1 " allowing current to flow into \(\operatorname{loE}(+)\) or \(\operatorname{loE}(-)\) depending upon the Sign Bit Answer.

For positive inputs, current flows into \(\mathrm{I}_{\mathrm{OE}}(+)\) through R 1 , and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current flows into \(\mathrm{I}_{\mathrm{OE}}(-)\) through R 2 developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator's output during negative trials

NORMALIZED ENCODE LEVEL (SIGN BIT EXCLUDED) \(\mathrm{I}_{\mathrm{c}, \mathrm{s}}=2\left[2^{\mathrm{C}}(\mathrm{S}+17)-16.5\right]\)
C=chord no. ( 0 through 7)

to maintain the proper logic coding, all ones for full scale and all zeros for zero scale. (A more complete schematic is shown in the applications section).
The bits are converted with a successive removal technique, starting with a decision at the code 0111111 and turning off bits sequentially until all decisions have been made.

\section*{ENCODE TRANSFER CHARACTERISTICS (AID CONVERSION)}


\section*{BASIC DECODE OPERATION} (EXPANDING DIA CONVERSION)

DECODE OPERATION
D/A conversion with the DAC-86 may be illustrated by using an operational amplifier connected to the decode outputs.

The decode mode of operation is selected by applying a logic " 0 " to the Encode/Decode input. This enables the \(I_{O D}\) outputs, disables the \(\mathrm{I}_{\mathrm{OE}}\) outputs and, allows \(\mathrm{I}_{\mathrm{OD}}(+\) ) or \(\mathrm{I}_{\mathrm{OD}}(-)\) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic "1", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(+)\) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic " 0 ", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(-)\) through R2 forcing a negative voltage output. Since the Sign Bit only steers current into \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{I}_{\mathrm{OD}}(-)\), the output will always be symmetrical, limited only by the matching of R1 and R2.

\section*{DECODE TRANSFER CHARACTERISTIC (DIA CONVERSION)}



\section*{NORMALIZED TABLES}

The encode and decode tables may be used to calculate ideal output current at any point. For example, in decode mode at \(I_{3,7}(0110111)\) find 343. 343/8031 times \(I_{F S}\) of \(2007.75 \mu \mathrm{~A}\) equals \(85.75 \mu \mathrm{~A}\). Alternatively, use the condensed current tables and add up the number of steps.

\section*{BASIC REFERENCE CONSIDERATIONS}

Full scale output current is ideally \(2007.75 \mu \mathrm{~A}\) when the reference current is \(528 \mu \mathrm{~A}\) in the decode mode. In the encode mode it is \(2039.75 \mu \mathrm{~A}\) because the additional \(1 / 2\) step adds \(32 \mu \mathrm{~A}\) to the output. A percentage change in \(\mathrm{I}_{\text {REF }}\) caused by changes in \(V_{\text {REF }}\) or \(R_{\text {REF }}\) will produce the same percentage change in output current.
The large step size at full scale allows the use of inexpensive references in many applications. In some situations \(\mathrm{V}_{\text {REF }}\) may even be the positive power supply. For example, with \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{R}_{\text {REF }}=15 \mathrm{~V} / 528 \mu \mathrm{~A}\) or \(28.4 \mathrm{k} \Omega\). When using a power supply as a reference, R11 should be two resistors, R11A and R11B, and the junction should be bypassed to ground to provide decoupling.
\begin{tabular}{lcccccccccr}
\hline & E/D & SB & B1 & B2 & B3 & B4 & B5 & B6 & B7 & \(\mathbf{E}_{\mathbf{0}}\) \\
\hline POS FULL SCALE & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 5.019 V \\
\hline (+) ZERO SCALE +1 STEP & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.0012 \\
\hline\((+)\) ZERO SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 V \\
\hline (-) ZERO SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 V \\
\hline (-) ZERO SCALE +1 STEP & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.0012 \\
\hline NEG FULL SCALE & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -5.019 V \\
\hline
\end{tabular}

BASIC DECODE CONNECTIONS


\section*{REFERENCE AMPLIFIER SETUP}

The DAC-86 is a multiplying D/A converter in which the output current is the product of the normalized digital input and the input reference current. The reference current mrv be fixed or may vary from nearly zero to +1.0 mA . The full scale output current is a linear function of the reference current and is given for all four outputs in the figures above.
In positive reference applications an external positive reference voltage forces current through R11 into the \(\mathrm{V}_{\mathrm{R}}(+\) ) terminal (pin 11) of the reference amplifier. Alternatively, a negative reference may be applied to \(\mathrm{V}_{\mathrm{R}}(-)\) at pin 12; reference current flows from ground through R11 into \(V_{R}(+)\), as in the positive reference case. This negative reference connection has the advantage of a very high impedance

\section*{SYSTEM TEST CIRCUIT}

presented at pin 12．The voltage at pin 11 is equal to and tracks the voltage at pin 12 due to the high gain of the inter－ nal reference amplifier．R12（nominally equal to R11）is used to cancel bias current errors and may be eliminated with only a minor increase in error．

\section*{POSITIVE REFERENCE OPERATION}


\section*{NEGATIVE REFERENCE OPERATION}


\section*{REFERENCE AMPLIFIER OPERATION}

\section*{REFERENCE RECOMMENDATIONS}

For most applications a +10.0 V reference，such as the PMI REF－81，is recommended for optimum full scale temperature coefficient performance．（This also minimizes the contributions of reference amplifier \(\mathrm{V}_{\mathrm{OS}}\) and \(\mathrm{TCV}_{\mathrm{OS}}\) ．）For most applications the tight relationship between \(I_{\text {REF }}\) and \(I_{\text {FS }}\) eliminates the need for trimming \(I_{\text {REF }}\) ；but if desired full
scale trimming may be accomplished by selecting R11 or by using a potentiometer for R11．
Using lower values of reference current reduces negative power supply current and increases reference amplifier negative common mode range．While the recommended operating range of \(D C\) reference currrent is 0.1 mA to 1.0 mA ， monotonic operation is maintained over an even wider range．

\section*{LOGIC INPUT AND POWER SUPPLY CONSIDERATIONS}

INTERFACING CIRCUIT FOR
ECL，CMOS，HTL，AND NMOS LOGIC INPUTS


\section*{LOGIC INPUTS}

The DAC－86 may be interfaced with other－than－TTL logic by placing \(\mathrm{V}_{\mathrm{LC}}(\mathrm{pin} 10)\) at a potential which is 1.4 V below the desired logic input switching threshold．However，this voltage source must be capable of sourcing and sinking a changing current at pin 10.
The negative voltage at the logic inputs must be limited to +10 V with respect to V －（pin 13）．

\section*{POWER SUPPLIES}

Power supply current drain is relatively independent of voltage and temperature and completely independent of the logic input states．
When operating with V －between -15 V and -11 V ，output negative voltage compliance， \(\mathrm{V}_{\mathrm{OC}}(-)\) ，reference input amplifier common mode voltage range，and logic input negative voltage range are reduced by an amount equivalent to the difference between -15 V and the V －supply in use． Operation with \(\mathrm{V}+\) between +5 V and +15 V affects \(\mathrm{V}_{\mathrm{LC}}\) and the reference amplifier common mode positive voltage range in the same manner．

\section*{SYSTEM PERFORMANCE CURVES}

SIGNAL TO QUANTIZING DISTORTION vs INPUT LEVEL


\section*{OUTPUT VOLTAGE COMPLIANCE}

The DAC-86 has true current outputs with wide voltage compliance enabling fast drive of a variety of single ended and balanced loads. Positive voltage compliance is +18 V and negative voltage compliance is -5.0 V with \(\mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}\) and \(V=-15 \mathrm{~V}\). Negative voltage compliance \(\mathrm{V}_{\mathrm{OC}}(-)\) for other values of \(I_{\text {REF }}\) and \(V\) - may be obtained from the table, or calculated as follows:
\[
V_{\mathrm{OC}}(-) \min =(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} \times 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}
\]

\section*{STANDARD OUTPUT CONNECTIONS}


GAIN TRACKING


Output voltage compliance can be extended in both encode and decode modes using the connections shown below.

NEGATIVE OUTPUT VOLTAGE COMPLIANCE V \(\mathrm{OC}(-)\)
\begin{tabular}{cccc}
\hline \(\mathrm{I}_{\text {FS }}\) & 1.0 mA & 2.0 mA & 4.0 mA \\
\hline-12 V & -2.8 V & -2.0 V & -0.4 V \\
\hline-15 V & -5.8 V & -5.0 V & -3.4 V \\
\hline-18 V & -8.8 V & -8.0 V & -6.4 V
\end{tabular}

MINIMUM NEGATIVE COMPLIANCE
\(\mathrm{V}_{\mathrm{OC}}(-) \mathrm{MIN}=(\mathrm{V}-)+\left(2 \mathrm{I}_{\text {REF }} 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}\)

\section*{OUTPUT COMPLIANCE EXTENSION CONNECTIONS}


\section*{DICE}

For applicable DICE information see DAC-76 Data Sheet.

\section*{COMDAC® COMPANDING D／A CONVERTER}

\section*{FEATURES}
－Conforms with CCITT＂A＂Companding Law
－Sign Plus 11－Bit Range with Sign Plus 7－Bit Coding
－11－Bit Accuracy and Resolution Around Zero
－Sign Plus 66dB Dynamic Range
－True Current Outputs： \(\mathbf{- 5 V}\) to \(+\mathbf{1 8 V}\) Compliance
－Tight Full Scale Tolerance Eliminates Calibration
－Low Full Scale Drift Over Temperature
－Low Power Consumption and Low Cost
－Ideal for PCM and 8－Bit \(\mu\) P Applications
－Outputs Multiplexed for Time Shared Applications

\section*{GENERAL DESCRIPTION}

The DAC－87 monolithic COMDAC \({ }^{\circledR}\) D／A Converter provides the complete decode function for＂A＂Law PCM CODECs． The DAC－87 may be configured in an encoder，as a decoder， or may be timeshared between encoding and decoding．
Accuracy is assured by specifying chord end point values， chord nonlinearity，and monotonicity over the full operating temperature range．For companding D／A converters with Bell \(\mu\)－255 law conformance，refer to the DAC－86／88 data sheets．For non－telecommunications applications，see the DAC－78 data sheet．

\section*{CCITT＂A＂LAW CHARACTERISTIC}

The output of the DAC－87 is an approximation to the CCITT ＂\(A\)＂law which can be expresed as：

\section*{EQUIVALENT CIRCUIT}


\(Y=\frac{1+\ln A X}{1+\ln A} \quad 1 / A \leq X \leq 1\)
\(Y=\frac{A X}{1+\ln A} \quad 0 \leq X \leq 1 / A\) where：
\(X=\) Normalized input signal level of the compressor （encoder）， \(\mathrm{V}_{\text {IN }} / \mathrm{V}_{\mathrm{FS}}\) ．
\(Y=\) Output signal level of the compressor（encoder）．
\(\mathrm{A}=87.6\)
This law is implemented by the DAC－87 with an eight chord （or segment）piecewise linear approximation for each polarity with sixteen linear steps in each chord．The first two chords are co－linear and of equal step size，and may be considered as one chord of 32 steps．Step sizes of the remaining six chords are binarily related to the first chord．

PIN CONNECTIONS \＆ORDERING INFORMATION


\section*{ABSOLUTE MAXIMUM RATINGS}

V+ Supply to V-Supply . . . . . . . . . . . . . . . . . . . . . . . . . 36V
\(\mathrm{V}_{\mathrm{CL}}\) Swing . . . . . . . . . . . . . . . . . . . . . . . . V- plus 8V to \(\mathrm{V}+\)
Analog Current Outputs ...... V- plus 8 V to V - plus 36 V
Reference Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . V- to V +
Reference Input Differential Voltage . . . . . . . . . . . . . . . \(\pm 18 \mathrm{~V}\)
Reference Input Current . . . . . . . . . . . . . . . . . . . . . . . 1.25 mA

Logic Inputs . . . . . . . . . . . . . . . . V- plus 8V to V-plus 36 V
Operating Temperature Range . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500mW
Derate about \(100^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Lead Soldering Temperature ( 60 sec.) . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\), and for all 4 outputs unless otherwise, noted. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero \(\left(\mathrm{C}_{0}\right)\) step size is \(1.0 \mu \mathrm{~A}\), while in the last chord near full scale \(\left(\mathrm{C}_{7}\right)\) step size is \(64 \mu \mathrm{~A}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{DAC-87-E} & \multicolumn{3}{|r|}{DAC-87-C} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & - & \(\pm 128\) & \(\pm 128\) & - & \(\pm 128\) & Steps \\
\hline Dynamic Range & & \(20 \log \left(l_{7,15} / l_{0,0}\right)\) & 66 & - & 66 & 66 & 66 & 66 & dB \\
\hline Monotonicity & & Sign Bit + or - & 128 & - & - & 128 & - & - & Steps \\
\hline Chord Endpoint Accuracy All Chords & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline Step Accuracy All Chords & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline Encode Current & & Additional output Encode/Decode = 1 & \(1 / 4\) & \(1 / 2\) & \(3 / 4\) & \(1 / 4\) & \(1 / 2\) & \(3 / 4\) & Step \\
\hline Settling Time (Note) & \(\mathrm{t}_{\text {s }}\) & To within \(\pm 1 / 2\) step & - & 1.0 & - & - & - & - & \(\mu \mathrm{sec}\) \\
\hline Full Scale Drift & \(\Delta \mathrm{l}_{\text {FS }}\) & Full temperature range & - & \(\pm 1 / 20\) & \(\pm 1 / 4\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\mathrm{OS}}\) & Full scale current change \(\leq 1 / 2\) step & -5 & - & +18 & -5 & - & +18 & Volts \\
\hline \multirow[t]{2}{*}{Full Scale Current Deviation from Ideal (See Tables)} & \(\mathrm{I}_{\mathrm{FS}}(\mathrm{D})\) & \(\mathrm{V}_{\text {REF }} 10.000 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline & \(\mathrm{I}_{\text {FS }}(\mathrm{E})\) & \(\mathrm{RII}=18.94 \mathrm{k} \Omega\), R12 \(=20 \mathrm{k} \Omega\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline Full Scale Symmetry Error & \(\mathrm{I}_{0}(+) \mathrm{l}_{0}(-)\) & Decode or Encode pair & - & \(\pm 1 / 40\) & \(\pm 1 / 8\) & - & \(\pm 1 / 20\) & \(\pm 1 / 4\) & Step \\
\hline Zero Scale Current & Izs & Measured at selected output with 0000000 input & 1/4 & 1/2 & \(3 / 4\) & \(1 / 4\) & 1/2 & \(3 / 4\) & Step \\
\hline Disable Current & \(\mathrm{I}_{\text {DIS }}\) & Leakage of output disabled by E/D and SB & - & 5.0 & 75 & - & 5.0 & 75 & nA \\
\hline Output Current Range & \(\mathrm{I}_{\text {FSR }}\) & & 0 & 2.0 & 4.2 & 0 & 2.0 & 4.2 & mA \\
\hline Logic Input Levels, Logic "0" & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Logic Input Levels, Logic "1" & \(\mathrm{V}_{\mathrm{IH}}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{\mathrm{IN}}=-5 \mathrm{~V}\) to +18 V & - & - & 120 & - & - & 120 & \(\mu \mathrm{A}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & -5 & - & +18 & -5 & - & +18 & Volts \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & - & -3.0 & -12.0 & - & -3.0 & -12.0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl/dt & & - & 0.25 & - & - & 0.25 & - & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline \multirow[t]{2}{*}{Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves)} & \(\mathrm{PSSI}_{\text {FS }+}\) & \(\mathrm{V}+=4.5\) to \(18 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & Step \\
\hline & \(\mathrm{PSSI}_{\text {FS- }}\) & \(\mathrm{V}-=-10.8 \mathrm{~V}\) to \(-18 \mathrm{~V}, \mathrm{~V}+=15 \mathrm{~V}\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline \multirow{4}{*}{Power Supply Current} & 1+ & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 2.7 & 4.5 & - & 2.7 & 4.5 & mA \\
\hline & 1- & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & -6.7 & -9.3 & - & -6.7 & \(-9.3\) & mA \\
\hline & 1+ & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 2.7 & 4.5 & - & 2.7 & 4.5 & mA \\
\hline & 1- & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & -6.7 & -9.3 & - & -6.7 & -9.3 & mA \\
\hline \multirow[t]{2}{*}{Power Dissipation} & \(P_{D}\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 114 & 167 & - & 114 & 167 & mW \\
\hline & \(P_{\text {D }}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 141 & 207 & - & 141 & 207 & mW \\
\hline
\end{tabular}

NOTE: Settling time varies for each of the chord bits and step bits and a maximum specification may be misleading. In decode operation, the DAC- 87 and OP- 16 combination will decode 8 channels. In the
encode mode, the DAC-87 and CMP-01 combination will encode 8 channels. Both encode and decode statements assume a \(3.9 \mu \mathrm{~s}\) channel time.

OUTPUT CURRENT DC TEST CIRCUIT

\begin{tabular}{ccccc}
\hline \multicolumn{5}{c}{ LINE SELECTION TABLE } \\
\hline \begin{tabular}{c} 
TEST \\
GROUP
\end{tabular} & \begin{tabular}{c} 
ENCODE \\
DECODE
\end{tabular} & \begin{tabular}{c} 
SIGN \\
BIT
\end{tabular} & \begin{tabular}{c} 
OUTPUT \\
MEASUREMENT
\end{tabular} \\
\hline 1 & 1 & 1 & \(\mathrm{I}_{\mathrm{OE}(+)}\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 1\right)\) \\
\hline 2 & 1 & 0 & \(\mathrm{I}_{\mathrm{OE}( }(-)\) & \(\left(\mathrm{E}_{01} / \mathrm{R} 2\right)\) \\
\hline 3 & 0 & 1 & \(\mathrm{I}_{\mathrm{OD}(+)}\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 3\right)\) \\
\hline 4 & 0 & 0 & \(\mathrm{IOD}^{(-)}\) & \(\left(\mathrm{E}_{02} / \mathrm{R} 4\right)\) \\
\hline
\end{tabular}

NOTE：－Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord．Monotonic operation is guaranteed for all input codes．

\section*{CONDENSED CURRENT OUTPUT TABLES}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 00000 & 0.5 & 16.5 & 33 & 66 & 132 & 264 & 528 & 1056 \\
\hline 151111 & 15.5 & 31.5 & 63 & 126 & 252 & 504 & 1008 & 2016 \\
\hline STEP SIZE & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

IDEAL ENCODE OUTPUT CURRRENT IN MICROAMPS AT CHORD ENPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 00000 & 1 & 17 & 34 & 68 & 136 & 272 & 544 & 1088 \\
\hline 151111 & 16 & 32 & 64 & 128 & 256 & 512 & 1024 & 2048 \\
\hline STEP SIZE & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

These tables may be extended to include all of the en－ code／decode currents（ideal with \(I_{\text {REF }}=528 \mu \mathrm{~A}\) ）by multiply－ ing any of the numbers in the normalized tables by \(0.5 \mu \mathrm{~A}\) ．

\section*{SPECIFICATION PARAMETER DEFINITIONS}

\section*{STEP NONLINEARITY}

Step size deviation from ideal within a chord．

\section*{ENCODE CURRENT}

The difference between \(\mathrm{I}_{\mathrm{OE}}(+)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{IOD}_{\mathrm{OD}}(-)\) at any code．

\section*{FULL SCALE DRIFT}

The change in output current over the full operating temperature with \(\mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{R} 11=18.94 \mathrm{k} \Omega\) ，and \(R 12=20 \mathrm{k} \Omega\) ．

\section*{FULL SCALE SYMMETRY ERROR}

The difference between \(\mathrm{I}_{\mathrm{OD}}(-)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{I}_{\mathrm{OE}}(+)\) at full scale output．

\section*{OUTPUT VOLTAGE COMPLIANCE}

The maximum output voltage swing at any current level which causes \(<1 / 2\) step change in output current．

\section*{CHORDS}

Groups of linearly－related steps in the transfer function． Also known as segments．

\section*{CHORD ENDPOINTS}

The maximum code in each chord．Used to specify accuracy．

\section*{STEPS}

Increments in each chord which divide it into 16 equal levels．

\section*{OUTPUT LEVEL NOTATION}

Each output current level may be designated by the code \(\mathrm{I}_{\mathrm{C}, \mathrm{S}}\) where \(\mathrm{C}=\) chord number and \(\mathrm{S}=\) step number．For example， \(\mathrm{I}_{0,0}=\) zero scale current； \(\mathrm{I}_{0,1}=\) first step from zero； \(\mathrm{I}_{0,15}=\) endpoint of first chord \(\left(C_{0}\right) ; l_{7.15}=\) full scale current．

\section*{DYNAMIC RANGE}

Ratio of full scale current to step size in chord zero expressed in dB ．

\section*{BASIC ENCODE OPERATION (COMPRESSING A/D CONVERSION) BASIC ENCODE CONNECTIONS}


\section*{ENCODE DECISION LEVELS}

Compressing A/D conversion with the DAC-87 requires a comparator, an exclusive-OR gate, and a successive approximation register - the usual elements in any sign-plus-
magnitude A/D converter. However, a compressing ADC has one significant difference from regular \(A / D\) converters.

In a conventional (linear) converter, the step size is a constant percentage of full scale, but in a compressing A/D converter, the step size increases as the output changes from zero scale to full scale.
When the DAC is used in the feedback loop of a successive approximation ADC the DAC outputs are used as decision levels to determine the edges of the quantizing bands. When the DAC is used in the decode mode it follows that the outputs must correspond to the center of the quantizing bands. Thus the encode mode output must exceed the decode mode output by one-half step. See AN 39 for further explanation.

\section*{ENCODING SEQUENCE}

An encoding sequence begins with the Sign Bit comparison and decision. During this time the comparator is a polarity detector only. The Encode/Decode (E/D) input is held at a logic " 0 " so that no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input is changed to a logic " 1 " allowing current to flow into \(\mathrm{I}_{\mathrm{OE}}(+)\) or \(\mathrm{I}_{\mathrm{OE}}(-)\) depending upon the Sign Bit Answer.

For positive inputs, current flows into \(\mathrm{l}_{\mathrm{OE}}(+)\) through R1, and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current flows into \(\mathrm{I}_{\mathrm{OE}}(-)\) through R2 developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale. (A more complete schematic is shown in the applications section.)

NORMALIZED ENCODE DECISION LEVELS (SIGN BIT EXCLUDED)
NORMALIZED ENCODE DECISION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{}} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 2 & 34 & 68 & 136 & 272 & 544 & 1088 & 2176 \\
\hline 1 & 0001 & 4 & 36 & 72 & 144 & 288 & 576 & 1152 & 2304 \\
\hline 2 & 0010 & 6 & 38 & 76 & 152 & 304 & 608 & 1216 & 2432 \\
\hline 3 & 0011 & 8 & 40 & 80 & 160 & 320 & 640 & 1280 & 2560 \\
\hline 4 & 0100 & 10 & 42 & 84 & 168 & 336 & 672 & 1344 & 2688 \\
\hline 5 & 0101 & 12 & 44 & 88 & 176 & 352 & 704 & 1408 & 2816 \\
\hline 6 & 0110 & 14 & 46 & 92 & 184 & 368 & 736 & 1472 & 2944 \\
\hline 7 & 0111 & 16 & 48 & 96 & 192 & 384 & 768 & 1536 & 3072 \\
\hline 8 & 1000 & 18 & 50 & 100 & 200 & 400 & 800 & 1600 & 3200 \\
\hline 9 & 1001 & 20 & 52 & 104 & 208 & 416 & 832 & 1664 & 3328 \\
\hline 10 & 1010 & 22 & 54 & 108 & 216 & 432 & 864 & 1728 & 3456 \\
\hline 11 & 1011 & 24 & 56 & 112 & 224 & 448 & 896 & 1792 & 3584 \\
\hline 12 & 1100 & 26 & 58 & 116 & 232 & 464 & 928 & 1856 & 3712 \\
\hline 13 & 1101 & 28 & 60 & 120 & 240 & 480 & 960 & 1920 & 3840 \\
\hline 14 & 1110 & 30 & 62 & 124 & 248 & 496 & 992 & 1984 & 3968 \\
\hline 15 & 1111 & 32 & 64 & 128 & 256 & 512 & 1024 & 2048 & *4096 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

\footnotetext{
*Virtual Decision Leve
}

The successive removal technique requires the first magnitude decision to be made at the code 0111111 and sequentially turning off bits until all decisions have been made.

ENCODE TRANSFER CHARACTERISTIC (ADD CONVERSION)


\section*{BASIC DECODE OPERATION (EXPANDING D/A CONVERSION) \\ decode operation}

D/A conversion with the DAC-87 may be illustrated by using an operational amplifier connected to the decode outputs as a balanced load. The decode mode of operation is selected by applying a logic " 0 " to the Encode/Decode input. This enables the \(\mathrm{I}_{\mathrm{OD}}\) outputs, disables the \(\mathrm{I}_{\mathrm{OE}}\) outputs,

\section*{BASIC DECODE CONNECTIONS}

and allows \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{I}_{\mathrm{OD}}(-)\) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic " 1 ", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(+)\) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic " 0 ", all of the output current flows into lod ( ) through R2 forcing a negative voltage output. Since the Sign
\begin{tabular}{lrrrrrrrrrr}
\hline & E/D SB & B1 & B2 & B3 & B4 & B5 & B6 & B7 & \multicolumn{1}{r}{\(\mathbf{E}_{\mathbf{0}}\)} \\
\hline POS FULL SCALE & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 5.040 V \\
\hline\((+)\) ZERO SCALE +1 STEP & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.0012 V \\
\hline\((+)\) ZERO SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.004 V \\
\hline\((-)\) ZERO SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.004 V \\
\hline\((-)\) ZERO SCALE +1 STEP & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.0012 V \\
\hline NEG FULL SCALE & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -5.040 V \\
\hline
\end{tabular}

NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED)
NORMALIZED DECODE OUTPUT
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
CHORD \\
STEP
\end{tabular}}} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 33 & 66 & 132 & 264 & 528 & 1056 & 2112 \\
\hline 1 & 0001 & 3 & 35 & 70 & 140 & 280 & 560 & 1120 & 2240 \\
\hline 2 & 0010 & 5 & 37 & 74 & 148 & 296 & 592 & 1184 & 2368 \\
\hline 3 & 0011 & 7 & 39 & 78 & 156 & 312 & 624 & 1248 & 2496 \\
\hline 4 & 0100 & 9 & 41 & 82 & 164 & 328 & 656 & 1312 & 2624 \\
\hline 5 & 0101 & 11 & 43 & 86 & 172 & 344 & 688 & 1376 & 2752 \\
\hline 6 & 0110 & 13 & 45 & 90 & 180 & 360 & 720 & 1440 & 2880 \\
\hline 7 & 0111 & 15 & 47 & 94 & 188 & 376 & 752 & 1504 & 3008 \\
\hline 8 & 1000 & 17 & 49 & 98 & 196 & 392 & 784 & 1568 & 3136 \\
\hline 9 & 1001 & 19 & 51 & 102 & 204 & 408 & 816 & 1632 & 3264 \\
\hline 10 & 1010 & 21 & 53 & 106 & 212 & 424 & 848 & 1696 & 3392 \\
\hline 11 & 1011 & 23 & 55 & 110 & 220 & 440 & 880 & 1760 & 3520 \\
\hline 12 & 1100 & 25 & 57 & 114 & 228 & 456 & 912 & 1824 & 3648 \\
\hline 13 & 1101 & 27 & 59 & 118 & 236 & 472 & 944 & 1888 & 3776 \\
\hline 14 & 1110 & 29 & 61 & 122 & 244 & 488 & 976 & 1952 & 3904 \\
\hline 15 & 1111 & 31 & 63 & 126 & 252 & 504 & 1008 & 2016 & 4032 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

Bit only steers current into \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{I}_{\mathrm{OD}}(-)\), the output will always be symmetrical, limited only by the matching of R1 and R2.

\section*{DECODE TRANSFER CHARACTERISTIC (DIA CONVERSION)}


\section*{NORMALIZED TABLES}

The encode and decode tables may be used to calculate ideal output current at any code point. For example, in decode mode at \(I_{3,7}(0110111)\) find 188. 188/4032 times \(I_{\text {FS }}\) of \(2016 \mu \mathrm{~A}\) equals \(94 \mu \mathrm{~A}\).

\section*{BASIC REFERENCE CONSIDERATIONS}

Full scale output current is ideally \(2016 \mu \mathrm{~A}\) when the reference current is \(528 \mu \mathrm{~A}\) in the decode mode. In the en-
code mode it is \(2048 \mu \mathrm{~A}\) because the additional one-half step adds \(32 \mu \mathrm{~A}\) to the output. A percentage change in \(\mathrm{I}_{\text {REF }}\) caused by changes in \(V_{\text {REF }}\) or \(R_{\text {REF }}\) will produce the same percentage change in output current.
The large step size at full scale allows the use of inexpensive references in many applications. In some situations \(\mathrm{V}_{\text {REF }}\) may even be the positive power supply. For example, with \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{R}_{\mathrm{REF}}=15 \mathrm{~V} / 528 \mu \mathrm{~A}\) or \(28.4 \mathrm{k} \Omega\). When using a power supply as a reference, R11 should be two resistors, R11A and R11B, and the junction should be bypassed to ground to provide decoupling.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The DAC-87 has true current outputs with wide voltage compliance enabling fast drive of a variety of single ended and balanced loads. Positive voltage compliance is +18 V and negative voltage compliance is -5.0 V with \(\mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}\) and \(V=-15 \mathrm{~V}\). Negative voltage compliance \(\mathrm{V}_{\mathrm{OC}}(-)\) for other values of \(I_{\text {REF }}\) and \(V\) - may be obtained from the table, or calculated as follows:
\[
\mathrm{V}_{\mathrm{OC}}(-) \min =(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} \times 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}
\]

Output voltage compliance can be extended in both encode and decode modes using the connections shown below.

NEGATIVE OUTPUT VOLTAGE COMPLIANCE \(V_{\text {OC }}(-)\)
\begin{tabular}{cccc}
\hline & \multirow{2}{*}{\(\mathbf{I}_{\text {FS }}\)} & & \\
\(\mathbf{V}-\) & 1.0 mA & \(\mathbf{2 . 0 m A}\) & 4.0 mA \\
\hline-12 V & -2.8 V & -2.0 V & -0.4 V \\
\hline-15 V & -5.8 V & -5.0 V & -3.4 V \\
\hline-18 V & -8.8 V & -8.0 V & -6.4 V \\
\hline
\end{tabular}

MINIMUM NEGATIVE COMPLIANCE
\(\mathrm{V}_{\mathrm{OC}}(-) \mathrm{MIN}=(\mathrm{V}-)+\left(2 \mathrm{I}_{\text {REF }} 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}\)

\section*{STANDARD OUTPUT CONNECTIONS}


\section*{OUTPUT COMPLIANCE EXTENSION CONNECTIONS}


IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)
IDEAL DECODE OUTPUT
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.5 & 16.5 & 33 & 66 & 132 & 264 & 528 & 1056 \\
\hline 1 & 0001 & 1.5 & 17.5 & 35 & 70 & 140 & 280 & 560 & 1120 \\
\hline 2 & 0010 & 2.5 & 18.5 & 37 & 74 & 148 & 286 & 592 & 1184 \\
\hline 3 & 0011 & 3.5 & 19.5 & 39 & 78 & 156 & 312 & 624 & 1248 \\
\hline 4 & 0100 & 4.5 & 20.5 & 41 & 82 & 164 & 328 & 656 & 1312 \\
\hline 5 & 0101 & 5.5 & 21.5 & 43 & 86 & 172 & 344 & 688 & 1376 \\
\hline 6 & 0110 & 6.5 & 22.5 & 45 & 90 & 180 & 360 & 720 & 1440 \\
\hline 7 & 0111 & 7.5 & 23.5 & 47 & 94 & 188 & 376 & 752 & 1504 \\
\hline 8 & 1000 & 8.5 & 24.5 & 49 & 98 & 196 & 392 & 784 & 1568 \\
\hline 9 & 1001 & 9.5 & 25.5 & 51 & 102 & 204 & 408 & 816 & 1632 \\
\hline 10 & 1010 & 10.5 & 26.5 & 53 & 106 & 212 & 424 & 848 & 1696 \\
\hline 11 & 1011 & 11.5 & 27.5 & 55 & 110 & 220 & 440 & 880 & 1760 \\
\hline 12 & 1100 & 12.5 & 28.5 & 57 & 114 & 228 & 456 & 912 & 1824 \\
\hline 13 & 1101 & 13.5 & 29.5 & 59 & 118 & 236 & 472 & 944 & 1888 \\
\hline 14 & 1110 & 14.5 & 30.5 & 61 & 122 & 244 & 488 & 976 & 1952 \\
\hline 15 & 1111 & 15.5 & 31.5 & 63 & 126 & 252 & 504 & 1008 & 2016 \\
\hline STEP SIZE & & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

\section*{FEATURES}
- IMPROVED ACCURACY over DAC-86
- IMPROVED SPEED over DAC-86
- Conforms With Bell System \(\mu\)-255 Companding Law
- Meets D3 Compandor Tracking Specifications
- Both Encode and Decode Capability
- Tight Full Scale Tolerance Eliminates Calibration
- Low Full Scale Drift Over Temperature
- Extremely Low Noise Contribution
- Multiplying Reference Inputs
- Simplifies PCM System Design
- High Reliability
- Low Power Consumption and Low Cost

\section*{GENERAL DESCRIPTION}

The DAC-88 monolithic COMDAC® \({ }^{\text {D }}\) (A Converter provides a 15 segment linear approximation to the Bell System \(\mu-255\) companding law. The law is implemented by using three bits to select one of eight binarily-related chords (or segments) and four bits to select one of sixteen linearlyrelated steps within each chord. A sign bit determines signal polarity, and an encode/decode select bit determines encode or decode operation.
Accuracy is assured by specifying chord end point values, step nonlinearity, and monotonicity over the full operating temperature range. Typical applications include PCM carrier systems, digital PBX's, intercom systems, and PCM recording. For CCITT "A" Law models, refer to the DAC-89 data sheet.

\section*{EQUIVALENT CIRCUIT AND PIN CONNECTION DIAGRAM}


GAIN TRACKING


\section*{BELL \(\mu\) - 255 LAW TRANSFER CHARACTERISTIC}

The transfer characteristic of the DAC-88 is a piecewise linear approximation to the Bell System \(\mu 255\) law expressed by:
\[
Y(\chi)=\operatorname{sgn}(\chi) \frac{\ln (1+\mu|\chi|)}{\ln (1+\mu)}-1 \leq \chi \leq 1
\]
for a normalized coding range of \(\pm 1\)
where: \(\quad \chi=\) input signal level
\[
\begin{aligned}
& \mathrm{Y}=\text { output compressed signal level } \\
& \mu=255
\end{aligned}
\]

This law is implemented by the DAC-88 with an eight chord (or segment) piecewise linear approximation with 16 linear steps in each chord for both polarities. Dynamic range of 72 dB in both polarities is achieved with eight-bit coding.

PIN CONNECTIONS \& ORDERING INFORMATION


ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=528 \mu \mathrm{~A},-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) ，and for all 4 outputs，unless otherwise noted．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{DAC－88－E} & \multicolumn{3}{|r|}{DAC－88－C} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & \(\pm 128\) & Steps \\
\hline Dynamic Range & & \(20 \log \left(17,15 / 0_{0,1}\right)\) & 72 & 72 & 72 & 72 & 72 & 72 & dB \\
\hline Monotonicity & & Sign Bit＋or－ & 128 & － & － & 128 & － & － & Steps \\
\hline Chord Endpoint Accuracy Chord Zero & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & － & － & \(\pm 1 / 4\) & － & － & \(\pm 1 / 2\) & Step \\
\hline \begin{tabular}{l}
Chord Endpoint Accuracy \\
All Chords Other Than Zero
\end{tabular} & & Error relative to ideal values at \(\mathrm{I}_{\mathrm{FS}}=2007.75 \mu \mathrm{~A}\) & － & － & \(\pm 1 / 2\) & － & － & \(\pm 1\) & Step \\
\hline Encode Decision Level Current & & Additional output encode／decode \(=1\) & 3／8 & \(1 / 2\) & 5／8 & 1／4 & \(1 / 2\) & \(3 / 4\) & Step \\
\hline Settling Time（Note 1） & \(\mathrm{t}_{5}\) & To within \(\pm 1 / 2\) step & － & 500 & see note & － & 500 & see note & ns \\
\hline Settling Time in Chord Zero & \(\mathrm{T}_{\mathrm{SCO}}\) & To within \(\pm 1 / 2\) step & － & 500 & － & － & 500 & － & ns \\
\hline Full Scale Drift（ \(\mathrm{C}_{7}\) ） & \(\Delta \mathrm{I}_{\mathrm{FS}}\) & Full temperature range & － & \(\pm 1 / 16\) & \(\pm 1 / 10\) & － & \(\pm 1 / 10\) & \(\pm 1 / 4\) & Step \\
\hline Output Voltage Compliance & \(V_{\text {OC }}\) & Full scale current change \(\leq 1 / 2\) step & －5 & － & ＋18 & －5 & － & ＋18 & Volts \\
\hline Full Scale Symmetry Error （Note 2） & \(10(+) \cdot l_{0}(-)\) & Decode or encode pair Input Code 1111111 & － & \(\pm 1 / 40\) & \(\pm 1 / 8\) & － & \(\pm 1 / 40\) & \(\pm 1 / 4\) & Step \\
\hline Zero Scale Current（ \(\mathrm{C}_{0}\) ）（Note 2） & Izs & Measured at selected output with 0000000 input & － & 1／40 & 1／8 & － & 1／40 & 1／4 & Step \\
\hline Disable Current（All bits high） （Note 2） & IDIS & Leakage of output disabled by E／D and SB & － & 5.0 & 100 & － & 5.0 & 100 & nA \\
\hline Step Accuracy Chord Zero & & Error relative to ideal values at \(I_{F S}=2007.75 \mu \mathrm{~A}\) & － & － & \(\pm 1 / 4\) & － & － & \(\pm 1 / 2\) & Step \\
\hline \begin{tabular}{l}
Step Accuracy \\
All Chords Other Than Zero
\end{tabular} & & Error relative to ideal values at \(I_{F S}=2016 \mu \mathrm{~A}\) & － & － & \(\pm 1 / 2\) & － & － & \(\pm 1\) & Step \\
\hline Output Current Range & \(\mathrm{I}_{\text {FSR }}\) & & 0 & 2.0 & 4.2 & 0 & 2.0 & 4.2 & mA \\
\hline Logic Input Levels，Logic＂0＂ & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & － & － & 0.8 & － & － & 0.8 & Volts \\
\hline Logic Input Levels，Logic＂1＂ & \(\mathrm{V}_{1 H}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & － & － & 2.0 & － & － & Volts \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{IN}}\) & \(\mathrm{V}_{1 \mathrm{~N}}=-5 \mathrm{~V}\) to +18 V & － & － & 120 & － & － & 120 & \({ }_{12}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{\mathrm{IS}}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & －5 & － & ＋18 & －5 & － & ＋18 & Volts \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & － & －3．0 & －12．0 & － & －3．0 & －12．0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl／dt & & － & 0.25 & － & － & 0.25 & － & \(\mathrm{mA} / 1 / \mathrm{s}\) \\
\hline \multirow[t]{2}{*}{Power Supply Sensitivity Over Supply Range（Refer to Characteristic Curves）} & \(\mathrm{PSSI}_{\text {FS }}^{+}\) & \(\mathrm{V}+=4.5\) to \(18 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) & － & \(\pm 1 / 20\) & \(\pm 1 / 2\) & － & \(\pm 1 / 20\) & \(\pm 1 / 2\) & Step \\
\hline & \(\mathrm{PSSI}_{\text {FS }-}\) & \(\mathrm{V}-=-10.8 \mathrm{~V}\) to \(-18 \mathrm{~V}, \mathrm{~V}+=15 \mathrm{~V}\) & － & \(\pm 1 / 10\) & \(\pm 1 / 2\) & － & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline \multirow{4}{*}{Power Supply Current} & \(1+\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 2.7 & 5.5 & － & 2.7 & 5.5 & mA \\
\hline & 1－ & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & －6．7 & －12 & － & －6．7 & －12 & mA \\
\hline & \(1+\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 2.7 & 5.5 & － & 2.7 & 5.5 & mA \\
\hline & 1－ & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & －6．7 & －12 & － & －6．7 & －12 & mA \\
\hline \multirow[t]{2}{*}{Power Dissipation} & \(P_{D}\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 114 & 207 & － & 114 & 207 & mW \\
\hline & \(P_{D}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & － & 141 & 262 & － & 141 & 262 & mW \\
\hline \multirow[t]{2}{*}{Full Scale Current Deviation From Ideal Deviation （See Tables）（Note 2）} & \[
I_{F S}(D)
\] & \[
V_{\text {REF }} 10.000 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}
\] & \[
-
\] & － & \[
\pm 1 / 2
\] & － & - & \[
\pm 1
\] & Step \\
\hline & \[
I_{F S}(E)
\] & \(\mathrm{R} 11=19.53 \mathrm{k} \Omega, \mathrm{R} 12=20 \mathrm{k} \Omega\) & － & － & \(\pm 1 / 2\) & － &  & \(\pm 1\) & Step \\
\hline Idle Current（Note 2） & 1 & & － & 10 & － & － & 10 & － & \(\mu \mathrm{A}\) \\
\hline
\end{tabular}

\section*{NOTES：}

1．In a companding DAC the term LSB is not used because the step size within each chord is different．For example，in the first chord around zero \(\left(\mathrm{C}_{0}\right)\) step size is \(0.5 \mu \mathrm{~A}\) ，while in the last chord near full scale \(\left(\mathrm{C}_{7}\right)\) step size is \(64 \mu \mathrm{~A}\) ．Settling time varies for each of the chord bits and step bits and a maximum specification is misleading．In decode operation，
the DAC－88 and OP－16 combination will decode 24 channels．In the encode mode，the DAC－88 and CMP－01 combination will encode 8 channels． Both encode and decode statements assume a \(5.2 \mu \mathrm{~S}\) channel time．
2．Current specifications relate to differential currents between（＋）and \((-)\) output leads．At the selected outputs，equal idle currents are present simultaneously on both current output leads．

\section*{ABSOLUTE MAXIMUM RATINGS}

V+ Supply to V - Supply . . . . . . . . . . . . . . . . . . . . . . . . . 36V
V \({ }_{\text {LC }}\) Swing . . . . . . . . . . . . . . . . . . . . . . . . . V- plus 8 V to \(\mathrm{V}+\)
Analog Current Outputs ...... V- plus 8 V to V - plus 36 V
Reference Inputs . . . . . . . . . . . . . . . . . . . . . . . . . V- to V +
Reference Input Differential Voltage . . . . . . . . . . . . . . \(\pm 18 \mathrm{~V}\)
Reference Input Current . . . . . . . . . . . . . . . . . . . . . . 1.25 mA

Logic Inputs . . . . . . . . . . . . . . . . V- plus 8 V to V - plus 36 V
Operating Temperature . . . . . . . . . . . . . . . \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature . . . . . . . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
Derate above \(100^{\circ} \mathrm{C}\). . . . . . . . . . . . . . . . . . . . . . . . \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Lead Soldering Temperature . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}(60 \mathrm{sec})\)

\section*{OUTPUT CURRENT DC TEST CIRCUIT}

\begin{tabular}{|c|c|c|c|c|}
\hline \[
\begin{aligned}
& \text { TEST } \\
& \text { GROUP }
\end{aligned}
\] & ENCODEI DECODE & \[
\begin{aligned}
& \text { SIGN } \\
& \text { BIT }
\end{aligned}
\] & \multicolumn{2}{|l|}{OUTPUT MEASUREMENT} \\
\hline 1 & 1 & 1 & \({ }_{\text {I OE }}(+)\) & ( \(\mathrm{E}_{01} / \mathrm{R} 1\) ) \\
\hline 2 & 1 & 0 & ( \({ }_{\text {OE }}(-)\) & ( \(\left.\mathrm{E}_{01} / \mathrm{R} 2\right)\) \\
\hline 3 & 0 & 0 & (1OD \((+)\) & ( \(\mathrm{E}_{02} / \mathrm{R} 3\) ) \\
\hline 4 & 0 & 0 & \(\left(10{ }^{(-)}\right.\) & ( \(\mathrm{E}_{02} / \mathrm{R} 4\) ) \\
\hline
\end{tabular}

NOTE: Accuracy is specified in the test circuit using the tables below to be within the specified proportion of a step at the maximum value in each chord. Monotonic operation is guaranteed for all input codes.

\section*{CONDENSED CURRENT OUTPUT TABLES ( \(\left.I_{\text {REF }}=528 \mu \mathrm{~A}\right)\)}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

IDEAL ENCODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{STEP} & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.25 & 8.75 & 25.75 & 59.75 & 127.75 & 263.75 & 535.75 & 1079.75 \\
\hline 15 & 1111 & 7.75 & 23.75 & 55.75 & 119.75 & 247.75 & 503.75 & 1015.75 & 2039.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 0.50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

These tables may be extended to include all of the encode/decode currents (ideal with \(I_{\text {REF }}=528 \mu \mathrm{~A}\) ) by multiplying any of the numbers in the normalized tables by \(0.25 \mu \mathrm{~A}\).

\section*{SPECIFICATION PARAMETER DEFINITIONS}

\section*{FULL SCALE DRIFT}

The change in output current over the full operating temperature with \(\mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{R} 11=18.94 \mathrm{k} \Omega\), and \(\mathrm{R} 12=20 \mathrm{k} \Omega\).

\section*{ENCODE CURRENT}

The difference between \(\mathrm{I}_{\mathrm{OE}}(+)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(I_{O E}(-)\) and \(I_{O D}(-)\) at any code.

\section*{FULL SCALE SYMMETRY ERROR}

The difference between \(\mathrm{I}_{\mathrm{OD}}(-)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{I}_{\mathrm{OE}}(+)\) at full scale output.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The maximum output voltage swing at any current level which causes \(<1 / 2\) step change in output current.

\section*{IDEAL OUTPUT CURRENT}

The difference between the ( + ) and ( - ) currents (encode or decode) at any code.

\section*{CHORDS}

Groups of linearly－related steps in the transfer function． Also known as segments．

\section*{CHORD ENDPOINTS}

The maximum code in each chord．Used to specify accu－ racy．

\section*{STEPS}

Increments in each chord which divides it into 16 equal levels．

\section*{OUTPUT LEVEL NOTATION}

Each output current level may be designated by the code \(\mathrm{I}_{\mathrm{C}, \mathrm{S}}\) where \(\mathrm{C}=\) chord number and \(\mathrm{S}=\) step number．For ex－ ample， \(\mathrm{I}_{0,0}=\) zero scale current； \(\mathrm{I}_{0,1}=\) first step from zero； \(\mathrm{I}_{0,15}=\) endpoint of first chord \(\left(\mathrm{C}_{0}\right) ; \mathrm{I}_{7,15}=\) full scale current．

\section*{DYNAMIC RANGE}

Ratio of full scale current to step size in chord zero ex－ pressed in dB．

\section*{BASIC ENCODE OPERATION （COMPRESSING A／D CONVERSION）}

\section*{ENCODE DECISION LEVELS}

Compressing A／D conversion with the DAC－88 requires a comparator，an exclusive－or gate，and a successive approximation register－the usual elements in any sign－ plus－magnitude A／D converter．However，a compressing ADC has one signficant difference from regular A／D con－ verters．
In a conventional（linear converter），the step size is a cons－ tant percentage of full scale，but in a compressing A／D

\section*{BASIC ENCODE CONNECTIONS}

converter，the step size increases as the output changes from zero scale to full scale．
When the DAC is used in the feedback loop of a suc－ cessive approximation ADC the DAC outputs are used as decision levels to determine the edges of the quantizing bands．When the DAC is used in the decode mode it follows that the outputs must correspond to the center of

NORMALIZED ENCODE LEVEL（SIGN BIT EXCLUDED）\(I_{C . S}=2\left[2^{C}(S+17)-16.5\right] \quad \begin{aligned} & \text { C }=\text { chord no．（0through 7）} \\ & S=\text { step no．（ } 0 \text { through 15）}\end{aligned}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 35 & 103 & 239 & 511 & 1055 & 2143 & 4319 \\
\hline 1 & 0001 & 3 & 39 & 111 & 255 & 543 & 1119 & 2271 & 4575 \\
\hline 2 & 0010 & 5 & 43 & 119 & 271 & 575 & 1183 & 2399 & 4831 \\
\hline 3 & 0011 & 7 & 47 & 127 & 287 & 607 & 1247 & 2527 & 5087 \\
\hline 4 & 0100 & 9 & 51 & 135 & 303 & 639 & 1311 & 2655 & 5343 \\
\hline 5 & 0101 & 11 & 55 & 143 & 319 & 671 & 1375 & 2783 & 5599 \\
\hline 6 & 0110 & 13 & 59 & 151 & 335 & 703 & 1439 & 2911 & 5855 \\
\hline 7 & 0111 & 15 & 63 & 159 & 351 & 735 & 1503 & 3039 & 6111 \\
\hline 8 & 1000 & 17 & 67 & 167 & 367 & 767 & 1567 & 3167 & 6367 \\
\hline 9 & 1001 & 19 & 71 & 175 & 383 & 799 & 1631 & 3295 & 6623 \\
\hline 10 & 1010 & 21 & 75 & 183 & 399 & 831 & 1695 & 3423 & 6879 \\
\hline 11 & 1011 & 23 & 79 & 191 & 415 & 863 & 1759 & 3551 & 7135 \\
\hline 12 & 1100 & 25 & 83 & 199 & 431 & 895 & 1823 & 3679 & 7391 \\
\hline 13 & 1101 & 27 & 87 & 207 & 447 & 927 & 1887 & 3807 & 7647 \\
\hline 14 & 1110 & 29 & 91 & 215 & 463 & 959 & 1951 & 3935 & 7903 \\
\hline 15 & 1111 & 31 & 95 & 223 & 479 & 991 & 2015 & 4063 & 8159 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 2 & 4 & 8 & 16 & 32 & 64 & 128 & 256 \\
\hline
\end{tabular}
the quantizing bands. Thus the encode mode output must exceed the decode mode output by one-half step. See AN 39 for further explanation.

\section*{ENCODE TRANSFER CHARACTERISTICS (AID CONVERSION)}


\section*{ENCODING SEQUENCE}

An encoding sequence begins with the sign bit decision. During this time the comparator is a polarity detector only. The Encode/Decode (E/D) input is held at a logic " 0 ", so that no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input is changed to a logic " 1 " allowing current to flow into \(\operatorname{loE}_{\mathrm{OE}}(+)\) or \(\mathrm{I}_{\mathrm{OE}}(-)\) depending upon the Sign Bit Answer.

For positive inputs, current flows into \(\mathrm{I}_{\mathrm{OE}}(+)\) through R 1 , and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current flows into \(\mathrm{l}_{\mathrm{OE}}(-)\) through R2 developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale.

The bits are converted with a successive removal technique, starting with a decision at the code 0111111 and turning off bits sequentially until all decisions have been made.

\section*{BASIC DECODE OPERATION (EXPANDING DIA CONVERSION) \\ DECODE OPERATION}

D/A conversion with the DAC-88 may be illustrated by using an operational amplifier connected to the decode outputs. The decode mode of operation is selected by applying a logic " 0 " to the Encode/Decode input. This enables the IOD outputs, disables the \(\mathrm{I}_{\mathrm{OE}}\) outputs and, allows \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{l}_{\mathrm{OD}}(-)\) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic " 1 ", all of the output current flows into \(\mathrm{I}_{\mathrm{OD}}(+)\) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic " 0 ", all of the output current flows into \(\mathrm{l}_{\mathrm{OD}}(-)\) through R2 forcing a negative voltage output. Since the Sign Bit only steers current into \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{l}_{\mathrm{OD}}(-)\), the output will always be symmetrical, limited only by the matching of R1 and R2.

\section*{NORMALIZED TABLES}

The encode and decode tables may be used to calculate ideal output current at any point. For example, in decode mode at \(I_{3,7}(0110111)\) find \(343.343 / 8031\) times \(I_{F S}\) of

NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED) \(I_{C . ~}=2\left[2^{C}(S+16.5)-16.5\right]\)
C= shord no. (0 through 7)
\(\mathrm{S}=\) step no. (0 through 15 )
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0 & 33 & 99 & 231 & 495 & 1023 & 2079 & 4191 \\
\hline 1 & 0001 & 2 & 37 & 107 & 247 & 527 & 1087 & 2207 & 4447 \\
\hline 2 & 0010 & 4 & 41 & 115 & 263 & 559 & 1151 & 2335 & 4703 \\
\hline 3 & 0011 & 6 & 45 & 123 & 279 & 591 & 1215 & 2463 & 4959 \\
\hline 4 & 0100 & 8 & 49 & 131 & 295 & 623 & 1279 & 2591 & 5215 \\
\hline 5 & 0101 & 10 & 53 & 139 & 311 & 655 & 1343 & 2719 & 5471 \\
\hline 6 & 0110 & 12 & 57 & 147 & 327 & 687 & 1407 & 2847 & 5727 \\
\hline 7 & 0111 & 14 & 61 & 155 & 343 & 719 & 1471 & 2975 & 5983 \\
\hline 8 & 1000 & 16 & 65 & 163 & 359 & 751 & 1535 & 3103 & 6239 \\
\hline 9 & 1001 & 18 & 69 & 171 & 375 & 783 & 1599 & 3231 & 6495 \\
\hline 10 & 1010 & 20 & 73 & 179 & 391 & 815 & 1663 & 3359 & 6751 \\
\hline 11 & 1011 & 22 & 77 & 187 & 407 & 847 & 1727 & 3487 & 7007 \\
\hline 12 & 1100 & 24 & 81 & 195 & 423 & 879 & 1791 & 3615 & 7263 \\
\hline 13 & 1101 & 26 & 85 & 203 & 439 & 911 & 1855 & 3743 & 7519 \\
\hline 14 & 1110 & 28 & 89 & 211 & 455 & 943 & 1919 & 3871 & 7775 \\
\hline 15 & 1111 & 30 & 93 & 219 & 471 & 975 & 1983 & 3999 & 8031 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 2 & 4 & 8 & 16 & 32 & 64 & 128 & 256 \\
\hline
\end{tabular}

DECODE TRANSFER CHARACTERISTIC （DIA CONVERSION）

\(2007.75 \mu \mathrm{~A}\) equals \(85.75 \mu \mathrm{~A}\) ．Alternatively，use the condensed current tables and add up the number of steps．

\section*{BASIC REFERENCE CONSIDERATIONS}

Full scale output current is ideally \(2007.75 \mu \mathrm{~A}\) when the reference current is \(528 \mu \mathrm{~A}\) in the decode mode．In the en－ code mode it is \(2039.75 \mu \mathrm{~A}\) because the additional \(1 / 2\) step adds \(32 \mu \mathrm{~A}\) to the output．A percentage change in I REF caused by changes in \(V_{\text {REF }}\) or \(R_{\text {REF }}\) will produce the same percent－ age change in output current．
The large step size at full scale allows the use of inexpen－ sive references in many applications．In some situations \(\mathrm{V}_{\text {REF }}\) may even be the positive power supply．For example，
with \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{R}_{\mathrm{REF}}=15 \mathrm{~V} / 528 \mu \mathrm{~A}\) or \(28.4 \mathrm{k} \Omega\) ．When using a power supply as a reference，R11 should be two resistors， R11A and R11B，and the junction should be bypassed to ground to provide decoupling．
\begin{tabular}{lccccccccccr}
\hline & E／D SB & B1 & B2 & B3 & B4 & B5 & B6 & B7 & \(\mathbf{E}_{\mathbf{0}}\) \\
\hline POS FULL SCALE & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 5.019 V \\
\hline\((+)\) ZERO SCALE +1 STEP & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.0012 \\
\hline\((+)\) ZERO SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 V \\
\hline\((-)\) ZERO SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 V \\
\hline （－）ZERO SCALE +1 STEP & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.0012 \\
\hline NEG FULL SCALE & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -5.019 V \\
\hline
\end{tabular}

BASIC DECODE CONNECTIONS


\section*{SYSTEM TEST CIRCUIT}


\section*{REFERENCE AMPLIFIER OPERATION}

\section*{REFERENCE AMPLIFIER SETUP}

The DAC-88 is a multiplying D/A converter in which the output current is the product of the normalized digital input and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full scale output current is a linear function of the reference current and is given for all four outputs in the figures above.

\section*{REFERENCE RECOMMENDATIONS}

For most applications a +10.0 V reference, such as the PMI REF-01, is recommended for optimum full scale temperature coefficient performance.

\section*{POWER SUPPLY CONSIDERATIONS}

\section*{POWER SUPPLIES}

Power supply current drain is relatively independent of voltage and temperature and completely independent of the logic input states.
When operating with V - between -15 V and -11 V , output negative voltage compliance, \(\mathrm{V}_{\mathrm{OC}}(-)\), reference input amplifier common mode voltage range, and logic input negative voltage range are reduced by an amount equivalent to the difference between -15 V and the V - supply in use. Operation with \(V+\) between +5 V and +15 V affects \(\mathrm{V}_{\mathrm{LC}}\) and the reference amplifier common mode positive voltage range in the same manner.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The DAC-88 has true current outputs with wide voltage compliance enabling fast drive of a variety of single ended and balanced loads. Positive voltage compliance is +18 V and negative voltage compliance is -5.0 V with \(\mathrm{I}_{\mathrm{REF}}=528 \mu \mathrm{~A}\)

\section*{STANDARD OUTPUT CONNECTIONS}

and \(\mathrm{V}=-15 \mathrm{~V}\). Negative voltage compliance \(\mathrm{V}_{\mathrm{OC}}(-)\) for other values of \(I_{\text {REF }}\) and \(V\) - may be obtained from the table, or calculated as follows:
\[
\mathrm{V}_{\mathrm{OC}}(-) \min =(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} \times 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}
\]

Output voltage compliance can be extended in both encode and decode modes using the connections shown below.

NEGATIVE OUTPUT VOLTAGE COMPLIANCE V \(\mathrm{V}_{\mathrm{oc}}(-)\)
\begin{tabular}{cccc}
\hline \(\mathbf{V}_{-} \mathrm{I}_{\text {FS }}\) & \(\mathbf{1 . 0 m A}\) & \(\mathbf{2 . 0 m A}\) & \(\mathbf{4 . 0 \mathrm { mA }}\) \\
\hline-12 V & -2.8 V & -2.0 V & -0.4 V \\
\hline-15 V & -5.8 V & -5.0 V & -3.4 V \\
\hline-18 V & -8.8 V & -8.0 V & -6.4 V \\
\hline
\end{tabular}

MINIMUM NEGATIVE COMPLIANCE
\(\mathrm{V}_{\mathrm{OC}}(-) \mathrm{MIN}=(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}\)

SIGNAL TO QUANTIZING DISTORTION vs INPUT LEVEL


COMPLIANCE EXTENSION CONNECTIONS


\section*{DICE}

For applicable DICE information see DAC-78 Data Sheet.

\section*{FEATURES}
- Improved Accuracy Over DAC-87
- Improved Speed Over DAC-87
- 11-Bit Accuracy and Resolution Around Zero
- Sign Plus 66dB Dynamic Range
- True Current Outputs: \(\mathbf{- 5 V}\) to \(+\mathbf{1 8 V}\) Compliance
- Tight Full Scale Tolerance Eliminates Calibration
- Low Full Scale Drift Over Temperature
- Low Power Consumption and Low Cost
- Ideal for PCM and 8-Bit \(\mu\) P Applications
- Outputs Multiplexed for Time Shared Applications

\section*{GENERAL DESCRIPTION}

The DAC-89 monolithic COMDAC® D/A Converter provides the complete decode function for " \(A\) " Law PCM CODECs. The DAC-89 may be configured in an encoder, as a decoder, or may be timeshared between encoding and decoding.
Accuracy is assured by specifying chord end point values, chord nonlinearity, and monotonicity over the full operating temperature range. For companding D/A converters with Bell \(\mu\)-255 law conformance refer to the DAC- 88 data sheet. For non-telecommunications applications, see the DAC-78 data sheet.

\section*{CCITT "A" LAW CHARACTERISTIC}

The output of the DAC-89 is an approximation to the CCITT " \(A\) " law which can be expresed as:


\(Y=\frac{1+\ln A X}{1+\ln A} \quad 1 / A \leq X \leq 1\)
\(Y=\frac{A X}{1+\ln A} \quad 0 \leq X \leq 1 / A\) where:
\(X=\) Normalized input signal level of the compressor
(encoder), \(\mathrm{V}_{\mathrm{IN}} / \mathrm{V}_{\mathrm{FS}}\).
\(\mathrm{Y}=\) Output signal level of the compressor (encoder).
\(A=87.6\)
This law is implemented by the DAC-89 with an eight chord (or segment) piecewise linear approximation for each polarity with sixteen linear steps in each chord. The first two chords are co-linear and of equal step size, and may be considered as one chord of 32 steps. Step sizes of the remaining six chords are binarily related to the first chord.

PIN CONNECTIONS \& ORDERING INFORMATION

EQUIVALENT CIRCUIT


V+ Supply to V-Supply . . . . . . . . . . . . . . . . . . . . . . . . . 36V
\(\mathrm{V}_{\mathrm{CL}}\) Swing . . . . . . . . . . . . . . . . . . . . . . . . . V- plus 8 V to \(\mathrm{V}+\)
Analog Current Outputs ...... V- plus 8 V to V - plus 36 V
Reference Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . V- to V +
Reference Input Differential Voltage . . . . . . . . . . . . . . \(\pm 18 \mathrm{~V}\)
Reference Input Current . . . . . . . . . . . . . . . . . . . . . . 1.25 mA

Logic Inputs
V - plus 8 V to V - plus 36 V
Operating Temperature Range . . . . . . . . . \(25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . 500 mW
Derate above \(100^{\circ} \mathrm{C}\). .............................. \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\)
Lead Soldering Temperature ( 60 sec. ) . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)

ELECTRICAL CHARACTERISTICS at \(V_{s}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {REF }}=512 \mu \mathrm{~A},-25^{\circ} \mathrm{C} \leq T_{A} \leq+85^{\circ} \mathrm{C}\), and for all 4 outputs unless otherwise specified. In a companding DAC the term LSB is not used because the step size within each chord is different. For example, in the first chord around zero \(\left(\mathrm{C}_{0}\right)\) step size is \(1.0 \mu \mathrm{~A}\), while in the last chord near full scale \(\left(\mathrm{C}_{7}\right)\) step size is \(64 \mu \mathrm{~A}\).
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DAC-89-E} & \multicolumn{3}{|r|}{DAC-89-C} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline Resolution & & 8 chords with 16 steps each & \(\pm 128\) & - & \(\pm 128\) & \(\pm 128\) & - & \(\pm 128\) & Steps \\
\hline Dynamic Range & & \(20 \log \left(\mathrm{l}_{7,15} \mathrm{l}_{0,0}\right)\) & 66 & - & 66 & 66 & 66 & 66 & dB \\
\hline Monotonicity & & Sign Bit + or - & 128 & - & - & 128 & - & - & Steps. \\
\hline Chord Endpoint Accuracy Chord Zero & & Error relative to ideal values at \(I_{\text {FS }}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 4\) & - & - & \(\pm 1 / 2\) & Step \\
\hline Chord Endpoint Accuracy All Chords Other Than Zero & & Error relative to ideal values at \(I_{F S}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline Step Accuracy Chord Zero & & Error relative to ideal values at \(I_{\text {FS }}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 4\) & - & - & \(\pm 1 / 2\) & Step \\
\hline \begin{tabular}{l}
Step Accuracy \\
All Chords Other Than Zero
\end{tabular} & & Error relative to ideal values at \(I_{\text {FS }}=2016 \mu \mathrm{~A}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline Encode Current & & Additional output Encode/Decode =1 & \(1 / 4\) & \(1 / 2\) & \(3 / 4\) & 1/4 & 1/2 & \(3 / 4\) & Step \\
\hline Settling Time (Note 1) & \(\mathrm{t}_{\mathrm{s}}\) & To within \(\pm 1 / 2\) step & - & 500 & - & - & - & - & ns \\
\hline Full Scale Drift & \(\Delta l_{\text {FS }}\) & Full temperature range & - & \(\pm 1 / 20\) & \(\pm 1 / 4\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline Output Voltage Compliance & \(\mathrm{V}_{\text {os }}\) & Full scale current change \(\leq 1 / 2\) step & -5 & - & +18 & -5 & - & +18 & Volts \\
\hline \multirow[t]{2}{*}{Full Scale Current Deviation from Ideal (See Tables) (Note 2)} & \({ }_{\text {IFS }}(\mathrm{D})\) & \(V_{\text {REF }} 10.000 \mathrm{~V}^{\text {A }}=25^{\circ} \mathrm{C}\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline & \(\mathrm{I}_{\mathrm{FS}}(\mathrm{E})\) & \(\mathrm{RII}=19.53 \mathrm{k} \Omega, \mathrm{R} 12=20 \mathrm{k} \Omega\) & - & - & \(\pm 1 / 2\) & - & - & \(\pm 1\) & Step \\
\hline Full Scale Symmetry Error (Note 2) & \(\mathrm{IO}_{\mathrm{O}}(+) \mathrm{Ho}(-)\) & Decode or Encode pair & - & \(\pm 1 / 40\) & \(\pm 1 / 8\) & - & \(\pm 1 / 20\) & \(\pm 1 / 4\) & Step \\
\hline Zero Scale Current (Note 2) & Izs & Measured at selected output with 0000000 input & 1/4 & \(1 / 2\) & 3/4 & 1/4 & 1/2 & 314 & Step \\
\hline Disable Current (Note 2) & \({ }_{\text {DIS }}\) & Disabled by E/D and SB & - & 5.0 & 100 & - & 5.0 & 100 & nA \\
\hline Idle Current (Note 2) & 1 & & - & 10 & - & - & 10 & - & \(\mu \mathrm{A}\) \\
\hline Output Current Range & \(\mathrm{I}_{\text {FSR }}\) & & 0 & 2.0 & 4.2 & 0 & 2.0 & 4.2 & mA \\
\hline Logic Input Levels, Logic "0" & \(\mathrm{V}_{\text {IL }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Logic Input Levels, Logic "1" & \(\mathrm{V}_{\text {IH }}\) & \(\mathrm{V}_{\mathrm{LC}}=0 \mathrm{~V}\) & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Logic Input Current & \(\mathrm{I}_{\mathrm{N}}\) & \(\mathrm{V}_{\text {IN }}=-5 \mathrm{~V}\) to +18 V & - & - & 120 & - & - & 120 & \(\mu \mathrm{A}\) \\
\hline Logic Input Swing & \(\mathrm{V}_{\text {IS }}\) & \(\mathrm{V}-=-15 \mathrm{~V}\) & -5 & - & +18 & -5 & - & +18 & Volts \\
\hline Reference Bias Current & \(\mathrm{I}_{12}\) & & - & -3.0 & -12.0 & - & -3.0 & -12.0 & \(\mu \mathrm{A}\) \\
\hline Reference Input Slew Rate & dl/dt & & - & 0.25 & - & - & 0.25 & - & \(\mathrm{mA} / \mu \mathrm{S}\) \\
\hline \multirow[t]{2}{*}{Power Supply Sensitivity Over Supply Range (Refer to Characteristic Curves)} & \(\mathrm{PSSI}_{\mathrm{FS}+}\) & \(\mathrm{V}+=4.5\) to \(18 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) & & \(\pm 1 / 20\) & \(\pm 1 / 2\) & - & \(\pm 1 / 20\) & \(\pm 1 / 2\) & Step \\
\hline & \(\mathrm{PSSI}_{\text {FS- }}\) & \(\mathrm{V}-=-10.8 \mathrm{~V}\) to \(-18 \mathrm{~V}, \mathrm{~V}+=15 \mathrm{~V}\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & - & \(\pm 1 / 10\) & \(\pm 1 / 2\) & Step \\
\hline \multirow{4}{*}{Power Supply Current} & \(1+\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 2.7 & 5.5 & - & 2.7 & 5.5 & mA \\
\hline & 1- & \(\mathrm{V}_{\text {S }}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\text {FS }}=2.0 \mathrm{~mA}\) & - & -6.7 & -12 & - & -6.7 & -12 & mA \\
\hline & \(1+\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {FS }}=2.0 \mathrm{~mA}\) & - & 2.7 & 5.5 & - & 2.7 & 5.5 & mA \\
\hline & \(1-\) & \(\mathrm{V}_{S}= \pm 15 \mathrm{~V}, \mathrm{I}_{\text {FS }}=2.0 \mathrm{~mA}\) & - & -6.7 & -12 & - & -6.7 & -12 & mA \\
\hline \multirow[t]{2}{*}{Power Dissipation} & \(P_{d}\) & \(\mathrm{V}_{\mathrm{S}}=+5 \mathrm{~V},-15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 114 & 207 & - & 114 & 207 & mW \\
\hline & \(\mathrm{P}_{\mathrm{d}}\) & \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{FS}}=2.0 \mathrm{~mA}\) & - & 141 & 262 & - & 141 & 262 & mW \\
\hline
\end{tabular}

\section*{NOTES}
1. Settling time varies for each of the chord bits and step bits and a maximum specification may be misleading. In decode operation, the DAC-89 and OP-16 combination will decode 8 channeis. In the encode mode, the DAC-89 and CMP-01 combination will encode 8 channels. Both encode
and decode statements assume a \(3.9 \mu\) s channel time.
2. Current specifications relate to differential currents between (+) and \((-)\) output leads. At selected outputs, equal idle currents are present simultaneously on both current output leads.

\section*{OUTPUT CURRENT DC TEST CIRCUIT}


CONDENSED CURRENT OUTPUT TABLES
IDEAL DECODE OUTPUT CURRENT IN MICROAMPS AT CHORD ENDPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.5 & 16.5 & 33 & 66 & 132 & 264 & 528 & 1056 \\
\hline 15 & 1111 & 15.5 & 31.5 & 63 & 126 & 252 & 504 & 1008 & 2016 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

IDEAL ENCODE OUTPUT CURRRENT IN MICROAMPS AT CHORD ENPOINTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 17 & 34 & 68 & 136 & 272 & 544 & 1088 \\
\hline 15 & 1111 & 16 & 32 & 64 & 128 & 256 & 512 & 1024 & 2048 \\
\hline STEP & & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

These tables may be extended to include all of the en－ code／decode currents（ideal with \(\mathrm{I}_{\mathrm{REF}}=512 \mu \mathrm{~A}\) ）by multiply－ ing any of the numbers in the normalized tables by \(0.5 \mu \mathrm{~A}\) ．

\section*{SPECIFICATION PARAMETER DEFINITIONS}

\section*{STEP NONLINEARITY}

Step size deviation from ideal within a chord．

\section*{ENCODE CURRENT}

The difference between \(\mathrm{I}_{\mathrm{OE}}(+)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{I}_{\mathrm{OD}}(-)\) at any code．

\section*{FULL SCALE DRIFT}

The change in output current over the full operating temperature with \(\mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V}, \mathrm{R} 11=19.53 \mathrm{k} \Omega\) ，and \(R 12=20 \mathrm{k} \Omega\) ．

FULL SCALE SYMMETRY ERROR
The difference between \(\mathrm{I}_{\mathrm{OD}}(-)\) and \(\mathrm{I}_{\mathrm{OD}}(+)\) or the difference between \(\mathrm{I}_{\mathrm{OE}}(-)\) and \(\mathrm{I}_{\mathrm{OE}}(+)\) at full scale output．

IDEAL OUTPUT CURRENT
The difference between the（ + ）and（ - ）currents（encode or decode）at any code．

\section*{OUTPUT VOLTAGE COMPLIANCE}

The maximum output voltage swing at any current level which causes \(<1 / 2\) step change in output current．

\section*{CHORDS}

Groups of linearly－related steps in the transfer function． Also known as segments．

\section*{CHORD ENDPOINTS}

The maximum code in each chord. Used to specify accuracy.

\section*{STEPS}

Increments in each chord which divide it into 16 equal levels.

\section*{OUTPUT LEVEL NOTATION}

Each output current level may be designated by the code \(\mathrm{I}_{\mathrm{C}, \mathrm{s}}\) where \(\mathrm{C}=\) chord number and \(\mathrm{S}=\) step number. For example, \(\mathrm{I}_{0,0}=\) zero scale current; \(\mathrm{I}_{0,1}=\) first step from zero; \(\mathrm{I}_{0,15}=\) endpoint of first chord ( \(C_{0}\) ); \(l_{7,15}=\) full scale current.

\section*{DYNAMIC RANGE}

Ratio of full scale current to step size in chord zero expressed in dB.

\section*{BASIC ENCODE OPERATION}
(COMPRESSING A/D CONVERSION)

\section*{ENCODING SEQUENCE}

An encoding sequence begins with the Sign Bit comparison and decision. During this time the comparator is a polarity detector only. The Encode/Decode (E/D) input is held at a logic " 0 " so that no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been determined, the E/D input is changed to a logic " 1 " allowing current to flow into \(\mathrm{I}_{\mathrm{OE}}(+)\) or \(\mathrm{I}_{\mathrm{OE}}(-)\) depending upon the Sign Bit Answer.

\section*{BASIC ENCODE CONNECTIONS}


For positive inputs, additional current flows into \(\mathrm{l}_{\mathrm{OE}}(+\) ) through R1, and the comparator's output will be entered as the answer for each successive decision. For negative inputs, current flows into \(\mathrm{I}_{\mathrm{OE}}(-)\) through R2 developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator's output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale.

NORMALIZED ENCODE DECISION LEVELS (SIGN BIT EXCLUDED)
NORMALIZED ENCODE DECISION
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 2 & 34 & 68 & 136 & 272 & 544 & 1088 & 2176 \\
\hline 1 & 0001 & 4 & 36 & 72 & 144 & 288 & 576 & 1152 & 2304 \\
\hline 2 & 0010 & 6 & 38 & 76 & 152 & 304 & 608 & 1216 & 2432 \\
\hline 3 & 0011 & 8 & 40 & 80 & 160 & 320 & 640 & 1280 & 2560 \\
\hline 4 & 0100 & 10 & 42 & 84 & 168 & 336 & 672 & 1344 & 2688 \\
\hline 5 & 0101 & 12 & 44 & 88 & 176 & 352 & 704 & 1408 & 2816 \\
\hline 6 & 0110 & 14 & 46 & 92 & 184 & 368 & 736 & 1472 & 2944 \\
\hline 7 & 0111 & 16 & 48 & 96 & 192 & 384 & 768 & 1536 & 3072 \\
\hline 8 & 1000 & 18 & 50 & 100 & 200 & 400 & 800 & 1600 & 3200 \\
\hline 9 & 1001 & 20 & 52 & 104 & 208 & 416 & 832 & 1664 & 3328 \\
\hline 10 & 1010 & 22 & 54 & 108 & 216 & 432 & 864 & 1728 & 3456 \\
\hline 11 & 1011 & 24 & 56 & 112 & 224 & 448 & 896 & 1792 & 3584 \\
\hline 12 & 1100 & 26 & 58 & 116 & 232 & 464 & 928 & 1856 & 3712 \\
\hline 13 & 1101 & 28 & 60 & 120 & 240 & 480 & 960 & 1920 & 3840 \\
\hline 14 & 1110 & 30 & 62 & 124 & 248 & 496 & 992 & 1984 & 3968 \\
\hline 15 & 1111 & 32 & 64 & 128 & 256 & 512 & 1024 & 2048 & *4096 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

\footnotetext{
*Virtual Decision Level
}

The successive removal technique requires the first magnitude decision to be made at the code 0111111 and sequentially turning off bits until all decisions have been made.

\section*{ENCODE DECISION LEVELS}

Compressing A/D conversion with the DAC-89 requires a comparator, an exclusive-OR gate, and a successive approximation register - the usual elements in any sign-plusmagnitude A/D converter. However, a compressing ADC has one significant difference from regular A/D converters.
In a conventional (linear) converter, the step size is a constant percentage of full scale, but in a compressing A/D converter, the step size increases as the output changes from zero scale to full scale.
When the DAC is used in the feedback loop of a successive approximation ADC the DAC outputs are used as decision levels to determine the edges of the quantizing bands. When the DAC is used in the decode mode it follows that the outputs must correspond to the center of the quantizing bands. Thus the encode mode output must exceed the decode mode output by one-half step. See AN 39 for further explanation.

\section*{ENCODE TRANSFER CHARACTERISTIC} (AID CONVERSION)


\section*{BASIC DECODE OPERATION (EXPANDING D/A CONVERSION) \\ DECODE OPERATION}

D/A conversion with the DAC-89 may be illustrated by using an operational amplifier connected to the decode outputs as a balanced load. The decode mode of operation is selected by applying a logic " 0 " to the Encode/Decode input. This enables the I \(\mathrm{I}_{\mathrm{OD}}\) outputs, disables the IOE outputs, and allows \(\mathrm{I}_{\mathrm{OD}}(+)\) or \(\mathrm{I}_{\mathrm{OD}}(-)\) to be selected by the Sign Bit input. When the Sign Bit input is high, a logic " 1 ", the output current flows into \(\mathrm{I}_{\mathrm{OD}}(+\) ) forcing a positive voltage at the operational amplifier's output. When the Sign Bit input is low, a logic " 0 ", the output current flows into \(\mathrm{l}_{\mathrm{OD}}(-)\) through R2 forcing a negative voltage output. Since the Sign

BASIC DECODE CONNECTIONS

\begin{tabular}{lcccccccccr}
\hline & EID SB & B1 & B2 & B3 & B4 & B5 & B6 & B7 & \(E_{0}\) \\
\hline POS FULL SCALE & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 5.040 V \\
\hline\((+)\) ZERO SCALE +1 STEP & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 0.0012 V \\
\hline\((+)\) ZERO SCALE & 0 & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.004 V \\
\hline\((-)\) ZERO SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.004 V \\
\hline\((-)\) ZERO SCALE +1 STEP & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & -0.0012 V \\
\hline NEG FULL SCALE & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & -5.040 V \\
\hline
\end{tabular}

Bit only steers current into \(\mathrm{l}_{\mathrm{OD}}(+)\) or \(\mathrm{l}_{\mathrm{OD}}(-)\), the output will always be symmetrical, limited only by the matching of R1 and R2.

\section*{NORMALIZED TABLES}

The encode and decode tables may be used to caiculate ideal output current at any code point. For example, in decode mode at \(I_{3,7}(0110111)\) find 188. 188/4032 times \(I_{F S}\) of \(2016 \mu \mathrm{~A}\) equals \(94 \mu \mathrm{~A}\).

DECODE TRANSFER CHARACTERISTIC (DIA CONVERSION)


NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED)
NORMALIZED DECODE OUTPUT
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 33 & 66 & 132 & 264 & 528 & 1056 & 2112 \\
\hline 1 & 0001 & 3 & 35 & 70 & 140 & 280 & 560 & 1120 & 2240 \\
\hline 2 & 0010 & 5 & 37 & 74 & 148 & 296 & 592 & 1184 & 2368 \\
\hline 3 & 0011 & 7 & 39 & 78 & 156 & 312 & 624 & 1248 & 2496 \\
\hline 4 & 0100 & 9 & 41 & 82 & 164 & 328 & 656 & 1312 & 2624 \\
\hline 5 & 0101 & 11 & 43 & 86 & 172 & 344 & 688 & 1376 & 2752 \\
\hline 6 & 0110 & 13 & 45 & 90 & 180 & 360 & 720 & 1440 & 2880 \\
\hline 7 & 0111 & 15 & 47 & 94 & 188 & 376 & 752 & 1504 & 3008 \\
\hline 8 & 1000 & 17 & 49 & 98 & 196 & 392 & 784 & 1568 & 3136 \\
\hline 9 & 1001 & 19 & 51 & 102 & 204 & 408 & 816 & 1632 & 3264 \\
\hline 10 & 1010 & 21 & 53 & 106 & 212 & 424 & 848 & 1696 & 3392 \\
\hline 11 & 1011 & 23 & 55 & 110 & 220 & 440 & 880 & 1760 & 3520 \\
\hline 12 & 1100 & 25 & 57 & 114 & 228 & 456 & 912 & 1824 & 3648 \\
\hline 13 & 1101 & 27 & 59 & 118 & 236 & 472 & 944 & 1888 & 3776 \\
\hline 14 & 1110 & 29 & 61 & 122 & 244 & 488 & 976 & 1952 & 3904 \\
\hline 15 & 1111 & 31 & 63 & 126 & 252 & 504 & 1008 & 2016 & 4032 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

\section*{BASIC REFERENCE CONSIDERATIONS}

Full scale output current is ideally \(2016 \mu \mathrm{~A}\) when the reference current is \(512 \mu \mathrm{~A}\) in the decode mode. In the encode mode it is \(2048 \mu \mathrm{~A}\) because the additional one-half step adds \(32 \mu \mathrm{~A}\) to the output. A percentage change in \(\mathrm{I}_{\text {REF }}\) caused by changes in \(V_{\text {REF }}\) or \(\mathrm{R}_{\text {REF }}\) will produce the same percentage change in output current.
The large step size at full scale allows the use of inexpensive references in many applications. In some situations \(\mathrm{V}_{\text {REF }}\) may even be the positive power supply. For example, with \(\mathrm{V}_{+}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{REF}}=15 \mathrm{~V} / 512 \mu \mathrm{~A}\) or \(29.3 \mathrm{k} \Omega\). When using a power supply as a reference, R11 should be two resistors, R11A and R11B, and the junction should be bypassed to ground to provide decoupling.

\section*{OUTPUT VOLTAGE COMPLIANCE}

The DAC-89 has true current outputs with wide voltage compliance enabling fast drive of a variety of single ended and balanced loads. Positive voltage compliance is +18 V and negative voltage compliance is -5.0 V with \(\mathrm{I}_{\text {REF }}=512 \mu \mathrm{~A}\) and \(\mathrm{V}=-15 \mathrm{~V}\). Negative voltage compliance \(\mathrm{V}_{\mathrm{OC}}(-)\) for
other values of \(\mathrm{I}_{\text {REF }}\) and V - may be obtained from the table, or calculated as follows:
\[
V_{\mathrm{OC}}(-) \min =(\mathrm{V}-)+\left(2 \mathrm{I}_{\mathrm{REF}} \times 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}
\]

Output voltage compliance can be extended in both encode and decode modes using the output compliance extension connections.

NEGATIVE OUTPUT VOLTAGE COMPLIANCE VOC( - )
\begin{tabular}{cccc}
\hline \multirow{2}{c}{\(\mathrm{I}_{\mathrm{FS}}\)} & 1.0 mA & 2.0 mA & 4.0 mA \\
\hline-12 V & -2.8 V & -2.0 V & -0.4 V \\
\hline-15 V & -5.8 V & -5.0 V & -3.4 V \\
\hline-18 V & -8.8 V & -8.0 V & -6.4 V \\
\hline & MINIMUM NEGATIVE COMPLIANCE \\
& \(\mathrm{V}_{\mathrm{OC}}(-)\) MIN \(=(\mathrm{V}-)+\left(2 \mathrm{I}_{\text {REF }} 1.6 \mathrm{k} \Omega\right)+8.4 \mathrm{~V}\)
\end{tabular}

\section*{IDLE OUTPUT CURRENT}

In the selected output state (encode or decode), equivalent idle currents are present on the (+) and ( - ) output leads. The output will be symmetrical with the external resistor matching determining the overall system accuracy.

OUTPUT COMPLIANCE EXTENSION CONNECTIONS
STANDARD ENCODE DECODE CONNECTIONS


\section*{EXTENDED RANGE CONNECTIONS}


\section*{IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)}

\section*{IDEAL DECODE OUTPUT}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.5 & 16.5 & 33 & 66 & 132 & 264 & 528 & 1056 \\
\hline 1 & 0001 & 1.5 & 17.5 & 35 & 70 & 140 & 280 & 560 & 1120 \\
\hline 2 & 0010 & 2.5 & 18.5 & 37 & 74 & 148 & 286 & 592 & 1184 \\
\hline 3 & 0011 & 3.5 & 19.5 & 39 & 78 & 156 & 312 & 624 & 1248 \\
\hline 4 & 0100 & 4.5 & 20.5 & 41 & 82 & 164 & 328 & 656 & 1312 \\
\hline 5 & 0101 & 5.5 & 21.5 & 43 & 86 & 172 & 344 & 688 & 1376 \\
\hline 6 & 0110 & 6.5 & 22.5 & 45 & 90 & 180 & 360 & 720 & 1440 \\
\hline 7 & 0111 & 7.5 & 23.5 & 47 & 94 & 188 & 376 & 752 & 1504 \\
\hline 8 & 1000 & 8.5 & 24.5 & 49 & 98 & 196 & 392 & 784 & 1568 \\
\hline 9 & 1001 & 9.5 & 25.5 & 51 & 102 & 204 & 408 & 816 & 1632 \\
\hline 10 & 1010 & 10.5 & 26.5 & 53 & 106 & 212 & 424 & 848 & 1696 \\
\hline 11 & 1011 & 11.5 & 27.5 & 55 & 110 & 220 & 440 & 880 & 1760 \\
\hline 12 & 1100 & 12.5 & 28.5 & 57 & 114 & 228 & 456 & 912 & 1824 \\
\hline 13 & 1101 & 13.5 & 29.5 & 59 & 118 & 236 & 472 & 944 & 1888 \\
\hline 14 & 1110 & 14.5 & 30.5 & 61 & 122 & 244 & 488 & 976 & 1952 \\
\hline 15 & 1111 & 15.5 & 31.5 & 63 & 126 & 252 & 504 & 1008 & 2016 \\
\hline STEP SIZE & & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

\section*{FEATURES}
- Low Charge Transfer - 18pC Typical
- Compatible with Standards for Noise and Crosstalk in Telephony Systems
- Pin Compatible with DG508, HI-508A, LF12508/13508
- JFET Switches Rather Than CMOS
- Low "ON" Resistance - \(220 \Omega\) Typical
- Low Output Leakage Current - 100nA Maximum
- Digital Inputs Compatible with TTL and CMOS
- No Pullup Resistors Required to Ensure Break-Before-Make Action with TTL Inputs

\section*{GENERAL DESCRIPTION}

The DMX-88 is a 8-channel analog de-multiplexer which is ideally suited for use in shared-channel PCM decoder systems. Typical crosstalk at 20 kHz is 98 dB . Monolithic construction makes possible this kind of performance while keeping the price reasonable. The DMX-88 makes use of digital logic to select the one-of-eight channels to be presented to the output. In addition, there is an ENABLE input which permits turning OFF all channels. Using this function permits selection of any given circuit in a system employing multiple devices.
Fabricated with Precision Monolithics' high performance Bi-FET technology, this device offers low, constant "ON"
resistance. In addition the multiplexer has fast settling times and low leakage currents necessary to satisfy the requirements of an 8 -channel PCM DECODER. This de-multiplexer does not suffer from latch-up and is highly resistant to static charge blow-out problems associated with similar CMOS parts. The digital inputs are designed to operate from both TTL and CMOS levels while always providing a definite break-before-make action without the need for external pullup resistors.

\section*{PIN CONNECTIONS \& ORDERING INFORMATION}


FUNCTIONAL DIAGRAM \& TRUTH TABLE

\begin{tabular}{|c|c|}
\hline \multicolumn{2}{|l|}{ABSOLUTE MAXIMUM RATINGS \(\left(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.\) unless otherwise noted）} \\
\hline Operating Temperature Range， & V＋Supply to V－Supply ．．．．．．．．．．．．．．．．．．．．．．．36V \\
\hline DMX－88EQ，FQ．．．．．．．．．．．．．．．．．．\(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & V＋Supply to Ground ．．．．．．．．．．．．．．．．．．．．．．．．．．．．18V \\
\hline Storage Temperature Range ．．．．．．．．．\(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & Logic Input Voltage ．．．．．．．．．．．．．．．－ 4 V to V＋Supply \\
\hline Power Dissipation ．．．．．．．．．．．．．．．．．．．．．．．．．．500mW & Analog Input Voltage ．．．．V－Supply－20V to V＋Supply \\
\hline Derate about \(100^{\circ} \mathrm{C}\) ．．．．．．．．．．．．．．．．．．．．． \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) & Maximum Current Through Any Pin ．．．．．．．．．．．．．． 25 mA \\
\hline
\end{tabular}
```

Lead Soldering Temperature . . . . . . . . . . . . 300 }\mp@subsup{}{}{\circ}\textrm{C}(60\textrm{sec}

```

ELECTRICAL CHARACTERISTICS These specifications apply for \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\) unless otherwise specified．
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|c|}{DMX－88E} & \multicolumn{3}{|c|}{DMX－88F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline ON Resistance & \(\mathrm{R}_{\text {ON }}\) & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & － & － & 400 & － & － & 520 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & － & 1.5 & － & － & 4.5 & － & \％ \\
\hline \(\mathrm{R}_{\text {ON }}\) Match Between Switches & \(\mathrm{R}_{\text {ON }}\) Match & \(V_{D}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & － & 25 & － & － & 30 & － & \(\Omega\) \\
\hline Analog Voltage Range & \(V_{\text {A }}\) & \(\mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & - & \[
\begin{aligned}
& +10 \\
& -10
\end{aligned}
\] & \[
\begin{aligned}
& +11 \\
& -15
\end{aligned}
\] & － & V \\
\hline Drain Current（Switch OFF） & \(\mathrm{I}_{\text {D（OFF }}\) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\)（Note 1） & － & － & 10 & － & － & 10 & nA \\
\hline Source Current（Switch OFF） & \(I_{\text {S（OFF）}}\) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\)（Note 1） & － & － & 100 & － & － & 100 & \(n \mathrm{~A}\) \\
\hline Charge Transfer & & \[
\begin{aligned}
& R_{S}=0, C_{L}=200 \mathrm{pF} \\
& V_{I N}=0(\text { Note 4) }
\end{aligned}
\] & － & 18 & 25 & － & 18 & 25 & pC \\
\hline Leakage Current（Switch ON） & \(\mathrm{I}_{\mathrm{S}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}\)（Note 1） & － & － & 100 & － & － & 100 & nA \\
\hline Digital＂1＂Input Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & － & － & 2.0 & － & － & V \\
\hline Digital＂0＂Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & － & － & 0.8 & － & － & 0.8 & V \\
\hline Digital＂0＂Input Current & IINL & \(\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}\) & － & － & 20 & － & － & 20 & \({ }_{\mu} \mathrm{A}\) \\
\hline Digital＂0＂Enable Current & IINL（EN） & \(\mathrm{V}_{\mathrm{EN}}=0.7 \mathrm{~V}\) & － & － & 20 & － & － & 20 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & \(1+\) & All Digital Inputs Logic＂0＂ & － & － & 15 & － & － & 15 & mA \\
\hline Negative Supply Current & \(1-\) & All Digital Inputs Logic＂0＂ & － & － & 5.0 & － & － & 5.0 & mA \\
\hline Switching Time & \(\mathrm{t}_{\mathrm{ON}}\) & Figure \(1 \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\) & － & 0.8 & － & － & 1.5 & － & \(\mu \mathrm{S}\) \\
\hline Output Settling Time & \(t_{s}\) & \[
\begin{aligned}
& \text { 10V Step 0.10\% } \\
& \text { 10V Step 0.05\% } \\
& \text { 10V Step 0.02\% }
\end{aligned}
\] & - & \[
\begin{aligned}
& 1.3 \\
& 1.5 \\
& 2.3
\end{aligned}
\] & － & － & \[
\begin{aligned}
& 1.7 \\
& 1.7 \\
& 1.7
\end{aligned}
\] & － & \(\mu \mathrm{S}\) \\
\hline Break－Before－Make Delay & \(t_{\text {DLY }}\) & Figure 3 & － & 0.8 & － & － & 1.0 & － & \(\mu \mathrm{S}\) \\
\hline Enable Delay ON & \(\mathrm{t}_{\text {ON（EN }}\) ） & \(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\) & － & 1.0 & － & － & 1.2 & － & \(\mu \mathrm{S}\) \\
\hline Enable Delay OFF & \(t_{\text {OFF }}\)（EN） & \(\mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}\) & － & 0.2 & － & － & 0.2 & － & \(\mu \mathrm{S}\) \\
\hline OFF Isolation & \(\mathrm{ISO}_{\text {OFF }}\) & （Note 3） & － & 88 & － & － & 88 & － & dB \\
\hline Crosstalk & CT & （Note 2） & － & 98 & － & － & 98 & － & dB \\
\hline Drain Capacitance & \(\mathrm{C}_{\text {D（OFF })}\) & Switch OFF， \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}\) & － & 2.5 & － & － & 2.5 & － & pF \\
\hline Source Capacitance & \(\mathrm{C}_{\text {S（OFF）}}\) & Switch OFF， \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}\) & － & 7 & － & － & 7 & － & pF \\
\hline Input to Output Capacitance & \(\mathrm{C}_{\text {dS（OFF）}}\) & （Note 3） & － & 0.3 & － & － & 0.3 & － & pF \\
\hline
\end{tabular}

\section*{NOTES：}

1．Conditions applied to leakage tests insure worst case leakages．Ex－ ceeding 11V on the analog input may cause an OFF channel to turn ON．
2．Crosstalk is measured by driving channel 8 with channel 4 ON ．
\(R_{L}=1 M \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) RMS， \(\mathrm{f}=20 \mathrm{kHz}\) ．

3．OFF isolation is measured by monitoring channel 8 with ALL channels OFF．\(R_{L}=1 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}, V_{S}=5 \mathrm{~V}\) RMS，\(f=20 \mathrm{kHz} . \mathrm{C}_{\mathrm{DS}}\) is computed from the OFF isolation measurement．
4．Guaranteed by design．

TYPICAL PERFORMANCE CURVES


LARGE SIGNAL SWITCHING

\(R_{L}=1 M \Omega \Omega, C_{L}=100 \mathrm{pF}, V_{I N}=10 \mathrm{~V}\)

SMALL SIGNAL SWITCHING

\(R_{\mathrm{L}}=1 \mathrm{Ms} 2, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}= \pm 0.5 \mathrm{~V}\)

SWITCH LEAKAGE CURRENTS ys TEMPERATURE


LARGE SIGNAL SWITCHING

\(R_{L}=1 \mathrm{M} \Omega, C_{L}=1000 \mathrm{pF}, \mathrm{V}_{\mathrm{IN}}=10 \mathrm{~V}\)

ENABLE DELAY TIME vs TEMPERATURE


TYPICAL PERFORMANCE CURVES


\section*{TYPICAL APPLICATION}

FOUR-CHANNEL SHARED CHANNEL PCM CODEC


CHARGE TRANSFER
TEST CIRCUIT


TYPICAL CHARGE TRANSFER OF DMX-88


TOP TRACE: ADDRESS INPUT BOTTOM TRACE: DRAIN OUTPUT

TYPICAL CHARGE TRANSFER OF CONVENTIONAL BI-FET SWITCH


TOP TRACE: ADDRESS INPUT BOTTOM TRACE: DRAIN OUTPUT

\section*{A.C. TEST CIRCUITS}

\section*{SWITCHING TIME - Ton AND Tenable}


EN SWITCHED F
figure 1.

BREAK-BEFORE-MAKE DELAY


OFF ISOLATION MEASUREMENT CIRCUIT

its \(V_{p}\), and prevents that channel from being falsely turned ON. When operating with negative input voltages, the gate-to-channel diode will be turned on if the voltage drop across an ON switch exceeds -0.6 V . While this condition will cause an error in the output, it will not damage the switch.

\section*{CROSSTALK IN PCM SYSTEMS}

In PAM or PCM systems crosstalk specifications for components, such as multiplexers or de-multiplexers, are related to overall system crosstalk specifications in a complex manner. Component specification must, of necessity, refer to the operation of the multiplexer in a non-sampling mode of operation. When rapid sequential sampling takes place, such as would be the case with a typical sharedchannel CODEC, crosstalk will be caused by the off isolation properties of the multiplexer as well as by storage elements on chip and PC card stray capacitance. For example, the capacitance has the effect of conferencing the channels and increasing crosstalk. Thus, system crosstalk in a shared-channel PCM CODEC is influenced by multiplexed characteristics as well as PC card layout and the timing relationship between the multiplexer and the sample-hold circuit.

\section*{FEATURES}
－Compatible with Standards for Noise and Crosstalk in Telephony Systems
－Pin Compatible with DG508，HI－508A，LF11508
－JFET Switches Rather Than CMOS
－Low＂ON＂Resistance－ \(220 \Omega\) Typical
－Low Output Leakage Current－100nA Maximum
－Digital Inputs Compatible with TTL and CMOS
－No Pullup Resistors Required to Ensure Break－Before－Make Action with TTL Inputs

\section*{GENERAL DESCRIPTION}

The MUX－88 is a 8 －channel analog multiplexer which is ideally suited for use in shared－channel PCM CODEC

\section*{FUNCTIONAL DIAGRAM}


TRUTH TABLE
\begin{tabular}{ccccc}
\(A_{2}\) & \(A_{1}\) & \(A_{0}\) & \(E_{N}\) & \begin{tabular}{c}
＂ON＂ \\
CHANNEL
\end{tabular} \\
\hline X & X & X & L & NONE \\
\hline L & L & L & \(H\) & 1 \\
\hline L & L & \(H\) & \(H\) & 2 \\
\hline L & \(H\) & L & \(H\) & 3 \\
\hline L & \(H\) & \(H\) & \(H\) & 4 \\
\hline\(H\) & L & L & \(H\) & 5 \\
\hline\(H\) & L & \(H\) & \(H\) & 6 \\
\hline\(H\) & \(H\) & L & \(H\) & 7 \\
\hline\(H\) & \(H\) & \(H\) & \(H\) & 8
\end{tabular}
systems．Typical crosstalk at 20 kHz is 98 dB ．Monolithic construction makes possible this kind of performance while keeping the price reasonable．The MUX－88 makes use of digital logic to select the one－of－eight channels to be presented to the multiplexer output．In addition，there is an ENABLE input which permits turning OFF all channels．Using this function permits selection of any given multiplexer in a system employing multiple devices．

Fabricated with Precision Monolithics＇high performance BI／FET technology，this device offers low，constant＂ON＂ resistance．In addition the multiplexer has fast settling times and low leakage currents necessary to satisfy the re－ quirements of a 8 －channel PCM CODEC．This multiplexer does not suffer from latch－up and is highly resistant to static charge blow－out problems associated with similar CMOS parts．The digital inputs are designed to operate from both TTL and CMOS levels while always providing a definite break－before－make action without the need for external pull－ up resistors．

\section*{PIN CONNECTIONS \＆}

ORDERING INFORMATION


ABSOLUTE MAXIMUM RATINGS \(\left(T_{A}=25^{\circ} \mathrm{C}\right.\) unless otherwise noted)
\begin{tabular}{|c|c|c|}
\hline Operating Temperature Range, MUX-88EQ, FQ. & \(-25^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & \begin{tabular}{l}
V+ Supply to V - Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 V \\
V+ Supply to Ground . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
\end{tabular} \\
\hline Storage Temperature Range . & \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) & Logic Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . - 4V to V+ \\
\hline Power Dissipation & 500 mW & Analog Input Voltage .............. V - Supply -20V to V+ \\
\hline Derate about \(100^{\circ} \mathrm{C}\) & \(10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}\) & Maximum Current Through Any Pin . . . . . . . . . . . . . . 25mA \\
\hline & & \\
\hline
\end{tabular}

ELECTRICAL CHARACTERISTICS These specifications apply for \(\mathrm{V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}\) and \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}\) unless otherwise specified.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{PARAMETER} & \multirow[b]{2}{*}{SYMBOL} & \multirow[b]{2}{*}{CONDITIONS} & \multicolumn{3}{|r|}{MUX-88E} & \multicolumn{3}{|c|}{MUX-88F} & \multirow[b]{2}{*}{UNITS} \\
\hline & & & MIN & TYP & MAX & MIN & TYP & MAX & \\
\hline "ON" Resistance & \(\mathrm{R}_{\text {ON }}\) & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & - & - & 400 & - & - & 520 & \(\Omega\) \\
\hline \(\Delta \mathrm{R}_{\text {ON }}\) With Applied Voltage & \(\Delta \mathrm{R}_{\text {ON }}\) & \(-10 \mathrm{~V} \leq \mathrm{V}_{\mathrm{D}} \leq 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & - & 1.5 & - & - & 4.5 & - & \% \\
\hline R \({ }_{\text {ON }}\) Match Between Switches & R \({ }_{\text {ON }}\) Match & \(\mathrm{V}_{\mathrm{D}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=100 \mu \mathrm{~A}\) & - & 25 & - & - & 30 & - & \(\Omega\) \\
\hline Source Current (Switch "OFF") & \(\mathrm{I}_{\text {S(OFF) }}\) & \(\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) (Note 1) & - & - & 10 & - & - & 10 & nA \\
\hline Drain Current (Switch "OFF") & ID(OFF) & \(\mathrm{V}_{S}=10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=-10 \mathrm{~V}\) (Note 1) & - & - & 100 & - & - & 100 & nA \\
\hline Leakage Current (Switch "ON") & \(\mathrm{I}_{\mathrm{D}(\mathrm{ON})}\) & \(\mathrm{V}_{\mathrm{D}}=10 \mathrm{~V}\) (Note 1) & - & - & 100 & - & - & 100 & nA \\
\hline Digital "1" Input Voltage & \(\mathrm{V}_{\text {INH }}\) & & 2.0 & - & - & 2.0 & - & - & Volts \\
\hline Digital "0" Input Voltage & \(\mathrm{V}_{\text {INL }}\) & & - & - & 0.8 & - & - & 0.8 & Volts \\
\hline Digital Input Current & IN & \(\mathrm{V}_{\text {IN }}=0.7 \mathrm{~V}\) to +5 V & - & - & 20 & - & - & 20 & \(\mu \mathrm{A}\) \\
\hline Digital "0" Enable Current & IINLEN) & \(\mathrm{V}_{\mathrm{EN}}=0.7 \mathrm{~V}\) & - & - & 20 & - & - & 20 & \(\mu \mathrm{A}\) \\
\hline Positive Supply Current & I+ & All Digital Inputs Logic "0" & - & - & 15 & - & - & 15 & mA \\
\hline Negative Supply Current & \(1-\) & All Digital Inputs Logic "0" & - & - & 5.0 & - & - & 5.0 & mA \\
\hline Switching Time & \(t_{\text {tran }}\) & Figure 1 (Note 2) & - & 1.0 & 1.3 & - & 1.5 & 2.1 & \(\mu \mathrm{sec}\) \\
\hline \multirow{3}{*}{Output Setting Time} & \(t_{s}\) & 10V Step 0.10\% & - & 1.3 & - & - & 1.7 & - & \(\mu \mathrm{sec}\) \\
\hline & \(\mathrm{t}_{\text {s }}\) & 10V Step 0.05\% & - & 1.5 & - & - & 1.7 & - & \(\mu \mathrm{sec}\) \\
\hline & \(\mathrm{t}_{\text {s }}\) & 10V Step 0.02\% & - & 2.3 & - & - & 1.7 & - & \(\mu \mathrm{sec}\) \\
\hline Break-Before-Make Delay & toly & Figure 3 & - & 0.8 & - & - & 1.0 & - & \(\mu \mathrm{sec}\) \\
\hline Enable Delay "ON" & ton(EN) & & - & 1.0 & - & - & 1.2 & - & \(\mu \mathrm{sec}\) \\
\hline Enable Delay "OFF" & \(\mathrm{t}_{\text {OFFIEN }}\) & & - & 0.2 & - & - & 0.2 & - & \(\mu \mathrm{sec}\) \\
\hline "OFF" Isolation & \(\mathrm{ISO}_{\text {OFF }}\) & (Note 4) & - & 88 & - & - & 88 & - & dB \\
\hline Crosstalk & CT & (Note 3) & - & 98 & - & - & 98 & - & dB \\
\hline Source Capacitance & \(\mathrm{C}_{\text {S(OFF) }}\) & Switch "OFF", \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}\) & - & 2.5 & - & - & 2.5 & - & pF \\
\hline Drain Capacitance & \(\mathrm{C}_{\text {D(OFF) }}\) & Switch "OFF", \(\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}\) & - & 7 & - & - & 7 & - & pF \\
\hline Input to Output Capacitance & \(\mathrm{C}_{\text {DS(OFF) }}\) & (Note 4) & - & 0.3 & - & - & 0.3 & - & pF \\
\hline
\end{tabular}

\section*{NOTES:}
1. Conditions applied to leakage tests insure worst case leakages. Exceeding 11V on the analog input may cause an "OFF" channel to turn "ON."
2. Sample tested. The measurement conditions of FIGURE 1 insure worst case transition time.
3. Crosstalk is measured by driving channel 8 with channel 4 ON . \(R_{L}=1 \mathrm{M} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) RMS, \(\mathrm{f}=20 \mathrm{kHz}\).
4. OFF isolation is measured by driving channel 8 with ALL channels OFF. \(R_{L}=1 \mathrm{k} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}\) RMS, \(f=20 \mathrm{kHz} . C_{D S}\) is computed from the OFF isolation measurement.

\section*{TYPICAL PERFORMANCE CURVES}

SWITCH LEAKAGE CURRENTS vs ANALOG INPUT VOLTAGE


LARGE SIGNAL SWITCHING

\({ }^{*} R_{L}=1 \mathrm{M} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{1}=-500 \mathrm{mV}\) VOLTAGE \(=500 \mathrm{mV} /\) DIV， TIME \(=1 \mu \mathrm{~S} / \mathrm{DIV}\) SEE TRANSISTION TIME CIRCUIT

SWITCH LEAKAGE CURRENTS vs TEMPERATURE


BREAK－BEFORE－MAKE SWITCHING

＊VOLTAGE \(=500 \mathrm{mV} /\) DIV， TIME \(=500 \mathrm{nS} /\) DIV SEE BREAK－BEFORE－MAKE CIRCUIT
＊TOP WAVEFORMS：DIGITAL INPUT－5V／DIV BOTTOM WAVEFORMS：MULTIPLEX OUTPUT－SEE PHOTO

SMALL SIGNAL SWITCHING WITH FILTERING

\({ }^{*} R_{L}=1 \mathrm{M} \Omega, C_{L}=10 \mathrm{pF}, \mathrm{V}_{\mathrm{S}}=+10 \mathrm{~V}\) VOLTAGE \(=5 \mathrm{~V} / \mathrm{DIV}\), TIME \(=1 \mu\) S／DIV
SEE TRANSISTION TIME CIRCUIT

SWITCH CAPACITANCE vs ANALOG INPUT VOLTAGE

SMALL SIGNAL SWITCHING

\({ }^{*} R_{L}=1 \mathrm{M} \Omega, C_{L}=500 \mathrm{pF}, \mathrm{V}_{1}=-500 \mathrm{mV}\) ， \(\mathrm{V}_{8}=+500 \mathrm{mV}\) VOLTAGE \(=500 \mathrm{mV} / \mathrm{DIV}\) ， TIME \(=1 \mu \mathrm{~S} / \mathrm{DIV}\)

SEE TRANSITION CIRCUIT

ENABLE DELAY TIME vs TEMPERATURE



TRANSITION TIMES vs TEMPERATURE


TYPICAL PERFORMANCE CURVES (continued)


\section*{TYPICAL APPLICATION}

EIGHT-CHANNEL SHARED CODEC PCM ENCODER


\section*{CROSSTALK IN PCM SYSTEMS}

In PAM or PCM systems crosstalk specifications for components, such as multiplexers, are related to overall system. crosstalk specifications in a complex manner. Component specification must, of necessity, refer to the operation of the multiplexer in a non-sampling mode of operation. When rapid sequential sampling takes place, such as would be the case with a typical shared-channel CODEC, crosstalk
will be caused by the off isolation properties of the multiplexer as well as by storage elements on chip and PC card stray capacitance. For example, the capacitance has the effect of conferencing the channels and increasing crosstalk. Thus, system crosstalk in a shared-channel PCM CODEC is influenced by multiplexed characteristics as well as PC card layout and the timing relationship between the multiplexer and the sample-hold circuit.

\section*{A.C. TEST CIRCUITS}

\section*{TRANSITION TIME}


BREAK-BEFORE-MAKE
DELAY


\section*{APPLICATIONS INFORMATION}

These analog multiplexers employ ion-implanted JFETs in a switch configuration designed to assure break-before-make action. The turn-off time is much faster than the turn-on time to guarantee this feature over the full operating temperature and input voltage range. Fabricated with BI FET processing rather than CMOS, special handling is not necessary to prevent damage to this multiplexer. Because the digital inputs only require a 2.0 V logic " 1 " input level, power-consuming pullup resistors are not required for TTL compatibility to insure break-before-make switching as is most often the case with CMOS multiplexers. The digital inputs utilize PNP input transistors where input current is maximum at the logic " 0 " level and drops to that of a reverse-biased diode (about 10nA) as the input voltage is raised about \(\approx 1.4 \mathrm{~V}\).

The "ON" resistance, \(\mathrm{R}_{\mathrm{ON}}\), of the analog switches is constant over the wide input voltage range of -15 V to +11 V with \(V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}\). Higher input voltage is tolerable pro-

CROSSTALK MEASUREMENT CIRCUIT


OFF ISOLATION MEASUREMENT CIRCUIT

vided that some form of current limiting is employed (such as that of an op-amp output stage) to avoid exceeding junction temperature and power dissipation requirements. For normal operation, however, positive input voltages should be restricted to 11 V (or 4 V less than the positive supply). This assures that the \(\mathrm{V}_{\mathrm{GS}}\) of an OFF switch remains greater than its \(\mathrm{V}_{\mathrm{p}}\), and prevents that channel from being falsely turned ON. When operating with negative input voltages, the gate-to-channel diode will be turned on if the voltage drop across an ON switch exceeds -0.6 V . While this condition will cause an error in the output, it will not damage the switch. In lab tests, the multiplexer output has been loaded with a \(0.01 \mu \mathrm{~F}\) capacitor in the Transition Time circuit. With \(\mathrm{V}_{1}=-10 \mathrm{~V}\) and \(\mathrm{V}_{8}=+10 \mathrm{~V}\), the logic input was driven as a 1 kHz rate. The positive-going slew rate was \(0.3 \mathrm{~V} / \mu \mathrm{sec}\) which is equivalent to a normal IDSs of 3 mA . The negative-going slew rate was \(0.7 \mathrm{~V} / \mu \mathrm{sec}\) which is equivalent to a "reverse" \(\mathrm{I}_{\text {DSS }}\) of 7 mA . Note that when switch 1 is first turned ON it has a drop of -20 V across its terminals. In spite of that fact, the current is limited to approximately twice its normal loss.

\section*{DICE}

For applicable DICE information see MUX-08 Data Sheet.

\section*{FEATURES}
- On-Chip ALBO Diode
- Clock Shutdown Circuit (RPT-81)
- On-Chip Voltage Regulator (RPT-81)
- Low Power Operation ( 100 mW )
- Pin-Compatible with XR-C277
- Improved Pre-Amplifier Response (RPT-82)

\section*{GENERAL DESCRIPTION}

The PMI PCM Repeater Circuits are monolithic integrated circuits which perform all the active functions required for a regenerative repeater operating at 1.544-2.048 Mega-bits per second (Mbps) data rates on PCM lines.

In a PCM carrier system, coded information is transmitted over paired cables by the presence or absence of pulses in specified time slots. The RPT-81/RPT-82 regenerate all pulses that meet threshold requirements without inserting pulses incorrectly during empty time slots.

Additional system functions have been incorporated onchip. These include an Automatic Line Build Out (ALBO) circuit that compensates for 36 dB of line loss and an oscillator control pin that permits injectioned-locked (free-running)
or pulsed-tank operation. The RPT-81 also incorporates an automatic clock shutdown circuit. The clock shutdown inhibits the clock amplifier when no signal is applied, greatly reducing system noise.

\section*{PIN CONNECTIONS AND ORDERING INFORMATION}


16-PIN HERMETIC DUAL-IN-LINE (Q-Suffix)

RPT-81-FQ
RPT-82-FQ
*The on-chip (RPT-81) 4.3 V regulated output voltage is not available for external use in 16-Pin package.

FUNCTIONAL BLOCK DIAGRAM


\section*{FUNCTIONAL DESCRIPTION}

Biopolar pulse transmission，the transmission of alternately positive and negative pulses，is used on repeatered lines to remove the DC component from the unipolar PCM pulse train．This also places the principle energy components in the \(0-1.544 \mathrm{MHz}\) band，as opposed to the \(0-3.088 \mathrm{MHz}\) band for the unipolar pulse train．The absence of a DC component in the bipolar pulse train permits the repeater to be transformer coupled to the line and helps to prevent time shifting of the regenerator firing level with variation in input pulse density．

The bipolar PCM pulse train is transformer coupled into the preamplifier as shown in the RPT－81／RPT－82 functional block diagram．The secondary of the input transformer is loaded with the proper terminating resistor \(\mathrm{R}_{\mathrm{T}}\) to match the line impedance．One side of the transformer secondary is AC coupled to ground by capacitor C1，the other side of the secondary winding is in series with resistance \(R_{S}\) ．Resistor \(R_{S}\) and \(R C\) network \(R_{A} C_{A}\) are AC coupled to the ALBO output by capacitor C2．The impedance from the ALBO output to ground is governed by the amount of current through the ALBO diode． \(\mathrm{R}_{\mathrm{S}}\) in series with \(\mathrm{R}_{\mathrm{A}} \mathrm{C}_{\mathrm{A}}\) provides maximum sig－ nal attenuation when maximum current flows through the ALBO diode．When minimum current flows through the ALBO，diode C2 is effectively isolated from ground and the input signal attenuation is minimal．The RPT－81／RPT－82 ALBO circuits can compensate for 36 dB of line loss．

The preamplifier amplifies the signal and applies it to the three comparators labeled logic threshold detector，fullwave rectifier，and peak detector，respectively．Each comparator is set to trigger on both positive and negative pulses．Each comparator trips at a different threshold．The logic threshold is set to trip at the \(50 \%\) point，the fullwave rectifier trips at the \(65 \%\) point，and the peak detector trips at peak amplitude． Thresholds and waveforms are drawn on the RPT－81／RPT－82 waveforms and thresholds diagram．

The peak detector output charges the capacitor of the ALBO filter．The voltage on this capacitor causes a relatively con－ stant current to flow through D1 by means of the emitter follower ALBO buffer．A decaying voltage on the ALBO filter enables the clock shutdown circuit when there is no input signal．The clock shutdown circuit turns off the clock ampli－ fier so that neither the regenerated clock nor the strobe outputs are sent to FF＋or FF－flip flops．

The fullwave detector output injection locks the oscillator to the input frequency．The clock amplifier shapes the oscillator output and shifts it in time．The phase shift capacitor of the clock amplifier is selected such that the strobe pulse will occur as close as possible to the center of an incoming pulse． When the regenerated clock waveform goes low，it resets both FF＋and FF－．A 0 to 30pF capacitor（10pF is typical） selection is made to optimize noise performance for a com－ plete repeater．
The logic threshold detector has an output on the \(T+\) line for a positive pulse and an output on the \(T\)－line for a negative pulse．The T＋line enables the NAND gate of FF＋and the T－ line enables the NAND gate of FF－．A T＋output pulse from the logic threshold detector is ANDed with the strobe pulse to set the FF＋flip flop which turns on its corresponding output transistor，causing current to flow through one half of the output transformer primary．A positive output pulse results． Similarly，A T－output pulse and a strobe pulse are ANDed to set the FF－flip flop，thus causing a negative output pulse．The flip flops are turned off（and the output pulse terminated）by the regenerated clock pulse．In this way the output pulse is controlled by the oscillator tank circuit and not the incoming pulse．
When pin 13 is grounded the full wave detector injection locks the oscillator to the input frequency with pin 13 ungrounded the system operates in the＂pulsed tank＂mode．

\section*{ENERGY SPECTRA OF BIPOLAR AND UNIPOLAR PULSE TRAINS}





\section*{PREAMPLIFIER}

The preamplifier must have wideband frequency response in order to amplify the \(1.544 \mathrm{Mb} / \mathrm{sec}\) pulse train. In addition it must have well behaved roll-off characteristics for the purpose of applying feedback.

PREAMPLIFIER FREQUENCY RESPONSE


\section*{AUTOMATIC LINE BUILDOUT EXTERNAL CIRCUIT}

The external circuitry required to achieve automatic line buildout must attenuate the signal while simultaneously matching the transformer to the line. Capacitors C1 and C2 are blocking capacitors. \(R_{A}\) and \(C_{A}\) in parallel shape the frequency response of the attenuator network to compensate for the reactive source impedance of the line. Resistor \(\mathrm{R}_{\mathrm{T}}\) provides an input match to this line. \(\mathbf{R}_{\mathrm{S}}\) is the series branch of the attenuator.

\section*{AUTOMATIC LINE BUILDOUT EXTERNAL CIRCUITRY}


\section*{WAVEFORMS AND THRESHOLDS}


\section*{ABSOLUTE MAXIMUM RATINGS}
\begin{tabular}{|c|c|}
\hline Pin & V, -0.2V \\
\hline Pin 15 to Pin 7 or 6 & \(8.0 \mathrm{~V},-0.2 \mathrm{~V}\) \\
\hline Maximum Voltage & \(30 \mathrm{~V},-0.2 \mathrm{~V}\) \\
\hline Maximum Voltage & ..... \(\mathrm{V}_{\mathrm{CC} 2}\) \\
\hline Maximum Sinking & 300mA \\
\hline
\end{tabular}

\section*{REPEATER DEFINITIONS}

\section*{ALBO THRESHOLD}

The differential voltage measured between pins 4 and 5 , required to activate the internal peak detector.

\section*{AUTOMATIC LINE BUILD OUT}

An automatic gain control circuit which operates by simulating a line "build-out" or extension.

\section*{BIPOLAR VIOLATION}

The transmission of two consecutive pulses of the same polarity.

\section*{CLOCK THRESHOLD}

The differential voltage measured between pins 4 and 5 , required to drive the internal fullwave rectifier.

\section*{DATA THRESHOLD}

The differential voltage measured between pins 4 and 5 , required to trip logic threshold detector.

\section*{DIFFERENTIAL OUTPUT VOLTAGE}

The difference in voltage of the two outputs with a binary one output of either polarity.

\section*{ALBO DIODE RESISTANCE}

Small signal resistance of ALBO diode measured between pins 1 and 6 . The ALBO diode is a diode connected transistor whose current-resistance relationship is \(R_{D}=26 / I_{O}\) where \(R_{D}=A L B O\) diode resistance and \(I_{O}=A L B O\) diode current in mA.

Operating Temperature Range ........ . . \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\)
Storage Temperature Range . . . . . . . . . . \(-65^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . 500mW
Lead Soldering Temperature . . . . . . . . . . . . . . . . . . . . \(300^{\circ} \mathrm{C}\)

\section*{DELAY CIRCUIT RESISTANCE}

Resistance seen at pins 11 and 12.

\section*{LINE BUILD OUT}

The attenuation that must be added to the output of a short line to increase the line attenuation to 31 dB .

\section*{MAXIMUM DENSITY}

An input signal pattern consisting of all ones.

\section*{MINIMUM DENSITY}

An input signal pattern consisting of two ones followed by 14 zeros.

\section*{OUTPUT PULSE RISE (FALL) TIME}

Rise (Fall) time of regenerated pulse. Measured from the 10-90\% points.

\section*{OUTPUT PULSE WIDTH DIFFERENTIAL}

In a T1 carrier system a typical pulse width is 324 nsec . The pulse width differential is the difference in pulse width of the two outputs.

\section*{PREAMPLIFIER BANDWIDTH}

3 dB bandwidth of preamplifier circuit.

\section*{EQUALIZING NETWORK}

A network which compensates for the amplitude and phase response of the cable over the operating bandwidth.

ELECTRICAL CHARACTERISTICS at \(V_{C C 1}=4.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=6.8 \mathrm{~V},-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\) unless otherwise noted. \(\mathrm{V}_{\text {pin } 6}=\mathrm{V}_{\text {pin } 7}=\mathrm{V}_{\text {pin } 13}=\) GND.


\section*{NOTES:}
1. \(\mathrm{V}_{\text {pin } 2}=2.5 \mathrm{~V}\), adjust \(\mathrm{V}_{\text {pin } 3}\) untn \(\mathrm{V}_{\text {pin } 4}=\mathrm{V}_{\text {pin } 5}\).
2. A dynamic test, pin \(2=2.5 \mathrm{~V}\), \(\operatorname{pin} 3\) pulsed at 100 Hz rate, pin 14 pulsed at 200 Hz rate.
PAGE 13-47

RPT-82 SIMPLIFIED SCHEMATIC


\section*{TEST CIRCUIT}


TYPICAL REPEATER POWERING ARRANGEMENT


\section*{REPEATER CURRENT REQUIREMENTS}

For comparison to CCIT or ATT specifications it is conve－ nient to estimate total repeater current requirements． Repeater current is typically calculated in the following manner：
i．Each of the two zeners used as regulators have idle current requirements of approximately \(1.0 \mathrm{~mA}(2 \mathrm{~mA})\) ．
ii．Total no－signal supply current，from the electrical characteristics table，is 13.0 mA （guaranteed max－ imum）for each side．
iii．To compute worst case（all ones）output current assumes a 6.0 volt pulse across a \(400 \Omega\) transformer
primary（ \(50 \%\) d．f．）for the U．S．or a 6.0 volt pulse across a \(480 \Omega\) transformer primary（ \(50 \%\) d．f．）for CCITT．These currents compute to 15 mA and 12.5 mA respectively（for both sides）．
iv．ALBO diode current is 26 mV divided by the minimum required ALBO resistance（approximately \(8 \Omega\) ）． Typically worst case is 6.5 mA （for both sides）．
Adding the currents calculated into the currents calculated in ii ，iii，and iv gives the following typical repeater current re－ quirements：
i．U．S．
49.5 mA （worst case all ones output）
ii．Europe
47.0 mA （worst case all ones output）

\section*{APPLICATIONS INFORMATION}

In a typical repeater system extensive external circuitry is required．The regulator network，assembled from zener diodes and resistors is used to power the integrated circuit． Normally one common circuit is provided for the two ICs operating in opposite directions．Input and output trans－ formers are used to couple the transmission lines．The input one－to－one transformer has secondary loaded with a line matching resistor to avoid reflections on the input lines．An attenuator network may be installed after this input trans－ former as a fixed line－build－out pad．Feedback resistors are used to set the DC bias of the circuit．Additionally the bias network is connected to a fixed resistive voltage divider to tie the biasing network to a fixed potential．The ALBO network consists of a series impedance and a shunt impedance where the shunt impedance is AC terminated to the ALBO diode．
The shunt impedance has both resistive and reactive compo－ nents to assist in line equalization．The equalizing network is basically a series tuned circuit in one of the input legs of the preamplifier whose function is to give the preamplifier a fre－ quency response which corrects for the amplitude and phase response of the input line．The design of the equalizing net－ work is very important to the system performance．A lag capacitor across the preamplifier input stabilizes the pream－ plifier．The output transformer normally incorporates a fault locating winding which is used，in conjunction with appro－
priate filters，to detect defective repeaters．The input trans－ former has a center tapped primary to allow for a simplex powering system．
The RPT－81／RPT－82 oscillator allows two modes of operation controllable by pin 13 （Oscillator Control）．When grounded the oscillator is in a free－running mode．With pin 13 open the oscillator works in a pulsed，ringing mode．In both cases the external L－C tank circuit determines the oscillation frequency．
The external delay capacitor（across pins 11 and 12）provides \(90^{\circ}\) of phase shift through the clock amplifier．For best per－ formance a 10 pF silver mica capacitor is suggested．
Oscillator tank circuit \(Q\) directly affects the clock regenera－ tion circuitry．The effective Q of the L－C oscillator tank circuit must be high enough that ringing will be maintained with minimum pulse densities．The resonant \(Q\) cannot，however， be arbitrarily large，or operating temperature changes and component aging will cause resonant frequency shifts．The RPT－81／RPT－82 will operate with Q＇s as low as 75.
In order to provide noise rejection，the analog and digital grounds have been isolated on chip．Low noise／distortion operation can be enhanced if the high power output leads and external circuitry are physically located as far as possible from the preamplifier inputs．Supply bypassing of \(\mathrm{V}_{\mathrm{CC} 1}\) and \(V_{\mathrm{Cc} 2}\) close to device pins is encouraged．

\section*{PREAMPLIFIER BIASING SCHEMES}

Both inverting and non-inverting outputs of the RPT-81/ RPT-82 preamplifier are available so that either self-biasing or fixed-biasing techniques may be employed. The effect of the DC biasing is to set the thresholds of the detectors. All the thresholds move together, the relative threshold which is defined in terms of a percentage of the peak detector threshold is determined by the resistor string. In a self-biased scheme the non-inverting output is returned to the inverting input and the inverting output is returned to the non-inverting input. In this manner the input leads are biased to the nor-
mally occurring common mode output voltage. The best noise performance is obtained with this system but some problems are encountered at low temperatures where the circuit tends to turn itself off. In a fixed biased scheme one of the inputs is biased to a fixed DC level while the other input is biased to the opposite output in the same manner as with self bias. Note that with fixed bias a differential output offset will be caused if the fixed bias is not matched to the normally occuring output level. If the fixed level is very close to the normally occuring output level then there is an improvement in performance at low temperature.

\section*{PREAMPLIFIER BIASING SCHEMES}



\section*{FEATURES}

- Feedthrough Attenuation Ratio 96dB

\section*{GENERAL DESCRIPTION}

The SMP-81 precision sample and hold amplifier provides the high accuracy, low droop rate and fast acquisition ideally required for PCM encoders. The SMP-81 is a non-inverting

\section*{FUNCTIONAL DIAGRAM}

unity gain circuit consisting of two buffer amplifiers of very high input impedance connected by a diode bridge switch.

\section*{HIGH ACCURACY AND LOW DROOP RATE}

The high input impedance and low droop rate of the SMP-81 are achieved by PMI's ion implant super beta process. The high input impedance permits high impedance source applications without degrading accuracy, and low droop rate. Other features of the SMP-81 include high accuracy, 0.6 mV of combined offset voltage and step transfer error, and very low feedthrough. A diode bridge switch design allows minimum charge transfer step. On-chip Zener-Zap trimming eliminates nulling for most applications.

\section*{FAST ACQUISITION}

A unique super charger or transconductance amplifier provides up to 50 mA charging current to the hold capacitor. As a result, smooth charging of the hold capacitor is achieved with minimum noise. The super charger, in conjunction with the high slewing rate input and output buffer amplifiers, permits fast acquisition operation. The adjustable logic input threshold makes the SMP-81 compatible to all logic families.

\section*{PIN CONNECTIONS \& ORDERING INFORMATION}

*Pins 1 and 8 are not internally connected. In unity gain applications, the SMP-81 can replace HA-2425, SHM-IC-1 and AD-583 directly.

ABSOLUTE MAXIMUM RATINGS
Supply Voltage (V + minus V - ) . . . . . . . . . . . . . . . . . . . . 36 36
Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500mW
Input Voltage . . . . . . . . . . . . . . . . . . Equal to Supply Voltage
Logic and Logic Control Voltage . . Equal to Supply Voltage
Output Short Circuit Duration
ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}} \pm 15 \mathrm{~V}, \mathrm{C}_{\mathrm{H}}=0.005 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{LC}}\) connected to ground, \(-25^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+85^{\circ} \mathrm{C}\), device fully warmed up, unless otherwise noted.


Note: Guaranteed by design.

\section*{DEFINITION OF TERMS}

\section*{ZERO SCALE ERROR}

The magnitude of the output voltage when the circuit is switched from sample to hold mode while holding the input at zero volts. Zero Scale Error \(\mathrm{V}_{\mathrm{zs}}\) is the algebraic sum of the offset voltage and the charge transfer step voltage. \(\mathrm{V}_{\mathrm{Zs}}\) can be adjusted to zero (see Zero Scale Error null adjustment).

\section*{INPUT BIAS CURRENT}

The current into the input terminal with input voltage held at zero volts.

\section*{LEAKAGE (DROOP) CURRENT}

The current which flows out of holding capacitor \(\mathrm{C}_{\mathrm{H}}\) while the circuit is operating in the hold mode. In general droop
current \(I_{D R}\) is defined positive when its direction is into the \(\mathrm{C}_{\mathrm{H}}\) pin.

\section*{DROOP RATE}

Droop rate \(\mathrm{dV}_{\mathrm{CH}} / \mathrm{dt}\) is the rate of change of output voltage while the circuit is operated in the hold mode \(d V_{C H} / d t\) is a direct function of droop current \(I_{D R}\) and related by the equation
\[
\frac{\mathrm{dV}_{\mathrm{CH}}}{\mathrm{dt}}=\frac{\mathrm{I}_{\mathrm{DR}}}{\mathrm{C}_{\mathrm{H}}} \times 10^{3}
\]
where \(\mathrm{dV}_{\mathrm{CH}} / \mathrm{dt}\) is expressed in \(\mu \mathrm{V} / \mathrm{ms}\) with \(\mathrm{I}_{\mathrm{DR}}\) in microamperes and \(\mathrm{C}_{\mathrm{H}}\) in microfarads.

\section*{INPUT RESISTANCE}

The ratio of the AC change in the input current as a result of the change in the input voltage.

\section*{VOLTAGE GAIN}

The ratio of the output voltage to the input voltage with the circuit operating in the sample mode.

\section*{ACQUISITION TIME}

The minimum time for the output voltage to begin tracking the input voltage, to within a specified error band, after the inception of the sample command. By convention, acquisition time is defined for sampling of a DC level. For instance, a circuit which is "holding" a 10 V output signal, and operating with zero input volts, is switched to the sample mode. The acquisition time is then the time required for the output to decrease to within a \(\pm 10 \mathrm{mV}\) band about ground potential.

\section*{APERTURE TIME}

The time between the inception of the hold command and the time the circuit output ceases tracking the input signal. When the holding capacitor charging current is less than 0.3 ma the aperture time is nominally 50 ns . The aperture time is a function of the holding capacitor charging current \(\mathrm{I}_{\mathrm{CH}}\). The charging current is in turn a function of the rate of change of the input signal voltage. This relationship holds true up to a maximum of 50 mA which is the maximum current available from the SMP-81 to charge holding capacitor \(\mathrm{C}_{\mathrm{H}}\). Charging current can be calculated from the rate of change of the input analog and the size of \(\mathrm{C}_{\mathrm{H}}\) by the equation:
\[
\mathrm{I}_{\mathrm{CH}}=\mathrm{C} \frac{\mathrm{dv}}{\mathrm{dt}}\left(\mathrm{I}_{\mathrm{CH}}=50 \mathrm{~mA} \text { Max. }\right)
\]

\section*{GAIN-ERROR}

Voltage difference between input and output voltage minus the output voltage measured with input at zero volts.

\section*{CIRCUIT IN SAMPLE MODE}

\section*{HOLD STEP}

Magnitude of step caused in the output voltage by switching the circuit from sample mode to hold mode.

\section*{CHARGE TRANSFER}

The amount of charge transferred to the holding capacitor due to the action of the switch. Charge is transferred to \(\mathrm{C}_{\mathrm{H}}\) when the circuit is switched to the hold mode. Charge transfer causes a change in output voltage \(\Delta \mathrm{V}_{\mathrm{Zs}}\) as defined by the equation:
\[
\Delta V_{Z s}(V)=\frac{Q_{t}(p C)}{C_{H}(p F)}
\]

Note that for \(Q_{t}=5 p C\) and \(C_{H}=5000 p F\) offset error \(=1 \mathrm{mV}\). The SMP-81 has been factory nulled for \(\mathrm{C}_{\mathrm{H}}=5000 \mathrm{pF}\). For other values of \(\mathrm{C}_{\mathrm{H}}\), the zero scale shift can be calculated from the equation:
\[
\Delta \mathrm{V}_{\mathrm{Zs}}(\mathrm{~V})=\frac{\mathrm{Q}_{\mathrm{t}}}{\mathrm{C}_{\mathrm{H}}}-1 \mathrm{mV}
\]

\section*{SLEW RATE}

The maximum possible rate of change of the output voltage when supplying the rated output. For a sample and hold cir-
cuit, slew rate must be defined with a specified value of holding capacitor \(\mathrm{C}_{\mathrm{H}}\). For the SMP-81, slew rate can either be measured by operating the circuit in the sample mode and applying a step function to the input, or by applying an input voltage which differs from the output voltage, with the circuit in the hold mode, then switching to the sample mode and observing the rate of change of the output voltage.

\section*{HOLD CAPACITOR CHARGING CURRENT}

The current \(\mathrm{I}_{\mathrm{CH}}\) which charges, or discharges, the capacitor while the circuit is in the sample mode.

\section*{SAMPLE/HOLD CURRENT RATIO}

The ratio of the peak charging current available to the droop current.

\section*{FEEDTHROUGH ATTENUATION RATIO}

The change of voltage applied to the input as a ratio of the change of voltage observed at the output, caused by the input disturbance, while the circuit is in the hold mode.

\section*{FULL POWER BANDWIDTH}

The maximum frequency at which rated output voltage \(E_{\text {or }}\) can be supplied without significant distortion. Full power bandwidth \(F_{p}\) is related to slew rate \(S R\) by the following equation:
\[
F_{p}=\frac{S R}{2 \pi E_{o r}}
\]

Using this equation, \(F_{p}\) of 160 kHz can be computed. This is applicable only for pulsed conditions. Power dissipation limits \(F_{p}\) to 100 kHz for C.W. operation.

\section*{OUTPUT RESISTANCE}

An AC change in output voltage as a result of an AC change in load current.

\section*{POWER SUPPLY REJECTION RATIO}

The change in output voltage for a change in power supply voltage when the circuit is maintained in the sample mode. The best power supply rejection ratio PSRR is obtained with the power supply voltage changing at a very low rate (DC). For essentially DC conditions PSRR for the hold mode of operation is essentially the same as the PSRR for the sample mode. PSRR is degraded as the frequency of the disturbance increases. PSRR for both sample and hold modes is shown graphically as a function of frequency.

\section*{CHANGE IN HOLD STEP}

Actual hold step less the hold step measured after sampling \(\mathrm{V}=0\). A change in hold step has two components: the first is a function of input voltage; the second is a function of the rise time of the \(S / H\) voltage. Note that rise time of \(S / H\) voltage also effects ZERO-SCALE-ERROR.

\section*{TOTAL ERROR}

The algebraic sum of the following factors:
i. ZERO-SCALE-ERROR
ii. Gain Error
iii. Hold Step Change versus \(\frac{d V_{(S / H)}}{d t}\)
vi. Hold Step Change versus \(\mathrm{V}_{\text {in }}\)

\section*{HOLD MODE SETTLING TIME}

The time for all transients to settle to within a specified error band measured from the inception of the hold command.

\section*{HOLD CAPACITOR RECOMMENDATIONS}

The hold capacitor \(\left(\mathrm{C}_{\mathrm{H}}\right)\) acts as a memory element and also as a compensating capacitor for the sample and hold amplifier. For stable operation, a minimum value of 2000pF is recommended, with no limit set for the maximum value. The SMP-81 is internally trimmed for \(\mathrm{C}_{\mathrm{H}}=5000 \mathrm{pF}\). Other values of \(C_{H}\) will cause a zero scale shift, which can be calculated from the following equation: a \(\mathrm{C}_{\mathrm{H}}\) of 5000 pF has been empirically determined to be an optimum value for 8 -channel shared CODEC operation.
\[
\Delta V_{\mathrm{ZS}}(\mathrm{mV})=\frac{5(\mathrm{pC}) \times 10^{3}}{\mathrm{C}_{\mathrm{H}}(\mathrm{pF})}-1
\]

The hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below \(85^{\circ} \mathrm{C}\), polystyrene capacitors are recommended, while teflon capacitors are recommended for higher temperature applications.

\section*{SMP-81 LOGIC CONTROL}

The sample/hold mode control of the SMP-81 incorporates a unique logic input circuit, which enables direct interface to all popular logic families and provides maximum noise immunity. As shown in the figure, the mode control is accomplished by steering the current ( \(\mathrm{I}_{1}\) ) through Q1 or Q2, thus providing high speed switching and a predictable logic threshold. For TTL and DTL interface, simply ground \(\mathrm{V}_{\mathrm{LC}}\) (pin 13). For CMOS, HTL and HNIL interface, the appropriate threshold voltage, allowing for 2 diode drops for D1 and \(V_{B E}\) of Q3, should be applied to \(\mathrm{V}_{\mathrm{LC}}\).


For proper operation, the \(\mathrm{V}_{\mathrm{LC}}\) (logic control) must always be at least 3.5 V below the positive supply and 2.0 V above the negative supply.
Sample and hold control voltage (S/H) must always be at least 2.8 V above the negative supply.

\section*{ZERO SCALE ERROR NULL ADJUSTMENT}

During the null adjustment, the amplifier should be switched continuously between the "sample" and "hold" mode. The error should be adjusted to read zero when the unit is in the "hold" mode. In this way, both offset voltage errors and charge transfer errors are adjusted to zero.


\section*{GUARDING AND GROUNDING LAYOUT}

The use of a ground plane is strongly recommended to minimize ground path resistances. Separate analog and digital grounds should be used, and it is advisable to keep these two ground systems isolated until they are tied back to the common system ground. Digital currents should not flow back to the system ground through the analog ground path.


SMP-81 ACQUISITION TIMES


ACQUISITION TIME
-1.0 V TO OV


ACQUISITION TIME
- 100mV TO OV


ACQUISITION TIME
+10 V TO OV


ACQUISITION TIME
+1.0 V TO OV


ACQUISITION TIME
+100 mV TO OV


HOLD


TYPICAL PERFORMANCE CURVES


LEAKAGE（DROOP）


GAIN ERROR


HOLD MODE POWER SUPPLY REJECTION


NPUT BIAS CURRENT vs TEMPERATURE


POWER DISSIPATION vs FREQUENCY INPUT \(=\mathbf{V}_{\mathbf{p}} \boldsymbol{\operatorname { s i n }} \omega \mathbf{t}\)



SAMPLE MODE SUPPLY CURRENT vs TEMPERATURE


TYPICAL PERFORMANCE CURVES


TYPICAL APPLICATION
EIGHT CHANNEL SHARED CODEC PCM ENCODER


\section*{ACQUISITION TIME TEST CIRCUIT}


DICE
For applicable DICE information see SMP-11 Data Sheet.


\section*{CUSTOM WAFER FAB}

\title{
Custom Wafer Fabrication
}

\section*{INTRODUCTION}

Since its beginning, PMI has placed emphasis on precision performance and high quality. At PMI, high-reliability business is no peripheral affair; rather it is a fundamental element in the company's growth plan. As a result of PMI's stress on quality and reliability, our integrated circuits have been used in controlling, monitoring and sensing system designs in many military and aerospace programs including Viking, Trident, Cruise Missile, Minuteman, Aerosat, Sparrow Missile, Harm Missile System, Spacelab, Satcom, Voyager, Roland, Exosat, Stinger Missile, DSCS-3, TDRSS, AMRAAN, ARIANE, ISPM, SBS, METRO-2, TIROS-N, IUS, GBU-15, GPS, Intelsat-5, the Delta launch vehicle, Pathfinder Radar, Columbia Space Shuttle and many more.
Contributing to the high-reliability capabilities of PMI devices is the use of proprietary processing techniques including triple passivation. These techniques have made it possible for PMI to develop the world's lowest noise family of IC op-amps (OP-27/37), featured on the cover of the December 20, 1980 issue of Electronic Design Magazine and have improved the radiation resistance characteristics exhibited by many PMI products.

\section*{CUSTOM PRODUCTS}

There is a marked trend toward increased end-user involvement in the design of integrated circuits. Frequently, an end-user will have the design accomplished by either inhouse engineering or by an outside custom design facility. Manufacturing can then be done by an outside facility. The advantages to this system are:
1. The user gets precisely the required part.
2. The mask set is owned by the user.
3. Inherent protection of proprietary designs.
4. The user is not tied to one vendor.
5. Control over design and manufacturing remains with the user.

Additional advantages of dealing with PMI are:
1. Absolute commitment to quality.
2. Technical assistance with mask design.
3. Wide range of available processes.
4. Non-disclosure agreements for particularly market sensitive products.
5. MIL-M-38510 qualified fab area.
6. Nitride passivation available.

\section*{SEPARATE STAFF AND FACILITY}

PMI's custom wafer fabrication group occupies a completely self-contained facility for servicing its customers. The staff of the facility provides customers with high-quality wafer processing, assurance of a long-term commitment to service-oriented dependable wafer processing, and access to high-performance processes not normally available for custom circuits.

\section*{PROCESS TECHNOLOGY}

\section*{Processes offered by PMI include:}
- Linear Bipolar. The entire range of linear processing, including FET-input op-amps, is available.
- Transistor Transistor Logic. Aluminum and PtSiTiW Schottky processes.
- I2L, ISL. PMI has gained exceptional expertise through processing thousands of highquality wafers.
- Emitter Coupled Logic. PtSiTiW washed emitter process.

\section*{- Complementary Metal-Oxide-}

Semiconductors. PMI's selective-oxideisolated, silicon-gate CMOS process can provide gate delays under 10 nsec .
All of the processes mentioned above can be enhanced with ion implanted resistors and bases, dual layer metalization, nitride passivation, and thin film resistors. PMI's processes are compatible with the design rules followed by leading independent custom IC design houses whose names can be furnished on request.
Continuous investigation and implementation of the latest wafer processing technologies has helped PMI maintain a position at the leading edge of integrated circuit development.

\footnotetext{
PROCESS CAPABILITY
PMI's masking operation uses negative resist, contact printing. Emulsion working plates are either printed from the customer's submasters or chrome working plates are obtained from mask vendors.

PMI uses low temperature techniques for its epitaxial layer deposition to minimize crystal defects. Other capabilities include Antimony buried layer, Boron diffusion (100 to 300 ohms/sq.), ion implanted resistors and bases \(\left(B_{11}\right)\), with resistor values from 1000 to 2000 ohms/sq., and ion implanted BiFET and super beta devices on PMI's Extrion DF4 200keV Ion Implanter.
}

Thin film capabilities include AI, AISi, and PtSiTiW metalization; silicon and nitride passivation; and CrSi resistors ( \(2 \mathrm{k} \Omega / \mathrm{sq}\).) with positive TC's of less than 200ppm and matching to 5ppm. An in-house scanning electron microscope (S.E.M.) routinely monitors metalization and other processes.

\section*{PROCESS CONTROL}

As has been previously mentioned, the PMI custom wafer fabrication facility is qualified to Military MIL-M-38510. This qualification requires that all areas be monitored for particulate levels, all diffusion and evaporation processes are CV plotted for contamination control, and all in-process parameters are recorded and retained by lot numbers. (Oxide thicknesses on actual devices are measured on NANOMETRIC's non-destructive thin-film monitor.)
Electrical evaluation on dropped-in die is recorded and retained using a LOMAC LM-80 System (engineering lots are manually probed). All incoming materials (wafers, chemicals, masks) are checked for compliance to PMI standards.

\begin{abstract}
DESIGN RULES
Design rules and electrical process parameter specifications may be made available for most linear and digital processes run at PMI.
\end{abstract}

\section*{FAB PROCEDURE}

PMI will evaluate a customer's mask set to ensure its compatibility with PMI's processing capabilities; a nominal fee is charged for this service. Following the acceptance of PMI's quote to manufacture the desired wafers, prototype runs are begun. Delivery is normally four to six weeks for single-layer metalization, and six to eight weeks for duallayer metalization devices.
Wafers, both prototype and production lots, are accepted by the customer based on
parametric data obtained from drop-in test dice on the wafers.
After the customer completes evaluation of the prototype-runs, processing adjustments are made, if required, and volume production is initiated. On an ongoing basis, the customer receives consultation on the proper selection of a process for the customer's specific application, electrical parameters to be expected from the process selected, parameters for computer simulation (CAD), and assistance to maximize wafer circuit yields.
The chart shown on this page reveals the approximate number of die that a wafer will provide as a function of the die size. The actual useful number of dice may be obtained by multiplying the unyielded quantity by the expected probed dice yield percentage.
\begin{tabular}{l}
\hline CAPACITY \\
\hline Three-inch or four-inch diameter wafers are \\
supplied depending on the desired volume. \\
Three-inch wafers are \(15 \pm 1\) mil thick; four- \\
inch wafers are \(20 \pm 1\) mil thick.
\end{tabular}

\footnotetext{
ASSEMBLED/TESTED PARTS
Custom products are available from PMI as wafers, die or assembled-and-tested parts. Assembled and tested devices can be supplied in a variety of packages including 12 to 40 pin DIPs (ceramic, Cerdip, or plastic), flatpacks, TO cans, and leadless chip carriers. The assembled parts undergo final electrical testing and screening. If die fabrication alone is desired, the processed wafers are electrically probed by PMI and bad die are marked on the wafer. Test parameters or test tapes are to be supplied by the customer.
}

DIE COUNT vs DIE SIZE
\begin{tabular}{rrrrrr}
\hline & & & \multicolumn{2}{c}{\(\begin{array}{c}\text { APPROXIMATE UNYIELDED* } \\
\text { DIE SIZE } \\
\text { (mils) }\end{array}\)} & \(\begin{array}{c}\text { DIE AREA } \\
\text { (sq. mils) }\end{array}\)
\end{tabular} \(\left.\begin{array}{rrrrr}\text { NUMBER OF WHOLE DIE } \\
\text { PER WAFER }\end{array}\right]\)

\footnotetext{
CUSTOM WAFER FAB

14
}

ORDERING INFORMATION: 2


\section*{APPLICATION INFORMATION}
(and
\begin{tabular}{|r|r|}
\hline I.C. CROSS REFERENCE & 4 \\
\hline
\end{tabular}
OPERATIONAL AMPLIFIERS ..... 5
BUFFERS (VOLTAGE FOLLOWERS) ..... 6
COMPARATORS ..... 7
( MATCHED TRANSISTORS : 8VOLTAGE REFERENCES9
DIA CONVERTERS ..... 10
MULTIPLEXERS/ANALOG SWITCHES11
SAMPLE AND HOLD AMPLIFIERS
TELECOMMUNICATIONS13
CUSTOM WAFER FAB ..... 14
APPLICATION NOTES ..... 15
PACKAGE INFORMATION16

\section*{INDEX}

TITLE

Strobing the DAC-08 Under Logic Control 15-3
OP-10 Instrumentation Amplifier CMRR vs Frequency Improvement15-4
Digital Nulling of OP-05, OP-07 and OP-07 ..... 15-5
REF-02 Temperature Controller ..... 15-6
The DAC-03 \(\mu\) P Controlled D/A ..... 15-7
Single Supply Operation of the DAC-08 and DAC-20 ..... 15-8
Negative Supply Loss Protection for PMI Multiplexers ..... 15-9
3-Digit BCD D/A Converter ..... 15-10
A Low Cost, High-Performance Tracking A/D Converter ..... 15-11
Simple Precision Millivolt Reference Uses No Zeners ..... 15-16A Low Cost, Easy-to-Build Successive ApproximationAnalog-to-Digital Converter15-17
Temperature Measurement Method Based On Matched Transistor Pair Requires No Reference ..... 15-24The OP-07 Ultra-Low Offset Voltage OP AMP - A Bipolar OP AMPthat Challenges Choppers, Eliminates Nulling15-29
Interfacing Precision Monolithics Digital-to-Analog Converters with CMOS Logic ..... 15-39
Minimization of Noise in Operational Amplifier Applications ..... 15-43
Low Cost, High Speed Analog-to-Digital Conversion with the DAC-08 ..... 15-52
DAC-08 Applications Collection ..... 15-59
Thermometer Applications of the REF-02 ..... 15-70
Differential and Multiplying Digital-to-Analog Converter Applications ..... 15-73
Exponential Digitally Controlled Oscillator Using DAC-76 ..... 15-81
3 IC 8-Bit Binary Digital-to-Process Current Converter with 4-20mA Output ..... 15-85Software Controlled Analog-to-Digital Conversion Using DAC-08and the 808A Microprocessor15-87
Digital-to-Analog Converter Generates Hyperbolic Functions ..... 15-91
The OP-17, OP-16, OP-15 as Output Amplifiers for High-Speed D/A Converters ..... 15-93
The 725 OP AMP as a Low Level Comparator ..... 15-95
Low Cost Four Channel DAC Gives BCD or Binary Coding ..... 15-99
Polarity Programmable Peak Detector ..... 15-103
Audio Applications for the DAC-76 Companding D/A Converter ..... 15-105
Getting Started in Active Filters ..... 15-112
Data Conversion Interfacing with the 8080 Microprocessor ..... 15-119
Successive Approximation Register Design for Multi-Channel CODECs ..... 15-130
Single Supply Operation of PMI Multiplexers ..... 15-134
A Guide to Hybrid Integrated Circuit Design ..... 15-136
BCD DAC's Simplify Intelligent Instrument Design ..... 15-140
Understanding Crosstalk in Analog Multiplexers ..... 15-149
DAC-08 Control of 555 Timers ..... 15-157
Eight-Channel CODEC Demonstrator ..... 15-161
Four-Channel Shared Codec ..... 15-168
Companding Digital-to-Analog Converter ..... 15-174
A Buffer Applications Collection ..... 15-186
Improved Shared-Channel CODEC Design with PMI's New Companding DACs ..... 15-190
A 1kHz, 0 dBmO Standard Signal Generator ..... 15-198
The DAC-76 in Control Applications ..... 15-200
Composite Buffer Provides Speed, Accuracy ..... 15-204
Time Sharing Permits Design of Controller with Single DAC ..... 15-206
BCD DAC Makes Programming of Function Generator Simple ..... 15-210
Designing Digital Repeaters with IC's ..... 15-214
Designing a Multiple-Channel Coder/Decoder with Bipolar Devices ..... 15-221
A Variable-Frequency, Clock Recovery Circuit Using the RPT-81 or RPT-82 ..... 15-230
Sample/Hold Circuit Monitors Two Input Signals and Tracks the Smaller or Larger Signal ..... 15-232

\section*{FEATURES}
- Digital inputs are treated as all zeros by increasing the logic threshold to +6.4 V .
- Single Line Logic Control
- Handy in Multiplying Applications
- When more than one DAC is connected to point " \(A\) " - party line connection - strobing is simple.
- Higher speed and greater simplicity when compared to the alternative method of disabling which is accomplished by reducing \(V_{\text {REF }}\) to zero.

\section*{GENERAL DESCRIPTION}

Since the PMI DAC-08 has a variable logic input threshold, strobing the output is easily accomplished using the circuit below. Normally, for TTL thresholds, Pin \(1\left(\mathrm{~V}_{\mathrm{LC}}\right)\) is grounded; but if it is connected instead to a hex inverter with a pullup resistor to +5 V , all Digital inputs effectively become zeros. All current flows in \(\mathrm{I}_{\mathrm{O}}\); no current flows in \(\mathrm{I}_{\mathrm{O}}\) no matter what the digital input code may be. When the hex inverter's output is low, normal TTL input logic threshold and operation is restored.

\section*{NOTE:}

Recovery when logic inputs are enabled may be slower when DAC is on \(\pm 5 \mathrm{~V}\) supply due to bias line saturation. This should be checked in the actual application.


\title{
APPLICATION BRIEF NO. 2 OP-10 INSTRUMENTATION AMPLIFIER CMRR vs FREQUENCY IMPROVEMENT \\ By Donn Soderquist and George Erdi
}

\section*{FEATURES}
- Addition of one selected capacitor improves CMRR at 400 Hz to \(>95 \mathrm{~dB}\).
- OP-10 Side " \(A\) " and Side " \(B\) " bandwidths are matched.
- Circuit uses existing nulling pins as frequency compensation connections.
- Added capacitor is in the range of 5 pF to 100 pF .

\section*{CAPACITOR SELECTION PROCEDURE}
1. Connect \(\mathrm{E}_{\mathrm{IN} 1}\) to \(\mathrm{E}_{\mathrm{IN} 2}\) and to a \(400 \mathrm{~Hz} \pm 10 \mathrm{~V}\) signal source.
2. While observing \(\mathrm{E}_{\mathrm{O}}\) with an oscilloscope, try different values of \(C 1\) or \(C 2\) until \(E_{O}\) is at a minimum.
3. Permanently install the selected capacitor.

\section*{GENERAL DESCRIPTION}

Common mode rejection ratio (CMRR) versus frequency of the familiar three op-amp instrumentation amplifier can be optimized by matching the frequency responses of the input differentially-connected pair of op amps. The circuit shown uses one selected capacitor (to reduce the frequency response of the faster op amp) which is connected between an output and one of the pins usually used for nulling \(\Delta \mathrm{V}_{\mathrm{OS}}\).
Eight devices were tested in this connection. Improvement to greater than 95 dB @ 400 Hz was achieved on all devices, an improvement of 1 to 20 dB over performance without the selected capacitor.

TRIPLE OP-AMP INSTRUMENTATION AMPLIFIER CIRCUIT


\footnotetext{
*SELECTED 5pF TO 100pF.
}

\section*{FEATURES}
- Digitally-controlled offset nulling is achieved by imbalancing the first stage collector currents of a precision op amp.
- Greater than 1.5 mV of offset voltage may be nulled to zero with \(5 \mu \mathrm{~V}\) resolution at \(25^{\circ} \mathrm{C}\).
- This application is especially useful in microprocessorcontrolled systems where stringent error budgets exist.
- Circuit uses the nulling terminals with a DAC-08 substituted for the conventional nulling potentiometer.

\section*{GENERAL DESCRIPTION}

The input offset voltage of a precision op amp (OP-05 or OP-07) may be nulled to \(\langle 5 \mu \mathrm{~V}\) using the complementary
current outputs of a DAC-08 to change the ratio of collector currents in the first stage. With \(\mathrm{V}_{\text {OS }}\) being defined as the voltage which must be applied between the input terminals to force \(V_{\text {OUT }}\) to zero and assuming all errors to be in the first stage, \(\mathrm{V}_{\mathrm{OS}}\) may be expressed as:
1) \(\mathrm{V}_{\mathrm{OS}}=\frac{k T}{\mathrm{q}} \log _{\mathrm{e}} \frac{\mathrm{I}_{\mathrm{C} 1}}{I_{\mathrm{C} 2}} \cdot \frac{I_{\mathrm{S} 2}}{I_{\mathrm{S} 1}}\) where
\(\mathrm{k}=\) Boltzmann's constant \(=1.38 \times 10^{-23}\) joules \(/{ }^{\circ} \mathrm{K}\)
\(\mathrm{T}=\) Absolute temperature, \({ }^{\circ} \mathrm{K}\)
\(q=\) Charge of an electron \(=1.6 \times 10^{-19}\) coulomb
\(I_{S}=\) Theoretical reverse-saturation current
\(I_{C}=\) Collector Current
Changing the ratio \(\mathrm{I}_{\mathrm{C} 1} / \mathrm{I}_{\mathrm{C} 2}\) over a \(\pm 3 \%\) range results in an input offset voltage nulling range of greater than 1.5 mV at \(25^{\circ} \mathrm{C}\).

\section*{CIRCUIT}

\title{
APPLICATION BRIEF NO. 4 REF-02 TEMPERATURE CONTROLLER By Bob Blair
}

\section*{FEATURES}
- Variable Temperature Control
- Adjustable Hysteresis
- 12V To 32V Power Supply
- 2 IC Design
- Low Cost

\section*{SETPOINT DETERMINATION}

With \(R 2=1.5 \mathrm{k} \Omega\), the value of R 1 may be found for any desired temperature using the following procedure:
\[
\begin{aligned}
& \mathrm{E}_{1} \cong\left(\text { Desired Temp }-25^{\circ} \mathrm{C}\right)\left(2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)+630 \mathrm{mV} \\
& \mathrm{R} 1 \cong \mathrm{R} 2\left(\frac{5-\mathrm{E}_{1}}{\mathrm{E}_{1}}\right)
\end{aligned}
\]

\section*{DESCRIPTION}

In the circuit below, temperature control is achieved using the REF-02 +5 V Reference/Thermometer and a CMP-02 Precision Low Input Current Comparator. The CMP-02 turns on a heating element driver (Q1) whenever the present temperature drops below a setpoint temperature determined by the ratio of R1 to R2. The circuit also provides adjustable hysteresis and single supply operation.

\section*{HYSTERESIS DETERMINATION}

R6 and R7 set hysteresis. With R7 \(=27 \mathrm{k} \Omega\), R6 may be calculated:
\[
\mathrm{R} 6 \cong \frac{[(\mathrm{~V}+)-4 \mathrm{~V}]}{\left(2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\right)\left(\mathrm{Hysteresis} \text { width in }{ }^{\circ} \mathrm{C}\right)}
\]

CIRCUIT


\section*{FEATURES}
- Software Control of Digital to Analog Converters
- Expandable Analog Outputs
- Self-Contained DACs Include Reference and Output Amps
- Low Cost

\section*{GENERAL DESCRIPTION}

This brief describes a \(\mu \mathrm{P}\) controlled digital-to-analog conversion. By simply placing a digital word on the data bus and selecting 1 of 3 output ports on the PPI, a Ramp signal is generated at the output of DAC \#1. The software can be modified to expand the number of analog outputs. Complex waveforms also can be created through software control. The following expression is used to determine a single Ramp Cycle Time when the clock is 2 MHz .

1 Ramp Cycle \(=20 \mu \mathrm{sec}+(16 \mu \mathrm{sec} \times 256\) steps \()=4.116 \mathrm{msec}\)
The software shown here was designed to demonstrate the ease of programming a DAC and exercising its capabilities.
For Two's Complement Coding replace the DAC-03 with the DAC-06, and a DAC-210 is ideal when Sign - Magnitude Coding is required.

\section*{APPLICATIONS}

4 Programmable voltage reference.
4 Waveform generation:
A. Sawtooth
B. Triangular
C. Pulse
D. Complex

HARDWARE AND SOFTWARE


NOTE: DAC'S ARE WIRED FOR 8 BIT OPERATION.

APPLICATION BRIEF NO. 6
SINGLE SUPPLY OPERATION OF THE DAC-08 AND DAC-20

By Dennis Van Dalsen

\section*{FEATURES}
- Simple Interface
- Compatible with CMOS and Open Collector TTL
- No Degradation in Performance

\section*{GENERAL DESCRIPTION}

The DAC-08 may be operated from a single supply when properly biased. This circuit will allow the use of a single power supply, or battery, and still realize the premium performance of these high speed DACs.

The resistive voltage divider inputs to \(\mathrm{V}_{\mathrm{LC}}\) and logic inputs provide the necessary voltage levels for operation from CMOS and Open Collector TTL logic.

CIRCUIT


\section*{DESCRIPTION}

Like most ICs, PMI BIFET multiplexers do strange things when the substrate is left floating. Removal of the -15 V supply lead causes the substrate ( \(\mathrm{V}_{-}\)) to float up past the potential on the GND terminal, and the substrate diode will turn on. If the ENABLE line is held low (the multiplexer is inoperative), nothing bad will happen. However, if the ENABLE line is high, the above condition (V-pin positive with respect to GND pin) could be catastrophic.

The solution to this potential problem is the same for all PMI multiplexers as shown in the figure: a small signal diode connected between V- and GND. The table shows data taken with and without the diode.

\section*{MUX-08 NEGATIVE SUPPLY LOSS MEASUREMENTS}
\begin{tabular}{cccccc}
\multicolumn{2}{c}{ WITHOUT DIODE } & \multicolumn{3}{c}{ WITH DIODE } \\
\(\mathbf{E}_{\mathbf{N}}\) & \(\mathbf{V}-\) & \(\mathbf{I +}\) & \(\mathbf{E}_{\mathbf{N}}\) & \(\mathbf{V}-\) & \(\mathbf{I}+\) \\
\hline 4.8 V & -15 V & 9.8 mA & 4.8 V & -15 V & 9.8 mA \\
\hline 0 V & -15 V & 10.6 mA & 0 V & -15 V & 10.6 mA \\
\hline OV & OPEN & 11.3 mA & 0 V & OPEN & 10.8 mA \\
\hline 4.8 V & OPEN & \(70 \mathrm{~mA}^{*}\) & 4.8 V & OPEN & 9.7 mA \\
\hline \multicolumn{4}{c}{\((\mathrm{~V}+=+15 \mathrm{~V})\)} & \multicolumn{3}{c}{\((\mathrm{V}+5+15 \mathrm{~V})\)} \\
\hline
\end{tabular}
*See Test Conditions


Note: All diodes are 1N914 or equivalent
SOLVING MULTIPLEXER SUBSTRATE FLOTATION

Note: If the negative power supply simply shorts out to ground, then with or without the diode, the multiplexer will continue to function with no catastrophic failure mechanisms.

\section*{TEST CONDITIONS}

A power supply current limited to 70 mA was used to make the measurements allowing non-destructive testing. Note that the excessive current problem is solved when the diode is attached as shown in the figure.

\section*{FEATURES}
- Monotonic
- Linear to 2 LSBs
- Compatible with CMOS and TTL
- Excellent Voltage Compliance
- Low Cost

\section*{GENERAL DESCRIPTION}

CALIBRATION PROCEDURES
With bits 1 through 4 turned off (DAC-08H), and bits 1 through 8 turned on (DAC-20E), code 099, adjust potentiometer 2 until the voltage out equals 0.990 V .

With bits 1 through 8 turned off (DAC-20E), and with bits 1 through 4 turned on, code 900, adjust potentiometer 1 until the voltage out equals 9.000 V .

\section*{REFERENCE CURRENTS IN BOTH DACs}
\(I_{\mathrm{REF}_{1}}=\frac{\mathrm{V}_{\mathrm{REF}}}{\mathrm{R}_{\mathrm{REF}_{1}}}=\frac{5 \mathrm{~V}}{35 \mathrm{k}}=0.1428 \mathrm{~mA}\)
\(I_{\mathrm{REF}_{1}}=0.1428 \mathrm{~mA}\)
\(I_{\mathrm{REF}_{2}}=16\) to 1 current ratio to \(I_{\mathrm{REF}_{1}}\)
\(I_{\text {REF }_{2}}=16(0.1428 \mathrm{~mA})\)
\(I_{\mathrm{REF}_{2}}=2.28 \mathrm{~mA}\)

\section*{FULL SCALE CURRENT}
\(I_{\mathrm{FS}_{1}}=\frac{99}{100} \cdot I_{\mathrm{REF}_{1}}=\frac{99}{100} 0.1428 \mathrm{~mA}\)
\(\mathrm{I}_{\mathrm{FS}_{1}}=0.1413 \mathrm{~mA}\)
\(I_{\mathrm{FS}_{2}}=\frac{144}{256} \cdot I_{\mathrm{REF}_{1}}=\frac{144}{256}(2.284 \mathrm{~mA})\)
\(I_{\mathrm{FS}_{2}}=1.284 \mathrm{~mA}\)
\(I_{F S_{T}}=I_{F_{1}}+I_{F S_{2}}\)
\(\mathrm{I}_{\mathrm{FS}_{\mathrm{T}}}=1.425 \mathrm{~mA}\)

\section*{FULL SCALE VOLTAGE}
\(V_{\mathrm{FS}}=9.990 \mathrm{~V}\)
\(\mathrm{V}_{01}=0.990 \mathrm{~V}\)
\(\mathrm{V}_{02}=9.000 \mathrm{~V}\)


\section*{INTRODUCTION}

The availability of low-cost IC D/A converters, comparators and up/down counters makes possible construction of tracking A/D converters having high performance and reliability despite their small size and low cost. These A/D converters are suitable for a wide range of applications such as transducer and audio digitizing, infinite sample and holds, and servo-control loops. This paper describes an 8-bit tracking A/D converter that can be built using Precision Monolithics, Inc., DAC-100 CCQ3 D/A converter, CMP-01CJ Fast Precision Comparator and 4-bit MSI up/down counters.

\section*{TYPES OF A/D CONVERTERS}

There are several popular styles of \(A / D\) converters (ADC) based on using a \(D / A\) converter in a feedback configuration. The three most common are: ramp or count-up, tracking or servo, and successive approximation.

Ramp types produce one conversion per each 2 N clock counts for an "N" bit converter and are suitable only for very slowly changing analog data; additionally, the data can be taken out only at the end of the conversion period. Successive approximation types are quite fast, requiring only " \(N+1\) " clock counts for conversion. They are capable of encoding fast-moving analog signals if an external sample-and-hold circuit is used to stop the analog data; again, the digital output is true only at the end of the conversion period.
For many applications, tracking ADCs can provide adequate speed while costing approximately the same as simple ramp types. Additional advantages are that no sample-and-hold
circuit is required and that the digital data is continuously available at the output.

\section*{BASIC OPERATION}

The tracking \(A / D\) is a relatively simple system, both in concept and in practice. The basic design requires three major elements: an up/down counter, a current output D/A converter, and a voltage comparator (see Figure 1). The voltage at the comparator's input will be the result of the analog input voltage minus the DAC output sink current times \(R_{I N}\left(V_{O}=\right.\) \(\left.V_{I N}-I_{1} \cdot R_{\text {IN }}\right)\). Assuming a perfect comparator, if the output voltage \(\left(\mathrm{V}_{\mathrm{O}}\right)\) is above ground, the comparator's output will be low, causing the up/down counter to increase the DAC's output sink current by one LSB. (The counter actually counts down one count; this results from the DAC's utilization of complementary logic, i.e., an all-zero input produces maximum DAC output current.) The comparator continues to examine the voltage for polarity, and always drives the counter's code in the direction which causes the output voltage to approach zero. Once a balance is achieved, the loop is "locked," and tracks the analog input signal so long as the loop slew rate is not exceeded. When the loop is balanced, the converter's output is the binary-coded equivalent of the analog input.

When encoding a DC input signal, the digital output will "dither" or alternate between the two adjacent states which span the theoretically correct output value. This is of little consequence as all \(A / D\) converters have a similar error, known as the "quantizing" error.


Figure 1. Basic Tracking A/D Block Diagram

In the actual circuit design, a "type-D" flip-flop is inserted between the comparator and the counter's up/down input. This is to insure adequate set-up time between the comparator's output change and the counter's next stage change.

Loop timing can be seen in Figure 2. After the positive clock transition, the counter changes to its next state and drives the DAC to its new output. After the DAC has settled and the comparator has come to its final state, the next positive clock transition loads the comparator's new state into the flip-flop and the cycle repeats.


Figure 2. System Timing Diagram

\section*{FINAL CIRCUIT DESIGN}

The completed 8-bit tracking A/D design is shown in Figure 3. The digital output is available in complemented form, as
the DAC-100 utilizes complementary logic. Diode clamps insure the DAC output remains near zero despite input and turn-on transients. For this 8-bit design, the two least significant digital inputs of the 10-bit DAC are not required and are connected to +5 V , thus turning them off. Diodes are also used to insure that a positive voltage is applied to the \(V+\) pin (Pin 14) as soon as the +5 V supply comes up. The clock, although extremely simple, is quite stable over a wide range of temperatures and supply voltages. Several layouts were tried, with no perceptible differences in performance. (See Figure 4.)

\section*{TRIMMING}

The circuit requires only one trimming operation. The fullscale output current of the DAC is adjusted to produce proper encoding at full scale input. Although several schemes are possible, the simplest is to place +10.0 V at the input, and trim the \(200 \Omega\) Full Scale Adjust pot to produce a low output at the seven most significant bits with the LSB alternating states (dithering) at the clock frequency.

\section*{VOLTAGE OUTPUT APPLICATIONS}

The basic tracking A/D uses a "current-comparison" technique; the analog voltage is not reconstructed at the comparator's input, thus eliminating the need for an op amp to convert the DAC-100's current output to a voltage. For applications such as infinite (no-droop) analog sample-and-hold circuits, the OP-01CJ, a low-cost, fast slewing, fast settling op amp with internal compensation can be added as in Figure 5. This configuration also provides very high input impedances, without requiring an extra buffer amplifier. The reconstructed analog voltage is available at the output of the op amp; gating the counter "off" stores the data in analog form.


Figure 3. Complete Schematic - 8-Bit Tracking A/D Converter


Figure 4．Actual Size Printed Circuit Layout－Circuit of Figure 3

\section*{BIPOLAR OPERATION}

Bipolar operation（ \(\pm 5 \mathrm{~V}\) ）can be obtained by injecting a cur－ rent equal to \(1 / 2\) the full scale current into the DAC－100 sum line．This can be accomplished by applying +6.4 V to the internal bipolar resistor of the DAC－100（Pin 1）－a 500 2 symmetry－trimpot to produce a high output at all bits，with the normal＂dither＂in the LSB only．Next，ground the input and adjust the Full Scale trimpot to produce an output which alternates between 10000000 and 01111111 ．

\section*{0 TO＋5V OPERATION}

Operation with 5 volt full scale inputs（ 0 V to +5 V or \(\pm 2.5 \mathrm{~V}\) ） can be obtained by specifying the DAC－100CCQ4．

\section*{0．05\％APPLICATIONS}

Applications requiring 10 bits of resolution with \(0.05 \%\) linear－ ity can be implemented by adding a third up／down counter and utilizing all 10 inputs of a DAC－100ACQ3（or Q4）．See Figure 5.

\section*{TRACKING A／D CONVERTER WAVEFORMS}

These scope photos were taken to indicate the waveforms observed at the comparator input during normal and abnor－ mal operation of the converter．The output analog voltage trace was generated by applying the encoded digital output to a second D／A converter．

NORMAL OPERATION


\section*{INPUT OVER-RANGE}


\section*{SLEW RATE LIMITING}


\section*{PERFORMANCE}

Performance of the completed converter is quite impressive despite the low cost and small size. Using clock rates of \(3.0 \mathrm{MHz}, 10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) signals can be accurately tracked to frequencies of about 4.0 kHz ; higher frequencies can be accommodated by reducing the peak-to-peak amplitude.
Fully monotonic operation is obtained from \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\); this is achieved because the DAC-100CQ3 is guaranteed to have \(\pm 1 / 2\) LSB linearity to 8 bits ( \(0.2 \%\) ) over this temperature range, and the DAC-100ACQ3 has \(\pm 1 / 2\) LSB linearity to 10 bits ( \(0.05 \%\) ).

All D.C. static errors can be attributed to the analog components only; the comparator makes no contribution to linearity errors, but its \(V_{O S}\) and \(V_{O S}\) drift with temperature are a


Figure 5. 10 -Bit Voltage Output A/D Converter Block Diagram
consideration in the zero scale and full scale performance, and especially so in bipolar applications. The worst case DAC-100 zero error over \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) is 0.6 mV ; adding to this the 3.5 mV maximum \(\mathrm{V}_{\mathrm{OS}}\) of the CMP-01C results in a worst case zero scale error of 4.1 mV , which is acceptably small compared to the value of \(1 / 2\) LSB \((19.5 \mathrm{mV})\) for the 8-bit A/D.
Because the \(\mathrm{V}_{\text {O }}\) drift of the CMP-01C is typically only \(1.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) even without offset triming, the full scale drift will be almost entirely a function of the DAC-100CC tempco -60ppm \(/{ }^{\circ} \mathrm{C}\) maximum.

For 10-bit applications, the comparator \(V_{\text {Os }}\) becomes significant; the CMP-01C can be nulled, or the 0.8 V maximum \(\mathrm{V}_{\mathrm{OS}}\) CMP-01E can be utilized without nulling. Nulling of the comparator is not required in bipolar applications; this is accomplished by the bipolar symmetry trimming.

Other performance characteristics of the completed converter are listed in Table 1.

TABLE 1. PERFORMANCE DATA
\begin{tabular}{|c|c|c|}
\hline & 8-BIT & 10-BIT \\
\hline Nonlinearity
\[
\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
\] & 0.2\% Maximum & 0.05\% Maximum \\
\hline Full Scale Tempco
\[
\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
\] & 60ppm Maximum & 60ppm Maximum \\
\hline Zero Scale Error
\[
\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
\] & 0.10 LSB Maximum & 0.20 LSB Maximum* \\
\hline Zero Scale Error Comparator Trimmed \(\left(0^{\circ} \mathrm{C}\right.\) to \(\left.+70^{\circ} \mathrm{C}\right)\) & 0.02 LSB & 0.08 LSB \\
\hline Full Scale Voltages & \[
\begin{aligned}
& 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V} \\
& \mathrm{oV} \text { to }+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& 0 \mathrm{~V} \text { to }+10 \mathrm{~V}, \pm 5 \mathrm{~V} \\
& \mathrm{OV} \text { to }+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}
\end{aligned}
\] \\
\hline Power Supply Rejection
\[
\left(0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)
\] & 0.02\% per \% Maximum & 0.02\% per \% Maximum \\
\hline Power Consumption
\[
\left(V_{S}= \pm 15 \mathrm{~V},+5 \mathrm{~V}\right)
\] & 1.4W Maximum & 1.77W Maximum \\
\hline
\end{tabular}

\section*{MILITARY TEMPERATURE RANGE OPERATION}

Operation over wider temperature ranges can be obtained by simply specifying appropriate temperature range components. The simplicity of the all IC design coupled with the compatibility with MIL-M-38510 processing assures high reliability in military applications.

\section*{CONCLUSION}

Extremely compact, low power consumption, all IC tracking A/D converters are made possible by combining Precision Monolithics, Inc. DAC-100 series \(10-\) bit D/A converter, CMP01 series comparator, and commerically available MSI up/ down counters. Layout, construction and adjustment are noncritical. The simplicity and low cost of the tracking A/D converter invites usage in many new applications, including single channel digitizing at remote transducer locations.

\section*{APPENDIX - USEFUL DATA AND FORMULAE}
\begin{tabular}{rcc} 
& 10V Full Scale & 5V Full Scale \\
\hline LSB - 8 Bits & 39.1 mV & 19.5 mV \\
10 Bits & 9.85 mV & 4.92 mV \\
\hline
\end{tabular}

Loop Slew Rate \(=\) Clock Frequency \(X V_{\text {LSB }}=f_{c} X V_{\text {LSB }}\) Maximum Clock Frequency \(=1 /\left(T_{A}+T_{B}+T_{C}+T_{D}+T_{E}\right)\)
WHERE: \(\quad T_{A}=\) Flip-Flop Propagation Delay
\(T_{B}=\) Minimum Counter Set-Up Time
\(T_{C}=\) Counter Propagation Delay
\(T_{D}=D / A\) converter Settline Time (to \(n\)-bits)
\(\mathrm{T}_{\mathrm{E}}=\) Comparator Response Time
Minimum Clock Frequency \(=\frac{\pi \cdot \mathrm{V}_{\mathrm{IN}_{\mathrm{p}-\mathrm{p}}} \cdot \mathrm{f}_{\mathrm{IN}} \max }{\mathrm{V}_{\mathrm{LSB}}}\)

APPLICATION NOTE 10 SIMPLE PRECIIION MILLIVOLT REFERENCE USES NO ZENERS
by Donn Soderquist

\section*{GENERAL DESCRIPTION}

A low output impedance millivolt source is frequently required in test systems, for generating small currents with moderate resistance values, and for general laboratory use. An excellent millivolt source can be built using only two parts; an instrumentation op amp and a potentiometer. The op amp is connected as a unity-gain buffer (Figure 1) and the output is adjusted to the required voltage using the offset nulling terminals. The amplifier must have suitable characteristics such as low long term drift, freedom from chopper and "popcorn" noise, good power supply rejection and low offset voltage drift with temperature. To achieve low output impedance the op amp must have high gain around zero output voltages, and should have negligible thermal-induced drift for stable performance under varying load conditions. Use of a high performance bipolar input op amp such as the Precision Monolithics OP-05CJ provides low drift without chopper noise. With a typical initial offset voltage of 0.3 mV , outputs from about -3.5 mV to +3.5 mV can be achieved. Adjusting the offset of the OP-05CJ to a value other than zero will create a drift equal to \(3.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) per millivolt of output setting. The circuit's low frequency noise will be less than \(0.65 \mu \mathrm{~V}\) peak-to-peak with an output impedance of less than one milliohm. Long term drift will be much less than \(3.5 \mu \mathrm{~V}\) per month and power supply rejection is about \(10 \mu \mathrm{~V} / \mathrm{Volt}\).


Figure 1. Zenerless Precision Millivolt Source

Successive Approximation Analog－to－Digital Converters have often been considered to be complex，expensive and troublesome circuits to produce．This application note des－ cribes a high－speed 8－bit successive approximation A／D eas－ ily constructed using only three readily available ICs．Preci－ sion Monolithics＇DAC－100 Digital－to－Analog Converter， CMP－01 Fast Precision Voltage Comparator，a Successive Approximation Register plus a handful of discrete compo－ nents complete the design．Despite the simplicity，the A／D is capable of 8 －bit conversions in \(6 \mu \mathrm{sec}\) ，and can easily be expanded to 10－bit resolution operation．

\section*{FEEDBACK A／D CONVERTERS}

Most popular A／D converters built today use a digital－to－ analog converter as part of a feedback or servo loop．Three of the most common types are the Ramp，Tracking，and Successive－Approximation；these differ primarily in the type of programming logic circuitry used to drive the D／A conver－ ter．All three types perform a comparison between the analog input and the output of a D／A converter；the logic changes the D／A output so that it approaches the analog input－when they are equal，the input to the DAC is the correct digitally encoded number（Figure 1）．


Figure 1．Basic Feedback A／D Converter

The Ramp or Count－up type ADC uses up－counters for the programming logic．A start command clears the counters which then count up until the comparator output changes． The user must allow \(2^{n}\) clock periods to insure a complete conversion；therefore only very slowly varying data may be converted．

Tracking A／D converters use up／down counters for the pro－ gramming logic；the comparator output forces the counters to＂track＂the changes in the analog input．Once initial＂lock＂ is acquired the correct digital output is continuously avail－ able，and the converter may be capable of encoding fairly fast－moving input signals without requiring a sample and hold circuit．（Complete details on the construction of this type of converter are available in Precision Monolithics Application Note 6，＂A Low－Cost，High－Performance Track－ ing A／D Converter．＂）
Tracking ADCs are at their best when used to encode a single signal with a well－behaved maximum slew rate；multi－ plexed or video signals have large discontinuities which cause large errors while the tracking loop moves to acquire a new＂lock＂on the signal．
Successive Approximation A／D Converters are attractive for their rapid conversion rates and have found wide acceptance in video and multiplexed data systems．Recently－announced ICs provide the three basic converter building blocks in inte－ grated form，reducing the cost and complexity of this approach to a figure at or below that of the ramp and tracking types．The great advantage of the SA ADC is that complete ＂ N ＂－bit conversions can be accomplished typically in \(\mathrm{N}+1\) clock periods－for a 10－bit converter this would be a speed improvement of about 100 times over the ramp type．

\section*{BASIC SUCCESSIVE APPROXIMATION A／D CONVERSION}

An SA ADC operates by comparing the analog input to a series of＂trial＂conversions；the first trial compares the input to the value of the most significant bit（MSB）or half of full scale．Figure 2 shows the progression of trials for a 3－bit converter．If the input is greater than the MSB value，the MSB is retained and the converter moves on to＂trying＂the next most significant bit，or three－quarters full scale．If the input had been less than the MSB，the logic would have turned the MSB off before going on to the next most significant bit，or one－quarter full scale．This＂branching＂continues until each successively smaller bit has been tried，with the entire pro－ cess taking＂ \(\mathrm{N}+1\)＂trials．
To implement the logic for the successive approximation algorithm，a configuration similar to Figure 3 may be em－ ployed wherein a start command places a＂one＂in the first bit of a shift register．This sets the first latch to＂one，＂and turns on the DAC＇s MSB．If the comparator output remains slow， the＂one＂will remain in the latch；if not，the latch will be reset to zero before the next bit trial begins．The next clock cycle causes the shift register to place a＂one＂in the second bit and


Figure 2. Flow Diagram for 3-Bit Successive Approximation A/D Conversion


Figure 3. Successive Approximation A/D Converter
a similar process continues until all bits have been tried. After the last bit's trial, the end-of-encode output changes state indicating the parallel data is ready to be used. A useful feature of successive approximation conversion is that the correctly converted data is also available in serial form; this is handy for transmission of data on a single bus.

The complete sequence of events is demonstrated in the timing diagram of Figure 4. Note that "negative true" logic is shown; the DAC-100 employs a complementary binary code and the AM2502 produces a "low" output during each bit's trial, thus producing the standard successive approximation routine starting with the MSB trial and working towards the LSB trial. All events are initiated during positive-going clock transitions; the conversion process starts when the S input is held low, which also causes the CC (Conversion Completed) output to go high. After all bits have been tried, the last positive clock transition returns the CC to a low state, indicating the conversion has completed.

\section*{"CURRENT" COMPARISON}

The previous discussion has indicated that the function of the comparator was to perform a comparison between the


Figure 4. Timing Diagram
analog input voltage and the output voltage of the D/A converter. Higher speed conversions may be achieved by using the output of a fast current output DAC directly. This may be implemented as shown in Figure 5, where the comparator examines the polarity of ( \(\left.\mathrm{V}_{\mathbb{I N}}-\mathrm{l}_{\mathbb{I N}} \mathrm{R}_{\mathbb{I N}}\right)\). The "current comparison" method eliminates the need for a current-to-voltage converting op amp which is by far the slowest element in most \(D / A\) converters.


Figure 5. "Current Comparison" A/D Input

\section*{COMPLETE CIRCUIT}

The schematic for the complete 8-bit A/D converter is shown in Figure 6. It is seen that the complete circuit adds very few components to the basic three ICs of the block diagram. A \(200 \Omega\) potentiometer is used to adjust the full scale output and R1 is used to inject a \(+1 / 2\) LSB value current into the sum node. This insures that adjacent code point transitions occur at \(1 / 2\) LSB points for minimum overall error. The clamp diodes minimize settling time and prevent large inputs from damaging the DAC output. For an 8 -bit, 10 volt system the CMP-01CJ's maximum offset voltage is less than \(1 / 10\) LSB and should not require nulling.


Figure 6. Complete 8-Bit A/D Schematic

\section*{GROUNDING}

For optimum noise rejection, digital (power) ground currents should not flow in signal input ground return lines. Analog and power grounds should be connected as close as possible to the A/D converter input connector. Figure 7 illustrates a typical system installation showing the ground connections.


Figure 7. Grounding and Supply Hookup

\section*{LAYOUT}

A suggested layout for an 8-bit converter is shown in Figure 8. This layout demonstrates some of the basic rules of good A/D converter practice: analog wiring is kept as short as
possible and is separated from digital lines; the DAC output trace is especially short and directly connected to the comparator input and clamping diodes. Generous power supply bypassing has been employed using both disc and electrolytic capacitors. Other layouts can be easily designed because of the extreme simplicity of this circuit.

\section*{SERIAL OUTPUT}

The digital output is available in serial NRZ (non-return-tozero) format at the data output (DO) shortly after each positive-going clock transition. Serial output is especially convenient in applications where system wiring must be minimized, such as in one A/D per channel systems. Performing the \(A / D\) conversion process in close proximity to the signal source has the advantage of reducing errors associated with transmission of low level analog signals; instead, digitally encoded signals are transmitted with their inherent low error rates and ease of multiplexing.

\section*{BIPOLAR OPERATION}

Bipolar operation can be obtained by injecting a current equal to \(1 / 2\) full scale into the sum node. This can be accomplished by applying +6.4 volts through a 500 ohm potentiometer to the internal bipolar resistor of the DAC-100. Both Bit 1 and Bit 1 are available so 2's complement or offset binary coding may be obtained as desired.

\section*{0 TO +5V, \(\pm 2.5 \mathrm{~V}\) OPERATION}

Operation with 5 V full scale inputs ( 0 to \(+5 \mathrm{~V}, \pm 2.5 \mathrm{~V}\) ) may be obtained by specifying DAC-100 models with a Q4 suffix.


COMPONENT SIDE


trace side

18 N.C.
17 +15 VOLTS \(u+15\) VOLTS
\(16-15\) VOLTS T -15 VOLTS
\(15+5\) VOLTS \(\mathrm{S}+5\) VOLTS
14 POWER GROUND \(=\quad R \quad\) POWER GROUND \(\overline{=}\)
13 POWER GROUND \(\stackrel{1}{=} \quad P\) POWER GROUND
12 analog ground \(/ 7 \mathrm{~N}\) analog ground \(/ 7\)
11 analog ground \(/ 7 \mathrm{M}\) analog ground \(/ 7\)
10 N.C. L ANALOG INPUT
9 BIPOLAR REFERENCE VOLTAGE INPUT K N.C.
8 N.C. J N.C.
7 BIT 1 H N.C.
6 BIT 1 F BIT 5
5 BIT 2 E BIT 6
4 BIT 3 D BIT 7
3 BIT 4 C BIT 8
2 S START B CC CONVERSION COMPLETED
1 CLOCK INPUT A DO SERIAL OUTPUT

Figure 8. 8-Bit A/D Layout

\section*{CALIBRATION}

For unipolar, 8 -bit, 10 volt full scale calibration apply +9.941 volts (full scale \(-3 / 2 L S B\) ) to the input. Adjust the gain potentiometer until the digital output is alternating between "0000 0000 " and " 00000001 ". This calibrates the converter at a transition point insuring correct outputs over the analog input range. No zero adjust is necessary due to the low comparator input offset voltage ( \(\mathrm{V}_{\mathrm{OS}}\) ), virtually zero output offset of the DAC and the correct \(+1 / 2\) LSB bias established by R1.
For 8 -bit, \(\pm 5\) volt full scale offset binary operation, first perform the unipolar calibration as described above with the bipolar reference removed. Next connect the +6.4 volt bipolar reference through the 500 ohm potentiometer to the bipolar input resistor. With -5.000 volts as an analog input, adjust the 500 ohm potentiometer until the digital output is alternating between " 1111 1111" and "1111 1110". For calibration at lower bit resolutions refer to Table 1.

\section*{PERFORMANCE}

Performance of the completed converter for 6,7 and 8 -bit resolution applications is shown in Table 2. To assure fully monotonic operation in 8-bit applications the DAC-100CC grade with its maximum nonlinearity of \(0.2 \%\) from \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) should be specified. Applications requiring 8 -bit resolution with \(0.3 \%\) or less linearity may utilize the lower cost DAC100DD types.

All D.C. static errors can be attributed to the analog components only; the comparator makes no contribution to nonlinearity, but its \(25^{\circ} \mathrm{C} \mathrm{V}_{\mathrm{OS}}\) and \(\mathrm{V}_{\mathrm{OS}} \mathrm{drift}\) with temperature are a consideration in the zero scale and full scale performance, and especially so in bipolar applications. The worst case DAC-100 zero error over \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) is 0.6 mV ; adding to this the 3.5 mV maximum \(\mathrm{V}_{\mathrm{OS}}\) of the CMP-01C results in a worst case zero scale error of 4.1 mV , which is acceptably small compared to the value of \(1 / 2\) LSB \((19.5 \mathrm{mV})\) for the 8 -bit A/D.

Table 1. Reduced Resolution Application Data
\begin{tabular}{cccccc}
\hline \begin{tabular}{c} 
Resolution \\
Desired
\end{tabular} & \(3.9 \mathrm{M} \Omega\) & \begin{tabular}{c} 
Offset Current \\
Value (1/2 LSB)
\end{tabular} & \begin{tabular}{c} 
Conversion \\
Complete \\
Indicator
\end{tabular} & \begin{tabular}{c} 
Full Scale \\
Calibration \\
Point
\end{tabular} & \begin{tabular}{c} 
LSB \\
(10VFS)
\end{tabular} \\
\hline 8 Bits & \(3.9 \mu \mathrm{~A}\) & CC & 9.941 V & 39 mV \\
\hline 7 Bits & \(2 \mathrm{M} \Omega\) & \(7.8 \mu \mathrm{~A}\) & Bit 8 & 9.883 V & 78 mV \\
\hline 6 Bits & \(1 \mathrm{M} \Omega\) & \(15.6 \mu \mathrm{~A}\) & Bit 7 & 9.766 V & 156 mV \\
\hline 5 Bits & \(470 \mathrm{k} \Omega\) & \(31.3 \mu \mathrm{~A}\) & Bit 6 & 9.531 V & 313 mV \\
\hline 4 Bits & \(240 \mathrm{k} \Omega\) & \(62.5 \mu \mathrm{~A}\) & Bit 5 & 9.163 V & 625 mV \\
\hline
\end{tabular}

Table 2. Performance Data
\begin{tabular}{|c|c|c|c|}
\hline Resolution D/A & \[
\begin{gathered}
6 \text { Bits } \\
\text { DAC-100DDQ3 }
\end{gathered}
\] & \[
\begin{gathered}
7 \text { Bits } \\
\text { DAC-100DDQ3 }
\end{gathered}
\] & \[
\begin{gathered}
8 \text { Bits } \\
\text { DAC-100CCQ3 }
\end{gathered}
\] \\
\hline \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) Maximum Nonlinearity & \(\pm 0.3 \%\) & \(\pm 0.3 \%\) & \(\pm 0.2 \%\) \\
\hline \(0^{\circ}\) to \(70^{\circ} \mathrm{C}\) Full Scale Tempco Maximum & 120ppm \(/{ }^{\circ} \mathrm{C}\) & 120ppm \(/{ }^{\circ} \mathrm{C}\) & 60ppm \(/{ }^{\circ} \mathrm{C}\) \\
\hline Zero Scale Error Maximum & \(\pm 0.05\) LSB & \(\pm 0.1\) LSB & \(\pm 0.2\) LSB \\
\hline Conversion Time 1.5 MHz Clock & \(4.7 \mu \mathrm{~S}\) & \(5.3 \mu \mathrm{~S}\) & \(6.0 \mu \mathrm{~s}\) \\
\hline \multicolumn{2}{|l|}{Unipolar Reference} & Internal & \\
\hline \multicolumn{2}{|l|}{Bipolar Reference} & \multicolumn{2}{|l|}{External +6.4 Volts} \\
\hline \multicolumn{2}{|l|}{Input Impedance ( +10 V or \(\pm 5 \mathrm{~V}\) Scale)} & \(5 \mathrm{k} \Omega\) Nominal & \\
\hline \multicolumn{2}{|l|}{Input Impedance ( +5 V or \(\pm 2.5 \mathrm{~V}\) Scale)} & \(2.5 \mathrm{k} \Omega\) Nomina & \\
\hline \multicolumn{2}{|l|}{Quantizing Error} & \(\pm 1 / 2 \mathrm{LSB}\) & \\
\hline \multicolumn{2}{|l|}{Output Code Unipolar} & \multicolumn{2}{|l|}{Complementary Binary} \\
\hline \multicolumn{2}{|l|}{Output Code Bipolar} & \multicolumn{2}{|l|}{Complementary Offset Binary} \\
\hline \multicolumn{2}{|l|}{Clock} & External & \\
\hline \multicolumn{2}{|l|}{Logic Output Drive Capability} & 6 TTL Loads & \\
\hline \multicolumn{2}{|l|}{Analog Power Supply Range} & \(\pm 6 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) & \\
\hline \multicolumn{2}{|l|}{Digital Power Supply Range} & \(+5 \mathrm{~V} \pm 5 \%\) & \\
\hline \multicolumn{2}{|l|}{Power Consumption \(\pm 15 \mathrm{~V}\) and +5 V Supplies} & 935 mW Maximum & \\
\hline
\end{tabular}

Because the \(\mathrm{V}_{\mathrm{OS}}\) drift of the CMP-01C is typically only \(1.8 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) even without offset trimming, the full scale drift will be almost entirely a function of the DAC-100CC tempco \(-60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) maximum. (Tempco of DAC-100DD models is \(120 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\).)
creases the size of the LSB, the value of R1 and the full scale calibration point should be changed accordingly, as shown in Table 1. Additional speed in reduced resolution applications may be achieved by increasing the clock frequency.


Figure 9A. Short-Cycled Continuous Coding (6 Bits Shown)


Figure 9B. Short-Cycled Continuous Encoding (Alternate Method Including Clock)

\section*{10-BIT APPLICATIONS}

The basic 8-bit converter may easily be expanded to 10 bits by using a 2504 12-bit Successive Approximation Register; it may be allowed to step through all 12 bits or short-cycled as described above (Figures 9A, 9B). All DAC-100 Series devices have 10-bit resolution; for applications requiring 10-bit monotonic performance the DAC-100ACQ3 or Q4 grades with maximum nonlinearity of \(\pm 0.05 \%\left(0^{\circ}\right.\) to \(\left.70^{\circ} \mathrm{C}\right)\) should be specified; for less demanding applications the \(\pm 0.1 \%\) DAC100BCQ3 (Q4) grades are recommended. Due to the 10 mV LSB size, comparator \(V_{O S}\) can provide significant zero error.

This can be eliminated in unipolar applications by nulling the CMP-01CJ or specifying the 0.8 mV offset CMP-01EJ. No initial \(V_{\text {Os }}\) improvement is required in bipolar applications, as this error will be eliminated during the bipolar calibration procedure. The offsetting resistor (R1) should be \(15 \mathrm{M} \Omega\) for 10-bit applications, with the full scale calibration voltage of +9.985 for unipolar applications.

\section*{SYSTEM CONSIDERATIONS}

When integrating the A/D Converter into a system, consideration must be given to several factors to assure best performance. First, the analog signal to be encoded should not change more than 1/2 LSB during the encoding process; a sample-and-hold circuit should be used if required to hold changes to \(1 / 2\) LSB or preferably, much less (Figure 11). Second, proper grounding of the system is essential to prevent errors due to system noise. The preferred method is to connect the analog signal ground and digital power ground together at only one point, right at the A/D's connector. This will insure that digital ground currents do not flow in the analog ground line.

\section*{LOWER POWER CONSUMPTION}

Power consumption may easily be reduced from 935 mW maximum to about 310 mW with two minor design changes. The D/A and comparator power supplies can be reduced from \(\pm 15\) volts to \(\pm 6\) volts and low power TTL AM25LO2PC logic function may be specified. Digital output fanout is reduced to three standard TTL loads. The value of R1 must also be lowered accordingly to maintain the same \(+1 / 2\) LSB bias current to the sum node.


Figure 10. Complete 10-Bit A/D Schematic


Figure 11. Typical Multiplexed Data Acquisition System

\section*{MILITARY TEMPERATURE RANGE OPERATION}

Operation over wider temperature ranges can be obtained by simply specifying appropriate temperature range components. The simplicity of the three IC designs coupled with the compatibility of the devices with MIL-STD-883A processing assures high reliability in military applications.

\section*{PARTS LIST FOR 8-BIT A/D CONVERTER}
\begin{tabular}{|c|c|}
\hline & maximum nonlinearity, FS tempco \(120 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) \\
\hline 1 & DAC-100DDQ3 (or Q4) \\
\hline 1 & CMP-01CJ \\
\hline 1 & AMP2502PC (Advanced Micro Devices) or Equivalent \\
\hline 1 & Pot-200 \({ }^{\text {Bourns \#3006P-1-201 }}\) \\
\hline 1 & \(4.7 \mu\) F CAP-Mallory \#TDC475M010EL \\
\hline 2 & \(1.0 \mu \mathrm{~F}\) CAP-Mallory \#TDC105M035EL \\
\hline 2 & Diode, 1N4148 \\
\hline 3 & . \(01 \mu\) F CAP-Centralab \#CK-103 \\
\hline 1 & PC Board \\
\hline 1 & Resistor 3.9M 5 5\% 1/4W \\
\hline \multicolumn{2}{|l|}{For \(\pm 0.2 \%\) maximum nonlinearity, FS tempco \(60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) use DAC-100CCQ3 (or Q4)} \\
\hline
\end{tabular}

\section*{CONCLUSION}

Extremely compact, rugged, low power consumption successive approximation A/D converters are made possible by combining three ICs: PMI's DAC-100 Series 10-bit D/A, CMP-01 comparator, and a Successive Approximation Register. This simple, low cost design opens up new applications such as one A/D per channel operation in data acquisition systems.

PARTS LIST FOR 10-BIT A/D CONVERTER
\(\pm 0.1 \%\) maximum nonlinearity, FS tempco \(60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\)
1 DAC-100BCQ3 (or Q4)
1 CMP-01EJ
1 AM2504PC (Advanced Micro Devices) or Equivalent
1 Pot-200』 Bourns \#3006P-1-201
\(1 \quad 4.7 \mu \mathrm{~F}\) CAP-Mallory \#TDC475M010EL
\(2 \quad 1.0 \mu \mathrm{~F}\) CAP-Mallory \#TDC105M035EL
2 Diode, 1N4148
\(3 \quad .01 \mu \mathrm{~F}\) CAP-Centralab \#CK-103
1 PC Board
1 Resistor 15M 5 5\% 1/4W
For \(\pm 0.05 \%\) maximum nonlinearity, FS tempco \(60 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) use DAC-100ACQ3 (or Q4)

\section*{REQUIRES NO REFERENCE \\ By Jim Simmons and Donn Soderquist}

Most remote temperature measurements are made with thermistors or thermocouples as the sensing elements. This article shows how the function can be accomplished by using the intrinsic properties of a well-matched monolithic transistor pair. The method is attractive for its simplicity, accuracy, and long-term stability. Of particular utility is the fact the output is inherently linear and is directly useable without special linearizing circuitry.
Thermocouples can require both linearizing circuitry and reference junction making them difficult to apply. Linear outputs may be achieved with composite thermistorresistor networks but long-term stability is diffult to predict. Ordinary silicon diodes, when operated as temperature sensors, require constant current drive and extensive calibration. The matched transistor pair method has none of these drawbacks.

\section*{BASIC THEORY}

Matched transistor pairs have predictable relationships which make temperature measurements possible. To develop these relationships, let us consider the fundamental properties of a single transistor. The well known relationship between collector current and base-emitter voltage for a single transistor is:
1. \(\mathrm{V}_{\mathrm{BE}}=\frac{\mathrm{kT}}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{\mathrm{I}_{\mathrm{C}}}{\mathrm{I}_{\mathrm{S}}}\right)\) provided \(\mathrm{I}_{\mathrm{C}} \mathrm{I}_{\mathrm{S}} \gg 1\)
where
\(\mathrm{k}=\) Boltzmann's constant \(=1.38 \times 10-23\) joules \(/{ }^{\circ} \mathrm{K}\)
\(\mathrm{T}=\) absolute temperature, \({ }^{\circ} \mathrm{K}\)
\(\mathrm{q}=\) charge of an electron \(=1.6 \times 10^{-19}\) coulomb
\(I_{S}=\) theoretical reverse-saturation current \(\cong 1.87 \times\) \(10^{-14} \mathrm{~A}\)
\(I_{C}=\) collector current
Consider the difference in base-emitter voltages, \(\Delta \mathrm{V}_{\mathrm{BE}}\), of two transistors operated at the same temperature:
2. \(\Delta \mathrm{V}_{\mathrm{BE}}=\frac{\mathrm{kT}}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{\mathrm{I}_{\mathrm{C} 1}}{I_{\mathrm{S} 1}}\right)-\frac{k T}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{\mathrm{I}_{\mathrm{C} 2}}{I_{\mathrm{S} 2}}\right)\)

This expression may be rewritten to:
3. \(\Delta \mathrm{V}_{\mathrm{BE}}=\frac{\mathrm{k} T}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{I_{\mathrm{C} 1}}{I_{\mathrm{C} 2}}\right)-\frac{\mathrm{kT}}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{I_{\mathrm{S} 1}}{I_{\mathrm{S} 2}}\right)\)

The values of \(\mathrm{I}_{\mathrm{S} 1}\) and \(\mathrm{I}_{\mathrm{S} 2}\) are a strong function of processing and geometry variables, and are very nearly identical in a well-matched monolithic transistor pair. As \(\mathrm{I}_{\mathrm{S} 1}\) and \(\mathrm{I}_{\mathrm{S} 2}\) approach equality \(\left(\log _{e} 1=0\right)\), the second term can be eliminated. For an ideal pair the expression becomes:
4. \(\Delta \mathrm{V}_{\mathrm{BE}}=\frac{\mathrm{kT}}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{\mathrm{I}_{\mathrm{C} 1}}{\mathrm{I}_{\mathrm{C} 2}}\right)\)

Note that if the ratio of collector currents \(\mathrm{I}_{\mathrm{C} 1}\) to \(\mathrm{I}_{\mathrm{C} 2}\) is made constant, \(\Delta \mathrm{V}_{\mathrm{BE}}\) will be proportional to absolute temperature alone. No absolute values of current are required because only a stable current ratio must be maintained. For a fixed ratio of 2 to 1 the expression is:
5. \(\frac{\Delta \mathrm{V}_{\mathrm{BE}}}{\Delta \mathrm{T}}=5.973 \times 10^{-5}=59.73 \mu \mathrm{~V} /{ }^{\circ} \mathrm{K}\)

This predictable differential base-emitter voltage relationship allows a matched transistor pair to be used as a temperature sensor. A complete temperature measuring system can be built with a matched pair, two constant current sources, and a differential amplifier as shown in Figure 1.


Figure 1. Basic Temperature Sensor

\section*{SYSTEM DESIGN CONSIDERATIONS}

To illustrate this concept, let us design a system to provide accurate temperature mesurement over the range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\left(218^{\circ} \mathrm{K}\right.\) to \(\left.398^{\circ} \mathrm{K}\right)\). Other goals are: ease of calibration, long-term stability, standard resistor values, and small physical size. In addition, the system should be capable of operation with the sensing matched pair located up to 100 feet from the current sources and differential amplifier. A system achieving these goals is detailed below.

\section*{SENSING MATCHED PAIR}

Any mismatch will cause performance to deviate from the ideai case shown in Equation 4, the most critical parameter
being average offset voltage drift ( \(\mathrm{TCV}_{\mathrm{OS}}\) ). This quantity, multiplied by the largest temperature excursion \(\left(100^{\circ} \mathrm{K}\right)\) and the differential amplifier gain (167.4), will be the output error and is shown in Table 1 for typical TCV OS \(^{\text {specifications. }}\)
Clearly, system accuracy is directly related to the degree of matching of the sensing pair. A Precision Monolithics MAT-01H with its typical \(\mathrm{TCV}_{\text {Os }}\) of \(0.15 \mathrm{~V} /{ }^{\circ} \mathrm{C}\) was specified in order to minimize this error factor.

Table 1.
\begin{tabular}{cc}
\hline \(\mathrm{TCV}_{\text {OS }}\) & \begin{tabular}{c} 
Error in \({ }^{\circ} \mathrm{K}\) \\
over \(100^{\circ}\)
\end{tabular} \\
\hline \(0.15 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(0.251^{\circ} \mathrm{K}\) \\
\hline \(0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(0.837^{\circ} \mathrm{K}\) \\
\hline \(1.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(1.67^{\circ} \mathrm{K}\) \\
\hline \(2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(3.34^{\circ} \mathrm{K}\) \\
\hline \(2.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(4.19^{\circ} \mathrm{K}\) \\
\hline \(5.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(8.37^{\circ} \mathrm{K}\) \\
\hline \(10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \(16.7^{\circ} \mathrm{K}\) \\
\hline
\end{tabular}

\section*{CONSTANT CURRENT SOURCES}

Two currents of a precise 2 to 1 ratio are provided by this section. Several considerations make \(5 \mu \mathrm{~A}\) and \(10 \mu \mathrm{~A}\) good choices as nominal operating currents for \(\mathrm{I}_{\mathrm{C} 2}\) and \(\mathrm{I}_{\mathrm{C} 1}\) respectively. Most monolithic matched transistor pairs are specified at \(\mathrm{I}_{\mathrm{C}}=10 \mu \mathrm{~A}\). Input bias currents associated with the differential amplifier can be ignored because \(5 \mu \mathrm{~A}\) is three orders of magnitude larger. Resistor values are small enough to keep physical size and cost reasonable. Finally, the quiescent currents do not develop significant voltage drops in 100 feet of ordinary shielded-pair cable.
The two most important current source transistor matching characteristics required are \(\mathrm{h}_{\mathrm{FE}}\) and \(\mathrm{V}_{\mathrm{OS}}\) long-term stability, assuming that this part of the circuit is not subjected to wide temperature variations. If the system is to have good power supply and ripple rejection, the \(\mathrm{h}_{\mathrm{FE}}\) match must be maintained over a range of operating currents. These characteristics will insure a constant 2 to 1 ratio of \(\mathrm{I}_{\mathrm{C} 1}\) to \(\mathrm{I}_{\mathrm{C} 2}\) is maintained.
With the circuit as shown in Figure 2, the total system has measured power supply rejection of \(1^{\circ} \mathrm{K} / \mathrm{volt}\). Once calibrated, long-term changes in \(\mathrm{V}_{\mathrm{OS}}\) will change the current ratio, and, in turn, the output. A Precision Monlithics MAT01 GH ws selected for Q2 because it has the desired combination of specified long-term stability ( \(0.2 \mu \mathrm{~V} / \mathrm{month}\) ) and close \(h_{\text {FE }}\) matching, typically \(1 \%\).

\section*{DIFFERENTIAL AMPLIFIER}

The sensing pair and constant current sources provide a differential voltage ( \(\Delta \mathrm{V}_{\mathrm{BE}}\) ) which is directly proportional to absolute temperature. The amplifier must acquire this voltage difference in the presence of common mode voltages, amplify it by 167.4, and change it from a differential to a single-ended signal. Excellent performance is obtained using the circuit of Figure 3.


Figure 2. Basic Temperature Sensor


Figure 3. Differential Amplifier Design

The two op-amp differential amplifier configuration is widely used wherever high input impedance and fixed gain are required. This amplifier uses a dual matched instrumentation operational amplifier designed and specified for differential applications, the Precision Monolithics OP-01CY.

\section*{GENERAL DESIGN CONSIDERATIONS}

Assuming ideal amplifiers, the expression for output voltage is:
6. \(E_{0}=\left[E_{I_{1}}\left(1+\frac{R 2}{R 1}\right)-\frac{R 4}{R 3}\right]+E_{I_{2}}\left(\frac{R 4}{R 3}+1\right)\)

With ideal resistors this simplifies to:
7. \(\mathrm{E}_{\mathrm{O}}=\left(\mathrm{E}_{\mathrm{IN}_{2}}-\mathrm{E}_{\mathrm{IN}_{1}}\right) \quad\left(\frac{\mathrm{R} 4}{\mathrm{R} 3}+1\right)\) provided \(\frac{\mathrm{R} 1}{\mathrm{R} 2}=\frac{\mathrm{R} 4}{\mathrm{R} 3}\)

In this system, \(\left(E_{I N 1}-E_{I N 2}\right)\) has been previously defined as \(\Delta V_{B E}\). The actual expression for \(E_{o}\) may be written as:
8. \(\mathrm{E}_{\mathrm{O}}=\Delta \mathrm{V}_{\mathrm{BE}}\left(\frac{\mathrm{R} 4}{\mathrm{R} 3}+1\right)\) but \(\frac{\Delta \mathrm{V}_{\mathrm{BE}}}{\Delta \mathrm{T}}=5.973 \times 10^{-5}\) (Eq. 5)

Therefore, the ideal overall system output expression is:
9. \(E_{0}=\left(5.973 \times 10^{-5}\right)\left(\frac{R 4}{R 3}+1\right) T\)

\section*{COMMON MODE REJECTION}

At \(25^{\circ} \mathrm{C}\left(298^{\circ} \mathrm{K}\right), \Delta \mathrm{V}_{\mathrm{BE}}\) is 17.8 mV while the individual sensing pair base-emitter voltages are about 520 mV . There is a need to reject the 520 mV common mode input voltage while accurately amplifying the differential input voltage, \(\Delta \mathrm{V}_{\mathrm{BE}}\). At \(-55^{\circ} \mathrm{C}\left(218^{\circ} \mathrm{K}\right)\), the situation becomes more difficult with \(\Delta V_{B e}\) of 13 mV and 396 mV of common mode voltage. Keeping in mind that this is a best case disregarding any extraneous cable pickup, it can be observed that the requirement for high common mode rejection is very real.

Because the dual op amp has a specified 117dB common mode rejection ratio match, the ability to reject common mode inputs becomes primarily a function of resistor ratio matching. This device eliminates the need for special op
amp selections in this stringent differential amplifier application.
Resistor selections can be avoided by using readily available \(0.01 \%\) tolerance precision resistors, resulting in a worst-case ratio match of \(0.04 \%\). This ratio match, a combination with the dual op amp's performance, results in greater than 100 dB common mode rejection at the amplifier's input.
Long term stability of the resistors must approach the initial ratio match or degradation of common mode rejection can occur over time. The resistors chosen are specified at \(\pm 50 \mathrm{ppm} / 3\) years and \(\pm 5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) thereby assuring stability versus time and temperature.

\section*{DIFFERENTIAL OFFSET VOLTAGE}

The amplifier's differential input offset voltage ( \(\mathrm{E}_{\mathrm{OS} 1}\) \(\mathrm{E}_{\mathrm{OS} 2}\) ) will be the major error factor. If the individual input offset voltages are of equal magnitude and polarity they appear as a common mode input and are rejected. The OP10 CY provides the additional convenience that only a single


Figure 4. Complete Schematic
offset adjustment is necessary to provide the required \(\Delta \mathrm{V}_{\text {OS }}\) match; this adjustment at the same time provides a minimum \(\mathrm{TC} \Delta \mathrm{V}_{\text {OS }}\) of the differential amplifier.

\section*{INSTALLATION}

Ordinary shielded pair cable, with \#22 or larger conductors, is satisfactory for most remote temperature measuring applications. Good thermal conductivity from the sensing pair's case to the environment being measured is essential to avoid incorrect readings. When this circuit is used for temperature control, thermally-conductive epoxy works especially well in attaching the sensing pair to the device being controlled.

\section*{CALIBRATION PROCEDURE}

This is an easy two-step procedure. First, short the differential amplifier inputs and adjust the offset potentiometer until the output reads zero volts. Remove the input short. Second, with the sensing pair at a known temperature (room temperature is suitable), adjust the ratio potentiometer for a correct differential amplifier output reading. Having the capability of room temperature calibration makes this circuit much more convenient to calibrate than other types.

\section*{OVERALL ACCURACY}

This circuit, with the components as specified, is capable of \(\pm 1^{\circ} \mathrm{k}\) accuracy over the full military temperature range of \(-55^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\left(218^{\circ} \mathrm{K}\right.\) to \(\left.398^{\circ} \mathrm{K}\right)\). Optimum accuracy is obtained with the differential amplifier and constant current sources in a controlled environment remote from the sensing pair. Maintenance of high accuracy over long periods of time is achieved because all components used in this design have long-term stability specified.

\section*{APPLICATIONS}

The circuit's output, as measured by a 10 -volt full scale digital panel meter, makes a digital thermometer. DPMs with BCD outputs may be used in applications requiring simultaneous direct readout and digital outputs for control purposes.


Figure 5. Basic Digital Thermometer with Readout in Degrees Kelvin ( \({ }^{\circ} \mathrm{k}\) )

\section*{CONCLUSIONS}

Accurate temperature measurement and control sysems are easily and economically built using the predictable characteristics of modern monolithic matched transistor pairs. This method offers long-term stability, excelient linearity, simple calibration, and high performance in severe environments.


Figure 6. Digital Thermometer with Readout in \({ }^{\circ} \mathrm{C}\)


Figure 7. Binary-Coded Temperature Readings with \(2^{\circ}\) Resolution


Figure 8. Binary-Coded Temperature Readings with \(5^{\circ}\) Resolution


Figure 9. Temperature Controller - Digital Dial Controlled

\section*{PARTS LIST}
\begin{tabular}{lll}
\hline 1. & Q1 & \begin{tabular}{l} 
MAT-01H, Matched Transistor Pair \\
Precision Monolithics, Inc.
\end{tabular} \\
\hline 2. & Q2 & \begin{tabular}{l} 
MAT-01GH, Matched Transistor Pair \\
Precision Monolithics, Inc.
\end{tabular} \\
\hline 3. & A1 & \begin{tabular}{l} 
OP-10CY, Dual Instrumentation Op Amp \\
Precision Monolithics, Inc.
\end{tabular} \\
\hline 4. & R1, R4 & \begin{tabular}{l} 
Resistor, 600, \(0.01 \%\) \\
General Resistance Econister
\end{tabular} \\
\hline 5. & R2, R3 & \begin{tabular}{l} 
Resistor, 100k \(\Omega, 0.01 \%\) \\
General Resistance Econister
\end{tabular} \\
\hline 6. & R5 & \begin{tabular}{l} 
Resistor, 100k \(\Omega, 0.1 \%\) \\
General Resistance Econistor
\end{tabular} \\
\hline
\end{tabular}

The OP-07, a new bipolar-input monolithic operational amplifier, provides chopper-stabilized amplifier performance at bipolar prices. Input offset voltage, the major error contribution in most designs, is reduced to a maximum of \(25 \mu \mathrm{~V}\) by a new computer-controlled on-chip trimming technique. Such low \(V_{\text {OS }}\) eliminates the nulling potentiometer requirement of most op amp circuits, greatly reducing system complexity while improving reliability. A description of this amplifier's design and performance is given, followed by an applications section showing how superior input specifications can simplify high-accuracy analog design.

\section*{IMPORTANCE OF LOW INPUT OFFSET VOLTAGE}

In many applications, the initial input offset voltage of operational amplifiers causes more inaccuracy than all other error factors combined. The other significant error parameters, such as bias and offset currents, open-loop gain, and common mode rejection, have come closer to theoretically ideal performance than has \(\mathrm{V}_{\mathrm{OS}}\). For this reason, most operational amplifiers, monolithic and modular, are provided with terminals to allow the user to adjust this offset voltage to zero - a costly and potentially unreliable procedure, which in many cases degrades performance of \(\mathrm{TCV}_{\mathrm{Os}}\). Monolithic op amp manufacturers have constantly strived for improvement in \(\mathrm{V}_{\text {OS }}\) from \(\mu \mathrm{A} 709\) and \(\mu \mathrm{A} 741\) at \(5000 \mu \mathrm{~V}\), to the \(\mu \mathrm{A} 725\) at \(1000 \mu \mathrm{~V}\) in 1969, to the OP-05A at \(150 \mu \mathrm{~V}\) in 1972. The OP-07A at \(25 \mu \mathrm{~V}\) maximum \(\mathrm{V}_{\mathrm{O}}\) is a significant milestone in monolithic bipolar operational amplifier design.
Temperature stability is also important since the benefits of low initial \(\mathrm{V}_{\mathrm{OS}}\) are quickly lost if a small change in operating temperature causes substantial \(\mathrm{V}_{\mathrm{OS}}\) drift. Good long-term \(V_{\text {OS }}\) stability is required to avoid periodic re-calibrations and degradation of system performance over time. Until now, chopper-stabilized or externally-nulled monolithic op amps have been the usual choices despite the disadvantages of high noise and/or external components. The OP-07 design achieves the desired combination of low \(\mathrm{V}_{\mathrm{OS}}\), low \(\mathrm{TCV}_{\mathrm{OS}}\), long-term \(V_{\text {OS }}\) stability, low bias current, and low noise. It provides performance comparable to chopper-stabilized amplifiers with the further advantages of freedom from chopper-frequency noise and external component requirements.

\section*{LOW V \({ }_{\text {OS }}\) AMPLIFIERS}

Some of the more common methods for optimizing \(\mathrm{V}_{\text {OS }}\) performance have been chopper-stabilized amplifiers, bipolar amplifiers nulled to zero initial \(\mathrm{V}_{\mathrm{OS}}\), and combinational
amplifiers constructed with a matched transistor pair followed by a standard bipolar op amp. Each approach to the \(V_{\text {Os }}\) problem is a compromise between allowable error, reliability and price. The purpose of this discussion is to show how the OP-07 provides superior performance, higher reliability, and reduced size at a lower overall cost.

\section*{CHOPPER-STABILIZED AMPLIFIERS}

In the past, designers have been forced to use chopperstabilized amplifiers in applications requiring less than \(100 \mu \mathrm{~V}\) initial \(\mathrm{V}_{\text {OS }}\). The OP-07 is a cost-effective alternative, providing chopper-type performance with 741 ease-ofapplication. Use of a bipolar input op amp eliminates the usual chopper problems of high noise, large physical size, and limited common-mode input voltage range.
Low initial offset voltage specifications lose their significance if noise and long-term drift are of the same magnitude. Although the monolithic choppers have lower average input bias currents, the chopping action produces very large spikes in the input currents and prevents their use with large or unbalanced source resistors. For this reason, most chopper manufacturers carefully avoid specifying noise currents above 10 Hz . The input bias current, remains below 4 nA over the full military temperature range, and being free from chopper spikes, enables use in high impedance circuitry.
Another chopper-related problem is that input signals often interact with chopping frequency components and their harmonics. This interaction can cause errors due to intermodulation, producing slowly varying offset voltages usually below 20 Hz . Chopper frequency switching transients can also cause electromagnetic interference frequently requiring special shielding and input guarding methods to protect adjacent circuitry. Modular choppers can have input overload recovery times as high as five seconds and require up to ten external components to effectively eliminate this problem. Monolithic choppers require expensive, large external components, such as two \(0.1 \mu \mathrm{~F}\) teflon dielectric capacitors, for wide temperature range operation. These problems are eliminated by the OP-07.

\section*{NULLED BIPOLAR AMPLIFIERS}

The major disadvantage of most high performance bipolar op amps is that their high initial \(\mathrm{V}_{\mathrm{OS}}\) must be adjusted to zero with a nulling potentiometer or trimming resistors. In certain amplifiers, this is also a requirement in order to optimize TCV \({ }_{\text {OS }}\) performance. Selected or adjusted components re-
quire special test labor, take up much-needed space, decrease reliability, and add to system complexity. "Maintainability" is poor - field replacements or renulling due to longterm \(V_{O S}\) and resistance changes must be performed by a skilled technician with sophisticated test equipment. Use of an internally-nulled OP-07 avoids all of these problems since it is a complete, fully-interchangeable device, and does not require zeroing to optimize \(\mathrm{TCV}_{\text {Os }}\).

\section*{COMBINATIONAL AMPLIFIERS}

This is one of the oldest methods, usually implemented with a heated-substrate matched transistor pair in a differentialinput gain stage followed by a conventional op amp. This method requires four precision resistors, a nulling potentiometer, external frequency compensation, and up to 360 mW of heater power. \(\mathrm{TCV}_{\text {OS }}\) is only about \(2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) despite the temperature control for the input pair. The OP-07 provides improved performance in all parameters as well as lower cost, elimination of calibration labor, lower noise and a tremendous reduction in total power consumption.

\section*{CIRCUIT DESCRIPTION}

The three-stage design concept of previous Precision Monolithics' instrumentation quality op amps was retained for the OP-07 because, using this design, nulling of \(\mathrm{V}_{\text {OS }}\) simultaneously optimizes TCV OS. (This relationship is not the case for the more commonly used two-stage " 741 "-type amplifier.) There are additional advantages of high gain, low noise, and predictable long-term stability. Low input bias current is achieved by bias current cancellation; i.e., currents are generated equal in magnitude but opposite in direction to the base currents of the input transistors Q1 and Q2 in the simplified schematic of Figure 1.

The symmetry of the input stage allows examination of only one side to demonstrate bias current cancellation. Base drive for the input transistor, Q1, is provided by Q5 and the external circuitry; the difference between Q5's collector current and Q1's base current being the input bias current. Q1 and Q3 are \(\mathrm{h}_{\mathrm{FE}}\)-matched transistors operating at similar collector currents and, therefore, the base current of Q1 is approximately equal to the base current of Q3. Q3's base current is supplied by Q7, a diode-connected PNP transistor closely matched to Q5. Together Q5 and Q7 form a current mirror (turnaround) and the collector current of Q5 will equal the base current of Q3. In this manner almost all base current for Q1 is provided by Q5 and precise bias current cancellation is achieved. Careful design has enabled this cancellation to be effective over a wide temperature range. (Figure 2.)


Figure 2. Input Bias Current vs Temperature


Figure 1. OP-07 Simplified Schematic

\section*{INPUT STAGE}

To achieve lowest initial \(\mathrm{V}_{\mathrm{OS}}\), \(\mathrm{TCV}_{\mathrm{OS}}\) and noise, a simple differential input pair, Q1 and Q2, was chosen. Vos nulling resistors R2A and R2B are electronically adjusted and will be covered separately in the trimming discussion. R3 and R4, in conjunction with Q21-Q24, provide input differential overvoltage protection.

\section*{FOLLOWING STAGES}

The first stage output is buffered by emitter followers Q9 and Q10, and applied to a high-gain differential stage, Q11 and Q12. Its output, the junction of Q12, Q14, Q15, and R5, drives a short-circuit-protected complementary emitter follower power output stage.

\section*{COMPENSATION}

Frequency compensation of the OP-07 is accompished using three capacitors. Feedforward capacitor C3 bypasses the second stage lateral pnp's at high frequencies and, therefore, the excessive phase-shift normally associated with these transistors is circumvented. The dominant pole of the amplifier is set by \(\mathrm{C}_{2}\) which feed back around the second and driver stages and rolls off the open loop response at 20 dB decade. The presence of \(\mathrm{C}_{1}\) ensures that the high frequency signal path is single-ended by rolling off the response of one side of the input stage. The total internal capacitance on the \(100 \times 53\) mil chip is 210 pF , a remarkable amount for a monolithic device.

\section*{LAYOUT}

The circuit layout has thermal symmetry, a concept which has been used quite extensively on precision amplifier designs since its inception in 1969. \({ }^{1}\) Variations in power dissipation in the driver and output stages, and the resultant thermal gradients affect the critical input transistors identically, thereby preventing offset voltage changes at the input.

\section*{INTERNAL NULLING TECHNIQUE}

To understand the nulling technique some fundamental relationships should be examined using the equivalent circuit of Figure 3. (Errors caused by the second stage are effectively divided by the first stage gain and will be neglected in this discussion.) \(V_{O S}\) is defined as the voltage which must be applied between the input terminals to obtain zero voltage at the amplifier's output. Referring to Figure 3:
1. \(V_{O S}=V_{\text {be1 }}-V_{\text {be2 }}, V_{O U T}=\) zero


Figure 3. Offset Nulling Circuit
\({ }^{1}\) Editor's note: This concept was originally introduced by George Erdi during employment at Fairchild Semiconductor Research and Development.

With an error free second stage it may be assumed that the input transistor collectors are equal in potential.
2. \(I_{C 1} R_{L}=I_{C 2} R_{R}\) and \(\frac{I_{C 1}}{I_{C 2}}=\frac{R_{R}}{R_{L}}\)
3. \(V_{b e}=\frac{k T}{q} \log _{\mathrm{e}}\left(\frac{I_{\mathrm{C} 1}}{I_{\mathrm{S} 1}}\right), V_{\mathrm{be} 2}=\frac{\mathrm{kT}}{\mathrm{q}} \log _{\mathrm{e}}\left(\frac{\mathrm{I}_{\mathrm{C} 2}}{I_{\mathrm{S} 2}}\right)\),

Provided \(I_{C} / I_{S} \gg 1\).

Substituting in Equation 1:
4. \(V_{O S}=\frac{k T}{q} \log _{\mathrm{e}}\left(\frac{I_{\mathrm{C} 1}}{I_{\mathrm{S} 1}}\right)-\frac{k T}{q} \log _{\mathrm{e}}\left(\frac{I_{\mathrm{C} 2}}{I_{\mathrm{S} 2}}\right)\)

Rewriting:
5. \(V_{O S}=\frac{k T}{q} \log _{e}\left(\frac{I_{C 1}}{I_{C 1}} \cdot \frac{I_{S 2}}{I_{S 1}}\right)\)

Substituting from Equation 2:
6. \(V_{O S}=\frac{k T}{q} \log _{e}\left(\frac{R_{R}}{R_{L}} \cdot \frac{I_{S 2}}{I_{S 1}}\right)\)

For \(\mathrm{V}_{\mathrm{OS}}=\) zero:
7. \(\frac{R_{R}}{R_{L}} \cdot \frac{I_{S 2}}{I_{S 1}}=1\)

Where:
\(\mathrm{k}=\) Boltzmann's constant \(=1.38 \times 10^{-23}\) joules \(/{ }^{\circ} \mathrm{K}\)
\(\mathrm{T}=\) Absolute temperature, \({ }^{\circ} \mathrm{K}\)
\(q=\) Charge of an electron \(=1.6 \times 10^{-19}\) coulomb
\(I_{S}=\) Theoretical reverse-saturation current
\(I_{C}=\) Collector Current
Therefore, by adjusting the ratio of \(\frac{R_{R}}{R_{L}}\) the inherent proces-sing-related differences in \(I_{S 1}\) and \(I_{S 2}\) which cause \(V_{b e}\) differentials may be cancelled. Earlier amplifier designs achieved the adjustment of collector resistance by an external nulling potentiometer between Pin 1 and Pin 8 with its wiper connected to Pin 7 (Figure 1).
In the OP-07, permanent nulling is accomplished by shorting out a small percentage of \(R_{R}\) or \(R_{L}\) as determined by a computer programmed with Equation 6 and a lookup table. This is done by reading \(\mathrm{V}_{\mathrm{OS}}\) before trimming, comparing its magnitude and polarity with a lookup table value, and shorting out one of the normally nonconducting zener diodes. The short is created by passing a high current pulse through the selected zener, fusing its metal contacts into the silicon as shown in Figure 4. High volume production is achieved through automation, with initial device testing at wafer probe including \(V_{\text {OS }}\) trimming requiring less than one second.
Through this technique, \(\mathrm{V}_{\text {OS }}\) of the entire "raw" OP-07 distribution can be nulled to less than \(150 \mu \mathrm{~V}\), with the majority being under \(75 \mu \mathrm{~V}\). Prime grade yields are high, providing adequate numbers of OP-07A devices with a \(V_{O S}\) maximum of \(25 \mu \mathrm{~V}\).

\section*{PERFORMANCE}

The specifications in Table 1 and curves of Figure 5 show noise, initial \(\mathrm{V}_{\mathrm{OS}}\), and long-term stability performance unsurpassed by any other monolithic op amp. This device is free of


Figure 4. Short-Circuiting of Zener Diodes

Table 1. OP-07A Performance
\begin{tabular}{|c|c|c|c|}
\hline Parameter & Typical & Min/Max & Units \\
\hline Offset Voltage, \(\mathrm{V}_{\text {OS }}\) & 10 & 25 & \(\mu \mathrm{V}\) \\
\hline Drift with Temperature & 0.2 & 0.6 & \(\mu \mathrm{V} /{ }^{\circ} \mathrm{C}\) \\
\hline Drift with Time & 0.2 & 1.0 & \(\mu \mathrm{V} / \mathrm{mo}\) \\
\hline Offset Current, Ios Drift with Temperature & \[
\begin{aligned}
& 0.3 \\
& 5 \\
& \hline
\end{aligned}
\] & \[
\begin{gathered}
2.0 \\
25 \\
\hline
\end{gathered}
\] & \[
\begin{array}{r}
\mathrm{nA} \\
\mathrm{pA} /{ }^{\circ} \mathrm{C} \\
\hline
\end{array}
\] \\
\hline Input bias current, \(I_{B}\) & \(\pm 0.7\) & \(\pm 2.0\) & \(n \mathrm{~A}\) \\
\hline Noise Voltage 0.1 Hz to 10 Hz & 0.35 & 0.6 & \(\mu V_{\text {p-p }}\) \\
\hline Noise Current 0.1 Hz to 10 Hz & 14 & 30 & \(p A_{p-p}\) \\
\hline Input Resistance - Differential & 80 & - 30 & \(\mathrm{M} \Omega\) \\
\hline Input Resistance - Common Mode & 200 & - & \(\mathrm{G} \Omega\) \\
\hline Common-Mode Rejection & 126 & 110 & dB \\
\hline Power Supply Rejection & 110 & 100 & dB \\
\hline Voltage Gain & 500 & 300 & \(\mathrm{V} / \mathrm{mV}\) \\
\hline Slew Rate & 0.25 & - & \(\mathrm{V} / \mu \mathrm{s}\) \\
\hline Unity Gain Bandwidth & 1.2 & - & MHz \\
\hline
\end{tabular}
the common problems of latchup, noise, compensation capacitors, and narrow power supply limitations. Power supply rejection ratio (PSRR) exceeds 100dB over the unusually wide range of \(\pm 3\) to \(\pm 18\) volts. Common-mode rejection is specified over a full \(\pm 13\) volt input range allowing small signal amplification in high noise environments and use in inverting, non-inverting, and differential applications. The amplifier is completely self-contained - no external compensation or protection components are required. It is an excellent replacement for chopper-stabilized amplifiers where reductions in cost, noise, size, and power consumption are desired, and for monolithic op amps where elimination of the offset nulling potentiometer is desirable.
The pinout of the OP-07 allows direct replacement of 725, 108, and OP-05 types without circuit changes while 741 devices may be replaced by removal of the nulling potentiometer. HA-2900 series chopper-stabilized amplifiers may be replaced by removing the two \(0.1 \mu \mathrm{~F}\) capacitors and the 1500 pF capacitor whenever cost or noise reductions are required. Table 2 is included to show comparative performance in wide temperature range applications.
Table 3 compares various OP-07 versions with competitive op amps and over the \(0^{\circ} / 70^{\circ} \mathrm{C}\) temperature range. An absence of noise and long-term stability specifications for


Figure 5A. Untrimmed Offset Voltage vs Temperature


Figure 5B. Offset Voltage Stability vs Time


Figure 5C. Input Wideband Noise vs Bandwidth ( \(\mathbf{0 . 1 H z}\) to Frequency Indicated)
some amplifiers should caution potential users of possible deficiencies in those areas. This same comment would apply to "typical-only" specifications since accurate predictions of circuit performance can only be made with a fully specified device.

\section*{PERFORMANCE}

The low frequency noise photograph in Figure 6A shows \(0.35 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) input voltage noise \((0.1 \mathrm{~Hz}\) to 10 Hz\()\), the best performance available in an instrumentation op amp at this writing. The wideband voltage noise comparison photo-
graph (Figure 7A) shows relative performance of a OP-07 and a monolithic chopper in the same X100 configuration; the chopper is seen to have at least \(200 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) noise referred to the input. Clearly, low \(\mathrm{V}_{\text {OS }}\) specifications are not very meaningful if input voltage noise is the predominant error factor.
Chopper-frequency noise is a common mode current noise occurring at the chopping frequency due to switching transients. The effect of a \(500 \mathrm{k} \Omega\) source mismatch is shown in the wideband curent noise photograph comparing a OP-07 with a monolithic chopper in the non-inverting buffer application (Figure 7B). High source impedance circuits require low

Table 2. Military Temperature Range Performance Comparison
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Manufacturer's Part Number & \(V_{\text {OS }}\) Maximum
\[
-55^{\circ} /+125^{\circ} \mathrm{C}
\] & TCV \({ }_{\text {os }}\) Maximum \(-55^{\circ} /+125^{\circ} \mathrm{C}\) (Unnulled) & Voltage Noise Typical \(F=10 \mathrm{~Hz}\) & Current Noise Typical \(F=10 \mathrm{~Hz}\) & \[
\underset{\substack{\text { Maximum } \\ \text { Masion } /+125^{\circ} \mathrm{C}}}{\mathrm{I}_{\text {Bias }}}
\] & Long-Term Drift Typical \\
\hline OP-07A & \(60 \mu \mathrm{~V}\) & \(0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
\begin{array}{r}
10.3 \mathrm{nV} / \sqrt{\mathrm{Hz}}
\end{array}
\] & \[
\begin{aligned}
& 0.32 \mathrm{pA} / \\
& \sqrt{\mathrm{Hz}}
\end{aligned}
\] & 4nA & \(0.2 \mu \mathrm{~V} / \mathrm{mo}\) \\
\hline OP-07 & \(200 \mu \mathrm{~V}\) & \(1.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 10.3 \mathrm{nV} / \\
& \sqrt{\mathrm{Hz}}
\end{aligned}
\] & \[
\begin{array}{r}
0.32 \mathrm{pA} / \sqrt{\mathrm{Hz}}
\end{array}
\] & 6nA & \(0.2 \mu \mathrm{~V} / \mathrm{mo}\) \\
\hline HA-2900 & \(60 \mu \mathrm{~V}\) & \(0.6 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 900 \mathrm{nV} / \\
& \sqrt{\mathrm{Hz}}
\end{aligned}
\] & Not Specified (Chopper) & 1 nA & Not Specified \\
\hline OP-05A & \(240 \mu \mathrm{~V}\) & \(0.9 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
\begin{array}{r}
10.3 \mathrm{nV} / \\
\sqrt{\mathrm{Hz}}
\end{array}
\] & \[
\begin{array}{r}
0.32 \mathrm{pA} \\
\sqrt{\mathrm{~Hz}}
\end{array}
\] & 4nA & \(0.2 \mu \mathrm{~V} / \mathrm{mo}\) \\
\hline OP-05 & \(700 \mu \mathrm{~V}\) & \(2.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
\begin{aligned}
& 10.3 \mathrm{nV} / \\
& \sqrt{\mathrm{Hz}}
\end{aligned}
\] & \[
\begin{array}{r}
0.32 \mathrm{pA} / \\
\sqrt{\mathrm{Hz}}
\end{array}
\] & 6 nA & \(0.2 \mu \mathrm{~V} / \mathrm{mo}\) \\
\hline \(\mu \mathrm{A} 725\) & \(1500 \mu \mathrm{~V}\) & \(5.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
15 \mathrm{mV} / \sqrt{\mathrm{Hz}}
\] & \[
1.0 \mathrm{pA} / \sqrt{\mathrm{Hz}}
\] & 200 nA & Not Specified \\
\hline LM108A & \(1000 \mu \mathrm{~V}\) & \(5.0 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) & \[
43 \mathrm{nV} / \sqrt{\mathrm{Hz}}
\] & Not Specified & \(3 n A\) & Not Specified \\
\hline
\end{tabular}

Table 3. Commercial Temperature Range Performance Comparison
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline Manufacturer's Part Number & & \[
\begin{gathered}
\text { Vos Maximum } \\
0^{\circ} / 70^{\circ} \mathrm{C}
\end{gathered}
\] & Long Term Drift Typical & Long Term Typical Maximum & Voltage Noise Maximum 0.1 Hz to 10 Hz & Voltage Noise Maximum 0.1 Hz to 10 Hz \\
\hline OP-07A & (M) & \(45 \mu \mathrm{~V}\) & \(0.2 \mu \mathrm{~V} / \mathrm{mo}\) & \(1.0 \mu \mathrm{~V} / \mathrm{mo}\) & \(0.35 \mu V_{p-p}\) & \(0.6 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) \\
\hline OP-07 & (M) & \(130 \mu \mathrm{~V}\) & \(0.2 \mu \mathrm{~V} / \mathrm{mo}\) & \(1.0 \mu \mathrm{~V} / \mathrm{mo}\) & \(0.35 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) & \(0.6 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) \\
\hline OP-07E & (C) & \(130 \mu \mathrm{~V}\) & \(0.3 \mu \mathrm{~V} / \mathrm{mo}\) & \(1.5 \mu \mathrm{~V} / \mathrm{mo}\) & \(0.35 \mu V_{\text {p-p }}\) & \(0.6 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) \\
\hline OP-07C & (C) & \(250 \mu \mathrm{~V}\) & \(0.4 \mu \mathrm{~V} / \mathrm{mo}\) & \(2.0 \mu \mathrm{~V} / \mathrm{mo}\) & \(0.38 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) & \(0.65 \mu \mathrm{~V}_{\text {p-p }}\) \\
\hline LM108A & (M) & \(725 \mu \mathrm{~V}\) & Not Specified & Not Specified & Not Specified & Not Specified \\
\hline HA-2900 Chopper-Stabilized & (M) & \(60 \mu \mathrm{~V}\) & Not Specified & Not Specified & \(35 \mu \mathrm{~V}\)-p & Not Specified \\
\hline HA-2905 Chopper-Stabilized & (C) & \(80 \mu \mathrm{~V}\) & Not Specified & Not Specified & \(35 \mu \mathrm{~V}\)-p & Not Specified \\
\hline AD504M & (C) & \(545 \mu \mathrm{~V}\) & \(10 \mu \mathrm{~V} / \mathrm{mo}\) & Not Specified & Not Specified & \(0.6 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) \\
\hline AD508L & (C) & \(612 \mu \mathrm{~V}\) & Not Specified & \(10 \mu \mathrm{~V} / \mathrm{mo}\) & \(1.0 \mu \mathrm{~V}_{\text {p-p }}\) & Not Specified \\
\hline Typical Inverting-Only Chopper Module & (C) & \(95 \mu \mathrm{~V}\) & \(2.0 \mu \mathrm{~V} / \mathrm{mo}\) & Not Specified & \(1.7 \mu \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\) & Not Specified \\
\hline
\end{tabular}

\footnotetext{
\(\mathrm{M}=55^{\circ} /+125^{\circ} \mathrm{C}\) Range Device
}
\(\mathrm{C}=0^{\circ} /+70^{\circ} \mathrm{C}\) Range Device


Figure 6A. Low Frequency Noise


Figure 6B. Low Frequency Noise Test Circuit


Figure 7A. Wideband Voltage Noise vs Chopper
input noise currents, which as the photograph illustrates, can be larger than input bias current with certain operational amplifiers.

\section*{LONG-TERM V}

Input offset voltage drift over time has three components: warmup drift, first month drift, and trend line stability.
Warmup drift is a change in \(V_{\text {Os }}\) occurring in the first few minutes of operation. In order to produce high volumes of OP-07s, \(\mathrm{V}_{\mathrm{OS}}\) is measured 0.5 seconds after application of


Figure 7B. Wideband Current Noise vs Chopper
power using automated test equipment. The pass limits are "guardbanded" or made small enough with respect to \(V_{\text {OS }}\) maximum specification to compensate for not having directly observed warmup drift.
The first month stabaility, defined as changes in \(\mathrm{V}_{\mathrm{OS}}\) from one hour to 30 days, is typically \(2.5 \mu \mathrm{~V}\). Even with closely maintained equipment, individual measurements with time can suffer from inaccuracies on the order of a half-microvolt due to low frequency noise and slight temperature variations. Fortunately, over a large number of measurements these errors tend to integrate out, and an accurate trend line can be defined.
The trend line is defined as the drift per month averaged over the month one to month twelve period, and is generally an order of magnitude better than the first month drift (Figure 5B). Over 1.7 million device hours of testing and characterization have been logged in order to accurately specify longterm \(\mathrm{V}_{\text {OS }}\) stability. Results indicate an average trend line drift of \(0.2 \mu \mathrm{~V} /\) month-outstanding stability performance for any amplifier, regardless of its technological approach.

\section*{LONG-TERM Vos TESTING CONDITIONS}

The deceptively simple circuit of Figure 8 is used for longterm \(\mathrm{V}_{\mathrm{OS}}\) stability testing. Three absolutely essential conditions must exist for accurate measurements: still air, power supply accuracy, and long-term temperature control


Figure 8. Long-Term Offset Voltage Test Circuit

All components，including sockets and solder joints，are enclosed in a metal box to eliminate air movement and temperature gradients．Thermoelectric error voltages may be generated if the dissimilar metal junctions formed by solder joints and socket contacts are at different tempera－ tures．This effect is minimized by using＂low thermal＂solder （ \(70 \%\) Cadmium， \(30 \%\) Tin）and nonmetallic flux，such as Kes－ ter \＃1544，to avoid ionic contamination．
Although the power supply rejection ratio（PSRR）of the OP－07 is extremely high，nevertheless it should be consi－ dered as a potential error factor in long－term \(\mathrm{V}_{\mathrm{OS}}\) testing．The power supplies are verified to be at \(\pm 10 \mathrm{mV}\) before each set of weekly readings．This removes any possible significant errors due to the PSRR specification of \(110 \mathrm{~dB}(3 \mu \mathrm{~V} / \mathrm{Volt})\) ．
All long－term \(\mathrm{V}_{\text {Os }}\) testing is performed in a controlled labora－ tory environment of \(30^{\circ} \mathrm{C}\) to eliminate TCV OS, \(0.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) ，as an error possibility．

\section*{APPLICATIONS OF OP－07}

\section*{HIGH STABILITY VOLTAGE REFERENCE}

The simple bootstrapped voltage reference of Figure 9 pro－ vides a precise 10 volts virtually independent of changes in power supply voltage，ambient temperature，and output loading．Correct zener operating current of exactly 2 mA is maintained by R 1 ，a selected \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) resistor，connected to


Figure 9．High Stability Voltage Reference
the regulated output．Accuracy is primarily determined by three factors：the \(5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) temperature coefficient of D1， \(1 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) ratio tracking of R 2 and R 3 ，and operational ampli－ fier \(V_{O S}\) errors．
\(\mathrm{V}_{\text {OS }}\) errors，amplified by 1.6 （ \(\mathrm{A}_{\mathrm{VCL}}\) ），appear at the output and can be significant with most monolithic amplifiers．For example：an ordinary amplifier with \(\mathrm{TCV}_{\text {OS }}\) of \(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) con－ tributes \(0.8 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) of output error while the \(\mathrm{OP}-07\) at \(0.3 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\left(0.5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\right)\) effectively eliminates \(\mathrm{TCV}_{\mathrm{OS}}\) as an error consideration．
Perhaps the most easily overlooked accuracy requirement in this and many other critical circuits is long－term \(\mathrm{V}_{\text {OS }}\) stability． In this circuit，a 741 drifting at \(100 \mu \mathrm{~V} / \mathrm{mo}\) would cause \(200 \mathrm{ppm} /\) year of output drift－a very large amount．This type of problem is particularly troublesome in potted subassem－ blies where periodic recalibration is impossible．Use of the OP－07 at \(1 \mu \mathrm{~V} / \mathrm{mo}\) maximum avoids this potentially trouble－ some condition．

\section*{LARGE SIGNAL BUFFER－0．005\％WORST－CASE ACCURACY}

Unity gain large－signal buffers are one of the most common applications of operational amplifiers．The low \(\mathrm{V}_{\mathrm{OS}}\) and high CMRR of the OP－07 provide high accuracy，and small physi－ cal size is achieved due to the complete absence of external components．Performance over the appropriate temperature range is shown for the various OP－07 selections．Note that the errors on Table 4 are absolute worst－case numbers，a combination that would beextremely unlikely in actual prac－ tice．A figure closer to expected overall performance based on the RMS sum of typical errors is also included．Typical


Figure 10．Large Signal Voltage Buffer

Table 4．Large Signal Voltage Buffer Error Analysis
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Error Source} & \multicolumn{2}{|l|}{OP－07A－ \(55^{\circ} /+125^{\circ}\)} & \multicolumn{2}{|l|}{OP－07－55 \(/+125^{\circ}\)} & \multicolumn{2}{|l|}{OP－07E \(0^{\circ} /+70^{\circ}\)} & \multicolumn{2}{|l|}{OP－07C \(0^{\circ} /+70^{\circ}\)} \\
\hline & Min／Max & Typical & Min／Max & Typical & Min／Max & Typical & Min／Max & Typical \\
\hline \(\mathrm{V}_{\text {OS }}{ }^{1}\) & \(60 \mu \mathrm{~V}\) & \(25 \mu \mathrm{~V}\) & \(200 \mu \mathrm{~V}\) & \(60 \mu \mathrm{~V}\) & \(130 \mu \mathrm{~V}\) & \(45 \mu \mathrm{~V}\) & \(250 \mu \mathrm{~V}\) & \(85 \mu \mathrm{~V}\) \\
\hline \(\mathrm{I}_{\text {Bias }}{ }^{1}\) & \(80 \mu \mathrm{~V}\) & \(20 \mu \mathrm{~V}\) & \(120 \mu \mathrm{~V}\) & \(40 \mu \mathrm{~V}\) & \(110 \mu \mathrm{~V}\) & \(30 \mu \mathrm{~V}\) & \(180 \mu \mathrm{~V}\) & \(44 \mu \mathrm{~V}\) \\
\hline CMRR \({ }^{1}\) & \(50 \mu \mathrm{~V}\) & \(7 \mu \mathrm{~V}\) & \(50 \mu \mathrm{~V}\) & \(7 \mu \mathrm{~V}\) & \(70 \mu \mathrm{~V}\) & \(7 \mu \mathrm{~V}\) & \(141 \mu \mathrm{~V}\) & \(10 \mu \mathrm{~V}\) \\
\hline PSRR \({ }^{1}\) & \(40 \mu \mathrm{~V}\) & \(10 \mu \mathrm{~V}\) & \(40 \mu \mathrm{~V}\) & \(10 \mu \mathrm{~V}\) & \(63 \mu \mathrm{~V}\) & \(13 \mu \mathrm{~V}\) & \(100 \mu \mathrm{~V}\) & \(20 \mu \mathrm{~V}\) \\
\hline Gain \({ }^{1}\) & \(50 \mu \mathrm{~V}\) & \(25 \mu \mathrm{~V}\) & \(67 \mu \mathrm{~V}\) & \(25 \mu \mathrm{~V}\) & \(56 \mu \mathrm{~V}\) & \(22 \mu \mathrm{~V}\) & \(100 \mu \mathrm{~V}\) & \(25 \mu \mathrm{~V}\) \\
\hline \(\Delta V_{\text {OS }} 5\) Years & \(60 \mu \mathrm{~V}\) & \(12 \mu \mathrm{~V}\) & \(60 \mu \mathrm{~V}\) & \(12 \mu \mathrm{~V}\) & \(90 \mu \mathrm{~V}\) & \(18 \mu \mathrm{~V}\) & \(120 \mu \mathrm{~V}\) & \(24 \mu \mathrm{~V}\) \\
\hline Total & \(340 \mu \mathrm{~V}\) & \(44 \mu \mathrm{~V}^{*}\) & \(537 \mu \mathrm{~V}\) & \(78 \mu \mathrm{~V}^{*}\) & \(519 \mu \mathrm{~V}\) & \(63 \mu \mathrm{~V}^{*}\) & \(891 \mu \mathrm{~V}\) & \(104 \mu \mathrm{~V}^{*}\) \\
\hline Percent Full Scale & 0．0034\％ & 0．0005\％＊ & 0．0054\％ & 0．0008\％＊ & 0．0052\％ & 0．0006\％＊ & 0．009\％ & 0．001\％＊ \\
\hline
\end{tabular}

\footnotetext{
＊RMS Calculation
\({ }^{1}\) Full operating temperature range specification．
}


Figure 11. D/A Converter Test System
military temperature range error for the OP-07A is \(44 \mu \mathrm{~V}\)-far smaller than most other amplifiers' input offset voltage error alone.

\section*{CALIBRATION-FREE DAC SYSTEM}

The circuit of Figure 11 is part of an automated test system used for measuring 6-bit to 10-bit DAC nonlinearity at each possible digital input code combination. It detects the largest difference between a 14-bit linear reference DAC and a unit under test, and generates an output voltage that is directly proportional to nonlinearity as a percentage of full scale.
Reference DACs are frequently supplied having currentoutput only, with selection of a summing amplifier left up to the user. Summing amplifier characteristics must not cause degradation of reference DAC linearity, full-scale, or zero scale performance or erroneous testing could occur. In addition, \(\mathrm{V}_{\text {OS }}\) errors are direct zero scale output errors, so both long-term \(\mathrm{V}_{\text {OS }}\) stability and drift over temperature are important. Using a OP-07, total \(E_{\text {REF }}\) errors due to op amp performance are estimated at less than \(100 \mu \mathrm{~V}\) or 0.2 LSB on a 14-bit base, permanently eliminating zero calibration while maintaining test system accuracy. Summing amplifier applications requiring higher speed should use the composite amplifier of Figure 12


Figure 12. High Speed, Low Vos Composite Amplifier

Another 0P-07 is used in the dfference amplifier for high common mode rejection and \(\mathrm{V}_{\text {OS }}\) stability. This op amp is well-suited for critical test system circuits, providing accurate measurements, high reliability, and calibration-free operation.

\section*{COMPOSITE SUMMING AND AMPLIFIER WITH HIGH SLEW RATE AND LOW \(V_{\text {os }}\)}

The circuit configuration of Figure 12 is a method for obtaining a \(18 \mathrm{~V} / \mu\) s slew rate with OP-07 \(\mathrm{V}_{\text {OS }}\) characteristics. \(\mathrm{V}_{\text {OS }}\) of A2 ( 3 mV ) is continuously nulled by forcing the sum node to equal \(V_{\text {OS }}\) of \(A 1\) through a secondary feedback loop formed by R1, R2, A2's input stage, and R3. An error due to I Bias of A2 limits practical values of feedback resistances to a maximum of \(5 \mathrm{k} \Omega\) in most applications; a fast FET input op amp could be used as A2 to reduce the circuit's bias current to approximately 2 nA . The circuit is also good as a current-output DAC summing amplifier because zero scale offset adjustments are not required and high speed is preserved. Composite connections such as this are generally quite cost-effective compared to single op amps having both high slew rate and good \(V_{\text {OS }}\) specifications.

\section*{ABSOLUTE VALUE CIRCUIT WITH MINIMUM ERROR}

This circuit provides precise full-wave rectification by inverting negative-polarity input voltages and operating as a unitygain buffer for positive-polarity inputs. It is useful for conditioning inputs to unipolar A to D's, positive peak detectors, single quadrant multipliers, and magnitude-only measurement systems. A polarity indication for sign plus magnitude applications is present at the output of A1.
For a positive input, the circuit operates as two stages of inverting unity-gain amplification. As the input goes positive, the output of A1 becomes negative, turning D2 off and D1 on, placing the junction of R3 and R4 at \(-E_{I N}\). \(V_{A}\) is at zero volts because D2 is off and only insignificant A2 bias current flows in R2. A2 operates as a second inverting unity-gain stage and \(E_{O}\) equals \(E_{I N}\).
For negative inputs, the first stage gain to point \(V_{A}\) is \(-2 / 3\) because D2 is on, D1 is off, and \(1 / 3\) of the input current, \(E_{\text {IN }} / R 1\), flows in R3 and R4. The second stage is operated in a
non－inverting gain of 1.5 configuration with \(\mathrm{V}_{\mathrm{A}}\) as its input， giving an over－all circuit gain of -1 ．
Using conventional op amps，input offset voltage is usually the predominent error factor because it is doubled and added to \(\mathrm{E}_{I N}\) ．For example，with \(\mathrm{E}_{\mathrm{IN}}\) of 100 mV ，only 0.5 mV of \(V_{\text {Os }}\) will cause \(1 \%\) output error．Clearly，A1 and A2 must be low \(\mathrm{V}_{\mathrm{OS}} \mathrm{Op}\) amps to achieve high accuracy over the full input voltage range．By using a OP－07，performance is mainly a function of resistor ratio matching and diode leakages．Gain errors due to resistor matching will typically be less than \(0.3 \%\) when R2－R4 are within \(0.01 \%\) of R1＇s value．Low leakage diodes should be used to prevent errors from reverse current flow in R2 or R3 which would appear as \(\mathrm{V}_{\mathrm{OS}}\) error of A2．


Figure 13．Precision Absolute Value Circuit

\section*{PRECISION SUMMING AMPLIFIER WITH NO ADJUSTMENTS}

Figure 14 shows the basic op amp connection for analog computation，a precision summing amplifier．Analog com－ puters use several of these stages connected in combina－ tions to produce continuous outputs that are a function of multiple input variables．Single－stage accuracy is important because errors accumulate throughout a system and deter－ mine its over－all performance．Some analog computers require time－consuming and annoying recalibration of each


Figure 14．Adjustment－Free Precision Summing Amplifier
stage at weekly or monthly intervals to compensate for long－ term \(\mathrm{V}_{\mathrm{OS}} \mathrm{drift}\) ．This circuit，with \(1 \mu \mathrm{~V}\) to \(2 \mu \mathrm{~V}\) per month maxi－ mum change in \(\mathrm{V}_{\mathrm{OS}}\) ，completely eliminates periodic calibra－ tion while insuring long－term accuracy．
Single－stage maximum full scale errors contributed by the op amp range from \(0.001 \%\) for a OP－07A to \(0.004 \%\) for a OP－07C．This makes resistor－related errors of ratio matching and temperature tracking the major accuracy considera－ tions．Instrumentation quality operational amplifiers with ultra－low \(\mathrm{V}_{\mathrm{OS}}\) allow simple construction of high performance summing and differencing amplifiers．

\section*{INSTRUMENTATION AMPLIFIERS FOR THERMOCOUPLES}

Thermocouples are very low voltage output temperature transducers requiring differential DC amplification before linearization and display．Typical full scale outputs are under 50 mV with some types having as low as \(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) sensitivity．
These very small input signals often have sizable common mode voltages present because the thermocouples are fre－ quently located in high－noise industrial environments．The single op－amp instrumentation amplifier of Figure 15 has the high common mode rejection and long－term accuracy re－ quired for this stringent application．
The amplifier achieves about 100 dB of common mode vol－ tage rejection over a full \(\pm 13\) volt range when the ratios of R2／R1 and R4／R3 are matched within 0．01\％．R1B and R3B are usually around \(1 \mathrm{k} \Omega\) ，a value large in respect to line resist－ ance but small enough to make voltage drops from input bias currents negligible．Input voltages and \(V_{O S}\) are both ampli－ fied by 200 so \(V_{\text {Os }}\) changes，either long－term or due to temperature，can cause direct output error．For example， with a \(5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\) thermocouple，the OP－07A holds this error factor to \(0.05^{\circ} \mathrm{C} /\) year and \(1^{\circ} \mathrm{C}\) for an amplifier operating temperature range of \(100^{\circ} \mathrm{C}\left(-25^{\circ} \mathrm{C}\right.\) to \(\left.+75^{\circ} \mathrm{C}\right)-\) a typical industrial environment．For \(0^{\circ} \mathrm{C}\) to \(70^{\circ} \mathrm{C}\) applications，the low－cost OP－07C holds output error due to a change in \(\mathrm{V}_{\mathrm{OS}}\) below \(1^{\circ} \mathrm{C}\) year and \(2^{\circ} \mathrm{C}\) over the full commercial operating temperature range．
The circuit is useful whenever small differential signals from low－impedance sources must be accurately amplified in the presence of large common mode voltages．


Figure 15．High Stability Thermocouple Amplifier

\section*{CONCLUSIONS}

The OP-07 Ultra-Low Offset Voltage Operational Amplifier is a cost-effective monolithic alternative to the chopperstabilized amplifier and is suitable for a wide variety of critical applications. An internal trimming procedure achieves significant improvements over previous bipolar designs in offset voltage, noise levels, and long-term stability at a moderate cost. For the first time, a complete precision IC op amp is available requiring no external components whatsoever for general application, thus increasing reliability by decreasing system complexity. The adjustment-free, fully interchangeable device allows tremendous simplification of cali-
bration and field servicing procedures. This is a most powerful and cost-effective design tool - chopper-type performance and bipolar prices with 741 ease-of-operation.

\section*{REFERENCES}
1. Minimizing Offset Voltage Drift with Temperature in Monolithic Operational Amplifiers, G. Erdi, Proceedings of the National Electronic Conference, Volume 25, 1969
2. A Low Drift, Low Noise Monolithic Operational Amplifier for Low Level Signal Processing, G. Erdi, Fairchild Semiconductor Application Brief \#136, July 1969

\title{
APPLICATION NOTE 14 INTERFACING PRECISION MONOLITHIC'S DIGITAL-TO-ANALOG CONVERTERS WITH CMOS LOGIC By Donn Soderquist
}

The rise in popularity of CMOS logic has created a demand for digital-to-analog converters with CMOS-compatible logic inputs. PMI DACs allow simple CMOS interfacing in most applications. Since interfacing is easily achieved, the proven advantages of low-cost and high speed are available to both TTL and CMOS system designers. This application note discusses interfacing methods and rules for both voltage and current output types and describes several typical CMOS system applications.

\section*{INTERFACING THE DAC-08/20}

The DAC-08 design incorporates a unique logic input circuit which enables direct interface to all popular families and provides maximum noise immunity. This feature is made possible by the large input swing capability, \(2 \mu \mathrm{~A}\) logic input current and completely adjustable logic threshold voltage. For \(\mathrm{V}-=-15 \mathrm{~V}\), the logic inputs may swing between -10 V and +18 V . This enables direct interface with +15 V CMOS logic, even when the DAC-08 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by: V - plus ( \(\mathrm{I}_{\mathrm{REF}} \cdot 1 \mathrm{k} \Omega\) ) plus 2.5 V . The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic control pin (Pin 1, \(\mathrm{V}_{\mathrm{LC}}\) ). It should be noted that Pin 1 will source approximately \(100 \mu \mathrm{~A}\); external circuitry should be designed to accommodate this current.
Fastest settling times are obtained when Pin 1 sees a low impedance. If Pin 1 is connected to a resistive divider, as in Figure 1, it should be bypassed to ground by a \(0.1 \mu \mathrm{~F}\) capacitor.


Figure 1. DAC-08/20 CMOS Interfacing with True CMOS Threshoid

\section*{INTERFACING THE DAC-76/86/87/88/89}

These companding D/A converters are similar to the DAC-08 in that the input logic threshold is two diode drops positive with respect to the logic control pin. However, more current flows into the logic control pin requiring active current sourcing as shown below.
\(\mathrm{V}_{\mathrm{LC}}(\operatorname{Pin} 10)\) is placed as a potential which is 1.4 V below the desired logic input switching threshold. However, this voltage source must be capable of sourcing and sinking a changing current at Pin 10. The negative voltage at the logic inputs must be limited to +10 V with respect to \(\mathrm{V}-(\operatorname{Pin} 13)\).

\section*{INTERFACING THE DAC-210}

Use the same circuit as in Figure 2 except connect to Digital Ground, Pin 11. Input logic threshold will be 1.4 V above the potential at Pin 11.


NOTES:
1. SET THE VOLTAGE "A" TO BE AT THE DESIRED LOGIC INPUT SWITCHING THESHOLD.
2. ALLOWABLE RANGE OF LOGIC THRESHOLD IS TYPICALLY -5 V TO +13.5 V WHEN OPERATING ON \(\pm 15 \mathrm{~V}\) SUPPLIES.

Figure 2. Interfacing Circuit For CMOS Logic Inputs

\section*{INTERFACING THE DAC-02/03/04/05/06}

Five complete voltage output monolithic DACs are described in this section: the DAC-02/5 and DAC-03, 10-bit plus sign devices, and the DAC-04/06 10-bit two's complement coded converters. These DACs are well-suited to use in

CMOS systems as their complete, internal temperaturecompensated references eliminate the external reference voltage requirement, a major source of power dissipation, drift, and cost in some CMOS compatible designs.
These DACs have logic input stages which require about \(1 \mu \mathrm{~A}\) and are capable of operation with inputs between - 5 volts and. \(V+\) less 0.7 volt. This wide input voltage range allows direct CMOS interfacing in many applications, the exception being where the CMOS logic and D/A converter must use the same power supply.

In this special case, the diode should be placed in series with the CMOS driving device's \(V_{D D}\) lead as shown in Figure 3. The diode limits \(V_{D D}\) to \(V+\) less 0.7 volt - since the output from the CMOS device cannot exceed this value, the DAC's maximum input voltage rule is satisfied. Summarizing: in all applications, these high-speed DACs require either no interfacing components, or, at most, a single inexpensive diode for full CMOS compatibility.


Figure 3. DAC-02/03/04/05/06 CMOS Interfacing

\section*{INTERFACING THE DAC-100 AND DAC-01}

The DAC-100, a complete 10 -bit monolithic fast current output DAC is available in a wide range of electrical grades and packages. This device requires only about \(1 \mu \mathrm{~A}\) of input current into each logic stage. Similar logic input stages are used in the DAC-01, a complete voltage output 6-bit DAC. One rule must be observed when interfacing these DACs with CMOS inputs: logic input voltages should not exceed 6.5 volts or \(\mathrm{V}+\), whichever is smaller. To provide an understanding of this rule, it is necessary to discuss the logic input stage design.

\section*{DAC-100 LOGIC INPUT STAGE DESIGN}

For simplicity, only one of the ten identical input circuits is shown in Figure 4. The DAC-100 uses a fast current-steering technique that switches a bit-weighted current between the positive supply \((\mathrm{V}+)\) and the analog output, which is usually constrained to be at zero volts (virtual ground) by an external summing amplifier.
Switching is accomplished by forward biasing Q4, a diodeconnected transistor, for the bit "ON" condition and back


Figure 4. DAC-100 Logic Input Stage
biasing Q4 in the "OFF" condition. For the "ON" condition ( \(\mathrm{V}_{\text {IN }} \leq 0.7\) volts), Q3 is "OFF" - all of the bit-weighted current, \(I_{1}\), flows from the analog output through Q4 and ultimately to V - . In the "OFF" condition ( \(\mathrm{V}_{\mathrm{IN}} \leq 2.1\) volts), Q3 is "ON", Q4 is back biased, and the bit-weighted current is sourced from the positive power supply instead of the analog output.
If \(\mathrm{V}_{I N}\) is too high, Q4's emitter-base junction will experience reverse breakdown and a fault condition will occur. Equation 1 describes this condition:
1. \(B V_{\mathrm{IH}}=\mathrm{V}_{\mathrm{BE} 1}+\mathrm{V}_{\mathrm{BE} 2}+\mathrm{V}_{\mathrm{BE} 3}+B V_{\mathrm{EB} 4} \cong 7.7\) volts

Using this relationship, it can be seen that a conservative input voltage limit would be around 6.5 volts. When the 6.5 V input limited is observed, DAC-100 operation with CMOS inputs is easily achieved as demonstrated in the following applications section.

\section*{CMOS COMPATIBLE OPERATION OF DAC-100 WITH \(\pm 6\) VOLT POWER SUPPLIES}

This is the most convenient method of interfacing a DAC-100 with CMOS logic. At \(\pm 6\) volts, DAC-100 power dissipation is only 80 mW , which is very small considering the inclusion of a complete internal reference. No interfacing components are required with \(\pm 5 \%\) power supplies, and the CMOS logic and DAC-100 can use the same +6 volt power supply. In this application the device is directly CMOS compatible.

\section*{HIGH LEVEL CMOS INTERFACING}

The block diagram in Figure 5 illustrates a convenient method for interfacing CMOS input levels between 6.5 volts and 15 volts with a DAC-100. Inexpensive and readily available CMOS hex buffer/converters step down the high-level inputs to TTL levels that cannot exceed 5 volts - clearly satisfying the input stage voltage rule.
In addition to level shifting, buffer/converters provide input coding flexibility since they are available as inverting (CD4049A) or noninverting (CD4050A) devices. This gives the


Figure 5. Block Diagram - CMOS to DAC-100 Interface
user a choice between negative-true and positive-true binary coding and allows the same basic DAC-100-to-CMOS interfacing method to be used in either type of application.

Since buffer/converter power consumption is very low, the required +5 volts can be provided by a simple regulator or even a resistive divider in some applications. In a multi-DAC system, one central, inexpensive 3-terminal IC regulator can supply several level shifting devices. Next, we will examine a complete circuit using all of these concepts in a highspeed CMOS compatible DAC.

\section*{COMPLETE CMOS COMPATIBLE DAC}

The complete, 10-bit, voltage output DAC in Figure 6 has CMOS input compatibility, high speed, and low-cost. Current output from the DAC-10 is accurately converted to a voltage by the Precision Monolithics OP-01, a high speed op amp which has been specifically designed for the DAC summing amplifier application. Input offset voltage of this op amp is typically 2 mV , eliminating the requirement for zero scale adjustment.

\section*{COMPLETE CMOS COMPATIBLE 'DAC DYNAMIC PERFORMANCE}

The dynamic performance, as shown in the photograph, is quite good. Slew rate is \(18 \mathrm{~V} / \mu \mathrm{S}\) while settling time to \(\pm 0.5 \%\) of full scale requires less than \(1.5 \mu \mathrm{~s}\). DC performance is also


Figure 6. Interfacing DAC-100 with \(\pm 15\) Volt CMOS Systems

good since DAC-100 nonlinearity is specified over the entire temperature range. In addition, the internal temperaturecompensated voltage reference provides minimum full scale drift and decreases overall circuit complexity.

\section*{LOW COST THREE IC CMOS COMPATIBLE A/D CONVERTER}

The diagram in Figure 7 is a modification of a previously published application note circuit substituting CMOS logic for TTL. All necessary logic for A to D conversion is contained in L1, a MC14559 CMOS successive approximation register. A conversion sequence is initiated by applying a positive pulse, with a width greater than one clock cycle, to the "Start Conversion" input. The analog input, applied to \(R_{s}\) and converted to a current, is compared successively to \(1 / 2\) scale, then \(1 / 4\) scale, and the remaining binarilydecreasing bit weights until it has been resolved within \(\pm 1 / 2\) LSB. At this time, "End of Conversion" changes to a logic " 1 " and the parallel answer is present in negative-true, binary-coded format at the register outputs.
Tracking A/D's may be similarly constructed using CD4029A up/down counters, a DAC-100, and a CMP-01 fast precision comparator.

\section*{CONCLUSION}

Precision Monolithics D/A converters may be easily incorporated into CMOS systems. Low current logic input stage designs allow simple interfacing with a minimum of external components. The low power dissipation, high speed output and low cost make this line of monolithic DACs attractive in CMOS system designs.


Figure 7. 8-Bit CMOS Compatible Three IC Successive Approximation AID Converter

\section*{INTRODUCTION}

Since operational amplifier specifications such as Input Offset Voltage and Input Bias Current have improved tremendously in the past few years, noise is becoming an increasingly important error consideration. To take advantage of today's high performance op amps, an understanding of the noise mechanisms affecting op amps is required. This paper examines noise contributions, both internal and external to an op amp, and provides practical methods for minimizing their effects.

\section*{BASIC NOISE PROPERTIES}

Noise, for purposes of this discussion, is defined as any signal appearing in an op amp's output that could not have been predicted by DC and AC input error analysis. Noise can be random or repetitive, internally or externally generated, current or voltage type, narrowband or wideband, high frequency or low frequency; whatever its nature, it can be minimized.

The first step in minimizing noise is source identification in terms of bandwidth and location in the frequency spectrum; some of the more common soures are shown in Figure 1, an 11-decade frequency spectrum chart. Some preliminary observations can be made: noise is present from DC to VHF from sources which may be identified in terms of bandwidth and frequency. Noise source bandwidths overlap, making noise a composite quantity at any given frequency. Most externally caused noise is repetitive rather than random and
can be found at a definite frequency. Noise effects from external sources must be reduced to insignificant levels to realize the full performance available from a low noise op amp.

\section*{EXTERNAL NOISE SOURCES}

Since noise is a composite signal, the individual sources must be identified to minimize their effects. For example, 60 Hz power line pickup is a common interference noise appearing at an op amp's output as a 16 ms sine wave. In this and most other situations, the basic tool for external noise source frequency characterization is the oscilloscope sweep rate setting. Recognizing the oscilloscope's potential in this area, Tektronix \({ }^{\circledR}\) manufactures several preamplifiers with variable bandwidth and frequency which allow quick noise source frequency identification. Another basic identification tool is the simple low pass filter as shown in Figure 2, where the bandpass is calculated by:
1) \(f_{O} \cong \frac{1}{2 \pi R C}\)

With such a filter, measurement bandpass can be changed from 10 Hz to 100 kHz ( \(\mathrm{C}=4.7 \mu \mathrm{~F}\) to 470 pF ), attenuating higher frequency components while passing frequencies of interest. Once identified, noise from an external source may be minimized by the methods outlined in Table 1 - the external noise source chart.


Figure 1. Frequency Spectrum of Noise Sources Affecting Operational Amplifier Performance

Table 1. External Noise Source Chart
\begin{tabular}{|c|c|c|c|}
\hline Source & Nature & Causes & Minimization Methods \\
\hline 60 Hz & Repetitive Interference & Powerlines physically close to op amp inputs. Poor CMRR at 60 Hz . Power Transformer primary-to-secondary capacitive coupling. & Reorientation of power wiring. Shielded transformers. Single point grounding. Battery power. \\
\hline 120Hz Ripple & Repetitive & Full wave rectifier ripple on op amp's supply terminals. Inadequate ripple consideration. Poor PSRR at 120 Hz . & Thorough design to minimize ripple. RC decoupling at the op amp. Battery power. \\
\hline 180 Hz & Repetitive EMI & 180 Hz radiated from saturated 60 Hz transformers. & Physical reorientation of components. Shielding. Battery power. \\
\hline Radio Stations & Standard AM Broadcast Through FM & Antenna action anyplace in system. & Shielding. Output filtering. Limited circuit bandwidth. \\
\hline Relay and Switch Arcing & High frequency burst at switching rate & Proximity to amplifier inputs, power lines, compensation terminals, or nulling terminals. & Filtering of HF components. Shielding. Avoidance of ground loops. Arc suppressors at switching source. \\
\hline Printed Circuit Board Contamination & Random Low Frequency & Dirty boards or sockets. & Thorough cleaning at time of soldering followed by a bakeout and humidity sealant. \\
\hline Radar Transmitters & High Frequency Gated At Radar Pulse Repetition Rate & Radar transmitters from long range surface search to short range navigational - especially near airports. & \begin{tabular}{l}
Shielding. \\
Output filtering of frequencies \(\gg\) PRR.
\end{tabular} \\
\hline Mechanical Vibration & Random \(<100 \mathrm{~Hz}\) & Loose connections, intermittent contact in mobile equipment. & Attention to connectors and cable conditions. Shock mounting in severe environments. \\
\hline Chopper Frequency Noise & Common Mode Input Current At Chopping Frequency & Abnormally high noise chopper amplifier in system. & Balanced source resistors. Use bipolar input op amps instead. Use premium low noise chopper. \\
\hline
\end{tabular}


Figure 2. Noise Frequency Analysis RC Low Pass Filter

\section*{POWER SUPPLY RIPPLE}

Power supply ripple at 120 Hz is not usually thought of as a noise, but it should be. In an actual op amp application, it is quite possible to have a 120 Hz noise component that is equal in magnitude to all other noise sources combined, and, for this reason, it deserves a special discussion.
To be negligible, 120 Hz ripple noise should be between 10 nV and 100 nV referred to the input of an op amp. Achieving these low levels requires consideration of three factors: the op amp's 120 Hz power supply rejection ratio (PSRR), the regulator's ripple rejection ratio, and finally, the regulator's input capacitor size.
PSRR at 120 Hz for a given op amp may be found in the manufacturer's data sheet curves of PSRR versus frequency as shown in Figure 3. For the amplifier shown, 120 Hz PSRR is about 74 dB , and to attain a goal of 100 nV referred to the input, ripple at the power terminals must be less than 0.5 mV . Today's IC regulators provide about 60 dB of ripple


Figure 3. PSRR vs Frequency (OP-07, OP-07C)
rejection; in this case the regulator input capacitor must be made large enough to limit input ripple to 0.5 V .
Externally-compensated low noise op amps can provide improved 120 Hz PSRR in high closed-loop gain configurations. The PSRR versus frequency curves of such an op amp are shown in Figure 4. When compensated for a closed-loop gain of \(1000,120 \mathrm{~Hz}\) PSRR is 115 dB . PSRR is still excellent at much higher frequencies allowing low ripple-noise operation in exceptionally severe environments.

\section*{POWER SUPPLY DECOUPLING}

Usually, 120 Hz ripple is not the only power supply associated noise. Series regulator outputs typically contain at


Figure 4．PSRR vs Frequency（OP－06）
least \(150 \mu \mathrm{~V}\) of noise in the 100 Hz to 10 kHz range；switching types contain even more．Unpredictable amounts of induced noise can also be present on power leads from many sources．Since high frequency PSRR decreases at \(20 \mathrm{~dB} /\) decade，these higher frequency supply noise components must not be allowed to reach the op amp＇s power terminals． RC decoupling，as shown in Figure 5，will adequately filter most wideband noise．Some caution must be exercised with this type of decoupling，as load current changes will modulate the voltage at the op amp＇s supply pins．


Figure 5．RC Decoupling

\section*{POWER SUPPLY REGULATION}

Any change in power supply voltage will have a resultant ef－ fect referred to an op amp＇s inputs．For the op amp of Figure 3 ，PSRR at DC is \(110 \mathrm{~dB}(3 \mu \mathrm{~V} / \mathrm{V})\) which may be considered as a potential low frequency noise source．Power supplies for low noise op amp applications should，therefore，be both low in ripple and well－regulated．Inadequate supply regula－ tion is often mistaken to be low frequency op amp noise．
When noise from external sources has been effectively minimized，further improvements in low noise performance are obtained by specifying the right op amp and through careful selection and application of the associated com－ ponents．

\section*{OPERATIONAL AMPLIFIER INTERNAL NOISE \\ OP AMP NOISE SPECIFICATIONS}

Most completely specified low noise op amp data sheets specify current and voltage noises in a 1 Hz bandwidth and low frequency noise over a range of 0.1 Hz to 10 Hz ．To minimize total noise，a knowledge of the deviation of these specifications is useful．In this section，the reader is pro－ vided with an explanation of basic op amp－associated ran－ dom noise mechanisms and introduced to a simplified method for calculating total input－referred noise in typical applications．

\section*{RANDOM NOISE CHARACTERISTICS}

Op amp－associated noise currents and voltages are ran－ dom．They are aperiodic and uncorrelated to each other and have Gaussian amplitude distributions，the highest noise amplitudes having the lowest probability．Gaussian ampli－ tude distribution allows random noises to be expressed as rms quantities；multiplying a Gaussian rms quantity by six results in a peak－to－peak value that will not be exceeded \(99.73 \%\) of the time（this is a handy rule－of－thumb for noise calculations）．
The two basic types of op amp－associated noises are white noise and flicker noise（1／f）．White noise contains equal amounts of power in each Hertz of bandwidth．Flicker noise is different in that it contains equal amounts of power in each decade of bandwidth．This is best illustrated by spec－ tral noise density plots such as in Figures 6 and 7．Above a certain corner frequency，white noise dominates；below that frequency flicker（1／f）noise is dominant．Low noise corner frequencies distinquish low noise op amps from general purpose devices．

\section*{SPECTRAL NOISE DENSITY}

To utilize Figures 6 and 7，let us consider the definition of spectral noise density：the square root of the rate of change of mean－square noise voltage（or current）with frequency （Equation 2）．
2A．\(\quad e_{n}{ }^{2}=\frac{d}{d f}\left(E_{n}\right)^{2}\)
2B．\(\quad i_{n} 2=\frac{d}{d f}\left(I_{n}\right)^{2}\)
3A．\(E_{n}=\sqrt{f_{L} \int^{f_{H}} e_{n}{ }^{2} d f}\)
3B．\(I_{n}=\sqrt{f_{L} \int^{f_{H}} i_{n}{ }^{2} d f}\)

Figure 6．OP－06 Noise Voltage


Figure 7. OP-06 Noise Current
\[
\text { Where: } \begin{aligned}
e_{n}, i_{n} & =\text { Spectral noise density } \\
E_{n}, I_{n} & =\text { Total rms noise } \\
f_{H} & =\text { Upper frequency limit } \\
f_{L} & =\text { Lower frequency limit }
\end{aligned}
\]

Conversely, the rms noise value within a given frequency band is the square root of the definite integral of the spectral noise density over that frequency band (Equation 3). This means that three things must be known to evaluate total voltage noise ( \(E_{n}\) ) or current noise ( \(I_{n}\) ): \(f_{H} ; f_{L}\), and a knowledge of noise behavior over frequency.

\section*{WHITE NOISE}

White noise sources are defined to have a noise content that is equal in each Hertz of bandwidth, and Equation 3 may be rewritten for white noise sources as:
4. \(\quad E_{n}(w)=e_{n} \sqrt{f_{H}-f_{L}}\)
5. \(I_{n}(w)=i_{n} \sqrt{f_{H}-f_{L}}\)

It is therefore convenient to express spectral noise density in \(V / \sqrt{H z}\) or \(A / \sqrt{H z}\) where \(f_{H}-f_{L}=1 H z\). When \(f_{H} \geq 10 f_{L}\), the white noise expressions may be further reduced to:
6. \(E_{n}(w)=e_{n} \sqrt{f_{H}}\)
7. \(I_{n}(w)=i_{n} \sqrt{f_{H}}\)

\section*{FLICKER NOISE}

Since flicker noise content is equal in each decade of bandwidth, total flicker noise may be calculated if noise in one decade is known. The 0.1 Hz to 1 Hz decade noise content ( K ) is widely used for this purpose because the white noise contribution below 10 Hz is usually negligible.
8. \(\quad E_{n}(f) \cong K \sqrt{\frac{1}{f}}\)
9. \(I_{n}(f) K \sqrt{\frac{1}{f}}\)

When substituted in Equation 3, the expressions may be rewritten to:
10. \(E_{n}(f)=K \sqrt{I_{n} \frac{f_{H}}{f_{L}}}\)
11. \(I_{n}(f)=K \sqrt{I_{n} \frac{f_{H}}{f_{L}}}\)

\section*{FLICKER NOISE AND WHITE NOISE}

When corner frequencies are known, simplified expressions for total voltage and current noise ( \(\mathrm{E}_{\mathrm{N}}\) and \(\mathrm{I}_{\mathrm{N}}\) ) may be written:
12. \(E_{N}\left(f_{H}-f_{L}\right)=e_{n} \sqrt{f_{c e} l_{n}\left(\frac{f_{H}}{f_{L}}\right)+f_{H}-f_{L}}\)
13. \(I_{N}\left(f_{H}-f_{L}\right)=i_{n} \sqrt{f_{c i} I_{n}\left(\frac{f_{H}}{f_{L}}\right)+f_{H}-f_{L}}\)

Where: \(e_{n}=\) White noise voltage in a 1 Hz bandwidth
\(i_{n}=\) White noise current in a 1 Hz bandwidth
\(\mathrm{f}_{\mathrm{ce}}=\) Voltage noise corner frequency
\(\mathrm{f}_{\mathrm{ci}}=\) Current noise corner frequency
\(\mathrm{f}_{\mathrm{H}}=\) Upper frequency limit
\(f_{L}=\) Lower frequency limit
The two most important internally generated noise minimization rules are derived from Equation 12 and 13: limit the circuit bandwidth and use operational amplifiers with low corner frequencies.

\section*{NOISE SUMMATION}

In the spectral density discussion, the concepts of white noise and flicker noise were introduced. In Figure 8, the complete input-referred op amp noise model, internal white and flicker noise sources are combined into three equivalent input noise generators, \(\mathrm{E}_{\mathrm{N}}, \mathrm{I}_{\mathrm{N} 1}\) and \(\mathrm{I}_{\mathrm{N} 2}\). The noise current generators produce noise voltage drops across their respective source resistors, \(\mathrm{R}_{\mathrm{S} 1}\) and \(\mathrm{R}_{\mathrm{S} 2}\). The source resistors themselves generate thermal noise voltages, \(\mathrm{E}_{\mathrm{t} 1}\), and \(E_{t 2}\). Total rms input-referred voltage noise, over a given bandwidth, is the square root of the sum of the squares of the five noise voltage sources over that bandwidth.
\[
\text { 14. } E_{N T}\left(f_{H}-f_{L}\right)=\sqrt{E_{N}{ }^{2}+\left(I_{N 1} \cdot R_{S 1}\right)^{2}+\left(I_{N 2} \cdot R_{S}\right)^{2}+E_{t 1}{ }^{2}+E_{t 2^{2}}}
\]

Minimization of total noise requires an understanding of the mechanisms involved in each of the five generators. First, the white noise mechanisms, thermal and shot, are discussed, followed by the low frequency noise mechanisms, flicker and popcorn.

\section*{THERMAL NOISE}

Thermal (Johnson) noise is a white noise voltage generated by random movement of thermally-charged carriers in a resistance; in op amp circuits this is the type of noise produced by the source resistances in series with each input. Its rms value over a given bandwidth is calculated by:
15. \(E_{t}=\sqrt{4 k T R\left(f_{H}-f_{L}\right)}\)


Figure 8. Op Amp Noise Model

Where: \(k=\) Boltzmann's constant \(=1.38 \times\) \(10-23\) joules \(/{ }^{\circ} \mathrm{K}\)
\(\mathrm{T}=\) Absolute temperature, \({ }^{\circ} \mathrm{Kelvin}\)
\(R=\) Resistance in ohms
\(f_{\mathrm{H}}=\) Upper frequency limit in Hertz
\(f_{L}=\) Lower frequency limit in Hertz
At room temperature Equation 15 simplifies to:
16. \(E_{t}=1.28 \times 10^{-10} \sqrt{R\left(f_{H}-f_{L}\right)}\)

To minimize thermal noise ( \(E_{t 1}\) and \(E_{t 2}\) ) from \(R_{S 1}\) and \(R_{S 2}\), large source resistors and excessive system bandwidth should be avoided.
Thermal noise is also generated inside the op amp, principally from \(\mathrm{r}_{\mathrm{bb}}\), the base-spreading resistances in the input stage transistors. These noises are included in \(\mathrm{E}_{\mathrm{N}}\), the total equivalent input voltage noise generator.

\section*{SHOT NOISE}

Shot noise (Schottky noise) is a white noise current associated with the fact that current flow is actually a movement of discrete charged particles (electrons). In Figure 8, \(\mathrm{I}_{\mathrm{N} 1}\) and \(\mathrm{I}_{\mathrm{N} 2}\), above the \(1 / \mathrm{f}\) frequency, are shot noise currents which are related to the amplifier's DC input bias currents:
17. \(I_{S h}=\sqrt{2 q I_{B I A S}\left(f_{H}-f_{L}\right)}\)

Where: \(I_{\text {sh }}=\) RMS shot noise value in amps
\(\mathrm{q} \quad=\) Charge of an electron \(=1.59 \times 10-19\)
\(I_{B I A S}=\) Bias current in amps
\(f_{H} \quad=\) Upper frequency limit in Hertz
\(f_{L} \quad=\) Lower frequency limit in Hertz
At room temperature Equation 17 simplifies to:
18. \(I_{\text {sh }}=5.64 \times 10^{-10} \sqrt{I_{\text {BIAS }}\left(f_{H}-f_{L}\right)}\)

Shot noise currents also flow in the input stage emitter dynamic resistances ( \(r_{\mathrm{e}}\) ), producing input noise voltages. These voltages, along with the \(r_{b b}\), thermal noise, make up the white noise portion of \(E_{N}\), the total equivalent input noise voltage generator.

\section*{FLICKER NOISE}

In limited bandwidth applications, flicker (1/f) noise is the most critical noise source. An op amp designer minimizes flicker noise by keeping current noise components in the input and second stages from contributing to input voltage noise. Equation 19 illustrates this relationship:
19. \(\frac{i_{n_{\text {second stage }}}}{g_{m} \text { first stage }}=e_{n_{\text {input }}}\)

Another critical factor is corner frequency. For minimum noise the current and voltage noise corner frequencies must be low; this is crucial. As shown in Figure 9, low noise corner frequencies distinquish low noise op amps from ordinary industry-standard 741 types.
The photograph in Figure 10, taken using the test circuit of Figure 11, illustrates the flicker noise performance of the

OP-07. This device demonstrates proper attention to low noise circuit design and wafer processing and achieves a remarkable \(0.35 \mu\) V peak-to-peak input voltage noise in the 0.1 Hz to 10 Hz bandwidth.


Figure 9. Noise Voltage Comparison


Figure 10. OP-07 Low Frequency Noise


INPUT REFERENCE NOISE \(=\frac{V_{O}}{25,000}=\frac{5 \mathrm{mV} / \mathrm{cm}}{25,000}=200 \mathrm{nV} / \mathrm{cm}\)

Figure 11. Low Frequency Noise Test Circuit

\section*{POPCORN NOISE}

Popcorn noise (burst noise) is a momentary change in input bias current usually occurring below 100 Hz , and is caused by imperfect semiconductor surface conditions incurred during wafer processing. Precision Monolithics minimizes this problem through careful surface treatment, general cleanliness, and a special three-step process known as "Triple Passivation."

To begin the process, a specially treated thermal silicon dioxide layer is grown. This protects the junctions and also attracts any residual ionic impurities to the top surface of the oxide, where they are held fixed. Next, a layer of silicon nitride is applied to prevent the entry of any potential contamination or impurities. The third step is the thick glass overcoat which leaves only the bonding pads exposed. A cutaway view of a finished device is shown in Figure 12.


Figure 12. Triple PassivatedTM Integrated Circuit Process

Op amp manufacturers face a difficult decision in dealing with popcorn noise. Through careful low noise processing, it can be eliminated from almost all devices; alternatively, the processing may be relaxed, and finished devices must be individually tested for this parameter. Special noise testing takes valuable labor time, adds significant amounts to manufacturing cost, and ultimately increases the price a customer has to pay. At Precision Monolithics the low noise process alternative is used to manufacture high volumes of cost-effective low noise op amps.

\section*{TOTAL NOISE CALCULATION}

With data sheet curves and specifications, and a knowledge of source resistance values, total input-referred noise may be calculated for a given application. To illustrate the method, noise information from the Precision Monolithics OP-07 data sheet is reproduced in Figure 13. The first step is to determine the current and voltage noise corner frequencies so that the \(E_{N}\) and \(I_{N}\) terms of Equation 14 may be calculated using Equation 12 and 13.

\section*{CORNER FREQUENCY DETERMINATION}

In the input spot noise versus frequency curves of Figure 13, it may be seen that voltage noise \(\left(R_{s}=0\right)\) begins to rise at about 10 Hz . Lines projected from the horizontal (white noise) portion and sloped (flicker noise) portion intersect at 6 Hz , the voltage noise corner frequency ( \(f_{c e}\) ). In the center curve, excluding thermal noise from the source resistance,


Figure 13A. Input Spot Noise Voltage vs Frequency

ELECTRICAL CHARACTERISTICS at \(\mathrm{V}_{\mathrm{S}}= \pm 15 \mathrm{~V}\) and \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\), unless otherwise noted.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline PARAMETER & SYMBOL & CONDITIONS & MIN & \[
\begin{gathered}
\text { P. } 07 \\
\text { TYP }
\end{gathered}
\] & MAX & MIN & \[
\begin{gathered}
\text { OP-07 } \\
\text { TYP }
\end{gathered}
\] & MAX & UNITS \\
\hline Input Noise Voltage & \(e_{\text {np-p }}\) & 0.1 Hz to 10 Hz & - & 0.35 & 0.6 & - & 0.35 & 0.6 & \(\mu \mathrm{V}_{\mathrm{p} \text {-p }}\) \\
\hline \multirow[b]{3}{*}{Input Noise Voltage Density} & \multirow{3}{*}{\(e_{n}\)} & \(\mathrm{f}_{\mathrm{o}}=10 \mathrm{~Hz}\) & - & 10.3 & 18.0 & - & 10.3 & 18.0 & \multirow{3}{*}{\(n \mathrm{~V} / \sqrt{\mathrm{Hz}}\)} \\
\hline & & \(\mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz}\) & - & 10.0 & 13.0 & - & 10.0 & 13.0 & \\
\hline & & \(\mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz}\) & - & 9.6 & 11.0 & - & 9.6 & 11.0 & \\
\hline Input Noise Current & \(i_{\text {np-p }}\) & 0.1 Hz to 10 Hz & - & 14 & 30 & - & 14 & 30 & \(p A_{p-p}\) \\
\hline \multirow[t]{3}{*}{Input Noise Current Density} & \multirow{3}{*}{\(i_{n}\)} & \(\mathrm{f}_{\mathrm{O}}=10 \mathrm{~Hz}\) & - & 0.32 & 0.80 & - & 0.32 & 0.80 & \multirow{3}{*}{\(\mathrm{pA} / \sqrt{\mathrm{Hz}}\)} \\
\hline & & \(\mathrm{f}_{\mathrm{o}}=100 \mathrm{~Hz}\) & - & 0.14 & 0.23 & - & 0.14 & 0.23 & \\
\hline & & \(\mathrm{f}_{\mathrm{O}}=1000 \mathrm{~Hz}\) & - & 0.12 & 0.17 & - & 0.12 & 0.17 & \\
\hline Input Offset Voltage & \(\mathrm{V}_{\text {os }}\) & & - & 10 & 25 & - & 30 & 75 & \(\mu \mathrm{V}\) \\
\hline Long Term Input Offset Voltage Stability & \(\mathrm{V}_{\text {os }}\) /Time & & - & 0.2 & 1.0 & - & 0.2 & 1.0 & \(\mu \mathrm{V} / \mathrm{Mo}\) \\
\hline Input Offset Current & \(\mathrm{l}_{\text {os }}\) & & - & 0.3 & 2.0 & - & 0.4 & 2.8 & \(n \mathrm{~A}\) \\
\hline Input Bias Current & \(\mathrm{I}_{\mathrm{B}}\) & & - & \(\pm 0.7\) & \(\pm 2.0\) & - & \(\pm 1.0\) & \(\pm 3.0\) & nA \\
\hline \multicolumn{4}{|l|}{INPUT NOISE VOLTAGE ( \(\mathrm{e}_{\mathrm{np} \cdot \mathrm{p}}\) )} & \multicolumn{3}{|r|}{INPUT NOISE CURRENT ( \(\mathrm{i}_{\text {np-p }}\) )} & & & \\
\hline \multicolumn{4}{|l|}{The peak-to-peak noise voltage in a specified frequency band.} & \multicolumn{6}{|c|}{The peak-to-peak noise current in a specified frequency band.} \\
\hline \multicolumn{4}{|l|}{INPUT NOISE VOLTAGE DENSITY ( \(\mathrm{e}_{\mathrm{n}}\) )} & \multicolumn{4}{|c|}{INPUT NOISE CURRENT DENSITY ( \(\mathbf{i n}_{\boldsymbol{n}}\) )} & & \\
\hline \multicolumn{4}{|l|}{The rms noise voltage in a 1 Hz band surrounding a specified value of frequency.} & \multicolumn{6}{|r|}{The rms noise current in a 1 Hz band surrounding a specified value of frequency.} \\
\hline
\end{tabular}

Figure 13B. OP-07 Ultra-Low Offset Voltage Op-Amp
current noise multiplied by \(200 \mathrm{k} \Omega\) is plotted as a voltage noise. Lines projected from the horizontal portion and sloped portions intersect at 60 Hz , the current noise corner frequency ( \(\mathrm{f}_{\mathrm{c}}\) ).

Equations 12 and 13 aiso require \(e_{n}\) and \(i_{n}\) for calculation of \(E_{N}\) and \(I_{N}\). To find \(e_{n}\) and \(i_{n}\), use the data sheet specification a decade or more above the respective corner frequencies; in this case \(e_{n}\) is \(9.6 \mathrm{nV} / \sqrt{\mathrm{Hz}}(1000 \mathrm{~Hz})\), and \(\mathrm{i}_{\mathrm{n}}\) is \(0.12 \mathrm{pA} / \sqrt{\mathrm{Hz}}\) \((1000 \mathrm{~Hz})\).

\section*{BANDWIDTH OF INTEREST}

To be summed correctly, each of the five noise quantities must be expressed over the same bandwidth, \(f_{H}-f_{L}\). At this time, assume \(f_{H}\) to be the highest frequency component that must be amplified without distortion. Note that \(e_{n}, i_{n}\), corner frequencies and bandwidth are independent of actual circuit component values. When doing noise calculations for a large number of circuits using the same op amp, these numbers only have to be calculated once.

\section*{TYPICAL APPLICATION EXAMPLE}

Figure 14A shows a typical X10 gain stage with a \(10 \mathrm{k} \Omega\) source resistance. In Figure 14B, the circuit is redrawn to show five noise voltage sources. To evaluate total inputreferred noise, the values of each of the five sources must be determined.


Figure 14A. Noise Analysis Circuit


Figure 14B. Noise Analysis Equivalent Circuit

Using Equation 16: \(\mathrm{E}_{\mathrm{t}}=\sqrt{\mathrm{R}\left(\mathrm{f}_{\left.\mathrm{H}^{-}-\mathrm{f}_{\mathrm{L}}\right)}\right.}\)
\(E_{t 1}=1.28 \times 10-10 \sqrt{(900 \Omega)(100 \mathrm{~Hz})}=0.04 \mu \mathrm{Vrms}\)
\(E_{\mathrm{t} 2}=1.28 \times 10-10 \sqrt{(10 \mathrm{k} \Omega)(100 \mathrm{~Hz})}=0.128 \mu \mathrm{Vrms}\) Next, calculate \(I_{N}\) using Equation 13 :
\(I_{N}=\sqrt{f_{c i} I_{n}\left(\frac{f_{H}}{f_{L}}\right)+f_{H}-f_{L}}\)
\(=0.12 \mathrm{pA} \sqrt{60 \mathrm{I}_{\mathrm{n}} \frac{100 \mathrm{~Hz}}{0.0001 \mathrm{~Hz}}+100-0.0001}\)
\(=3.66 \mathrm{pArms}\)
and:
\(\mathbf{I}_{\mathrm{N} 1} \cdot \mathbf{R}_{\mathbf{S} 1}=3.66 \mathrm{pA}(900 \Omega)=0.0033 \mu \mathrm{Vrms}\)
\(\mathrm{I}_{\mathrm{N} 2} \cdot \mathrm{R}_{\mathrm{S} 2}=3.66 \mathrm{pA}(10 \mathrm{k} \Omega)=0.0366 \mu \mathrm{Vrms}\)
Finally, \(\mathrm{E}_{\mathrm{N}}\) from Equation 12:
\[
\begin{aligned}
E_{N} & =e_{n} \sqrt{f_{c e} I_{n}\left(\frac{f_{H}}{f_{L}}\right)+f_{H}-f_{L}} \\
& =9.6 \mathrm{nV} \sqrt{6 I_{\mathrm{n}} \frac{100 \mathrm{~Hz}}{0.0001 \mathrm{~Hz}}+100-0.0001} \\
& =0.130{ }_{\mu} \mathrm{Vrms}
\end{aligned}
\]

Substituting in Equation 14:
14) \(E_{N T}\left(f_{H}-f_{L}\right)=\sqrt{E_{N}{ }^{2}+I_{N 1^{2}}{ }^{2} R_{S 1}{ }^{2}+I_{N{ }^{2}}{ }^{R_{S}{ }^{2}+E_{t 1}{ }^{2}+E_{t}{ }^{2}}}\)
\(=\sqrt{(.130 \mu \mathrm{~V})^{2}+(.0033 \mu \mathrm{~V})^{2}+(.0366 \mu \mathrm{~V})^{2}+(.04 \mu \mathrm{~V})^{2}+(.128 \mu \mathrm{~V})^{2}}\)
\(=0.19 \mu \mathrm{Vrms}\)
Total input-referred noise \(=1.14 \mu \mathrm{~V}\) peak-to-peak \((0.0001 \mathrm{~Hz}\) to 100 Hz ).

\section*{741 CALCULATION EXAMPLE}

The preceding calculation determined total noise in a given bandwidth using a low noise op amp. To place this level of performance into perspective, a calculation using the industry-standard 741 op amp in the circuit of Figure 14 is useful. Once again the starting point is corner frequency determination, using the data sheet curves of Figure 15: \(\mathrm{f}_{\mathrm{ce}}\) \(=200 \mathrm{~Hz} ; \mathrm{f}_{\mathrm{ci}}=2 \mathrm{kHz} ; \mathrm{e}_{\mathrm{n}} \cong 20 \mathrm{nV} / \sqrt{\mathrm{Hz}} ; \mathrm{i}_{\mathrm{n}}=0.5 \mathrm{pA} / \sqrt{\mathrm{Hz}}\).
Using these corner frequencies and noise magnitudes, \(\mathrm{E}_{\mathrm{N}}\) and \(I_{N}\) are calculated to be \(1 \mu \mathrm{Vrms}\) and 83 pArms respectively. Multiplying this noise current by the source resistance gives terms 2 and 3 of Equation 14 as shown below:
\[
\text { 14. } E_{N T}\left(f_{H}-f_{L}\right)=\sqrt{E_{N}{ }^{2}+I_{N 1^{2}} R_{S 1^{2}+} I_{N 2^{2}} R_{S 2^{2}}+E_{+1^{2}}+E_{+2^{2}}}
\]

Substituting in Equation 14:
\[
\begin{aligned}
& =\sqrt{(1 \mu \mathrm{~V})^{2}+(0.075 \mu \mathrm{~V})^{2}+(0.83 \mu \mathrm{~V})^{2}+(0.04 \mu \mathrm{~V})^{2}+(0.128 \mu \mathrm{~V})^{2}} \\
& =1.3 \mu \mathrm{Vrms}
\end{aligned}
\]

Total input-referred noise \(=7.8 \mu \mathrm{~V}\) peak-to-peak \((0.0001 \mathrm{~Hz}\) to 100 Hz ).
This is 6.8 times that of the low noise op amp example.
The calculation examples illustrate three rules for minimizing noise in operational amplifier applications:

Rule 1. Use an op amp with low corner frequencies.
Rule 2. Keep source resistances as low as possible.
Rule 3. Limit circuit bandwidth to signal bandwidth.


Figure 15A. Input Noise Voltage as a Function of Frequency


Figure 15B. Input Noise Current as a Function of Frequency

\section*{BANDWIDTH}

Effective circuit bandwidth must not be much greater than signal bandwidth or amplification of undesirable high frequency noise components will occur. Throughout the preceding calculations, an assumption of "bandwidth-ofinterest" was made, while in actual application the amplifier's bandwidth must be considered.

In Figure 16, the OP-07 frequency response curves show a rolloff of \(20 \mathrm{~dB} /\) decade; integration of the area under the curve will show the effective circuit noise bandwidth to be 1.57 times the 3dB bandwidth. In most closed-loop gain configurations, the amplifier's bandwidth may be greater than required, and output filtering, such as in Figure 17, could be used. As an alternate to output filtering, an integrating capacitor may be connected across the feedback resistor. Bandwidth may also be limited in some applications by overcompensating an externally-compensated low noise op amp, such as the SSS725.


Figure 16A. Open Loop Frequency Response


Figure 16B. Closed Loop Response for Various Gain Configurations


Figure 17. Output Filtering

\section*{MISCELLANEOUS NOISE MINIMIZATION METHODS}

Certain other noise mechanisms merit consideration: use metal film resistors; carbon resistors exhibit "excess noise", with both \(1 / f\) and white noise content being related
to DC applied voltage. The use of balanced source resistors, while sometimes good for DC error purposes, will increase noise; the balancing resistor is not required for op amps such as the OP-07, since \(\mathrm{I}_{\mathrm{O}} \cong \mathrm{I}_{\mathrm{B}}\). Keep noise in its proper perspective; minimize it without introducing additional DC errors. Use low noise op amps with overall DC specifications that will satisfy the application.

\section*{SUMMARY}

A summary of the major points to consider is as follows:
1. Minimize externally generated noise.
2. Choose an amplifier with low \(1 / f\) noise corner requencies.
3. Limit the circuit bandwidth to signal bandwidth.
4. Eliminate excessive resistance in the input circuit.

\section*{CONCLUSION}

Recent improvements in IC op amp DC specifications have made noise an important error consideration. From data sheet information and source resistance values, total inputreferred noise over a given bandwidth can be easily calculated. Total noise can be minimized by a thorough understanding of the various noise-generation mechanisms.

\section*{ACKNOWLEDGEMENTS}

The author wishes to express his thanks to George Erdi, the designer of the OP-06 and OP-07, for his patient technical assistance.

\section*{NOISE BIBLIOGRAPHY}
1. The OP-07 Ultra-Low Offset Voltage Op Amp - A Bipolar Op Amp That Challenges Choppers, Eliminates Nulling, AN-13, D. Soderquist and G. Erdi, Precision Monolithics Inc., Application Note 1974
2. Noise Performance of the Precision Monolithics SSS725 Instrumentation Operational Applifier, G. Erdi, Precision Monolithics Inc., Application Note 1971
3. Instrumentation Operational Amplifier with Low Noise, Drift, Bias Current, G. Erdi, Precision Monolithics Inc., Application Note 1973
4. Low Noise Electronic Design, C. D. Motchenbacher and F. C. Fitchen, John Wiley and Sons, 1973
5. Low-Frequency Noise Predicts When a Transistor Will Fail, A. Van der Ziel and H. Tong, Electronics, 39, November 28, 1966
6. Bistable Noise in Operational Amplifiers, S. Hsu, IEEE J. Solid-State Circuit SC-6, December 1971
7. Low-Noise Transistor Amplifiers, E. Chenette, Solid State Design, 5, February, 1964
8. Electrical Noise, A. Bennett, McGraw-Hill, 1960
9. Noise, A. Van der Ziel, Prentice-Hall, 1954

\title{
THE DAC-08 \\ By Donn Soderquist and John Schoeff
}

Today's fast computer and microprocessor-controlled systems frequently require A/D converters which will complete a conversion in one cycle time.
Until now, these high speed A/D converters have been expensive and difficult to build. Most designers have therefore chosen to purchase modular A/D converters typically ranging in price from \(\$ 100\) to \(\$ 400\). This application note describes three less costly A/D designs, with total conversion times of \(4 \mu \mathrm{~S}, 2 \mu \mathrm{~S}\), and \(1 \mu \mathrm{~S}\). These designs are implemented with the DAC-08, a recently announced high speed monolithic digital-to-analog converter. A discussion of basic successive approximation is given, followed by practical circuit designs.

\section*{SUCCESSIVE APPROXIMATION AID ADVANTAGES}

Successive approximation A/D conversion is the most popular choice in many systems today because it achieves


Figure 1. Flow Diagram for 3-Bit Successive Approximation A/D Conversion
high conversion rates at very low cost. Other methods, such as Tracking (Servo) or Staircase (Ramp), require up to " 2 "" clock cycles per conversion, where " \(n\) " is the number of bits of resolution, while successive approximation requires only " \(n+1\) " clock cycles. Finally, a designer can easily construct his A/D with readily available standard ICs.

\section*{BASIC SUCCESSIVE APPROXIMATION A/D CONVERSION}

A successive approximation A/D converter operates by comparing the analog input to a series of "trial" conversions; the first trial compares the input to the value of the most significant bit (MSB) or half of full scale. Figure 1 shows the progression of trials for a 3-bit converter. If the input is greater than the MSB value, the MSB is retained and the converter moves on to "trying" the next most significant bit, or three-quarters full scale. If the input had been less than the MSB, the logic would have turned the MSB off before going on to the next most significant bit, or one-quarter full scale. This "branching" continues until each successively smaller bit has been tried, with the entire process taking " \(n\) " trials.
To implement the logic for the successive approximation algorithm, a configuration similar to Figure 2 may be employed, wherein a start command places a "one" in the first bit of a shift register. This sets the first latch to "one" and turns on the DAC's MSB. If the comparator output remains low, the "one" will remain in the latch; if not, the latch


Figure 2. Successive Approximation A/D Converter
will be reset to zero before the next bit trial begins. The next clock cycle causes the shift register to place a "one" in the second bit, and a similar process continues until all bits have been tried. After the last bit's trial, the end-of-conversion output changes state indicating the parallel data is ready to be used.

\section*{CURRENT COMPARISON}

The previous discussion indicated that the function of the comparator was to perform a comparison between the analog input voltage and the output voltage of the DAC. Higher speed conversions may be achieved by using the output of a fast current output DAC directly. This may be implemented as shown in Figure 3, where the comparator examines the polarity of ( \(\mathrm{V}_{\mathrm{IN}}-I_{D A C} \mathrm{R}_{I N}\) ). Current comparison eliminates the need for a current-to-voltage converting op amp which is by far the slowest element in most D/A converters.


Figure 3. Current Comparison A/D Input

\section*{DYNAMIC CONSIDERATIONS}

The time required to complete an 8-bit successive approximation A/D conversion is determined by the length of 8 trials and their associated comparator decisions, plus one clock cycle. To minimize these periods, three dynamic considerations must be made:
1. DAC output current settling time to \(\pm 1 / 2\) LSB.
2. Comparator propagation delay with the available overdrive.
3. Logic propagation delay and setup time requirements.

For example, with a 500 ns DAC, a 500 ns comparator, and 100 nsec of logic delay, each of these cycles would require \(1.1 \mu \mathrm{~s}\). An 8 -bit conversion would take nine clock periods, or \(10 \mu \mathrm{~s}\). To design a fast A/D, each of these delays must be made as short as possible. In the next few paragraphs, practical methods of minimizing these delays are discussed.

\section*{DAC CURRENT SETTLING TIME}

The DAC-08 is a low cost monolithic current output DAC with 85 ns full scale settling time and is ideal for use in high
speed A/D converter designs. The internal logic switch design enables propagation delays of 35 ns for each of the 8 bits. Settling time of the LSB to within \(\pm 1 / 2\) LSB of final value is therefore 35 ns , with each successively more significant bit taking progressively longer. The MSB settles in 85 ns ; it is the dominant factor of full scale settling time. This performance is illustrated in the scope photo of Figure 4 , taken at the output of the test circuit of Figure 5.


Figure 4. Output Settling Time


Figure 5. Settling Time Measurement

A major factor affecting settling time is the RC time constant formed by the load resistance ( \(R_{L}\) ) and the DAC output capacitance ( \(C_{0}\) ) plus any stray capacitance present at the
summing node. Settling to within \(\pm 1 / 2\) LSB at 8 bits ( \(\pm 0.2 \%\) full scale) requires 6.2 RC time constants. For the DAC-08, the output capacitance is 15 pF ; as a result the output RC time constant is a major factor influencing settling time when \(R_{L}\) is greater than \(500 \Omega\) and dominates when \(R_{L}\) exceeds 900 .
This situation produces difficult requirements. Optimum DAC settling time occurs when \(R_{L} \leq 500 \Omega\), but for full scale currents of \(2 \mathrm{~mA}, 1 / 2 \mathrm{LSB}\) is only \(4 \mu \mathrm{~A}\). Thus, with a \(500 \Omega\) equivalent resistance, the voltage at the DAC output corresponding to \(1 / 2\) LSB is only 2 mV and is inadquate for high speed operation of many comparators. For this reason, \(R_{L}\) is usually larger than \(500 \Omega\), which is a necessary compromise between DAC settling time and comparator input overdrive requirements.

\section*{COMPARATOR CONSIDERATIONS}

All comparators respond fastest to large differential input voltages (high overdrive). This phenomenon is shown in Figure 6, a graph of response time vs input voltage for the Precision Monolithics' CMP-01. This low cost comparator provides DC characteristics compatible with 10 and 12-bit AID converters and has adequate speed for \(4 \mu\) s 8 -bit converters.


Figure 6. Response Time For 100 mV Step and Various Input Overdrives

For \(2 \mu \mathrm{~s}\) and \(1 \mu \mathrm{~S}\) designs, the AM686 was selected. It povides 12ns propagation with 2.5 mV overdrive, Schottky TTL outputs, and DC input specifications adequate for an 8 -bit A/D. Ultra-high speed requires considerable power. Maximum supply currents are 42 mA from the +5 V supply and 34 mA from the -5 V supply.

\section*{LOGIC CONSIDERATIONS}

A single DIP package, the AM2502 Successive Approximation Register, contains the logic for 8 -bit A/D converters operating at \(2 \mu \mathrm{~s}\) or greater conversion times. (Detailed descriptions of A/Ds constructed with the AM2502 and Precision Monolithics DACs are contained in AN-11,
available upon request.) A \(1 \mu \mathrm{~S}\) A/D requires special logic design using Schottky TTL and will be described in the detailed circuit description.

\section*{PRACTICAL 3 IC A/Ds}

When the required conversion time is \(\geq 2 \mu \mathrm{~s}\), the DAC-08's fast settling time enables very simple and low cost designs. A \(4 \mu \mathrm{~S}\) design is shown in Figure 7. At additional cost and increased power dissipation, changing the comparator to an AM686 results in a \(2 \mu \mathrm{~s}\) A/D. Every nanosecond counts in a \(1 \mu \mathrm{~S} A / D\), and the circuit necessarily increases in complexity. However, with the DAC-08, Schottky TTL logic, and attention to layout, a \(1 \mu \mathrm{~S}\) A/D can be constructed at low cost.


Figure 7. 3 IC Low Cost A/D Converter

\section*{ANALOG DESIGN}

The DAC-08AQ is useful in this design for several reasons. Its output full scale current is guaranteed to be 1.992 mA \(\pm 8 \mu \mathrm{~A}\), when a 10.000 V reference is connected to a \(5.000 \mathrm{k} \Omega\) resistor in series with Pin 14. In this design, the \(5 k \Omega\) is split to allow bypassing without capacitively loading the 10 volt source. For slightly higher speed, the total resistance may be reduced to \(2.5 \mathrm{k} \Omega\), thereby increasing \(\mathrm{I}_{\mathrm{O}}\) full scale to 3.984 mA , allowing a lower sum node resistance and lower RC time constant. (The DAC itself does not settle faster at 4 mA full scale current.) The DAC-08A maximum nonlinearity of \(\pm 0.1 \%\) full scale enables faster settling time to within \(\pm 1 / 2\) LSB ( \(\pm 0.2 \%\) full scale) for each bit trial than would be the case using a DAC with \(\pm 0.2 \%\) nonlinearity. Using the

\(\pm 0.2 \%\) nonlinearity DAC-08 or DAC-08E provides cost savings at an overall increase in conversion time. Both true and complementary current outputs are provided, and their summation is always \(I_{\text {full scale. }}\). In this design, \(I_{0}\) is connected to the analog input. Since \(I_{O}+I_{O}\) is constant, and \(I_{O}\) flows in R3, the DC input current is constant. Holding the A/D input current constant reduces buffer amplifier output impedance requirements. The buffer amplifier used in this application must have sufficient bandwidth to hold \(\mathrm{V}_{1 \mathrm{~N}}\) constant during a \(1 \mu \mathrm{~s}\) A/D conversion.

\section*{CALIBRATION AND ACCURACY}

In many applications calibration is not required. With a 10.000 V reference and \(\pm 0.05 \%\) tolerance resistors, the worst case full scale error is \(\pm 0.15 \%\). The zero scale error is totally dependent upon comparator input offset voltage and input bias current, and, in most cases, it may be tolerated. If the errors are not tolerable, then the following calibration procedure may be used.
Calibration of the A/D is done first at zero scale, then at full scale. The zero transition is set by R4, a resistor connected to the +10 volt reference. For 10 V full scale, the desired transition point between a code of 00000000 and 00000001 is at \(+20 \mathrm{mV}(+1 / 2 \mathrm{LSB})\). With an ideal comparator, R4 would be \(2.56 \mathrm{~m} \Omega\) ( 10 volts \(/ 3.9 \mu \mathrm{~A}\) ). Since comparators are less than ideal, R4 must also cancel out the comparator's input offset errors. With +20 mV applied at the analog input and using a low clock rate, select R4 to cause the output code to fluctuate between 00000000 and 0000 0001. (Do not install a pot for R2 or R4 since it will increase capacitance and inductance at the sum node.) Full scale is calibrated by applying +9.940 V to the analog input and trimming R2 until the output code fluctuates between 11111110 and 1111 1111. Alternatively, the reference voltage source may be adjusted for the same effect. This will be a small adjustment due to the DAC-08A's tight output full scale current relationship with the reference voltage. Once calibrated, accuracy is a function of temperature-induced drifts only.

\section*{A TYPICAL CONVERSION CYCLE}

A conversion is initiated by a high level at the Start input when the input 13 mHz clock makes a low to high transition. Approximately 9 ns later, the control logic generates a clear and reset pulse (Strobe) which causes several events: the 8 output flip-flops are cleared except for the MSB flip-flop 1 which is set to a "one"; both shift registers are cleared; the DAC has Bit 1 turned on, all others are off. The conditions for the first trial at half scale are now established.
As the DAC output settles, the comparator continuously examines the polarity at its noninverting input. For this case, with zero volts at the analog input, the comparator finds a negative voltage present; its output therefore is low. This low is applied to the "D" inputs of all 8 output flip-flops. Recall that 74S74 flip-flop outputs won't change until they are clocked by a positive transition at their CP inputs. At the time labeled 1 on the CP1 waveform, the reset and clear pulse, Strobe, returns high.
Shift Register Number 1 waits for a positive-going transition of CP2. At 2 time CP2 goes high, transferring a "one" from \(9 A-Q\) to \(9 B-Q ; 9 B-Q\) goes low, setting 2-Q high and clocking the comparator's "zero" into the Bit 1 flip-flop. The other six
flip-flops do nothing, because they are not clocked. Bit 1's answer is now latched, and Bit 2, 1/4 full scale, is being tried. The process continues with the shift register causing each bit to be tried from Bit 2 to Bit 8. After the Bit 8 decision, the EOC output goes high, indicating that the answer in parallel format is available at the 8 -bit outputs.

\section*{OUTPUT INTERFACING}

In continuous conversion operation, the most common connection, EOC is connected to the Start input. While the answer is available whenever EOC is high, it is convenient to use the positive-going edge of the Strobe output as a clock for two 74S175 quad "D" flip-flops used as an 8-bit storage latch. Since Strobe goes high before another conversion cycle begins, there is ample setup time for the latch; the answer has been steady for over 35ns.

\section*{OVERALL DESIGN}

Due to the bit settling time range of the DAC-08 from 85 ns for Bit 1 to 35 ns for Bit 8, progressively decreasing trial-anddecision periods would be ideal. Practically, such a timing sequence is difficult to generate at low cost, so a compromise was made: The first four bits allow 160ns for each trial-and-decision, while the last four bits allow 80 ns . This may be seen in the waveforms of Figure 9. The timing sequence is generated by shifting a "one" through two shift registers with in-phase clocks, one at 6.5 mHz derived from the other at 13 mHz .

Standard 74 Schottky TTL logic was selected for speed, compatibility with the AM686 comparator, ready availability, and price.


Figure 9. Timing Waveforms with Zero Volts input

A useful characteristic of the DAC－08 is its capability to directly interface with all popular logic families including TTL，CMOS，and ECL．For this design the DAC－08＇s logic control pin（Pin 1）is grounded to provide the proper TTL logic threshold．A design utilizing ECL could provide slight－ ly faster conversion time at increased power consumption．

\section*{LOGIC DESIGN}

The primary logic design element is the 74 S series positive－ edge－triggered＂D＂flip－flop．This type of flip－flop is useful in A／D designs because of several properties：
1．The propagation delay from Set to \(Q\) going high is only 3ns．

2．The information on the \(D\) input is transferred to the \(Q\) output only at a positive－going edge of CP．

3．Changes at the \(D\) input（comparator settling changes） are ignored when CP is in a steady state．

74574 dual＂D＂flip－flops are used for the 8 output latches and for the control logic，and 74S175 quad＂D＂flip－flops are used for the two shift registers．
Flip－flops 2 through 8 in the simplified schematic（Figure 10） perform two functions．Typical operation can be understood by examining the operation of Flip－Flop 2．When set by an input from Shift Register Number 1，the Q output of Flip－ Flop Number 2 goes high，which starts the trial of Bit 2 and acts as a clock which is the result of Trial 1，to Q of Flip－Flop 1．This basic connection，using the beginning of a new trial to clock the previous bit trial，is used on all eight output flip－ flops．The start of each bit trial is precisely coincident with clocking of the previous bit answer；so no time is wasted， and logic delays are reduced to setup times only．


Figure 10．Simplified Schematic \(1_{\mu} \mathrm{S}\) A／D

\section*{PRINTED CIRCUIT BOARD LAYOUT RULES}

For A/D designs generally, and high speed designs in particular, layout is important. Some of the more important rules are listed below:
1. Digital ground must be separated from analog ground; they must meet at only one common point.
2. Digital traces should not cross or be routed near sensitive analog areas; this is especially important near the sum node.
3. With Schottky TTL logic, the digital ground and \(V_{C C}\) traces should be large and contain provisions for generous bypassing.
4. The trace from the DAC output to comparator input (sum node) should be short, and it should be guarded by analog ground.
5. All analog components should be located as close as possible to the edge connector so that the input analog traces will be short.
6. The comparator's outputs should be routed away from its inputs, to minimize capacitive coupling and possible oscillation.

\section*{SYSTEM CONSIDERATIONS}

Typical system connections ar shown in Figure 11. Digital grounds and analog grounds meet at one point only keeping large power supply return currents away from the sensitive analog ground portion of the A/D system. Start is connected to EOC for continuous conversions, and Strobe is used to clock the parallel answer into an output register at the end of each conversion.

\section*{CONCLUSION}

The DAC-08 High Speed Monolithic DIA Converter greatly simplifies construction of high speed A/D converters. Designs using only three ICs achieve \(2 \mu\) s conversions, and \(1 \mu \mathrm{~s}\) conversion can be attained with additional logic. Techniques have been presented which allow the user to construct low cost, high speed A/D converters.


Figure 11. Typical System Connection

\title{
APPLICATION NOTE 17 DAC-08 APPLICATIONS COLLECTION By John Schoeff and Donn Soderquist
}

\section*{GENERAL DESCRIPTION}

There has been a trend in recent years toward providing totally dedicated digital-to-analog converters with limited applications versatility. This application note describes a new type of monolithic DAC designed for an extremely broad range of applications, the Precision Monolithics DAC-08.

Several unique design features of this low-cost DAC combine to provide total applications flexibility. Principal among them are: dual complementary, true current outputs; universal logic inputs capable of interfacing with any logic family; 85ns settling time; high-speed multiplying capability; and finally, the ability to use any standard system power supply voltages. A description of these features is given followed by specific applications using each feature.


Figure 1. The Flexible D/A Converter

\section*{OUTPUT}

\section*{HIGH VOLTAGE COMPLIANCE CURRENT OUTPUTS}

Many older current-output DACs actually have resistive outputs which must be terminated in a virtual ground. The DAC-08, however, is a true digitally-controlled current source with an output impedance typically exceeding 20M \(\Omega\).

Its outputs can swing between -10 V and +18 V with little or no effect on full-scale current or linearity. Some of the applications that require high output voltage compliance include:
1. Precise current transmission over long distances.
2. Programmable current sources.
3. Analog meter movement driving.
4. Resistive termination for a voltage output without an op amp.
5. Capacitive termination for digitally-controlled integrators.
6. Inductive termination with balanced transformers, transducers and headsets.


Figure 2. Basic Unipolar Negative Operation


Figure 3. Output Voltage Compliance vs Temperature


Figure 4. Output Current vs Output Voltage (Output Voltage Compliance)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|}
\hline \[
\xrightarrow{\substack{\mathrm{IREF}(+) \\ 2.000 \mathrm{~mA} \\ \hline}}
\] & \multicolumn{7}{|l|}{} & & \begin{tabular}{l}
.000ks \\
\(E_{0}\)
\end{tabular} & \begin{tabular}{l}
\(000 \mathrm{k} \Omega\) \\
\(E_{0}\)
\end{tabular} \\
\hline POS FULL SCALE -LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \(-9.920\) & +10.000 \\
\hline POS FULL SCALE 2LSB & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & - 9.840 & + 9.920 \\
\hline ZERO SCALE + LSB & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & \(-0.080\) & \(+0.160\) \\
\hline ZERO SCALE & 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0.000 & + 0.080 \\
\hline ZERO SCALE -LSB & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & \(+0.080\) & 0.000 \\
\hline NEG FULL SCALE + LSB & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 1 & + 9.920 & - 9.840 \\
\hline NEG FULL SCALE & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & +10.000 & - 9.920 \\
\hline
\end{tabular}

Figure 5. Basic Bipolar Output Operation


Figure 6. High Noise Immunity Current to Voltage Conversion

\section*{DUAL COMPLEMENTARY OUTPUTS}

Convertional DACs have a single output, so they cannot drive balanced loads and are limited to a single input code polarity. The DAC-08 was designed to overcome these limitations.
Input coding of positive binary or complementary binary is obtained by a choice of outputs, \(\mathrm{I}_{\mathrm{O}}\) for positive-true or \(\mathrm{I}_{\mathrm{O}}\) for negative-true. In many applications both are used either independently or in combination. Dual comlementary outputs allow some very unusual and useful DAC applications:
1. CRT display driving without transformers.
2. Differential transducer control systems.
3. Differential line driving.
4. High-speed waveform generation.
5. Digitally controlled offset nulling of op amps.


Figure 7. True and Complementary Output Operation


Figure 8. CRT Display Driver


Figure 9. Bridge Transducer Control System with Full Differential Input


Figure 10. Digitally Controlled Offset Nulling


Figure 11. Balanced Transformer Drive

\section*{HIGH SPEED}

Sub-microsecond settling times are common in currentoutput DACs. Many DACs settle in \(500 \mathrm{~ns} ; 300 \mathrm{~ns}\) is not unusual. But 85 ns settling time for a low-cost DAC is exceptional, and this characteristic allows the use of the DAC-08 in formerly difficult and expensive-to-build applications:
1. \(1 \mu \mathrm{~S}, 2 \mu \mathrm{~S}\) and \(4 \mu \mathrm{~S}\) A/Ds. (These are completely described in AN-16, available upon request.)
2. 15 MHz Tracking A/Ds.
3. ECL compatible applications.
4. Video displays requiring a low-glitch DAC.
5. Radar pulse height analysis system.


Figure 12. Settling Time Measurement Circuit


Figure 13. Full Scale Settling Time

\section*{LOGIC INPUTS}

\section*{ADJUSTABLE INPUT LOGIC THRESHOLD}

Most DACs have TTL or CMOS compatible inputs which require complicated interfaces for use with ECL, PMOS, NMOS or HTL logic. By contrast, the DAC-08, with typical logic input current of \(2 \mu \mathrm{~A}\) and an adjustable input logic threshold, interfaces easily with any logic family in use today. The logic input threshold is 1.4 V positive with respect to Pin 1; for TTL Pin 1 is therefore grounded; for other families Pin 1 is connected as shown in the interfacing figure. An adjustable threshold and a -10 V to +18 V input range greatly simplify system design especially with other-than-TTL logic. The circuits shown in c and d provide a \(2 \mathrm{~V}_{\mathrm{BE}}\) \(\mathrm{V}_{\mathrm{LC}}\) compensation to minimize temperature drift.
1. ECL applications without level translators.
2. Direct interfaces with Hi-Z RAM outputs.
3. CMOS applications without static discharge considerations.
4. HTL or HNIL applications without level translators.
5. System size, weight, and cost reduction.


Figure 14. Interfacing with Various Logic Families \(\left(\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{LC}}+1.4 \mathrm{~V}\right)\)


Figure 16. LSB Switching


Figure 17. Bit Transfer Characteristics


Figure 15. CMOS Differential Line Driver/Receiver


Figure 18. \(\mathrm{V}_{\mathrm{TH}}-\mathrm{V}_{\mathrm{LC}}\) vs Temperature


Figure 19. LSB Propogation Delay vs \(I_{\text {FS }}\)


Figure 20. Logic Input Current vs Input Voltage

\section*{REFERENCE INPUTS}

\section*{MULTIPLYING CAPABILITY}

Fixed internal references are included in many DACs, but they limit the user to non-multiplying, single-polarity reference applications and do not allow a single-system reference. To achieve the design goals of low cost and total applications flexibility, the DAC-08 uses an external reference. Positive or negative references may be applied over a wide common-mode voltage range. In addition, the full-scale current is matched to the reference current eliminating calibration in most applications.
1. Digitally controlled full-scale calibration.
2. \(8 \times 8\) multiplication of two digital words.
3. Digital Attenuators/Programmable gain amplifiers.
4. Modem transmitters to 1 MHz .
5. Remote shutdown and party line DAC applications.


Figure 21. Basic Positive Reference Operation


Figure 22. Full-Scale Current vs Reference Current


Figure 23. Basic Negative Reference Operation


Figure 24. Reference Amp Common-Mode Range

HIGH SPEED


Figure 25. Simplified Schematic \(1 \mu\) S A/D


Figure 26. High-Speed Waveform Generator


Figure 27. Four IC Low-Cost A/D Converter


Figure 28. Accommodating Bipolar References


Figure 29. Digital Addition or Subtraction with Analog Output


Figure 30. Digitally Controlled Full-Scale Calibration (Multiplier)


Figure 31. Modem Transmitter


Figure 32. DC-Coupled Digital Attenuator/ Programmable Gain Amplifier

\section*{POWER SUPPLIES}

\section*{POWER SUPPLY REQUIREMENTS}

The DAC-08 works with \(\pm 4.5 \mathrm{~V}\) to \(\pm 18 \mathrm{~V}\) supplies allowing use with all standard digital and analog system supply voltages plus most battery voltages. With only 33 mW of power dissipation at \(\pm 5 \mathrm{~V}\) and 85 ns settling time, it has a lower speed power product than CMOS DACs. Power dissipation is almost constant over temperature, and bypassing is accomplished with \(0.01 \mu \mathrm{~F}\) capacitors - no large electrolytics are required. These power supply requirements allow:
1. Battery operation.
2. Use of unregulated or poorly regulated power supplies.
3. Use in space-limited areas due to small bypass capacitors.
4. Use in constant power dissipation applications.
5. Common digital and analog power supplies.


Figure 33. Power Supply Current vs V+


Figure 34. Power Supply Current vs Temperature


Figure 35. Power Supply Current vs \(\mathbf{V}\) -

\section*{OTHER APPLICATIONS}

\section*{MICROPROCESSOR APPLICATIONS}

The ability to use \(\mu \mathrm{P}\) power supply voltages and the ability to interface with any logic family make the DAC-08 especially useful in \(\mu \mathrm{P}\) applications:
1. Tracking A/D converters.
2. Successive approximation A/D converters.
3. Direct drive from Hi-Z MOS RAM outputs.

By programming the ROMs with the successive approximation or the tracking \(A / D\) algorithm, all of the logic for \(A / D\) conversion is contained in the \(\mu \mathrm{P}\). This is a very inexpensive approach, since there is no need for the usual A/D conversion logic packages.


Figure 36. Microprocessor Controlled Tracking A/D Converter

\section*{CONCLUSION}

High voltage compliance complementary current outputs, universal logic inputs and multiplying capability make the Precision Monolithics DAC-08 the most versatile monolithic high-speed DAC available today. THERMOMETER APPLICATIONS OF THE REF-02

By George Erdi

\section*{INTRODUCTION}

This application note describes electronic thermometer applications of the REF-02 +5 V Voltage Reference where the voltage output is a direct measurement of temperature in \({ }^{\circ} \mathrm{C}\) or in \({ }^{\circ} \mathrm{F}\). These applications use the predictable \(2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) TEMP output voltage temperature coefficient of the REF-02, a byproduct of a bandgap voltage reference design. Thermometer applications are described first followed by a discussion of bandgap voltage reference theory.

\section*{THERMOMETER ESSENTIALS}

In addition to a highly linear temperature sensitive component, electronic thermometers should have the following characteristics:
1. Convenient scaling such as \(10 \mathrm{mV} /{ }^{\circ} \mathrm{C}, 100 \mathrm{mV} /{ }^{\circ} \mathrm{C}\), or \(10 \mathrm{mV} /{ }^{\circ} \mathrm{F}\).
2. Direct voltage readings such as -0.55 V at \(-55^{\circ} \mathrm{C}, 0 \mathrm{~V}\) at \(0^{\circ} \mathrm{C}\), and +1.25 V at \(+125^{\circ} \mathrm{C}\).
3. Room temperature calibration.

\section*{BASIC CIRCUIT IMPLEMENTATION}

The simplified schematic in Figure 1 shows the basic thermometer connections. An operational amplifier, three resistors, and the +5.000 V output of the REF-02 function together to level shift and amplify \(\mathrm{V}_{\text {TEMP }}\) allowing \(\mathrm{V}_{\text {OUT }}\) to read in the desired manner. The expression for \(V_{\text {OUT }}\) is:
1. \(V_{\text {OUT }}=\left(1+\frac{R_{c}}{R_{a} \| R_{b}}\right) V_{\text {TEMP }}-\frac{R_{c}}{R_{a}}\left(V_{\text {REF }}\right)\)

The first term is the gain of the circuit with \(\mathrm{V}_{\text {REF }}\) equal to 0 V ; the second term is the gain of the circuit with \(V_{\text {TEMP }}\) equal to


TCVOUT \(=2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\left(1+\frac{R_{C}}{R_{\mathrm{C}} \| R_{\mathrm{B}}}\right) V_{\text {OUT }}=\left(1+\frac{R_{\mathrm{C}}}{R_{\mathrm{a}} \| R_{\mathrm{b}}}\right) \mathrm{V}_{\text {TEMP }}=\frac{R_{\mathrm{C}}}{R_{\mathrm{a}}}\left(\mathrm{V}_{\text {REF }}\right)\)

Figure 1. Simplified Schematic

OV. Differentiating Equation 1 with respect to temperature gives the slope, S , of the output-versus-temperature curve:

where \(m=\) TCV \(_{\text {TEMP }}\)
Thus, the ratio of \(R_{c}\) to \(R_{a} \| R_{b}\) sets the slope of \(V_{O U T}\), and the ratio of \(R_{c}\) to \(R_{a}\) and \(V_{\text {REF }}\) set the initial output value at \(25^{\circ} \mathrm{C}\). Table 1 lists typical scaling ratios for different output scales.

Table 1. Temperature Scaling Ratios
\begin{tabular}{cccc}
\(\mathrm{V}_{\text {REF }}=5.000 \mathrm{~V}, \mathrm{~V}_{\text {TEMP }}=630 \mathrm{mV} @ 25^{\circ} \mathrm{C}, \mathrm{TCV}_{\text {TEMP }}=2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) \\
\hline \begin{tabular}{c}
\(\mathbf{V}_{\text {OUT }} @ 25^{\circ} \mathrm{C}\) \\
\(\left(77^{\circ} \mathrm{F}\right)\)
\end{tabular} & \begin{tabular}{c}
\(\mathbf{T C V}_{\text {OUT }}\) \\
\((\) Slope \()\)
\end{tabular} & \(\frac{\mathbf{R}_{\mathbf{c}}}{\mathbf{R}_{\mathbf{a}}}\) & \(\frac{\mathbf{R}_{\mathbf{c}}}{\mathbf{R}_{\mathbf{a}} \| \mathbf{R}_{\mathrm{b}}}\) \\
\hline 250 mV & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & 0.55 & 3.76 \\
\hline 2.5 V & \(100 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & 5.50 & 46.6 \\
\hline 770 mV & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{F}\) & 0.926 & 7.57 \\
\hline
\end{tabular}

\section*{COMPLETE CIRCUIT}

Two potentiometers, \(\mathrm{R}_{\mathrm{p}}\) and \(\mathrm{R}_{\mathrm{bp}}\), have been added to the circuit for precise calibration and to allow for the \(\pm 1 \%\) resistor tolerances. \(\mathrm{V}_{\text {REF }}\) is adjusted by \(\mathrm{R}_{\mathrm{p}}\) to set the \(\mathrm{V}_{\text {OUT }}\) value at \(+25^{\circ} \mathrm{C}\left(77^{\circ} \mathrm{F}\right)\); the ratio of \(\mathrm{R}_{\mathrm{c}}\) to \(\mathrm{R}_{\mathrm{a}} \| \mathrm{R}_{\mathrm{b}}\) is adjusted by \(R_{b p}\) to set the slope of \(\mathrm{V}_{\text {OUT }}\) versus temperature. Resistor values for typical output scales are shown in Table 2.

Table 2. Resistor Values
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{TCV}_{\text {OUT }}\) SLOPE(S) & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \(100 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) & \(10 \mathrm{mV} /{ }^{\circ} \mathrm{F}\) \\
\hline TEMPERATURE RANGE & \[
\begin{aligned}
& -55^{\circ} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& -55^{\circ} \text { to } \\
& +125^{\circ} \mathrm{C}
\end{aligned}
\] & \[
\begin{aligned}
& -67^{\circ} \mathrm{F} \text { to } \\
& +257^{\circ} \mathrm{F}
\end{aligned}
\] \\
\hline OUTPUT VOLTAGE RANGE & \[
\begin{aligned}
& -0.55 \mathrm{~V} \text { to } \\
& +1.25 \mathrm{~V}
\end{aligned}
\] & \[
\begin{aligned}
& -5.5 \mathrm{~V} \text { to } \\
& +12.5 \mathrm{~V}^{*}
\end{aligned}
\] & \[
\begin{aligned}
& -0.67 \mathrm{~V} \text { to } \\
& +2.57 \mathrm{~V}
\end{aligned}
\] \\
\hline ZERO SCALE & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{C}\) & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{C}\) & \(0 \mathrm{~V} @ 0^{\circ} \mathrm{F}\) \\
\hline \(\mathrm{R}_{\mathrm{a}}\) ( \(\pm 1 \%\) resistor) & \(9.09 \mathrm{k} \Omega\) & \(15 \mathrm{k} \Omega\) & 8.25k \(\Omega\) \\
\hline \(\mathrm{R}_{\mathrm{b} 1}( \pm 1 \%\) resistor) & \(1.5 \mathrm{k} \Omega\) & \(1.82 \mathrm{k} \Omega\) & \(1.0 \mathrm{k} \Omega\) \\
\hline \(\mathrm{R}_{\text {bp }}\) (potentiometer) & 2008 & 500』 & \(200 \Omega\) \\
\hline \(\mathrm{R}_{\mathrm{c}}{ }^{-} \pm 1 \%\) resistor) & 5.11k \(\Omega\) & 84.5k 2 & \(7.5 \mathrm{k} \Omega\) \\
\hline
\end{tabular}
*For \(125^{\circ} \mathrm{C}\) operation, the op amp output must be able to swing to +12.5 V ; increase \(\mathrm{V}_{\mathrm{IN}}\) to +18 V from +15 V if this is a problem.


Figure 2. Complete Schematic

\section*{CALIBRATION CONDITIONS}

All calibration is conducted in free air. Heatsinking of the REF-02 is unnecessary and is undesirable. The small \(\left(2^{\circ} \mathrm{C}\right)\) rise in chip temperature of the REF-02 above ambient temperature serves as an error-cancelling factor of some second order effects internal to the REF-02 design. The calibration procedure which follows assumes free air - no heatsinking - calibration.

\section*{CALIBRATION PROCEDURE}

Calibration is performed at ambient temperature with two adjustments using the following procedure:
Step 1: \(\quad\) Measure and record \(V_{\text {TEMP }}\) and \(T_{A}\) in \({ }^{\circ} \mathrm{C}\).
Step 2: Calculate the calibration ratio " \(r\) " using Equation 3:
3. \(r \equiv \frac{R_{a} \| R_{b}}{R_{c}+R_{a} \| R_{b}}=\frac{V_{\text {TEMP }} \text { in } m V}{S\left(T_{A}+273\right)}\)

Where \(\mathrm{S}=\mathrm{TCV}_{\text {OUT }}, \mathrm{T}_{\mathrm{A}}=\) ambient temperature in \({ }^{\circ} \mathrm{C}\)
Step 3: Turn power off, short \(\mathrm{V}_{\text {REF }}\) terminal to ground, and apply a precise 100 mV to the \(\mathrm{V}_{\text {OUT }}\) terminal.

Step 4: \(\quad\) Adjust \(R_{b p}\) so that \(V_{B}=r(100 \mathrm{mV})\); remove short.
Step 5: \(\quad\) Turn power on; adjust \(R_{p}\) so that \(V_{\text {OUT }}\) equals the correct value at ambient temperature.
The system is now calibrated.

\section*{CALIBRATION EXAMPLE}

Here is an example at \(\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{S}=10 \mathrm{mV} /{ }^{\circ} \mathrm{C}\), and \(V_{\text {TEMP }}=632 \mathrm{mV}\) :
Step 1: \(\quad V_{\text {TEMP }}=632 \mathrm{mV}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\).
Step 2: Using Equation 3:
\(r=\frac{V_{\text {TEMP }}}{S\left(T_{A}+273\right)}=\frac{632}{10(25+273)}=\frac{632}{2980}=0.2121\)
Step 3: \(\quad\) Apply 100.00 mV to \(\mathrm{V}_{\text {OUT }}\) with power off and \(V_{\text {REF }}\) connected to ground.
Step 4: \(\quad\) Adjust \(R_{b p}\) so that \(V_{B}=r(100 \mathrm{mV})=21.21 \mathrm{mV}\).

Step 5: Turn power on and adjust \(\mathrm{R}_{\mathrm{p}}\) so that \(\mathrm{V}_{\text {OUT }}\) equals +0.25 V .

The system is now calibrated.

\section*{TRANSDUCER ERROR FACTORS}

Error terms are threefold:
1. Slope errors - Deviations from nominal slope. For example, if the slope is \(10.04 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) instead of \(10.00 \mathrm{mV} /{ }^{\circ} \mathrm{C}\), the accuracy due to the slope error is \(0.4 \%\).
2. Linearity errors - Deviations in \(\mathrm{V}_{\text {TEMP }}\) versus temperature from straight line performance, a change in \(\mathrm{V}_{\text {TEMP }}\) slope with temperature.
3. Offset error - \(\mathrm{V}_{\text {OUT }}\) deviations due to changes in \(\mathrm{V}_{\text {REF }}\) with temperature.
Since these errors are grade dependent, Table 3 is provided as an aid in specifying the correct combination of components for a given application. Offset error can be eliminated by using one REF-02 as a temperature sensor only and another REF-02 (operated at a constant temperature) as \(V_{\text {REF }}\).

Table 3. Typical Transducer Performance vs Grade
\begin{tabular}{|c|c|c|c|c|c|}
\hline \multicolumn{6}{|l|}{GRADE} \\
\hline & REF-02A & REF-02 & REF.02E & REF. 02 H & REF-02C \\
\hline \multicolumn{6}{|l|}{PARAMETER} \\
\hline TEMPERATURE & \(-55^{\circ}\) to & \(-55^{\circ}\) to & \(0^{\circ}\) to & \(0^{\circ}\) to & \(0^{\circ}\) to \\
\hline RANGE & \(+125^{\circ} \mathrm{C}\) & \(+125^{\circ} \mathrm{C}\) & \(+70^{\circ} \mathrm{C}\) & \(+70^{\circ} \mathrm{C}\) & \(+70^{\circ} \mathrm{C}\) \\
\hline SLOPE ERROR & \(\pm 0.30 \%\) & \(\pm 0.40 \%\) & \(\pm 0.25 \%\) & \(\pm 0.35 \%\) & \(\pm 0.45 \%\) \\
\hline \[
\begin{aligned}
& \text { TCV }_{\text {TEMP }} \\
& \text { ERROR }
\end{aligned}
\] & \(\pm 0.10 \%\) & \(\pm 0.12 \%\) & \(\pm 0.08 \%\) & \(\pm 0.10 \%\) & \(\pm 0.15 \%\) \\
\hline OFFSET ERROR & \(\pm 0.15 \%\) & \(\pm 0.40 \%\) & \(\pm 0.10 \%\) & \(\pm 0.30 \%\) & \(\pm 0.60 \%\) \\
\hline RMS ERROR SUM & \(\pm 0.35 \%\) & \(\pm 0.58 \%\) & \(\pm 0.28 \%\) & \(\pm 0.47 \%\) & \(\pm 0.76 \%\) \\
\hline TYPICAL ACCURACY & 0.50\% & 0.75\% & 0.40\% & 0.60\% & 0.90\% \\
\hline OP-02 GRADE RECOMMENDED & OP-02A & OP-02 & OP-02E & OP-02C & OP-02C \\
\hline
\end{tabular}

\section*{TRANSDUCER PERFORMANCE}

Typical system accuracy is \(\pm 0.5 \%\) over the \(-55^{\circ}\) to \(+125^{\circ} \mathrm{C}\) range of a REF-02A. For example, when calibrated at \(+25^{\circ} \mathrm{C}\), the reading of \(\mathrm{V}_{\text {OUT }}\) at \(+105^{\circ} \mathrm{C}\) may be \(105.4^{\circ} \mathrm{C}\), a deviation of \(0.5 \%\) of the \(80^{\circ}\) temperature change \(\left(+25^{\circ} \mathrm{C}\right.\) to \(+105^{\circ} \mathrm{C}\) ).
Although the REF-02 is guaranteed to perform over the \(-55^{\circ}\) to \(+125^{\circ} \mathrm{C}\) range only, operation beyond those limits is possible. A large number of devices were measured and found to be functioning satisfactorily over the \(-150^{\circ} \mathrm{C}\) to \(+170^{\circ} \mathrm{C}\) range, and there was only a slight degradation in accuracy.

\section*{REMOTE APPLICATIONS}

In many applications, the sensor must be located some distance away from the measurement circuitry. One precaution must be taken with the REF-02: a \(1.5 \mathrm{k} \Omega\) resistor should be connected between Pin 3 (TEMP) and its associated cable conductor to isolate this pin from cable capacitances.


Figure 3. Precision Temperature Transducer with Remote Sensor

Remote application of the transducer is illustrated in Figure 3 with \(R_{s}\), the isolation resistor.

\section*{TRANSDUCER SUMMARY}

The accuracies indicated compare quite favorably to traditional temperature measurement methods such as thermocouples and thermistors. Ease-of-use, low cost, and high accuracy make this new bandgap method of temperature measurement attractive in a wide range of applications.
The following section describes the bandgap principle in theory and its use in the internal REF-02 design.

\section*{BANDGAP REFERENCE THEORY}

Bandgap voltage references (1), (2), (3), use predictable relationships from semiconductor physics to generate a constant voltage. The base-emitter voltage of a transistor ( \(\mathrm{V}_{\mathrm{BE}}\) ) has a processing and current density dependent negative temperature coefficient of about \(-2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\). Another wellknown relationship with a positive temperature coefficient is the difference between base-emitter voltages of two transistors operated at different current densities:
\[
\text { 4. } \begin{aligned}
& \Delta \mathrm{V}_{\mathrm{BE}}=\frac{\mathrm{kT}}{\mathrm{q}} \quad \log _{\mathrm{e}}\left(\frac{\mathrm{~J} 2}{\mathrm{~J} 1}\right), \text { where } \\
& \mathrm{k}=\begin{array}{c}
\text { Boltzmann's constant }=1.38 \times 10-23 \\
\text { joules } /{ }^{\circ} \mathrm{K}
\end{array} \\
& \mathrm{~T}=\text { absolute temperature, }{ }^{\circ} \mathrm{K} \\
& \mathrm{q}=\text { charge of an electron }=1.6 \times 10^{-19} \\
& \mathrm{coulomb}
\end{aligned}
\]

When \(\Delta \mathrm{V}_{\mathrm{BE}}\) is amplified and added to \(\mathrm{V}_{\mathrm{BE}}\), a voltage reference with zero temperature coefficient results if the sum \(\left(V_{Z}\right)\) of these two terms equals the linearly-extrapolated bandgap voltage of silicon ( \(\mathrm{V}_{\mathrm{go}}\) ) at \(0^{\circ} \mathrm{K}\) or \(-273^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{go}}\) \(=1.205 \mathrm{~V}\). A more exact calculation, see reference 2 , will show that \(\mathrm{V}_{\mathrm{Z}}\) will have zero temperature coefficient if:
5. \(\mathrm{V}_{\mathrm{Z}}=\mathrm{V}_{\mathrm{go}}+\frac{\mathrm{kT}}{\mathrm{q}}=1.230 \mathrm{~V} @+25^{\circ} \mathrm{C}\)

The circuit in Figure 4 generates a \(\Delta V_{B E}\) of 72 mV at \(25^{\circ} \mathrm{C}\) by making the current density of Q2 16 times greater than Q1. Q2 has four times the current of Q1, and Q1 has four times


Figure 4. REF-02 Simplified Schematic

Table 4. REF-02 Typical Nodal Voltages
\begin{tabular}{|c|c|c|c|}
\hline TEMPERATURE VOLTAGE & \[
\begin{aligned}
& T_{A}=-75^{\circ} \mathrm{C} \\
& \left(T_{J}=200^{\circ} \mathrm{K}\right)
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{T}_{A}=+25^{\circ} \mathrm{C} \\
& \left(\mathrm{~T}_{\mathrm{J}}=300^{\circ} \mathrm{K}\right)
\end{aligned}
\] & \[
\begin{gathered}
T_{A}=+125^{\circ} \mathrm{C} \\
\left(T_{J}=400^{\circ} \mathrm{K}\right)
\end{gathered}
\] \\
\hline \[
\Delta V_{B E}=\frac{k T}{q} \log _{e} 16
\] & 48 mV & 72 mV & 96 mV \\
\hline \(\mathrm{V}_{\text {TEMP }}=8.75 \Delta \mathrm{~V}_{\text {BE }}\) & 420 mV & 630 mV & 840 mV \\
\hline \(\mathrm{V}_{\mathrm{BE}}\) (Q2) & 810 mV & 600 mV & 390 mV \\
\hline \(\mathrm{V}_{\text {REF }} \approx \mathrm{V}_{\text {BE }}+\mathrm{V}_{\text {TEMP }}\) & 1.23 V & 1.23 V & 1.23 V \\
\hline \[
\begin{aligned}
V_{R E F} \approx 1 & +\frac{3.06 R 4}{R 4} \\
& \approx 4.06 \mathrm{~V}_{Z}
\end{aligned}
\] & 5.00 V & 5.00 V & 5.00 V \\
\hline
\end{tabular}
the emitter area of Q2. A \(\Delta \mathrm{V}_{\mathrm{BE}}\) of 72 mV appears across R1 and is amplified by 8.75 (becoming the TEMP output) and is added to \(\mathrm{V}_{\mathrm{BE}}(\mathrm{Q} 2)\) to produce a nearly constant \(\mathrm{V}_{\mathrm{Z}}\) of 1.23 V . The \(-2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) of \(\mathrm{TCV}_{\mathrm{BE}}\) is cancelled by the \(+2.1 \mathrm{mV} /{ }^{\circ} \mathrm{C}\) of TCV TEMP ; and \(\mathrm{V}_{\mathrm{Z}}\) is amplified by 4.06 to produce an output of \(V_{\text {REF }}\) of 5.000 V .

\section*{CONCLUSION}

The REF-02, by using a bandgap design, provides both a stable +5 V reference voltage output and an additional output voltage directly proportional to temperature. Accurate electronic thermometers reading in \({ }^{\circ} \mathrm{C}\) or in \({ }^{\circ} \mathrm{F}\) can be constructed at low cost for a wide variety of temperature monitoring and controlling applications.

\section*{REFERENCES}
1. "New Developments in IC Voltage Regulators"
R.J. Widlar

IEEE Journal of Solid-State Circuits
Volume sc-6, Number 1, February 1971.
2. "A Precision Reference Voltage Source"
K.E. Kuijk

IEEE Journal of Solid-State Circuits
Volume sc-8, Number 3, June 1973.
3. "A Simple Three-Terminal IC Bandgap Reference" A.P. Brokaw

1974 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

\section*{APPLICATION NOTE 19 DIFFERENTIAL AND MULTIPLYING DIGITAL-TO-ANALOG CONVERTER APPLICATIONS By John Schoeff and Donn Soderquist}
3. \(I_{O}=I_{F S}-I_{O}\) for all input logic states.

The relationship of \(\mathrm{I}_{\mathrm{REF}}\) to \(\mathrm{I}_{\mathrm{O}}\) and \(\mathrm{I}_{\mathrm{O}}\) is illustrated in Figure 2 and in Figure 3, the basic DC reference connections. References may be either positive or negative, and a bipolar output voltage may be achieved using the high compliance current outputs alone or with an output operational amplifier. The simplest form of a multiplying DAC accepts a unipolar varying reference input.


Figure 2. Positive Reference Connection

Figure 3. Negative Reference Connection

\section*{BIPOLAR REFERENCES}

Operation with bipolar references is achieved by modulating \(\mathrm{I}_{\text {REF }}\) as shown in Figure 5. To aid in understanding bipolar operation, see the equivalent circuit in Figure 4. The reference inputs of the DAC-08 are op amp inputs \(\mathrm{V}_{\text {REF }}(+)\) being the inverting input and \(\mathrm{V}_{\text {REF }}(-)\) being the noninverting input. Excellent gain linearity of the reference amplifier allows multiplying operation over a range of \(I_{\text {REF }}\) of \(4 \mu \mathrm{~A}\) to 4 mA with monotonic operation from less than \(100 \mu \mathrm{~A}\) to 4 mA .
\(C_{C}=15 \mathrm{pF}\), the reference amplifier slews at \(4 \mathrm{~mA} / \mu \mathrm{s}\) enabling a transition from \(I_{\text {REF }}=0\) to \(I_{\text {REF }}=2 \mathrm{~mA}\) in 500 ns . If \(R_{14}\) or the parallel equivalent resistance at Pin 14 is less than 200 , no compensation capacitor is necessary, and a fullscale transition requires only 16 ns.

\section*{TWO-QUADRANT MULTIPLICATION}

There are two forms of two-quadrant multiplication: bipolar digital, where the digital input word controls output polarity,


Figure 4. DAC-08 Equivalent Circuit


Figure 5. Bipolar Reference Connections

\section*{REFERENCE AMPLIFIER COMPENSATION}

AC reference applications will require the reference amplifier to be compensated using a capacitor from Pin 16 to V -. The value of this capacitor depends on the impedance presented to Pin 14: for \(\mathrm{R}_{14}\) values of 1.0, 2.5 and \(5.0 \mathrm{k} \Omega\), minimum values of \(\mathrm{C}_{\mathrm{C}}\) are 15,37 , and 75 pF . Larger values of \(R_{14}\) require proportionately increased values of \(C_{C}\) for proper phase margin.

\section*{FAST PULSED OPERATION}

For fastest multiplying response, low values of \(R_{14}\) enabling small \(C_{C}\) values should be used. For \(R_{14}=1 k \Omega\) and
and bipolar analog, where the analog reference input controls output polarity.

Bipolar digital two-quadrant mutliplication is shown in Figure 6 with the output polarity being controlled by an offset-binary-coded digital input word.

Bipolar analog two-quadrant multiplication is shown in Figure 7. A bipolar reference voltage is connected to the upper DAC-08 and modulates the reference current by \(\pm 1.0 \mathrm{~mA}\) around a quiescent current of 1.1 mA . The lower DAC-08 also has a reference current of 1.1 mA ; due to the parallel digital inputs, the lower DAC-08 effectively subtracts out the quiescent 1.1 mA of the upper DAC-08's reference current at all in-
put codes, since the voltage across R3 varies between -10 V and OV . Thus, the output voltage, \(\mathrm{E}_{\mathrm{O}}\), is a product of a digital input word and a bipolar analog reference voltage.


Figure 6. Bipolar Digital Two-Quadrant Multiplication (Symmetrical Offset Binary)


Figure 7. Bipolar Analog Two-Quadrant Multiplication (DC-Coupled Digital Attenuator)

\section*{FOUR-QUADRANT MUTLIPLICATION}

Four-quadrant multiplication combines the two forms of two-quadrant multiplication. Output analog polarity is controlled by either the analog input reference or by the offset binary digital input word. One implementation of this function with the DAC-08 is shown in Figure 8 with output current values listed in Table 1.


Figure 8. Four-Quadrant Multiplying DAC with with Impedance Input

The four-quadrant mutliplying DAC circuit shown accepts a differential voltage input and produces a differential current output. An output op amp is not shown because it is not always required; many applications are more suited for high output compliance ( -10 V to +18 V ) differential current outputs. Typical balanced loads include transformers, transducers, transmission lines, bridges and servos.

Operation of the four-quadrant multiplier may be more easily visualized by considering that if either \(\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}\) or the offset binary digital input code is at midscale (corresponding to zero), then a change in the other input will not affect the output. Zero multiplied by any number equals zero.

A common mode current will be present at the output and must be accommodated by the balanced load. A pair of matched resistors may be used at the outputs to shunt most of the common mode current to ground, thus reducing the common mode voltage swing at the output.

Table 1. Four-Quadrant Multiplying Current Values in Figure 8.
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline DIGITAL INPUT & \(\mathrm{V}_{\mathbf{I N}}(+)\) & \(\mathrm{V}_{1 N}(-)\) & \[
\begin{gathered}
\mathbf{v}_{\mathbf{I N}} \\
\text { DIFF. }
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{I}_{\mathrm{REF}} \\
\# 1(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{I}_{\mathrm{REF}} \\
\# 2(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{o}} \# 1 \\
& (\mathrm{~mA})
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{O} \# 2} \\
& (\mathrm{~mA})
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{I}_{01} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{I}_{\mathrm{o}} \# 2 \\
& (\mathrm{~mA})
\end{aligned}
\] & \begin{tabular}{l}
Io\#1 \\
(mA)
\end{tabular} & \[
\begin{gathered}
\mathrm{I}_{02} \\
(\mathrm{~mA})
\end{gathered}
\] & \[
\begin{aligned}
& \text { IouT } \\
& \text { DIFF. }
\end{aligned}
\] \\
\hline 11111111 & \(+5 \mathrm{~V}\) & -5V & +10V & 2.000 & 1.000 & 1.992 & 0 & 1.992 & 0.996 & 0 & 0.996 & 0.996 mA \\
\hline 10000000 & \(+5 \mathrm{~V}\) & -5V & \(+10 \mathrm{~V}\) & 2.000 & 1.000 & 1.000 & 0.496 & 1.496 & 0.500 & 0.992 & 1.492 & 0.004 mA \\
\hline 01111111 & \(+5 \mathrm{~V}\) & -5V & \(+10 \mathrm{~V}\) & 2.000 & 1.000 & 0.992 & 0.500 & 1.492 & 0.496 & 1.000 & 1.496 & -0.004mA \\
\hline 00000000 & \(+5 \mathrm{~V}\) & -5V & +10V & 2.000 & 1.000 & 0 & 0.996 & 0.996 & 0 & 1.992 & 1.992 & -0.996mA \\
\hline 11111111 & OV & OV & OV & 1.500 & 1.500 & 1.494 & 0 & 1.494 & 1.494 & 0 & 1.494 & 0.000 mA \\
\hline 10000000 & \(-10 \mathrm{~V}\) & -10V & OV & 2.500 & 2.500 & 1.250 & 1.240 & 2.490 & 1.250 & 1.240 & 2.490 & 0.000 mA \\
\hline 01111111 & +10V & +10V & OV & 0.500 & 0.500 & 0.248 & 0.250 & 0.498 & 0.248 & 0.250 & 0.498 & 0.000 mA \\
\hline 00000000 & OV & OV & OV & 1.500 & 1.500 & 0 & 1.494 & 1.494 & 0 & 1.494 & 1.494 & 0.000 mA \\
\hline 11111111 & -5V & \(+5 \mathrm{~V}\) & -10V & 1.000 & 2.000 & 0.996 & 0 & 0.996 & 1.992 & 0 & 1.992 & -0.996mA \\
\hline 10000000 & -5V & \(+5 \mathrm{~V}\) & -10V & 1.000 & 2.000 & 0.500 & 0.992 & 1.492 & 1.000 & 0.496 & 1.496 & -0.004mA \\
\hline 01111111 & -5V & \(+5 \mathrm{~V}\) & -10V & 1.000 & 2.000 & 0.496 & 1.000 & 1.496 & 0.992 & 0.500 & 1.492 & 0.004 mA \\
\hline 00000000 & -5V & \(+5 \mathrm{~V}\) & -10V & 1.000 & 2.000 & 0 & 1.992 & 1.992 & 0 & 0.996 & 0.996 & 0.996 mA \\
\hline
\end{tabular}

\section*{HIGHEST SPEED FOUR-QUADRANT \\ MULTIPLYING CONSIDERATIONS}

The configuration shown in Figure 10 makes use of the DAC-08's ability to operate in a fast-pulsed reference mode without compensation capacitors. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( \(\mathrm{l}_{\text {REF }}=0\) ) condition. This connection yields a reference slew rate of \(16 \mathrm{~mA} / \mu \mathrm{s}\) which is relatively independent of \(R_{I N}\) and \(V_{I N}\) values.
Input resistances are not limited to \(10 \mathrm{k} \Omega\). For example, \(100 \mathrm{k} \Omega\) resistors for \(\mathrm{R}_{\mathrm{IN} 1}\) and \(\mathrm{R}_{\mathrm{IN} 2}\) allow \(\pm 100 \mathrm{~V}\) reference voltage inputs making this connection especially useful in high common mode voltage environments. Except for different reference treatment, operation and digital input coding are identical in the circuits shown in Figure 8 and in Figure 10; both have the transfer function shown in Figure 9.


Figure 9. Four-Quadrant Multiplying DAC Transfer Function


Figure 10. Four-Quadrant Multiplying DAC with Extendable Input Range and Highest Speed

\section*{AC-COUPLED MULTIPLICATION}

Some multiplying DAC applications are more easily achieved with AC coupling. At the same time, a high impedance input is often required to avoid loading a relatively high source impedance. Both requirements are met by the circuits shown in Figure 11 and Figure 12 which use the compensation


Figure 11. High Input Impedance AC-Coupled Multiplication (Audio Frequency Digital Attenutor)
capacitor terminal ( \(\mathrm{C}_{\mathrm{C}}\) ) as an input. This is possible because \(\mathrm{C}_{\mathrm{C}}\) is the base of a transistor whose emitter is one diode drop ( 0.7 V ) away from the R-2R ladder network common baseline internal to the DAC-08.

With a full-scale input code the output, \(\mathrm{V}_{\mathrm{O}}\), is flat to \(>200 \mathrm{kHz}\) and is 3 dB down at approximately 1.0 MHz making this type of multiplying connection useful even beyond the audio frequency range. Such a connection is illustrated in Figure 12 operating at 455 kHz , the highest recommended operating frequency in this connection.

- OFFSET BINARY CODING ALLOWS PHASE INVERSION OR TWO-QUADRANT MULTIPLICATION
- 85NSEC SETTLING TIME FOR DIGITAL INPUT CHANGE
- LOW DISTORTION AND HIGH SPEED

Figure 12. High Input Impedance AC-Coupled Multiplication (I.F. Amplifier/Digital Attenuator)

\section*{DIFFERENTIAL AND RATIOMETRIC AID CONVERSION}

Complementary/differential current-source outputs and multiplying capability allow the DAC-08 to be used in differential and ratiometric A/D converter designs directly without signal conditioning amplifiers. This group of applications begins with the basic differential A/D converter and ratiometric A/D conveter connections followed by more specific applications.

Figure 13. Differential Input A/D Conversion Basic Connections

These are extremely cost-effective designs due to their low parts count and simplicity. Alternative designs performing identical functions require instrumentation amplifiers for the differential-to-single-ended input signal conditioning and analog multipliers or dividers for the arithmetic functions.

\section*{DIFFERENTIAL AD CONVERSION}

The circuit in Figure 13 uses the high voltage compliance current output capability of the DAC-08 and the high common mode voltage rejection of the CMP-01 to construct a differential input ADC without input signal conditioning.

A successive approximation ADC is constructed with four ICs: a REF-01 + 10V reference, a 2502 -type successive approximation register, a CMP-01 precision voltage comparator, and a DAC-08. As shown, the circuit converts an analog input in less than \(2.0 \mu \mathrm{~s}\). For lower speed requirements, the A/D conversion logic can be the tracking or servo type consisting of up/down counters.

\section*{FOUR-QUADRANT RATIOMETRIC AID CONVERSION}

Ratiometric A/D conversion with fully differential \(X\) and \(Y\) inputs is accomplished with the circuit in Figure 14. Here, one set of inputs, \(\mathrm{V}_{\mathrm{X}}\), is connected in a manner similar to the circuit in Figure 13, and the other set of inputs \(\mathrm{V}_{\mathrm{Y}}\), is connected in a multiplying fashion. Operation is as follows: \(I_{\text {REF }}\) for both the upper and the lower DAC-08 is modulated between 1 mA and 3 mA ; and the resulting output currents are dif-
ferentially transformed into voltages by the \(5 \mathrm{k} \Omega\) resistors at the comparator's inputs and compared with the \(V_{X}\) differential input. When the conversion process is complete (comparator inputs differentially nulled to less than \(1 / 2\) LSB) a digital output is available which corresponds to the quotient of \(V_{X} / V_{Y}\). Thus, four-quadrant ratiometric A/D conversion is achieved with four ICs and without instrumentation amplifiers.

\section*{BRIDGE TRANSDUCER NULL}

In many control systems, bridges must be nulled, and a digital representation of the bridge's error must be provided for computer monitoring and control. The circuit in Figure 15 accomplishes both tasks by using the DAC-08 complementary/differential current outputs to null the bridge with the DAC-08 connected in a tracking differential A/D converter configuration. The REF-02 reference voltage source provides both the bridge excitation voltage and the positive reference voltage for the DAC-08. Some of the advantages of this circuit are listed at the bottom of Figure 15.

\section*{POWER MONITOR}

Another differential current-input ADC is shown in Figure 16 with a transformer-coupled input. An up/down counter, a precision high-speed comparator, and the DAC-08 form a tracking A/D converter which continuously monitors the analog input. Two precautions must be observed: the common mode voltage at the comparator's inputs must not ex-


Figure 14. Four-Quadrant Ratiometric AID Conversion Basic Connections


Figure 15. Bridge Transducer Null


Figure 16. Power Fault Monitor and Detector
ceed \(\pm 10 \mathrm{~V}\); and the differential voltage must not exceed 11 V . Voltage-limiting resistors at the comparator's inputs are recommended.

\section*{ALGEBRAIC DIGITAL COMPUTATION}

Frequently, a digital arithmetic operation (addition, subtraction, multiplication, or division) must be performed, and an
analog output must be provided. Traditionally, the arithmetic operations are performed with several ICs, and the output drives a D/A converter. This section decribes applications of the DAC-08 as an arithmetic building block, new design approaches that reduce the number of packages required in many applications. Today's low cost, versatile DACs merit a designer's consideration as arithmetic elements.

One benefit is not immediately apparent and deserves special mention. In all of these applications, the digital input words can be CMOS, TTL, DTL, NMOS, or MECL, because the DAC-08 interfaces with all of those logic families. In fact, the two input words may even be from different logic families to eliminate special level translators or interface circuitry. (See AN-17 "DAC-08 Applications Collection.")

The first arithmetic application is shown in Figure 17. Two DAC-08s perform a fast algebraic summation with a direct analog output. The circuit works by paralleling the outputs of two DAC-08s and summing their currents while driving a balanced load. The output is the algebraic sum of word "A" and word " \(B\) " in all four quadrants.

\section*{FOUR-QUADRANT DIGITAL MULTIPLICATION}

High-speed multiplication of two 8-bit digital words with an analog output usually requires several logic packages and a D/A converter. The circuit in Figure 18 performs this function using only three ICs.
In Figure 18 DAC-08 number 1 and number 2 are connected as previously shown, and DAC-08 number 3 provides the analog reference inputs to DAC-08 number 1 and number 2. Those reference inputs are determined by digital input word "A." The circuit's output, \(I_{01}-I_{02}\), is a differential current output which may be used to drive a balanced load.
Four-quadrant multiplication is thus performed by adding one more DAC-08 to the basic four-quadrant multiplying connection.


Figure 17. Four-Quadrant Algebraic Digital Computation


Figure 18. Four-Quadrant 8-Bit \(\times 8\)-Bit Digital Multiplier

\title{
APPLICATION NOTE 20 EXPONENTIAL DIGITALLY CONTROLLED OSCILLATOR USING DAC-76 By Donn Soderquist
}

Here is a 4-IC, microprocessor-controlled oscillator with a 8159 to 1 frequency range covering 2.5 Hz to 20 kHz . An exponential, current output IC DAC functioning as a programmable current source alternately charges and discharges a capacitor between precisely-controlled upper and lower limits. This circuit features instantaneous frequency change, operates with \(+5 \mathrm{~V} \pm 1 \mathrm{~V}\) and \(-15 \mathrm{~V} \pm 3 \mathrm{~V}\) supplies, and provides monotonic frequency changes over a 78 dB range - the dynamic range of a 13-bit DAC.

\section*{BASIC OPERATION}

Connected as shown below, the output of the exponential DAC is an eight-chord (or segment) current ranging between 250 nA and 2.0 mA . The three most significant bits select 1 of 8 binarily-related chords; and the five least significant bits select 1 of 32 linear steps within each chord. This current is switched between the \(\mathrm{I}_{\mathrm{O}}(+)\) output and the \(\mathrm{I}_{\mathrm{O}}(-)\) output under the control of a pin labeled SB.

When SB is low, \(\mathrm{I}_{\mathrm{O}}(-)\) is selected, and the DAC's output current drives a current mirror which ramps the timing capacitor in a positive direction until an upper limit of \(O \mathrm{~V}\) is sensed by A2. At this time the set-resist flip-flop (L1) is set, SB becomes a " 1 ", and the DAC's output current is switched to the \(\mathrm{I}_{\mathrm{O}}(+)\) output. Now the capacitor is charged to a lower limit of -5 V , the flip-flop is reset, and the cycle repeats itself.

\section*{REFERENCE SETUP}

The multiplying relationship between the reference current, \(I_{\text {REF }}\), and the full-scale output of the DAC is 3.863 . \(I_{\text {REF }}\) is set by the voltage between \(\mathrm{V}+\) and the lower limit divided by \(R 1+R 2\). This is so because Pin 12, \(\mathrm{V}_{\mathrm{REF}}(-)\), is a highimpedance input, namely the noninverting input of an op amp internal to the DAC. Since both \(I_{\text {REF }}\) and the upper and lower limits are derived by dividing down the power supply voltages, operation (frequency of oscillation) is independent of power supply changes. (See Appendix for a complete derivation of the timing formula.)


Circuit Diagram Exponential Digitally-Controlled Oscillator


Circuit Diagram Exponential Digitally-Controlled Oscillator


Oscillator Transfer Function


Waveforms

Table 1. Ideal Output Frequency
\begin{tabular}{|c|c|c|c|c|}
\hline CHORD (SEG. MENT & \begin{tabular}{l}
DIGITAL \\
INPUT \\
CODE
\end{tabular} & NORMAL. IZED DIGITAL INPUT \{A| & OUTPUT FREQUENCY & \begin{tabular}{l}
AVERAGE \\
STEP \\
SIZE
\end{tabular} \\
\hline \multirow{3}{*}{0} & 00000001 & \[
\frac{1}{8159}
\] & 2.45 Hz & \multirow{3}{*}{2.3 Hz} \\
\hline & 00001000 & \[
\frac{8}{8159}
\] & 19.6 Hz & \\
\hline & 00011111 & \[
\frac{31}{8159}
\] & 76.0 Hz & \\
\hline \multirow[t]{2}{*}{1} & 00100000 & \[
\frac{33}{8159}
\] & 80.9 Hz & \multirow[t]{2}{*}{4.8 Hz} \\
\hline & 00111111 & \[
\frac{95}{8159}
\] & 233 Hz & \\
\hline \multirow[t]{2}{*}{2} & 01000000 & \[
\frac{99}{8159}
\] & 243 Hz & \multirow[t]{2}{*}{9.5 Hz} \\
\hline & 01011111 & \(\frac{223}{8159}\) & 547 Hz & \\
\hline \multirow[t]{2}{*}{3} & 01100000 & \[
\frac{231}{8159}
\] & 566 Hz & \multirow[t]{2}{*}{19 Hz} \\
\hline & 01111111 & \[
\frac{479}{8159}
\] & 1.17kHz & \\
\hline \multirow[t]{2}{*}{4} & 10000000 & \[
\frac{495}{8159}
\] & 1.21 kHz & \multirow[t]{2}{*}{38 Hz} \\
\hline & 10011111 & \[
\frac{991}{8159}
\] & 2.43 kHz & \\
\hline \multirow[t]{2}{*}{5} & 10100000 & \[
\frac{1023}{8159}
\] & 2.51 kHz & \multirow[t]{2}{*}{76 Hz} \\
\hline & 10111111 & \[
\frac{2015}{8159}
\] & 4.94 kHz & \\
\hline \multirow[t]{2}{*}{6} & 11000000 & \[
\frac{2079}{8159}
\] & 5.09 kHz & \multirow[t]{2}{*}{152 Hz} \\
\hline & 11011111 & \[
\frac{4063}{8159}
\] & 9.96kHz & \\
\hline \multirow[t]{2}{*}{7} & 11100000 & \[
\frac{4191}{8159}
\] & 10.3 kHz & \multirow[t]{2}{*}{303 Hz} \\
\hline & 11111111 & \[
\frac{8159}{8159}=F S
\] & 20.0 kHz & \\
\hline
\end{tabular}

\section*{FREQUENCY SELECTION}

Table 1 lists ideal output frequencies at the lowest and highest codes of each chord and the average change in frequency produced by a one-step change (LSB change) within each chord. For highest accuracy in Chord 0, especially between 2.5 Hz and 19.6 Hz , comparators with low input current are recommended. The CMP-02CY comparators typically have \(35 n \mathrm{~A}\) of input current; at the lowest code point ( 000 00001) the DAC output is 250 nA ; so low input current comparators are essential for best operation. Above 00001000 ( \(4 \mu \mathrm{~A}\) or 19.6 Hz ) the comparator input currents become less critical.

\section*{CONCLUSION}

A microprocessor-controlled oscillator has been shown which achieves a 13-bit dynamic range with only 8 bits of control. Monotonic frequency steps over 2.5 Hz to 20 kHz are provided in a 4-IC low-cost design.

\section*{REFERENCE}
"Eight-bit Frequency Source Suited for \(\mu P\) Control" by Albert Helfrick, EDN, September 20, 1976, pp. 116-118.

\section*{APPENDIX}

\section*{TIMING EQUATION DERIVATIONS}

One of the best features of this design is its insensitivity to power supply changes. The equation derivations are shown to explain how \(\mathrm{V}+\) and V - drop out as timing determinations.

With a constant current drive the charge on \(C\) changes linearly over a range (E) between an upper limit (UL) and a lower limit (LL) dependent upon the DAC's digital input code, the DAC's output current, and the value of the timing capacitor (C).

Equation 1. \(T=2\left(\frac{C E}{1}\right)\) where:
\(\mathrm{C}=\) timing capacitor value
\(\mathrm{E}=\) upper limit - lower limit
\(\mathrm{I}=\mathrm{DAC}\) output current, \(\mathrm{I}_{0}(+)\) or \(\mathrm{I}_{0}(-)\)
\(\mathrm{T}=\) period

Equation 2. \(\mathrm{E}=\mathrm{UL}-\mathrm{LL}\) where: \(\mathrm{UL}=\) upper limit
\[
\mathrm{LL}=\text { lower limit }
\]

Equation 3. \(\mathrm{UL}=\frac{\mathrm{R} 4+\mathrm{R} 5+\mathrm{R} 6}{\mathrm{R} 3+\mathrm{R} 4+\mathrm{R} 5+\mathrm{R} 6}[(\mathrm{~V}+)-(\mathrm{V}-)]+(\mathrm{V}-)\)
where: \(\mathrm{V}+=\) positive power supply and \(\mathrm{V}-=\) negative power supply
but: \(\quad \mathrm{R} 3=\mathrm{R} 4=\mathrm{R} 5=\mathrm{R} 6\)
\(\therefore \mathrm{UL}=\frac{3(\mathrm{~V}+)+(\mathrm{V}-)}{4}\)

Equation 4. \(\mathrm{LL}=\frac{\mathrm{R} 5+\mathrm{R} 6}{\mathrm{R} 3+\mathrm{R} 4+\mathrm{R} 5+\mathrm{R} 6}[(\mathrm{~V}+)-(\mathrm{V}-)]+(\mathrm{V}-)\)
\[
L L=\frac{(V+)+(V-)}{2}
\]

Substituting 3 and 4 into 2 and solving for E :
Equation 5. \(E=\frac{(V+)-(V-)}{4}\)
Rewriting Equation 1 and substituting 5:
\[
(V+)-(V-)
\]

Equation 6. \(\frac{\mathrm{T}}{2 \mathrm{C}} \quad \frac{4}{1}\)
The expression for 1 is:
Equation 7. \(I=3.863\{A\} I_{\text {REF }}\)
where: 3.863 is a constant derived from the ratio of \(I_{\text {REF }}\) to \(I_{\text {full scale }}\) of the DAC \(A=\) the normalized digital input code \(I_{\text {REF }}=\) the reference current

Equation 8. \(I_{R E F}=\frac{(V+)-L L}{R 1+R 2}\)
Substituting 4 into 8 :
Equation 9. \(I_{R E F}=\frac{(V+)-\left[\frac{(V+)+(V-)}{2}\right]}{R 1+R 2}\)
\[
=\frac{(V+)-(V-)}{2(R 1+R 2)}
\]

Substituting 9 and 7 into 6 :
Equation 10. \(\frac{\mathrm{T}}{2 \mathrm{C}}=\frac{\frac{(\mathrm{V}+)-(\mathrm{V}-)}{4}}{3.863\{\mathrm{~A}\}\left[\frac{(\mathrm{V}+)-(\mathrm{V}-)}{2(\mathrm{R} 1+\mathrm{R} 2)}\right]}\)
Multiplying by \{A\} 3.863:
Equation 11. \(\frac{\{A \mid 3.863 T}{2 C}=\frac{\frac{(V+)-(V-)}{4}}{\frac{(V+)-(V-)}{2(R 1+R 2)}}\)
(A) \(3.863 \mathrm{~T}=\mathrm{R} 1+\mathrm{R} 2\) 2C

So \(\mathrm{V}+\) and V - have dropped out as timing considerations. Solving for T :
Equation 12. \(T=\frac{C(R 1+R 2)}{3.863\{A\}}\) but: \(\begin{aligned} & C=0.01 \mu F \\ & R 1=R 2=10 k \Omega\end{aligned}\)

Equation 13. \(T=\frac{5.177 \times 10^{-5}}{\{A \mid}\)
Finally, the simplified expressions:
Equation 14. \(\mathrm{T} \cong \frac{50 \mu \mathrm{~S}}{\{\mathrm{~A}\}}\)
Equation 15. \(\mathrm{f}(\) frequency \() \cong \frac{\{\mathrm{A}\}}{50 \times 10^{-6}} \cong 20 \mathrm{kHz}\) full scale

\section*{OTHER DAC APPLICATIONS}

The combination of high voltage compliance complementary current outputs, universal logic inputs, and multiplying capability in a low-cost DAC enables widespread application. Consider the following partial list:

\section*{AID CONVERTERS}

\section*{Tracking (Servo)}

Successive Approximation
Ramp (Staircase)
Microprocessor Controlled
Ratiometric (Bridge Balancing)

\section*{TEST SYSTEMS}

Transistor Tester (Force \(\mathrm{I}_{\mathrm{B}}\) and \(\mathrm{I}_{\mathrm{C}}\) )
Resistor Matching (Use both outputs)
Programmable Power Supplies
Programmable Pulse Generators
Programmable Current Source
Function Generators (ROM Drive)

\section*{ARITHMETIC OPERATIONS}

Analog Division by a Digital Word
Analog Quotient of Two Digital Words
Analog Product of Two Digital Words - Squaring
Addition and Subtraction with Analog Output
Magnitude Comparison of Two Digital Words
Digital Quotient of Two Analog Variables
Arithmetic Operations with Words from Different Logic Families

\section*{GRAPHICS AND DISPLAYS}

Polar to Rectangular Conversion
CRT Character Generation
Chart Recorder Driver
CRT Display Driver

\section*{DATA TRANSMISSION}

Modem Transmitter
Differential Line Driver
Party Line Multiplexing of Analog Signals
Multi-Level 2-Wire Data Transmission
Secure Communications (Constant Power Dissipation)

\section*{CONTROL SYSTEMS}

Reference Level Generator for Setpoint Controllers
Positive Peak Detector
Negative Peak Detector
Disc Drive Head Positioner
Microfilm Head Positioner

\section*{AUDIO SYSTEMS}

Digital AVC and Reverberation
Music Distribution
Organ Tone Generator
Audio Tracking A/D

\section*{CONCLUSION}

Differential and multiplying applications have been described which use the high-voltage compliance, complementarycurrent outputs and the high-speed multiplying inputs of the Precision Monolithics DAC-08.

\section*{BIBLIOGRAPHY}
1. "DAC-08 Applications Collection", John Schoeff and Donn Soderquist, Precision Monolithics Application Note 17, 1975
2. 'Low Cost, High-Speed Analog-to-Digital Conversion with the DAC-08", Donn Soderquist and John Schoeff, Precision Monolithics Application Note 16, 1975
3. "Differential and Multiplying Use of Digital-to-Analog Converters", Donn Soderquist and John Schoeff, E.E. Times article, June 21, 1976, pp. 40-47

\title{
APPLICATION NOTE 21 3 IC 8-BIT BINARY DIGITAL TO PROCESS CURRENT CONVERTER WITH 4-20mA OUTPUT \\ By Donn Soderquist
}

This application note describes a 3 IC, \(4-20 \mathrm{~mA}\) process current, digital-to-analog converter that can be constructed for less than \(\$ 20\) at current \(100+\) prices. It operates from a -5 V \(\pm 1 \mathrm{~V}\) negative power supply and \(\mathrm{a}+23 \mathrm{~V} \pm 7 \mathrm{~V}\) positive power supply, has 24 V output voltage compliance, and occupies less than 4 square inches of printed circuit board space. Other significant features include TTL logic input compatibility, 8 -bit binary coding, \(0^{\circ}\) to \(+70^{\circ} \mathrm{C}\) operation, and \(5 \mu\) s full scale settling time into a \(500 \Omega\) load.

\section*{THEORY OF OPERATION}

A fixed current of 0.5 mA is added to a DAC's output current varying between 0 and 2.0 mA and the resulting total current is multiplied by a factor of 8 to produce an output current of 4.0 to 20 mA .

In the schematic, first note the REF-01CJ, a +10 V adjustable reference. Its output goes to the noninverting input of one half of A3, a dual precision op amp. The inverting input is within a feedback loop forcing +10 V to appear at the top of R4, a \(20 \mathrm{k} \Omega\) resistor; a 0.5 mA current will flow in R4
through Q1, a high \(\mathrm{h}_{\text {FE }}\) transistor. The same +10 V is applied to R3, the reference input resistor of a multiplying IC D/A converter, the DAC-08. Full scale output current of the DAC will be the difference in voltage between the +10 V reference and Pin 14 of the DAC divided by R3; Pin 15 will be at the same voltage as Pin 14 because it is a high impedance point, the noninverting input of an op amp internal to the DAC. After calibration a current of 0 to 2 mA (depending on the digital input code) will flow into the DAC's output, Pin 4.

Both the DAC's output current and the fixed 0.5 mA flow in R5, a 800 2 precision resistor. The voltage developed by that current is applied to the noninverting input of the other half of A3 and will also appear across R6, a \(100 \Omega\) precision resistor. Thus, eight times the 0.5 to 2.5 mA current in R5 flows in R6, or 4 to 20 mA . Almost all of this current appears at the output because the 2 N 6053 is a high \(\mathrm{h}_{\text {FE }}\) device, a power darlington transistor.
Some other components need explanation. C1 provides frequency compensation of the DAC's reference amplifier; C2

SCHEMATIC DIAGRAM

and C3 are power supply decoupling (bypass) capacitors; C4 prevents high frequency oscillations. D1 through D4 insure at least 2.5 V differential between the op amp's inputs and its positive power supply under all conditions. R1 and R2 are zero scale and full scale adjustments respectively.

\section*{CALIBRATION PROCEDURE}

Apply \(+23 \mathrm{~V} \pm 7 \mathrm{~V}\) and \(-5 \mathrm{~V} \pm 1 \mathrm{~V}\) to the converter with a current-measuring meter connected between the output and ground. Make the digital inputs all zeros, \(<+0.8 \mathrm{~V}\). Adjust R1 until the output current is 4.0 mA . Now change the digital inputs to all ones, \(>+2.0 \mathrm{~V}\). Adjust R2 until the output current is 20 mA . Calibration is now completed.

\section*{OUTPUT VOLTAGE COMPLIANCE}

Output voltage compliance is \(\mathrm{V}_{\mathrm{CC}}-6 \mathrm{~V}\). For example, at \(\mathrm{V}_{\mathrm{CC}}\) \(=+16 \mathrm{~V}\), the output may go to a maximum of +10 V without affecting output current. Thus, a \(500 \Omega\) resistor would be the maximum load resistor at \(\mathrm{V}_{\mathrm{CC}}=+30 \mathrm{~V}, \mathrm{~V}_{\mathrm{OC}}=24 \mathrm{~V}\), and \(\mathrm{R}_{\mathrm{L}}\) Maximum \(=1.2 \mathrm{k} \Omega\).

\section*{SCALE MODIFICATION}

Although the values shown are for the more common \(4-20 \mathrm{~mA}\) requirement, operation at 1.5 mA or \(10-50 \mathrm{~mA}\) may be achieved by changing some components. For \(10-50 \mathrm{~mA}\), change R6 to \(40 \Omega\); this makes the multiplying factor 20 instead of 8 . For \(1-5 \mathrm{~mA}\), replace the 2N6053 with a 2N5087, and change R6 to \(400 \Omega\).

\section*{CONCLUSION}

A simple, low-cost process current converter has been shown with wide application in the controls industry. The
design is tolerant of wide power supply variations, has high voltage compliance, and is easily calibrated. Reliability and cost are optimized by using only three integrated circuits, the Precision Monolithics DAC-08, REF-01, and OP-14, plus a few readily available discrete components.

\section*{REFERENCE}

Crowley, B., "Circuit Converts Voltages to 4-20mA For Industrial Control Loops," Electronic Design, Jan. 5, 1976, page 116.

\section*{PARTS LIST}

Circuit
\begin{tabular}{cl} 
Symbol(s) & Description \\
\hline A1 & + 10V Reference, PMI REF-01CJ \\
\hline A2 & 8-Bit DAC, PMI DAC-08CQ \\
\hline A3 & Dual Op Amp, PMI OP-14CJ \\
\hline C1-C3 & \(0.1 \mu F+80 \% /-20 \%\) 50V, Type CK-104 \\
\hline C4 & \(100 \mathrm{pF} \pm 5 \%\) Mica, DM100ED101J03 \\
\hline D1-D4 & Power Diode, 1N4001 \\
\hline Q1 & NPN Transistor, 2N3904 \\
\hline Q2 & PNP Power Darlington, Motorola 2N6053 \\
\hline R1-R2 & \(50 \mathrm{k} \Omega\) Potentiometer, Bourns \\
& \#3006P-1-503 \\
\hline R3 & \(4020 \Omega \pm 1 \%\), RN55C4021F \\
\hline R4 & \(20 \mathrm{k} \Omega \pm 1 \#\), RN55C2002F \\
\hline R5 & \(800 \Omega \pm 0.1 \%\), GR\#8E16D800 \\
\hline R6 & \(100 \Omega \pm 0.1 \%\), GR\#8E16D100 \\
\hline
\end{tabular} APPLICATION NOTE 22 SOFTWARE CONTROLLED ANALOG TO DIGITAL CONVERSION USING DAC-08 AND THE 8080A MICROPROCESSOR by Will Ritmanich and Wes Freeman

\begin{abstract}
The microprocessor is generally regarded as a flexible replacement for discrete logic devices. Yet most micro-processor-based designs still use numerous isolation and support packages for analog-to-digital (A/D) conversion, rather than using just software and the processor itself. There are many applications where the minimum system approach is both desirable and feasible. This application note describes a very simple, low-cost method of software controlled 8 -bit A/D conversion using the Precision Monolithics DAC-08 and the Intel 8080A. Innovative software eliminates the need for peripheral isolation devices. Easily expandable to 10 -bit or 12 -bit A/D conversions, the technique may be emulated using other microprocessors having separate address and data busses.
\end{abstract}

\section*{8080A I/O INTERFACE CONSIDERATIONS}

In order to communicate with any input/output peripheral device, the 8080A must be able to distinguish between its normal memory array and that particular I/O peripheral. Two techniques exist for accomplishing this, each with its own set of advantages and disadvantages.

The basic approach, used especially in large systems requiring greater than 32k memory, assigns the particular peripheral to an I/O "Port." This has the effect of isolating the I/O from the memory bus by the use of additional interface devices (generally the 8255 Programmable Peripheral Interface). Data transfers to and from the peripheral are then enabled by special instructions IN or OUT. This method has the advantage of allowing full 65 k memory usage (Figure 1), but requires additional support circuits. Although conceptually simple, it restricts communications to the peripheral through the 8080A Accumulator.

For simple applications or where the full memory addressing capability of the 8080A is not needed, a powerful technique referred to as "Memory-mapped I/O" can be im-


Figure 1. Isolated I/O
plemented. By utilizing unused portions of memory address space for I/O operations, the full instruction set used to control memory can also be used to operate on peripherals. This creates a powerful "new" capability for dealing with \(\mathrm{I} / \mathrm{O}\). The major constraint, however, is that the peripheral must now conform to memory bus signals and timing.

\section*{I/O CONTROL USING MEMORY-MAPPING}

The convention used in establishing memory-mapped I/O is to assign address line \(\mathrm{A}_{15}\) as the I/O control flag. Thus, if \(\mathrm{A}_{15}\) is "zero," then memory is active, and if \(A_{15}\) is "one" then I/O is active. This creates a "map" of the memory as shown in Figure 2. Although other address lines could be used for the function, \(A_{15}\) is normally used because it is easier to control with software and allows full address capability for the lower 32 k of memory.


Figure 2. Memory-Mapped I/O

\section*{MEMORY-MAPPED I/O CONTROL SIGNALS}

In order to manipulate memory-mapped I/O, it is necessary to generate the appropriate control signals. This is accomplished by gating MEMR and MEMW with \(\mathrm{A}_{15}\) as shown in Figure 3. System bus characteristics are preserved and all instructions normally used to operate on memory can now be used on I/O as well.

\section*{SUCCESSIVE APPROXIMATION AID CONVERSION}

Because it provides the best tradeoff between speed and hardware/software complexity, the successive approximation method of A/D conversion has been selected. Figure 4 shows a simple analogy of this approach based on the use of a pan balance.

To measure some unknown weight, it is placed on one pan of the balance. By successively applying binarily-weighted


Figure 3. I/O Control Signal Generation


Figure 4. Successive Approximations Analogy
counterweights to the other pan until the scale is balanced, we can ascertain the portion of the unknown weight compared to that of the known full scale weight. The number of "trials" is made equal to the number of counterweights available by starting with the heaviest counterweight first, and either retaining it or rejecting it based on the comparison to the unknown. This process is repeated for the next heaviest and so on until all weights have been tried.

Electrically, this can be simulated by sequential comparisons between the output of a digital-to-analog converter and some unknown analog input. Figure 5 shows the basic circuit configuration.

At the start of a conversion, the most significant bit (MSB) of the DAC is turned on by the Successive Approximation Register (SAR) producing an output from the DAC equal to one-half full scale. The DAC's output is compared to the analog input by a comparator, and if the DAC output is greater than the unknown input voltage, the MSB is turned off. If, however, the DAC output is less than the unknown input, the MSB is allowed to remain on, and the next most significant bit is tried. Whether or not this second bit should remain on or be turned off is subject to the same criteria as before (Figure 6). This basic procedure is used to test all remaining DAC bit inputs.


Figure 5. Basic Successive Approximation Circuit


Figure 6. Flow Diagram for 3-Bit Successive Approximation A/D Conversion

\section*{LOGIC REPLACEMENT BY THE 8080A}

The circuit illustrated in Figure 5 can be simplified by utilizing the logic capability of the 8080A to replace the SAR. The eight lowest order address bits control the data bit inputs to the DAC-08 (Figure 7). Table 1 contains the software used to accomplish this. Figure 8 depicts the corresponding flow diagram.


Figure 9. Dynamic Crosstalk Measuring System


NOTE: SWI is a time dependent switch. Its characteristic is shown in Figure 10c.
a. TYPICAL DYNAMIC CROSSTALK ELEMENT VALUES
\begin{tabular}{|c|c|c|c|c|c|}
\hline \({ }^{\text {f SIG }}\) & \({ }^{\text {f CLK }}\) & \(\mathrm{R}_{\mathrm{L}}\) & \(\mathrm{R}_{E Q}\) & \[
\begin{gathered}
\text { DCT } \\
\left(\mathrm{C}_{\mathrm{EQ}}=0.13 \mathrm{pF}\right)
\end{gathered}
\] & \[
\begin{gathered}
\mathrm{DCT} \\
\left(\mathrm{C}_{\mathrm{EQ}}=0.5 \mathrm{pF}\right)
\end{gathered}
\] \\
\hline Hz & HZ & \(\Omega\) & \(\Omega\) & dB & dB \\
\hline 10K & 100K & 10K & 1718 & 97.1 & 85.4 \\
\hline 10K & 100K & 22 K & 3463 & 91.0 & 79.3 \\
\hline 10K & 100K & 33K & 5059 & 87.7 & 76.0 \\
\hline 10K & 100K & 47K & 7090 & 84.7 & 73.0 \\
\hline 10K & 100K & 100K & 14.78K & 78.4 & 66.7 \\
\hline
\end{tabular}
b.

C.

Figure 10. Computed Dynamic Crosstalk for Actual Multiplexer

The numbers shown in Figure 10 apply to the measurement system, but are unlikely in a real multiplexer. To satisfy sampling theory limitations, \(f_{\text {SIG }}\) must be less than one-half the sampling frequency. Assuming \(f_{C L K}=200 \mathrm{kHz}\) then each channel in a multiplexer is addressed for \(5 \mu \mathrm{sec}\). This means that it takes \(40 \mu \mathrm{sec}\) to sample all channels of an eight channel multiplexer. In other words, each channel is sampled at a 25 kHz rate. Thus the maximum value of \(\mathrm{f}_{\text {SIG }}\) would be 12.5 kHz . Figure 10b gives values of dynamic crosstalk (DCT) which would be experienced if the values of \(\mathrm{R}_{\mathrm{ON}}\) and \(\mathrm{T}_{\mathrm{BRK}}\) shown in Figures 10a and 10b were used. The first DCT column lists the values for a \(\mathrm{C}_{\mathrm{EQ}}\) of 0.13 pF (measured value of channel three). The second DCT column shows the perfor-
mance for \(\mathrm{C}_{\mathrm{EQ}}=0.5 \mathrm{pF}\). The purpose for the second column is to point out how critical minimizing stray capacitance is to good crosstalk performance.

\section*{MEASUREMENT OF ADJACENT CHANNEL CROSSTALK}

The system shown in Figure 11 was used to measure adjacent channel crosstalk (ACCT). \(M_{1}\) drives the address lines of the MUX system and the gating input of \(M_{4}\). By setting the period of \(M_{4}\left(T_{2}\right)\) to \(10 \mu \mathrm{sec}\), the pulse rate out of \(\mathrm{M}_{4}\) is controlled by the pulse rate of \(M_{1}(40 \mu \mathrm{sec})\) coming into the gate input of \(\mathrm{M}_{4}\). The output of \(\mathrm{M}_{4}\) is in the complement mode


Figure 11. Adjacent Channel Crosstalk Measuring System
because the control input to \(M_{3}\) causes the S/H to HOLD when the input is high (1). Thus the sample period occurs during the time \(P_{2} . M_{4}\) also can delay its pulse relative to the pulse out of \(M_{1}\), thereby allowing measurements of crosstalk versus \(t_{1}\) (start of the sample time). This information is valuable because in many systems, a sample/hold is used with a successive approximation ADC to encode the analog output of the MUX. As will be shown, the ACCT can be made negligible if a sufficient time elapses before going to the HOLD mode for encoding the data. Since "time is money," the term "sufficient time" becomes important.

The nature of sample/holds and the nature of spectrum analyzers can cause some apparent discrepancies in the data observed by this measurement system. It is important to note the spectrum analyzer "sees" the average of everything that is presented to its input terminals. While it is true the sample/hold holds the last value it "saw," the spectrum analyzer also looks at the signal present during the sample/hold's sample time. Thus the equation which expresses the signal level present as a function of time must also account for the true averaging of the spectrum analyzer. Figure 12 shows the equations (12c) and the definitions of the terms used in the equations (12a and 12b). The term \(N_{O}\) is the relative signal level which the spectrum analyzer measures. If the model of the signal decay shown in Figure 12a is the correct one to explain the ACCT, then the computed value of \(\mathrm{N}_{\mathrm{O}}\) should correspond to the measured values. As will be shown in Figure 14, the agreement does in fact justify the model; however it was necessary to choose the measurement conditions very carefully.

a. VOLTAGE DECAY ON MUX OUTPUT


\section*{b. SAMPLE/HOLD}

EQUATIONS:
1. \(\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{V}_{\mathrm{R}}} \equiv \mathrm{N}_{\mathrm{O}}=\frac{\mathrm{N}_{\mathrm{H}}\left(\mathrm{T}_{1}-\mathrm{P}_{2}\right)+\mathrm{S}_{1}+\mathrm{S}_{2}}{\mathrm{~T}_{1}}\); Where
2. \(\frac{\mathrm{V}_{\mathrm{H}}}{\mathrm{V}_{\mathrm{R}}} \equiv \mathrm{N}_{\mathrm{H}}=\operatorname{EXP}\left[\frac{-\mathrm{t}}{\tau_{1}}\right], \mathrm{t} \leq \mathrm{T}_{\mathrm{BRK}}\)
\(=\operatorname{EXP}\left[\frac{-T_{\text {BRK }}}{\tau_{1}}\right] \operatorname{EXP}\left[\frac{T_{\text {BRK }}-t}{\tau_{2}}\right], t \geq T_{\text {BRK }}\)
3. \(\frac{\mathrm{A}_{1}}{\mathrm{~V}_{\mathrm{R}}} \equiv \mathrm{S}_{1}=\tau_{1}\left[\operatorname{EXP}\left(\frac{-\mathrm{t}_{1}}{\tau_{1}}\right)-\operatorname{EXP}\left(\frac{-\mathrm{T}_{\mathrm{BRK}}}{\tau_{1}}\right)\right]\)
4. \(\frac{\mathrm{A}_{2}}{\mathrm{~V}_{\mathrm{R}}} \equiv \mathrm{S}_{2}=\tau_{2} \operatorname{EXP}\left[\frac{-\mathrm{T}_{\mathrm{BRK}}}{\tau_{1}}\right]\left[1-\operatorname{EXP}\left(\frac{\mathrm{T}_{\mathrm{BRK}}-\mathrm{t}_{2}}{\tau_{2}}\right)\right]\)
c.

Figure 12. Predicting the Measurement System Response

In order to get good correlation between lab data and theoretical predictions, it was necessary to use fairly long time constants ( \(R_{L}=22 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}\) ). With \(\mathrm{R}_{\mathrm{L}}=22 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}\left(\mathrm{R}_{\mathrm{ON}}=300 \Omega\right)\), the theoretical plot of ACCT (as measured on the spectrum analyzer) vs. \(t_{1}\) is shown in Figure 13. Note that the data is plotted between 900 nsec and 1025 nsec . The curve shows that a 10 nsec error in \(\mathrm{t}_{1}\) can cause a 6dB error in reading on the spectrum analyzer. The results shown in Figure 14 confirm the necessity of using large capacitances to obtain predictable results. The theoretical curve tracks the actual data well in both cases; however the 1000 pF curve is better than the 300 pF curve. Notice that there is good agreement both at DC and at 4 kHz .


ACCT VS. \(\mathrm{t}_{1}\) WITH SMALL \(\mathrm{C}_{\mathrm{L}}\)

Figure 13. Measurement Errors Due To Small CL


Figure 14. Agreement Between Measured and Computed ACCT

\section*{PREDICTING AND CONTROLLING ADJACENT CHANNEL CROSSTALK}

The equations in Figure 12c can be used to predict how much adjacent channel crosstalk one might expect in an actual system. An all analog system will follow the MUX with a
A. Multiplexer-Demultiplexer System:
\(\mathrm{N}_{\mathrm{H}} \equiv 0\) Therefore
1. \(N_{O}=\frac{S_{1}+S_{2}}{T_{1}}\), Where \(T_{1}=\frac{1}{f_{C L K}} \times\) (No. of Channels)
2. \(\mathrm{S}_{1}=\tau_{1}\left[\operatorname{EXP}\left(\frac{-\mathrm{t}_{1}}{\tau_{1}}\right)-\operatorname{EXP}\left(\frac{-\mathrm{T}_{\mathrm{BRK}}}{\tau_{1}}\right)\right]\)
3. \(\mathrm{S}_{2}=\tau_{2} \operatorname{EXP}\left[\frac{\mathrm{~T}_{\mathrm{BRK}}}{\tau_{1}}\right]\left[1-\operatorname{EXP}\left(\frac{\mathrm{T}_{\mathrm{BRK}}-\mathrm{t}_{2}}{\tau_{2}}\right)\right]\)

Where \(t_{1}=T_{D}\) (Break-Before-Make Time \({ }^{-}\)of DEMUX)
\[
t_{2}=\frac{1}{f_{C L K}}-T_{D}
\]
B. Multiplexer - Sample/Hold System
\(\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{P}_{2} \equiv 0\)
4. \(N_{\mathrm{O}}=N_{H}=\operatorname{EXP}\left[\frac{-\mathrm{t}}{\tau_{1}}\right] \mathrm{t} \leq \mathrm{T}_{\mathrm{BRK}}\)
\(=\operatorname{EXP}\left[\frac{-T_{\text {BRK }}}{\tau_{1}}\right] \operatorname{EXP}\left[\frac{T_{\text {BRK }}-\mathrm{t}}{\tau_{2}}\right], \mathrm{t} \geq \mathrm{T}_{\text {BRK }}\)
Where: \(t=t_{H}\) (Hold Command for Sample/Hold as measured from Address Change Time)

Figure 15. Predicting Adjacent Channel Crosstalk


ADJACENT CHANNEL CROSSTALK VS. TIME FOR MUX-DEMUX AND MUX-S/H SYSTEMS DEVICE: MUX-08

Figure 16. Computed ACCT vs Time for MUX-DEMUX and MUX-S/H Systems
demultiplexer, which will have its own break-before-make delay. An analog to digitai system will have a sample/hold amplifier in front of the A/D converter. Since the equations which apply to these situations are different, they will be discussed separately. Figure 15 summarizes the conditions and the equations which apply to them.
Since there is no held voltage, then \(\mathrm{N}_{\mathrm{H}}=0\) in the multi-plexer-demultiplexer system. This reduces \(\mathrm{N}_{\mathrm{O}}\) to the simple form shown in equation (1). \(S_{1}\) and \(S_{2}\) follow in equations (2) and (3). Since \(t_{1}=T_{D}\) (break-before-make time of the DEMUX), that time will have a significant effect on ACCT. The MUXsample/hold system imposes the condition \(S_{1}=S_{2}=P_{2}=0\); thus \(N_{\mathrm{O}}=\mathrm{N}_{\mathrm{H}}\). It will be instructive to compare the levels of ACCT in these two systems versus their appropriate times.
Figure 16 looks at a "typical" system which will give approximately one percent transmission error ( \(33 \mathrm{k} \Omega \mathrm{R}_{\mathrm{L}}\) and \(300 \Omega\) \(R_{\mathrm{ON}}\) ), and has \(50 \mathrm{pF} \mathrm{C}_{\mathrm{L}}\). The value of \(\mathrm{C}_{\mathrm{L}}\) is somewhat on the high side (20pF being typical for MUX-08 connected to a buffer amp), but it does give a conservative value for analysis. What Figure 16 shows is rather startling. The adjacent channel crosstalk, while inherent in the multiplexer itself, can be eliminated in both systems by the proper timing. In the case of the sample/hold it is only necessary to delay the hold command for approximately \(1.2 \mu \mathrm{sec}\) to have the ACCT vanish completely. This is no problem, since most sample/ holds need at least \(2 \mu \mathrm{sec}\) to accurately acquire the signal (this is particularly true of monolithic devices). The plot for the MUX-DEMUX system relates to \(T_{D}\), which is not adjustable for a given DEMUX. What is possible is to add some delay to the address change for the DEMUX. In this way, the DEMUX will not "look" at the MUX output until the charge from the previous channel has had a chance to dissipate.

\section*{CONCLUSION}

Table II summarizes the forms of crosstalk and lists ways of coping with them. Reduction of \(\mathrm{R}_{\mathrm{ON}}\) is helpful in all three cases. While \(T_{\text {BRK }}\) should be minimized as much as possible, it is important that no two channels are ON at the same time. In some cases, \(\mathrm{T}_{\mathrm{BRK}}\) is chosen such that even over temperature extremes, the break-before-make feature is maintained. Since all three components of crosstalk are present in a dynamic multiplexer, the "careful circuit board

Table 2. How to Handle Crosstalk
\begin{tabular}{|c|c|c|}
\hline Crosstalk Component & Variation with \(\mathrm{f}_{\text {SIG }}\) & Ways to Minimize Effects \\
\hline Static & 6dB/octave & \begin{tabular}{l}
- Minimize \(R_{O N}\) \\
- Reduce stray capacitance ( \(\mathrm{C}_{\mathrm{EQ}}\) ) by careful circuit board layout.
\end{tabular} \\
\hline Dynamic & 6dB/octave & \begin{tabular}{l}
- Minimize R \(_{\text {ON }}\) \\
- Minimize \(\mathbf{f}_{\text {CLK }}\) \\
- Minimize \(T_{B R K}\), but \(T_{B R K}>0\) is needed to prevent shorting channels together. \\
- Minimize R \(_{L}\) \\
- Reduce stray capacitance ( \(\mathrm{C}_{\mathrm{EQ}}\) ) by careful circuit board layout.
\end{tabular} \\
\hline Adjacent Channel & NONE & \begin{tabular}{l}
- Minimize RON \\
- Minimize \(\mathbf{f}_{\text {CLK }}\) \\
- Minimize \(T_{B R K}\), but \(T_{B R K}>0\) is needed to prevent shorting channels together. \\
- Minimize \(R_{L}\) and \(C_{L}\) \\
- WAIT before allowing samplel hold or DEMUX to measure MUX output.
\end{tabular} \\
\hline
\end{tabular}
layout" is important even though it is not listed in the ACCT section.

This paper has pointed out the fact that static crosstalk (given on multiplexer data sheets) is only one of the three components of crosstalk. The models for static and dynamic crosstalk are relatively simple and were discussed to show how they are related. The most troublesome component of crosstalk (adjacent channel crosstalk) was shown not to be quite so straight-forward. For one thing, adjacent channel crosstalk (ACCT) is not signal frequency dependent as are CT and DCT. The mechanism which governs this form of crosstalk is stored charge on the MUX node. While CT and DCT must be minimized by careful layout and once present in the multiplexer cannot be reduced, such is not the case with ACCT. Even though ACCT is present in the multiplexer, the proper timing of demultiplexer or sample/hold commands can effectively eliminate ACCT from the total system.

\title{
APPLICATION NOTE 36 DAC-08 CONTROL OF 555 TIMERS by Kishor Patel
}

\section*{INTRODUCTION}

This application note describes a digitally or microprocessor controlled one-shot and an astable multivibrator using two of the industry's most widely used low cost building blocks, the PMI DAC-08 8 bit DAC and the 555 timer. Digital control ranges of 255 to 1 and 510 to 1 are shown for one-shot and astable applications allowing periods of \(18 \mu \mathrm{sec}\) to 1.4 seconds and frequencies of 1 Hz to 60 KHz .

\section*{ONE-SHOT LINEAR MODE OPERATION}

In the one-shot mode of operation, the time delay or the one-shot period is determined by a constant current source and a capacitor. A digitally programmable constant current source is made using the DAC-08 and two PNP transistors. The DAC-08 is a current sink; the two PNP transistors are used as a current mirror which reverses the direction of the DAC's sink current forming a current source. The current source charges the timing capacitor, causing the voltage across the capacitor to increase linearly at the rate of
\(\left\{\frac{\text { lOUT }}{C}\right\}\) volts per second from approximately zero volts to \(\frac{2}{3} \mathrm{~V}_{\mathrm{CC}}\) of the 555 timer.

The one-shot's period, T , is basically an RC product with two other control factors. The \(R\) is fixed and represented by RREF which sets up the correct IREF current for the DAC. With the fixed RREF, the one-shot period is directly proportional to the value of the timing capacitor C (see Table 1). The other two controlling factors are the DAC's digital inputs and the ratio of the timer's \(\mathrm{V}_{\mathrm{CC}}\) to the DAC's \(\mathrm{V}_{\mathrm{REF}}\). The one-shot period is inversely proportional to the normalized digital input value and directly proportional to the \(\mathrm{V}_{\mathrm{CC}}\) to \(\mathrm{V}_{\text {REF }}\) ratio as illustrated in Fig. 2. When operated in the linear mode, a 255 to 1 control range of the one-shot's period is achieved.

\section*{BASIC DESIGN}

As shown in Fig. 1, this design involves a series of conversions from a digital input to an analog current to a threshold voltage and finally to a time delay or a frequency. A DAC-08 converts the digital input to an analog current


ONE-SHOT PERIOD, \(T=\frac{2}{3} \frac{R_{\text {REF }} C}{\{D\}} \frac{V_{C C}}{V_{\text {REF }}}\) FOR LINEAR MODE
ONE-SHOT PERIOD, \(T=\frac{2}{3}\) RREF \(^{\text {RE }} \frac{V_{C C}}{V_{\text {REF }}}\left[\frac{2-\{D\}}{\{D\}}\right]\) FOR EXPANDED MODE
Figure 1. Digitally Controlled One-Shot

Table 1. One-Shot Linear Mode Timing Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{6}{|c|}{ONE-SHOT PERIOD (msec)} \\
\hline & \multicolumn{3}{|c|}{\(V_{C C}=15 \mathrm{~V} \quad \mathrm{~V}_{\text {REF }}=15 \mathrm{~V}\)} & \multicolumn{3}{|c|}{\(V_{C C}=5 \mathrm{~V} \quad V_{\text {REF }}=15 \mathrm{~V}\)} \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) \\
\hline 11111111 & 5.2 & 0.505 & 0.049 & 1.72 & 0.160 & 0.0176 \\
\hline 00000001 & 1440 & 134 & 13.8 & 455 & 43 & 4.8 \\
\hline
\end{tabular}


Figure 2. One-Shot Period vs Digital Input
which is then converted to a voltage by a two transistor current source and a capacitor. The voltage is then converted to a time delay or frequency by a timing capacitor and the 555 timer.

\section*{ONE-SHOT EXPANDED MODE OPERATION}

Range is doubled to 510 to 1 by operating the DAC in the expanded range mode with the DAC's IOUT fed forward from the reference input node of the DAC. Expanded range mode timing is shown in Table 2 and in the graph of Fig. 2.

\section*{ASTABLE MODE OPERATION}

An astable multivibrator is made in a similar fashion in Fig. 3. A DAC-08 and two PNP's form a current source driving the timing capacitor ( C ) and a discharge resistor \(\left(\mathrm{R}_{\mathrm{B}}\right)\). The timing capacitor is charged linearly by the current source and discharged exponentially through \(\mathrm{R}_{\mathrm{B}}\). Once again, the


Figure 3. Digitally Controlled Astable Multivibrator
digital DAC input and the ratio of the timer \(V_{C C}\) to the DAC's \(\mathrm{V}_{\text {REF }}\) provide additional control on the multivibrator's frequency. The digital input has directly proportional control while the \(V_{C C}\) to \(V_{\text {REF }}\) ratio has an inversely proportional control of frequency.

Frequency range is not fuily 255 to 1 as expected but approximately 220 to 1, because the discharge time (output low) of a cycle is invariable for any digital input being determined by the product of \(R_{B}\) and \(C\). Frequency is shown in Table 3 and in Fig. 4. Expanded range operation doubles frequency range as it did in the one-shot application. Frequency is shown in Table 4.

\section*{MICROPROCESSOR CONTROL}

Both the one-shot and the astable multivibrator can be microprocessor controlled. Fig. 5 shows the implementation of a microprocessor controlled one-shot. The eight bit latch (74LS377) is used to interface between the data bus and the DAC. Stable data is latched in by a positive going edge of an address coincident pulse. After the data is latched, a buffered negative going address coincident pulse can be used to trigger the one-shot. The astable multivibrator is implimented similarily except for elimination of the buffer and the trigger pulses which are not required.


Figure 4. Multivibrator Frequency vs Digital Input

\section*{CONCLUSION}

Digitally controlled one-shot and astable multivibrator with a wide range of outputs have been implemented. The oneshot has a 255 to 1 (8 Bit dynamic) time period range and the astable multivibrator a 220 to 1 frequency range. When the DAC is operated in the expanded modes, these ranges are doubled.

Table 2. One-Shot Expanded Mode Timing Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{6}{|c|}{ONE-SHOT PERIOD (msec)} \\
\hline & \multicolumn{3}{|c|}{\(\mathrm{V}_{C C}=15 \mathrm{~V} \quad \mathrm{~V}_{\text {REF }}=15 \mathrm{~V}\)} & \multicolumn{3}{|c|}{\(\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \quad \mathrm{~V}_{\mathrm{REF}}=15 \mathrm{~V}\)} \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) \\
\hline 11111111 & 5.2 & 0.495 & 0.049 & 1.72 & 0.160 & 0.0176 \\
\hline 00000001 & 2900 & 280 & 26 & 970 & 87 & 8.4 \\
\hline
\end{tabular}

Table 3. Astable Linear Mode Frequency Table
ASTABLE MULTIVIBRATOR FREQUENCY ( Hz )
\begin{tabular}{lcccccr}
\hline & \multicolumn{2}{c}{\(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{C}}=15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=15 \mathrm{~V}\)} & \multicolumn{2}{c}{\(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=15 \mathrm{~V}\)} \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) \\
\hline 00000001 & 1.49 & 14.7 & 156 & 4.86 & 49.8 & 433 \\
\hline 11111111 & 328 & 3,279 & 33,333 & 717 & 7,273 & 60,241 \\
\hline
\end{tabular}

Table 4. Astable Expanded Mode Frequency Table
\begin{tabular}{lcccccr}
\hline & \multicolumn{6}{c}{ ASTABLE MULTIVIBRATOR FREQUENCY ( Hz ) } \\
\hline & \(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{C}}=15 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=15 \mathrm{~V}\) & \(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=10 \mathrm{~V}\) \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.10 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) \\
\hline 00000001 & 0.74 & 7.69 & 79.9 & 2.42 & 24.7 & 217 \\
\hline 11111111 & 328 & 3,279 & 33,333 & 714 & 7,299 & 60,241 \\
\hline
\end{tabular}


Figure 5. Microprocessor Controlled One-Shot APPLICATION NOTE 37 EIGHT CHANNEL CODEC DEMONSTRATOR

\author{
by B. W. Berry
}

Precision Monolithics, Inc. has developed a CODEC demonstrator system in order to show the use of their line of telecom devices in a shared-channel system. These circuits provide a working digital transmission system incorporating eight analog input channels digitally interfacing to eight output channels. The circuit design was completed so that a single analog printed circuit board could be used either for encoding eight channels or decoding eight channels. A single digital timing and interface board is used to provide system clocks and the parallel digital data bus from transmitter to receiver. All board layouts and schematics are available from PMI. The design uses pluggable connections so that, if desired, the encoding portion or the decoding portion of the system can be tested separately. The user need only provide three voltage supplies ( \(\pm 15 \mathrm{VDC},+5 \mathrm{VDC}\) ), the appropriate filters and any applicable transmission test equipment.

\section*{HARDWARE}

The entire eight-channel system consists of twenty-one integrated circuits mounted on three printed circuit boards. Two of the boards, as mentioned, are a common layout which is used for the analog functions of the system. The analog board used for the encoder (analog-to-digital conversion) requires the addition of a \(\mathrm{COMDAC}^{\odot}\) (DAC-86, 87), a MUX-88, a SMP-81, a CMP-01, and a REF-02. The other analog board is used for the decoder (digital-to-analog conversion) with the addition of a DAC-86, MUX-88, REF-02, and an OP-16. The general schematic and parts list for the analog boards is shown in Figures 1 and 2.
The control board is a T2L circuit of twelve devices designed to provide three basic functions, a) the successive approximation register with interface to the DAC-86, b) the clock for the encode portion of the demonstrator, and c) the digital


Figure 1. COMDAC* Encoder/Decoder Analog Circuit Board


Figure 2. Parts List - Analog Board
interface between the encode and decode sections. The encoder clock design is a multiple frequency clock, the usefulness of which is treated in a later section, generated
from a programmable read-only memory frequency divider. The PROM was used to provide flexibility in changing the clock waveforms if the user so wishes. The resultant clock waveforms are also described later; the circuit schematic is shown in Figures 3a and 3b. The PROM data is listed in Figure 4. The digital interface is provided by using a standard 8 -bit, parallel-in, parallel-out latch updated as the successive approximation process is completed for each input channel. The remainder of the circuit consists of the SAR and the multiplexer address counters. A parts list for the circuit is shown in Figure 5. A complete circuit schematic for the digital board is shown in Appendix A.

The boards are interconnected by use of four mini-dip connectors and cables, a 16-pin and 14-pin from each analog board to the controller. The lead designations of the two connectors are shown in Figure 6. The input and output channels are accessible through "banana"-type plugs; this allows optional connections from the transmission line in order to try different types of filters and line interface circuits. The two analog boards require \(\pm 15 \mathrm{VDC}\) and "banana" plugs are provided to interface to the appropriate supplies. The control board requires +5VDC only. The entire system layout is shown in block diagram in Figure 7.

\section*{SYSTEM OPERATION AND DESIGN}

To achieve a workable system configuration, the encoding and decoding operations were approached as two separate designs. The entire transmission link was then connected to complete the end-to-end tests.


Figure 3A. Encoder/Decode Controller


Figure 3B. Encode Clock
\begin{tabular}{|cccc|}
\hline & & & \\
ADDRESS & \begin{tabular}{c} 
DATA \\
(MSB-LSB)
\end{tabular} & ADDRESS & \begin{tabular}{c} 
DATA \\
(MSB-LSB)
\end{tabular} \\
00 & 20 & \(0 C\) & 27 \\
01 & 28 & \(0 D\) & 27 \\
02 & 20 & \(0 E\) & \(2 F\) \\
03 & 21 & \(0 F\) & \(6 F\) \\
04 & 39 & 10 & 67 \\
05 & \(2 B\) & 11 & 67 \\
06 & 23 & 12 & \(6 F\) \\
07 & \(2 B\) & 14 & \(6 F\) \\
08 & 23 & 16 & 67 \\
09 & \(2 B\) & 17 & 67 \\
\(0 A\) & 23 & & \(0 E\) \\
\(0 B\) & \(2 F\) & & \\
MSB \(=00_{8}\) & & \\
LSB \(=00_{1}\) & & \\
Address \(18-1 F-\) Unused. & \\
\hline
\end{tabular}

Figure 4. PROM-Based Clock
\begin{tabular}{|llll|}
\hline & & \multicolumn{1}{l|}{ PARTS } \\
PARTS & & 74163 & 3 \\
7404 & 2 & \(74188 A\) & 1 \\
7408 & 1 & 74195 & 1 \\
7414 & 1 & 74199 & 1 \\
7432 & 1 & 2502 & 1 \\
7474 & 1 & \multicolumn{2}{c|}{1.544 MHz Crystal } \\
7486 & 1 & \\
\hline
\end{tabular}

Figure 5. Parts List - Controller
\begin{tabular}{|c|c|c|}
\hline \multicolumn{3}{|l|}{CONNECTORS} \\
\hline PIN & & \\
\hline \# & C1 (C3) & C2 (C4) \\
\hline 1 & +5 & +5 Gnd \\
\hline 2 & +5 & Sample Pulse \\
\hline 3 & +5 & MUX Enable \\
\hline 4 & VC MP & A0 - Address \\
\hline 5 & +5 Gnd & +5 Gnd \\
\hline 6 & +5 Gnd & A2 - MUX Address \\
\hline 7 & +5 Gnd & A1 - MUX Address \\
\hline 8 & B7 - LSB & +5 Gnd \\
\hline 9 & B6 & +5 Gnd \\
\hline 10 & B5 & +5 Gnd \\
\hline 11 & B4 & +5 Gnd \\
\hline 12 & B3 & +5 Gnd \\
\hline 13 & B2 & +5 Gnd \\
\hline 14 & B1 & +5 Gnd \\
\hline 15 & SB - MSB & +5 Gnd \\
\hline 16 & Encode/Decode & +5 Gnd \\
\hline \multicolumn{3}{|l|}{*C2 is 14 Pin - C1 is 16 Pin} \\
\hline
\end{tabular}

Figure 6. Pin Designations - System Connectors

The accuracy of the encoder, tne analog-to-digital converter, is dependent upon several factors. The first, and most significant, is the speed (settling time) of the companding DAC in conjunction with the comparator. Other factors are switching time of the multiplexer, acquisition time of the sample-and-hold, hold-step settling time of the sample-andhold, and output noise of the sample-and-hold and


Figure 7. Eight-Channel System Layout
multiplexer. All of these characteristics had to be considered while developing the encoder circuit.
In a companded A/D conversion, using a successive approximation method, different digital bits require different settling times. There is a constant increase in the settling time required as one goes from the sign bit to the chord bits and then to the step bits. This increase in settling time is partially caused by the scaled current sources used to design a companding D/A and is most affected by the magnitude of the voltage level being converted. So as the output currents of the DAC-86 become smaller (at smaller voltage levels), the comparator is less responsive. Also as the less significant bits are clocked in, the situation becomes more critical since progressively smaller current changes are provided to force the comparator to change output state. The encoder clock waveforms, shown in Figure 8, depict a system approach to accommodate these timing characteristics. The governing design criteria was that a limited amount of time is available to complete the successive approximation of the analog signal (for eight channels, with a sampling frequency of 8 kHz , this means \(15.6 \mu \mathrm{~s}\) ) and the optimum clock must fit within this period. All functions (including sampling, encoding, switching) must therefore be completed with an acceptable accuracy, within this time constraint. To achieve accurate data acquisition with the sample-and-hold, a sample pulse of \(3.2 \mu \mathrm{~s}\) was used. Once the pulse goes from sample to hold, there is a waiting time required to allow the


Figure 8. Encoder Timing Waveforms
sample-and-hold output to settle to the "held" value, 650 ns is the time added. Since the sign bit is the fastest transition, the basic system clock ( 1.544 MHz ) is used for the first SAR clock period. The clock frequency is then halved to clock in the chord bits (B1, B2, B3), the next "slowest" transitions. Finally, the clock frequency is halved again to allow for the step bits (B4-B7), a frequency of 386 kHz . The times required for the different bit conversions are shown in Figure 8. The SAR is reset during the sampling period and once the sample circuit has entered the hold mode, the input multiplexer's address is changed. This provides ample time for the MUX to switch to the next analog input with little effect on the adjacent waveforms. In addition, to further minimize interchannel crosstalk, a \(20 \mathrm{k} \Omega\) resistor to ground is added to the multiplexer output.

To provide sufficient noise immunity from the sample-andhold to the comparator, a simple filtering circuit using a 100 pF capacitor is added. A \(4.9 \mathrm{k} \Omega\) resistor to +5 V from the comparator output aids in increasing the DAC-86 and comparator speed. In order to test the encoder without adding a decoder, a high-precision voltage source (DC levels) was used as an input to one or more channels of the A/D circuit. The data output (one byte every \(15.6 \mu \mathrm{~s}\) ) was sampled and stored in a logic analyzer. By reviewing the samples for each channel, and comparing the data from all channels of the eight channel system, the effects of changes in the clock on the accuracy of the design could be observed. By inputting a steady-state value, the data out would not only demonstrate the "consistency" of the A/D conversion but also make obvious any adjacent channel effects that were produced.
The analyzer sampling also presents a method of initializing the system components. By grounding all inputs and digitally sampling the data bus output, the zero level can be set so as to produce an alternating series of data bytes equivalent to 0 volts (10000000 and 00000000).
A similar design approach was used in developing an eightchannel decoder. In this case, the response time of the DAC-86 and op amp offers little problem since an eightchannel decoder is relatively slow. However, the accuracy of the devices does become important. The design considerations become, therefore, the nonlinearity of the DAC-86 in
conjunction with the switching time and charge injection of the multiplexer. The DAC-86 is manufactured to strict linear specifications, which assures both excellent decoding linearity and absolute accuracy. The multiplexer is used both as a switch to demultiplex the output waveforms and as a holding circuit by adding capacitance to the output leads. One effect seen in the multiplexer is that as a channel is switched off, there is a charge injected onto the output. This charge is not normally obvious in a MUX design, however, when working into a high impedance (such as a filter) and with capacitors on the source leads (outputs), the charge can add an offset to the waveform. To minimize the effect, a large capacitor ( \(0.1 \mu \mathrm{~F}\) or greater) is added. Since the charge pulse is a short duration signal, the signal on the larger capacitor will be less affected by the charge than if a smaller component was used.
In terms of a system decoder design, this circuit could be used for more than eight channels. The op amp and DAC86 are both capable of responding to more output channels. An eight-channel system was incorporated to remain compatible with the analog board that is used in the demonstrator. In order to decode more channels ( \(>12\) ), the output capacitance on the demultiplexer would need to be reduced. The other circuit components would remain the same.
The decoding circuitry can be tested separately by adding a series of data bytes and monitoring the output channels. The CCITT recommendation for testing PCM systems includes a method of testing a decoder by introducing a standard sequence of digital data words in order to produce a 1 kHz sinusoid at a nominal level of \(0 \mathrm{dBm0}\).* This method proved useful in "debugging" the circuit design prior to attempting the end-to-end tests.

\section*{SYSTEM TESTS}

Once the encoder and decoder were functioning separately, the entire system was connected with the appropriate interfacing to allow for full-system transmission tests. The measurements taken were the standard set of PCM specifications observed in the majority of data sheets for telecommunication oriented products. These tests included signal-to-total distortion, gain tracking, intelligible crosstalk, and idle channel noise.
There are two different methods of performing the tests. For the U.S. standards, a sinusoid signal is used as the channel input and the measurements are taken around the base (test) frequency. For the European tests, a pseudo-random or "white" noise source is preferred as the input signal. The test results discussed here were obtained with the U.S. testing procedures; similar test results have been achieved using European test methods.
The test set-up for signal-to-total distortion and gain tracking measurements is shown in Figure 9. The results are plotted in Figures 10 and 11. As is seen, each test was performed with both the C-Message Weighting and the 3 kHz Flat response terminating configurations. The results using the \(\mu\)-law parts (DAC-86) are represented. In terms of signal-to-total distortion, the system exceeds the recommended standard at all input levels by 2 dB or greater. The system is also well within the recommended gain tracking limits for both terminations.
The crosstalk and idle channel noise measurements are given in Figure 12. One consideration of the system design, in terms of performance, was that the most difficult characteristic for a shared-channel system to minimize is the intelligible crosstalk specification. The design is directed

Figure 9. Eight-Channel Test Configuration
*Reference - CCITT Sixth Plenary Assembly (1976), Orange Book Vol. III-2


Figure 10. Signal-To-Quantizing Distortion vs. Input Level


Figure 11. Gain Tracking
toward optimizing this measurement. The idle channel noise is at the system recommended level when measured without output filtering. It is further reduced by adding a PCM receive filter on the decoder multiplexer.

\section*{CONCLUSIONS}

The circuitry just discussed is meant to represent one approach to designing an eight-channel, shared CODEC system. It is not meant to be the only design, but provides a working system upon which to base further engineering

IDLE CHANNEL NOISE
\begin{tabular}{cccc} 
CHANNEL & \begin{tabular}{c} 
NOISE \\
\((\mathrm{dBmO})\)
\end{tabular} & CHANNEL & \begin{tabular}{c} 
NOISE \\
\((\mathrm{dBmO})\)
\end{tabular} \\
1 & -66.9 & 5 & -62.6 \\
2 & -67.6 & 6 & -65.3 \\
3 & -67.0 & 7 & -67.0 \\
4 & -67.2 & 8 & -61.8
\end{tabular}

CROSSTALK

FREQUENCY
\(300-2900 \mathrm{~Hz}\)
\(2900-3400 \mathrm{~Hz}\)

INTELLIGIBLE CROSSTALK
\(\leqslant-78 \mathrm{dBm0}\)
\(\leqslant-70 \mathrm{dBm0}\)

Figure 12. Idle Channel Noise and Crosstalk
development. It should be noted that in terms of transmission testing, the demonstrator is an end-to-end system. The configuration presents the users with a complete circuit enabling them to observe the individual device characteristics significant in producing a shared-channel design.
The completed eight-channel CODEC demonstrator is shown in Figure 13, mounted in its carrying case.


Figure 13. CODEC Eight-Channel Demonstrator

The demonstrator provides a starting point from which most characteristics important to both shared-channel and singlechannel designs can be manipulated to allow for improvements in transmission quality. To be able to develop a realistic transmission design, the system engineer needs to consider more than just the coder/decoder devices. A complete multiple channel system, such as the PMI eightchannel demonstrator, allows the user to observe the complete system performance as it is affected by the individual system components.


Figure A-1. Circuit Schematic

\title{
APPLICATION NOTE 38 FOUR-CHANNEL SHARED CODEC
}

\section*{FOUR-CHANNEL SHARED CODEC}

A four-channel CODEC assembled from LSI components is a cost-effective digital transmission system requiring a relatively small number of devices. The system makes use of a single COMDAC \({ }^{\text {® }}\) * companded DAC-86 or DAC-87 digital-to-analog converter for both encoding and decoding (see Figure 1). The timing of the circuitry is compatible with ATT and CCITT system specifications.
Each channel is sampled at the standard 8 kHz rate. With four channels this allows approximately \(31.2 \mu \mathrm{~s}\) to encode the sampled analog input and to decode the received digital signal for the same channel. To simplify the timing system requirements equal amounts of time were allowed for encoding and decoding, thus permitting \(15.6 \mu \mathrm{~s}\) for the more critical encode portion of the cycle. The encode/decode clocking scheme for this CODEC was incorporated directly from a successful eight-channel CODEC system which has been published as PMI Application Note 37. One original feature of the four-channel design was the use of dual eightchannel multiplexer ICs to switch the four channels. This results in a system whose interchannel crosstalk is practically negligible. Crosstalk figures of -85 dB have been observed. This article describes the design procedure and reviews the transmission characteristics of the completed system.


Figure 1. Four-Channel CODEC

\section*{CIRCUIT DESIGN}

The analog circuitry required for a four-channel system is shown in Figure 2. The circuit uses the same printed circuit


Figure 2. Four-Channel CODEC - Analog Board

\footnotetext{
*COMDAC \({ }^{\circledR}\) is a registered trademark of Precision Monolithics, Inc.
}
card as the transmit or receive sections of the eight-channel CODEC demonstrator (with the addition of a second multiplexer). The analog inputs all connect at the input multiplexer (MUX-88) using alternating inputs, the output (drain) of the MUX drives the SMP-81 sample-and-hold device. Once the input level is held, the COMDAC® (DAC-86 or 87), in conjunction with the comparator (CMP-01), begins the analog-to-digital conversion sequence. A successive approximation encode procedure is used; this generates, within the allotted conversion time ( \(15.6 \mu \mathrm{~S}\) ), an eight-bit digital approximation of the analog level. The data byte is available at the successive approximation register output for the next \(15.6 \mu\) s time frame. During this time the CODEC decodes the incoming digital signals.
The decode cycle begins as soon as the encode cycle is completed. The DAC-86 is switched to the decode mode and an eight-bit data word is presented at its input leads, presumably from some distant analog-to digital converter through a switching matrix. As the DAC-86 is switched to decode, the operational amplifier (OP-16) converts the out put current of the DAC-86 into the appropriate voltage level. The output multiplexer is switched to the proper analog port as the decode procedure is initiated. On the output leads of the "de"-multiplexer, a hold capacitor is used to provide an output holding function. The "staircase" waveform is then available for filtering and the final subcriber interface.
As shown in the Figure 2, several circuit precautions were taken to reduce the internal noise levels. Foremost among these is the ample use of grounding throughout the analog circuit. All power supply inputs to the ICs are bypassed with capacitance \((0.1 \mu \mathrm{~F})\) to ground. In addition, any spare land area of the board is filled with ground paths. The various voltage return paths are kept separate except for one common location on the board at the supply input leads. For further noise protection, a \(20 \mathrm{k} \Omega\) resistor to ground is connected to the drain leads (the common output or input) of both multiplexers. This reduces the multiplexer output noise and any crosstalk voltage feedthroughs. Also, in terms of the multiplexers, the output MUX is addressed to a grounded terminal (source connection) in between the active channels. This aids in minimizing the mutiplexer injection phenomena (discussed in detail in Application Note 37, describing the eight-channel CODEC design) and helps to further reduce the device crosstalk. The significance of using two multiplexers in this design is to allow unused channels of the output MUX to be connected to ground. The active channels are then alternated, in terms of addressing, with the grounded terminals. Addressing the multiplexers requires only two of the address leads to be controlled by a binary counter for data selection. The third address input is either held active (as in the input MUX), or can follow the system transmit and receive control signal (lead X/R, as in the output MUX). The address sequence for the input MUX is repeated through ports 4 to 7 ( 100 to 111), the most significant bit is held high and the two lower bits are counter outputs. This scheme allows maximum settling time for the MUX since the next channel to be encoded is selected more than \(16 \mu\) secprior to the conversion. For the output MUX, the two most significant bits of the address are the counter output leads, the least significant bit is the transmit/receive lead (X/R). As is shown in Figure 3, the address sequence


Figure 3. Four-Channel CODEC - Multiplexer Sequencing
alternates from active output port (even addresses) to grounded ports (odd addresses). The counter is changed while the MUX is selecting an unused (grounded) channel. This type of sequencing reduces the interchannel interference of the MUX and greatly adds to the system's measured performance.
To minimize sample-and-hold noise, a simple filter circuit is added to the output terminal of the device. A similar approach was used in the eight-channel design. Another feature in common with the eight-channel system is the use of a \(4.9 \mathrm{k} \Omega\) resistor pull-up from +5 V to the output of the comparator; this decreases the switching time of the device for the encode procedure.
The timing waveforms generated for the four-channel system are based on the encoder clock used in the eightchannel CODEC. This clock circuit is shown in Figure 4. In a companded A/D conversion, using a successive approximation method, different digital bits require different settling times. There is a constant increase in the settling time required as one goes from the sign bit to the chord bits and then to the step bits. This increase in settling time is partially caused by the scaled current sources used to design a companding D/A and is most affected by the magnitude of the voltage level being converted. So that, as, the output currents of the DAC-86 become smaller (at smaller voltage levels), the comparator is less responsive. As the less significant bits are clocked in, the situation becomes more critical since progressively smaller current changes are provided to drive the comparator. A multi-frequency clock will take advantage of these timing variations; such a clocking scheme is shown in Figure 5. The governing design criteria is that a limited amount of time is available to complete the successive approximation of the analog signal and the optimum clock must fit within this period. All functions (including sampling, encoding, switching) must be completed, therefore, with an acceptable accuracy, within this time constraint. To achieve accurate data acquisition with the sample-and-hold, a sample pulse of \(3.2 \mu \mathrm{~s}\) was used. Once the pulse goes from sample to hold, there is a waiting time required to allow the sample-and-hold output to settle to the "held" value; 650 ns is the time added. Since the sign bit is


Figure 4. PROM Based System Clock


Figure 5. Four-Channel CODEC - Encoder Timing
the fastest transition, the basic system clock ( 1.544 MHz ) is used for the first SAR clock period. The clock frequency is then halved to clock in the chord bits (B1, B2, B3), the next "slowest" transitions. Finally, the clock frequency is halved
again to allow for the step bits (B4-B7), a frequency of 386 KHz . The SAR is reset during the sampling period and once the sample circuit has entered the hold mode, the input multiplexer's address is changed. This provides ample time for the MUX to switch to the next analog input with little effect on the adjacent waveforms.
Using this timing pattern as the starting point, the original eight-channel system was converted to a four-channel bidirectional design. The only additional control functions to be added were the timing signals needed to switch the DAC-86 between the encoding and decoding modes, to operate the output multiplexer, and to select the proper data inputs for the DAC-86. The DAC-86 mode select and the multiplexer address leads, as mentioned previously, are generated from a single system transmit/receive control (shown as X/R in Figure 6). The lead is the system monitor of the mode in which the CODEC is operating. When active (logic "1"), the DAC-86 and associated parts are in the encode mode. In the encode mode: the successive approximation register clock is enabled, the encode/decode lead to the DAC-86 (E/D) is enabled, the data input selector directs the SAR output back toward the DAC-86 for the feedback needed in successive approximation, and the output MUX connects the OP-16 to a grounded (unused) channel. The X/R lead remains at logic " 1 " until encoding is completed, then goes to ground (logic " 0 "), the decode state. To decode a


Figure 6. Four-Channel CODEC - Control Board
data byte, the DAC-86 is held in the decode mode (E/D is low), the output MUX is addressed to an active output port, and the SAR clock is disabled (this register will hold the last encoded data word throughout the decode cycle - it is not cleared until a new input signal is to be encoded). The data selector is directed to the digital system bus and the decoding of the byte on the bus begins. As described, the address leads of the multiplexers are programmed such that the input MUX will always be directed toward the next active channel, once the previous analog sample has been held. But the output MUX does not connect to an active channel until the decode cycle begins; during the encode cycle only unused (grounded) ports are addressed.

\section*{SYSTEM TESTS}

The system as configured in the block diagram (Figure 7) is a complete four-channel CODEC. To perform the transmission tests, it was decided to use a single CODEC circuit and transmit data in a "loopback" configuration. As was mentioned earlier, the only signal required from an external controller is the X/R lead. This is generated for the test circuit by halving the inverted ADCLK lead from the prom-based clock. The system waveforms that result are shown in Figure 8. These clock patterns can be correlated to the encode clock waveforms in Figure 5 by comparing the ADCLK or the S/H leads. Since the successive approximation register is not
cleared until after the decode cycle, an external register is not necessary to hold the data for the decoding process.
The transmission tests that were completed were the typical telephone network tests as described in the eight-


Figure 7. Four-Channel CODEC - Demonstrator Layout


Figure 8. Four-Channel CODEC - Demonstrator Timing


Figure 9. Signal-To-Total Distortion (Four-Channel)
channel application information. The tests include signal-to-total distortion, gain tracking, intelligible crosstalk and idle channel noise. Again the test method used for the first two tests was based on a sinusoidal input signal, as is common in the AT\&T specifications, at a frequency between 400 and 3400 Hz using a frequency-selective wave analyser. The results of all testing are shown in Figures 9 through 11.

It is of some interest to compare this data with the test results of the eight-channel CODEC design. In particular, the idle channel noise and the crosstalk measurements are improved. This can be partially explained by the different manipulations of the output multiplexer. This does however, tend to point to the fact that the output MUX can be a significant source of noise and cross channel interference. Further data is certainly necessary, but these results do point out an area of concentration for the system designer wanting to improve system performance.
In terms of signal-to-total distortion and gain tracking, the four-channel results compare favorably with the eight-


Figure 10. Gain Deviation (Four-Channel)
\begin{tabular}{|cc|}
\hline IDLE CHANNEL NOISE \\
Channel \\
1 & \\
2 & no channel \\
3 & had noise \\
4 & level \(>\) 2dBrnc \\
INTELLIGIBLE CROSSTALK \\
\(\mathbf{f}_{\text {input }}\) \\
\(400-3400 \mathrm{~Hz}\) & \(\leq-85 \mathrm{dBmO}\) \\
\end{tabular}

Figure 11. Transmission Measurements (Four-Channel)
channel data and both systems exceed the AT\&T requirements. Overall, the transmission tests point out that using a single DAC-86 for four-channel transmitting and receiving is a realistic approach and can comply with all " system" standards.

\section*{CONCLUSIONS}

The testing described in the preceeding pages demonstrates the feasibility of encoding and decoding four channels with a single DAC-86. The system has several advantages: 1) a smaller number of devices are required to complete the CODEC function than were necessary for the eight-channel design, 2) the clock circuitry (prom-based timing generator) is common to all encoders, so only a single such circuit is needed for multiple CODECs. Both of these factors contribute to reduced printed circuit board area for multiple transmission channels. The devices needed for a four-channel CODEC are listed in Figure 12. In terms of package sizes only one device is larger than sixteen pins (the DAC 86/87 is 18 pins) and three of the components are only eight pins. This should make system layout fairly simple and allow relatively dense component packing. If channel monitoring is incorporated, then a single supervision circuit could administer several circuit packs in a system line-


Figure 12. Four-Channel CODEC - Parts
up. The number of external leads is reduced in a fourchannel CODEC and the design is easily added to a busstructure data switching system.

The price per channel is still less than that being quoted by single-channel CODEC designers although slightly more than the eight-channel approach. (See pricing, Figure 13). The sacrifice made in price-per-channel is offset by the gains in system architecture and board layout offered by a four-channel shared CODEC. The shared channel CODEC approach is a viable solution to producing a digital transmission system. AN-37 shows designs at even lower per channel cost.
\begin{tabular}{|lcc|}
\hline & ENCODEIDECODE & CLOCK \\
Digital & \(\$ 3.82\) & \(\$ 4.12\) \\
PMI & \(\$ 19.90\) & \begin{tabular}{l}
\(\$ 4.12\) \\
Total \\
per channel
\end{tabular} \\
NOTE: Pricing Based on 100,000 Parts & \begin{tabular}{c}
\(\$ 1.03\) \\
(\$0.17, when \\
using clock for \\
24 channels)
\end{tabular} \\
\hline
\end{tabular}

Figure 13. Four-Channel CODEC - Costs

\title{
APPLICATION NOTE 39 COMPANDING DIGITAL-TO-ANALOG CONVERTER \\ by Guido Pastorino \\ (FROM PMI DESIGN REVIEW NOTES - 1975)
}

\section*{INTRODUCTION}

A companding digital-to-analog converter (DAC) is the key component in PCM CODEC systems. (CODEC is an acronym for coder-decoder.) A CODEC performs the coding functions which consist of an analog-to-digital conversion (ADC) of the input analog (voice) signal and decoding, which consists of a digital-to-analog conversion (DAC) of the received digital input.

The DAC is used for both encoding and decoding; it is in a feedback loop to generate the ADC functions. Voice signals in telephony require a system with a very large dynamic range. The dynamic range (DR) of a CODEC is defined as the ratio of the largest resolvable signal to the smallest signal which can be encoded. The dynamic range of the CODEC is the same as that of the DAC used in either the decode mode or in the feedback loop of the successive approximation type ADC. The dynamic range of a DAC is simply the ratio of its output for a linear input of one least significant bit (LSB) to that of the largest, all "1s," input. This ratio is usually expressed in decibels using the equation:
\[
D R=20 \log _{10} \frac{I_{\mathrm{MAX}}}{I_{\mathrm{LSB}}}
\]
where for a current output DAC \(I_{\text {MAX }}\) is the output current for all "1s" input and ILSB is the output current for one LSB input. Using this equation a linear bit DAC can be shown to resolve a ratio of \(2 \mathrm{n}: 1\) therefore:
\[
D R=20 \log _{10} \frac{2^{n}}{1} \approx 6^{n}
\]

The wide dynamic range requirements of a telephone system require the equivalent dynamic range of a 12 -bit system or 72 dB . However, this system would not be satisfactory for telephone voice transmission because of its excessive bandwidth requirements. With present day T1 type transmission systems a \(64 \mathrm{kbits} / \mathrm{sec}\) data rate is required to transmit each voice channel. The use of the linear system would increase this bit rate to \(96 \mathrm{kbits} / \mathrm{sec}\). This would provide more accuracy than is needed at the expense of excessive bandwidth.
For voice systems the most important criterion is the signal-to-noise ratio. In a PCM system noise is due almost entirely to quantizing distortion. Thus, a non-linear DAC has a nonlinear transfer characteristic to compress the analog signal into a digital word and a complementary transfer characteristic to expand the digital words into analog signals with a wide dynamic range. For a telephone system a CODEC requires a fairly uniform signal-to-distortion ratio over its entire dynamic range. Achieving this uniform signal-to-distortion ratio over a wide dynamic range requires the use of nonuniform coding. A non-uniform CODEC is a coder-decoder
pair whose input amplitude range is divided into steps of unequal widths, such that the width of the quantizing steps increase in proportion to the amplitude of the signal. To achieve uniform signal to distortion performance a logarithmic transfer function is required. The word compand, (compand is an acronym for compress - expand) was borrowed from analog systems to describe this non-uniform coding system where quantizing and coding is such that step size depends on the input amplitude.

\section*{COMPANDING PRINCIPLES}

Companding requirements differ for different signal distributions. As mentioned above, voice signals require constant S/D performance over a wide dynamic range. In order to accomplish this the distortion must be proportional to the signal level. This feat is best achieved by the use of a logarithmic compression law. However, a truly logarithmic assignment of code words is not physically possible since this implies an infinite number of codes. Two methods for generating practical implementations of logarithmic transfer functions have been derived which have become industry standards. These methods are generally known by their transfer functions which are called \(\mu\)-law and A-law respectively. Both of these transfer functions are normally implemented with eight-bit non-linear DACs to achieve a 72 dB dynamic range. This is the equivalent dynamic range of a twelve-bit linear DAC. The \(\mu\)-law and the A-law transfer functions are described by the following equations:
\[
\begin{aligned}
\mu \text {-law } & Y=\frac{\ln (1+\mu|X|)}{\ln (1+\mu)} \operatorname{sgn} X \text { for }-1 \leq X \leq+1 \\
\text { A-law } & Y=\frac{1+\ln A|X|}{1+\ln A} \operatorname{sgn} X \text { for } 1 / A \leq X \leq 1 \\
& Y=\frac{A|X|}{1+\ln A} \operatorname{sgn} X \text { for } 0 \leq X \leq 1 / A
\end{aligned}
\]

These laws have unique signal-to-distortion characteristics for each value of \(\mu\) and A respectively. At present ATT has settled on a value of \(\mu\) equal to 255 and CCITT specifications use a value of \(A\) equal to 87.6. Substituting these constants into the original equation above obtain:
\[
\begin{array}{ll}
\mu \text {-law } & Y=0.18 \operatorname{1n}(1+\mu|X|) \quad \operatorname{sgn} X \text { for }-1 \leq X \leq 1 \\
\text { A-law } & Y=0.181 \mathrm{n}(1+1 \mathrm{n}|X|) \quad \operatorname{sgn} X \text { for } 1 / A \leq|X| \leq 1 \\
& Y=0.18 \mathrm{~A}|X| \quad \operatorname{sgn} X \text { for } 0 \leq|X|=1 / A
\end{array}
\]

The wideband (unfiltered) signal-to-distortion ratio over the useable dynamic range of voice transmissions is shown in Figure 1. This plot does not represent actual system performance; it is instead, a measure of the distortion which would be caused by an ideal quantizer.


Figure 1．Input Speech Power Relative to Full Load Sinusoid（dB）

The practical implementation of the two transfer functions is accomplished by standardized piece－wise linear approx－ imations．The transfer functions are implemented in chords or segments where the transfer function within any one chord is a linear staircase．Each chord has sixteen steps and the size of the step in each succeeding chord is double the size of the step in the preceeding chord．There are nor－ mally eight chords numbered zero through seven in both \(\mu\)－law and A－law characteristics．For the A－law function the
first two chords on either side of the origin have equal step sizes，whereas，for the \(\mu\)－law function，the second chord after the origin has a step size which is double that of the first．For all remaining chords the steps double in size for each succeeding chord．This applies to both the \(\mu\)－law and A－law functions．For the A－law function the four chords about the origin can be considered as a single segment so that the A－law characteristic is sometimes referred to as being a＂13－segment＂code．The A－law characteristic also differs from the \(\mu\)－law characteristic in the manner in which the transfer function crosses the origin．The \(X\)－axis origin for the \(\mu\)－law is at＂mid－step＂while the X －axis origin for the A－law is coincident with a＂riser＂．This can be understood better from the＂blow－ups＂about the origin of Figures 2 and 3.

In order to obtain the best implementations of the transfer function，companded DACs are constructed such that en－ code and decode functions are offset by one－half step．With this technique the quantizing band for the encode DAC will be centered about the decode value．This can be seen in Figure 4，where the \(\mu\)－law characteristics about the origin are shown．（The A－law characteristics would be identical ex－ cept for the＂mid－riser＂phenomena at the origin．）As an ex－ ample suppose that，for Figure 4，an analog input whose amplitude lies between levels 2 and 4 is being encoded．The best quantizing code to assign to this entire quantizing band is its mean value of 3 ．Thus the DAC used in the suc－


Figure 2．\(\mu\)－Law Transfer Function


Figure 3. A-Law Transfer Function


Figure 4. \(\mu\)-Law Encode/Decode Characteristics About the Origin
cessive approximation feedback loop of the encode has output levels which represent the quantizing band edges. These can be referred to as decision levels. On the other hand the DAC for the decoder has output levels which repre-
sent the mean values of the quantizing bands which must, of necessity, be centered about the decoder output values. The end result is that a DAC used for decoding must be offset one-half step from the DAC used for encoding. This situation must exist over the entire range of the CODEC. A transmission system implemented with companding DACs is shown in Figure 5.

\section*{COMDAC \({ }^{\circledR}\) SYSTEM DESCRIPTION}

A block diagram of PMI's companding DAC is shown in Figure 6. A single current output DAC is used to generate outputs for either the encode or decode mode of operation.


Figure 5. Transmission System Implemented with Companding DAC


Figure 6. Equivalent Circuit and Pin Connection Diagram

Each companding DAC can be programmed to operate as either an encoder or a decoder by properly programming the E/D pin. The encode mode is offset one-half step from the decode mode by means of the current generator which is switched in during the encode mode. The reference amplifier establishes the current reference for the current output DAC. The sign bit pin (SB) controls the positive-
negative switch which directs the output of the current output DAC.

This output will eventually end up at the positive (loe + or \(\mathrm{lOD}_{+}\)) outputs or the negative (IOE- or \(\mathrm{IOD}_{-}\)) outputs depending on whether the SB pin is programmed to a binary " 1 " or a binary " 0 ". The encode-decode switch E/D determines whether the DAC output shall be directed to the encode or decode terminations as shown in Figure 6. In addition, this same switch introduces the one-half step of offset current required during encode.
A better understanding of the COMDAC \({ }^{\circledR}\) circuitry is obtained by reviewing the previously discussed piece-wise linear approximation of the companding DAC transfer function to the desired \(\mu\)-law or A-law transfer functions. Each chord or segment consists of 16 steps numbered from 0 to 15. The size of the steps double in size from one chord to the next as the number of the chord increases. The chords are numbered 0 to 7 . In order to smooth out the characteristics during the transition from one chord to the next, the step current for step 0 of each chord is 1-1/2 times larger than the current of the highest step of the chord immediately preceding it. The succeeding 15 steps (steps 1 to 15) are then two times the size of the steps of this previous chord. These characteristics can be examined in Figure 7.
To implement the transfer function, the first chord ( \(\mathrm{N}=0\) ) uses 16 equal steps each of whose size, \(I_{0}\) is \(1 / 16\) of chord current source \(\mathrm{I}_{\mathrm{C} O}\) for A-law, or \(1 / 16.5\) of current source \(\mathrm{I}_{\mathrm{C} 0}\)

Figure 7. Construction of the Companding DAC Transfer Function
for \(\mu\)-law. The next chord, \(\mathrm{N}=1\), must begin at \(\mathrm{I}_{\mathrm{C} 0}+1.5 \mathrm{I}_{0}\) for both A-law or \(\mu\)-law. Another way of saying this is that chord \(\mathrm{N}=1\) begins 16.5 steps from the origin. In order to accomplish this a pedestal current must be directed toward the output whose magnitude is equal to \(\mathrm{I}_{\mathrm{C} 0}+1.5 \mathrm{I}_{0}\). Chord C 2 begins at \(I_{C 0}+1.5 I_{0}+I_{C 1}+1.5 I_{1}\) and ends at \(I_{C 0}+1.5 I_{0}+I_{C 1}\) \(+1.5 I_{1}+I_{C 2}+1.5 I_{2}\) and so forth. This process continues with pedestal currents for each chord number N described by the equation:
\[
\text { IPN }=\begin{gathered}
\mathrm{N}-1 \\
\sum=0
\end{gathered} \quad\left(I_{C i}+1.5 I_{i}\right)=16.5 \sum_{i=0}^{N} I_{i}
\]
note that \(\mathrm{I}_{\mathrm{PO}}=0\).
A functional diagram of a companding DAC which implements the proper transfer function discussed above is
into the chord selector from the step generator is equal to 16.5 step currents ( 16.0 steps for A-law) where a step current is equal to the current step caused by changing the least significant bit in the chord of interest. Note that this satisfies the requirement of the equation for pedestal current \(\mathrm{I}_{\mathrm{PN}}\). The step generator has the ability to sum current \(\mathrm{I}_{\mathrm{E}}\) into the output mode to provide the one-half step offset required when the system is operating in the encode mode. This one-half step offset current is controlled by the E/D pin. The system is in the encode mode when the E/D pin is biased to a binary " 1 ".

\section*{DETAILED CIRCUIT DESCRIPTION}

All of the single pole double throw switches in Figure 8 are constructed of bipolar emitter coupled transistors. One such switch is shown as an example in Figure 9. When the


Figure 8. COMDAC \(^{\circledR}\) ( \({ }^{\circledR}\) Companding DAC Functional Diagram
shown in Figure 8, which operates in the following manner: the reference amplifier sets the bias current for the chord generator by means of \(\mathrm{I}_{\mathrm{C} 7}\) which is a current mirror whose output is equal to \(21_{\text {REF }}\). Next, due to the operation of an \(R-2 R\) ladder which is described in a following paragraph, \(\mathrm{I}_{\mathrm{C} 6}\) is made equal to one-half \(\mathrm{I}_{\mathrm{C}}\) and is therefore equal to \(\mathrm{I}_{\mathrm{REF}}\). \(\mathrm{I}_{\mathrm{C} 5}\) is made equal to one-half \(\mathrm{I}_{\mathrm{C} 6}\) and so forth. From \(\mathrm{I}_{\mathrm{C} 3}\) down to \(I_{\mathrm{C} 0}\) a slave ladder is used rather than an \(\mathrm{R}-2 \mathrm{R}\) ladder but the results are the same. The chord currents double in size progressing from \(I_{C o}\) to \(I_{C 7}\) respectively (for A-law however \(I_{C 1}=I_{C 0}\) ). The chord selector is programmed from the 1 of 8 decoder so that the chord identified by binary chord number \(N\) on leads \(B_{1}\) to \(B_{3}\) will switch \(I_{C N}\) to the step generator. All other chord currents are switched to the pedestal selector. The pedestal selector is programmed from the same 1 of 8 chord decoder such that chords \(I_{0}\) to \(I_{\mathrm{N}-1}\) are switched to the pedestal selector output in order to generate pedestal current \(I_{P N}\). All other chord currents are switched to ground so that a pedestal current equal to the sum of the chord currents from \(\mathrm{I}_{\mathrm{C} 0}\) to \(\mathrm{I}_{\mathrm{C}(\mathrm{N}-1)}\) will be directed to the output current switch matrix as \(\mathrm{I}_{\mathrm{PN}}\). The \(\mathrm{I}_{\mathrm{CN}}\) flowing


Figure 9. Double Pole Double Throw Switch Implemented with Emitter Coupled Transistors
logic input exceeds the logic level bias \(\mathrm{V}_{\mathrm{LC}} \mathrm{Q}_{1}\) is turned off and \(Q_{2}\) is turned on. In turn \(Q_{3}\) is turned off and \(Q_{4}\) is turned on thus effectively switching the current generator, shown as an example, from the ground to \(I_{S}\). Conversely, lowering the logic level input below \(\mathrm{V}_{\mathrm{LC}}\) will switch the current from \(\mathrm{I}_{\mathrm{S}}\) to ground. The \(\mathrm{V}_{\mathrm{LC}}\) Control permits the circuit to interface with a large range of logic levels.
The chord current generator circuit is shown in Figure 10. This circuit is the implementation of the chord current generator previously discussed. \(Q_{0}\) is forced to operate at the reference input current \(I_{\text {REF }}\) and \(Q_{1}\), with an emitter resistor one-half the size of the emitter resistor of \(Q_{0}\), will then operate at \(21_{\text {REF. }} Q_{2}\) through \(Q_{4}\) will operate at progressively smaller currents where each transistor operates at one-half the current of the transistor to its immediate left. To review this normal R-2R current-ladder function notice that \(Q_{4 A}\) and \(Q_{4 B}\) operate at equal currents and that the sum of their currents is equal to that of one transistor with an emitter resistor equal to \(R\). When the series resistor \(R\) is added to the junction of the emitter resistors of \(Q_{4 A}\) and \(Q_{4 B}\) the current of \(Q_{3}\) will be forced to equal the sum of the \(Q_{4 A}\) and \(Q_{4 B}\) currents. Thus \(Q_{4 A}\) current equals one-half the \(Q_{3}\) current. Now the current from \(Q_{4 A}, Q_{4 B}\) and \(Q_{3}\) must all flow through the next series resistor \(R\). This current is equal to twice that of \(Q_{3}\); therefore it is easy to compute that the \(Q_{2}\) current is twice that of the \(Q_{3}\). The same reasoning may be used to proceed down the ladder to show that each transistor in the ladder sinks twice the current of the transistor on its immediate right. The slave ladder consisting of \(Q_{5}\) through \(Q_{8 A}\) and \(Q_{8 B}\) continues to halve currents for each transistor proceeding to the right. However this part of the chord current generator uses scaled resistors instead of the \(R-2 R\) ladder technique. Since \(Q_{4 B}\) sinks constant current from the slave ladder, and since all the current must flow through the scaled emitter resistors, then the curent through each transistor must be inversely proportional to the size of its emitter resistor. By examination of the slave ladder it can be seen that each transistor proceeding to the
right sinks one-half the current of the transistor to its immediate left. For the \(\mu\)-law chord current generator \(Q_{8 B}\) is simply diode connected such that the chord current for chord \(\mathrm{C}_{0}\) is roughly one-half the current of chord \(\mathrm{C}_{1}\). For the A-law chord current generator, however, the collectors of transistors \(Q_{8 A}\) and \(Q_{8 B}\) are tied together so that \(I_{C 0}\) is exactly equal to \(\mathrm{I}_{\mathrm{C} 1}\). The currents flow to the chord current generator from an array of bipolar single pole double throw switches labeled "chord selector" in Figure 8. The actual switches are not shown in this paper.
The Step Current Generator is shown in Figure 11. Again the single pole double throw switches which connect the step generator to the output current matrix as shown in the companding DAC functional diagram are not represented. The step generator is connected to the chord selector which sinks \(I_{C N}\). Ratioed emitters are used to divide the current. The largest emitter is 16 times the size of the smallest emitter and therefore sinks 16 times the current. The A-law step generator differs from the \(\mu\)-law step generator in that each chord begins with a riser instead of a step. This also applies to the origin, therefore one-half step of current flows (decode mode) even when the binary input to the step generator is " 0 ". Step switches controlled directly by the binary code connect the appropriate collectors of the step current generator transistors to the output current matrix. For both A-law and \(\mu\)-law devices I IN is one of the pedestal currents. The difference is that for the A-law device the pedestal current is equal to 16 steps whereas, for the \(\mu\)-law, the pedestal current is equal to 16.5 steps.

\section*{NORMALIZED COMPANDING DAC OUTPUTS}

It is convenient to generate tables of normalized values which correspond exactly to the CCITT (Consultive Committee for International Telephone and Telegraph) specifications. The following tables are normalized to the smallest DAC output which is equivalent to one-half step.


Figure 10. Chord Current Generator Diagram


Figure 11. A-Law and \(\mu\)-Law Step Current Generators

\section*{\(\mu\)-Law Normalized Table}


NORMALIZED ENCODE LEVEL (SIGN BIT EXCLUDED) \(\mathrm{I}_{\mathrm{c}, \mathrm{s}}=2\left[2^{\circ}(\mathrm{S}+17)-16.5\right]\)
\(\mathrm{C}=\) chord no. ( 0 through 7)


A-Law Normalized Tables
NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{\begin{tabular}{l}
CHORD \\
STEP
\end{tabular}}} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 33 & 66 & 132 & 264 & 528 & 1056 & 2112 \\
\hline 1 & 0001 & 3 & 35 & 70 & 140 & 280 & 560 & 1120 & 2240 \\
\hline 2 & 0010 & 5 & 37 & 74 & 148 & 296 & 592 & 1184 & 2368 \\
\hline 3 & 0011 & 7 & 39 & 78 & 156 & 312 & 624 & 1248 & 2496 \\
\hline 4 & 0100 & 9 & 41 & 82 & 164 & 328 & 656 & 1312 & 2624 \\
\hline 5 & 0101 & 11 & 43 & 86 & 172 & 344 & 688 & 1376 & 2752 \\
\hline 6 & 0110 & 13 & 45 & 90 & 180 & 360 & 720 & 1440 & 2880 \\
\hline 7 & 0111 & 15 & 47 & 94 & 188 & 376 & 752 & 1504 & 3008 \\
\hline 8 & 1000 & 17 & 49 & 98 & 196 & 392 & 784 & 1568 & 3136 \\
\hline 9 & 1001 & 19 & 51 & 102 & 204 & 408 & 816 & 1632 & 3264 \\
\hline 10 & 1010 & 21 & 53 & 106 & 212 & 424 & 848 & 1696 & 3392 \\
\hline 11 & 1011 & 23 & 55 & 110 & 220 & 440 & 880 & 1760 & 3520 \\
\hline 12 & 1100 & 25 & 57 & 114 & 228 & 456 & 912 & 1824 & 3648 \\
\hline 13 & 1101 & 27 & 59 & 118 & 236 & 472 & 944 & 1888 & 3776 \\
\hline 14 & 1110 & 29 & 61 & 122 & 244 & 488 & 976 & 1952 & 3904 \\
\hline 15 & 1111 & 31 & 63 & 126 & 252 & 504 & 1008 & 2016 & 4032 \\
\hline \multicolumn{2}{|l|}{STEP SIZE} & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

\section*{A-Law Normalized Table}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|l|}{NORMALIZED ENCODE DECISION LEVELS (SIGN BIT EXCLUDED)} & \multicolumn{3}{|l|}{\[
\begin{aligned}
& I_{C S}=2^{N-1}(34+2 S) \text { For } \mathrm{N}>0 \\
& \mathrm{I}_{\mathrm{CS}}=2 \mathrm{~S}+2 \text { For } \mathrm{S}=0
\end{aligned}
\]} \\
\hline & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline STEP & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 2 & 34 & 68 & 136 & 272 & 544 & 1088 & 2176 \\
\hline 1 & 0001 & 4 & 36 & 72 & 144 & 288 & 576 & 1152 & 2304 \\
\hline 2 & 0010 & 6 & 38 & 76 & 152 & 304 & 608 & 1216 & 2432 \\
\hline 3 & 0011 & 8 & 40 & 80 & 160 & 320 & 640 & 1280 & 2560 \\
\hline 4 & 0100 & 10 & 42 & 84 & 168 & 336 & 672 & 1344 & 2688 \\
\hline 5 & 0101 & 12 & 44 & 88 & 176 & 352 & 704 & 1408 & 2816 \\
\hline 6 & 0110 & 14 & 46 & 92 & 184 & 368 & 736 & 1472 & 2944 \\
\hline 7 & 0111 & 16 & 48 & 96 & 192 & 384 & 768 & 1536 & 3072 \\
\hline 8 & 1000 & 18 & 50 & 100 & 200 & 400 & 800 & 1600 & 3200 \\
\hline 9 & 1001 & 20 & 52 & 104 & 208 & 416 & 832 & 1664 & 3328 \\
\hline 10 & 1010 & 22 & 54 & 108 & 216 & 432 & 864 & 1728 & 3456 \\
\hline 11 & 1011 & 24 & 56 & 112 & 224 & 448 & 896 & 1792 & 3584 \\
\hline 12 & 1100 & 26 & 58 & 116 & 232 & 464 & 928 & 1856 & 3712 \\
\hline 13 & 1101 & 28 & 60 & 120 & 240 & 480 & 960 & 1920 & 3840 \\
\hline 14 & 1110 & 30 & 62 & 124 & 248 & 496 & 992 & 1984 & 3968 \\
\hline 15 & 1111 & 32 & 64 & 128 & 256 & 512 & 1024 & 2048 & *4096 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

The numbers in these tables are directly proportional to the input reference current. However the exact relationship is somewhat complicated. A reference current of \(528 \mu \mathrm{~A}\) for the \(\mu\)-law DAC will produce a step size of \(0.5 \mu \mathrm{~A}\) thus, for the \(\mu\)-law device driven by a reference current of \(528 \mu \mathrm{~A}\), it is only
necessary to multiply all the numbers in the normalized tables by one-half step or \(0.25 \mu \mathrm{~A}\) to obtain the output in \(\mu \mathrm{A}\). The table tabulated below corresponds to a \(528 \mu \mathrm{~A}\) reference.

\section*{\(\mu\)-Law Current Output Table}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)


\footnotetext{
*Virtual Decision Level
}

A similar exercise will yield a corresponding table for the A-law part. Multiplying all the numbers in the normalized A-law table, for instance, will produce a table of currents for
a reference input of \(512 \mu \mathrm{~A}\). A table based on \(512 \mu \mathrm{~A}\) reference current will have a step size of \(1.0 \mu \mathrm{~A}\) and is tabulated in the \(\mu\)-law current output table.

\section*{A-Law Current Output Table}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{STEP} & CHORD & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.5 & 16.5 & 33 & 66 & 132 & 264 & 528 & 1056 \\
\hline 1 & 0001 & 1.5 & 17.5 & 35 & 70 & 140 & 280 & 560 & 1120 \\
\hline 2 & 0010 & 2.5 & 18.5 & 37 & 74 & 148 & 286 & 592 & 1184 \\
\hline 3 & 0011 & 3.5 & 19.5 & 39 & 78 & 156 & 312 & 624 & 1248 \\
\hline 4 & 0100 & 4.5 & 20.5 & 41 & 82 & 164 & 328 & 656 & 1312 \\
\hline 5 & 0101 & 5.5 & 21.5 & 43 & 86 & 172 & 344 & 688 & 1376 \\
\hline 6 & 0110 & 6.5 & 22.5 & 45 & 90 & 180 & 360 & 720 & 1440 \\
\hline 7 & 0111 & 7.5 & 23.5 & 47 & 94 & 188 & 376 & 752 & 1504 \\
\hline 8 & 1000 & 8.5 & 24.5 & 49 & 98 & 196 & 392 & 784 & 1568 \\
\hline 9 & 1001 & 9.5 & 25.5 & 51 & 102 & 204 & 408 & 816 & 1632 \\
\hline 10 & 1010 & 10.5 & 26.5 & 53 & 106 & 212 & 424 & 848 & 1696 \\
\hline 11 & 1011 & 11.5 & 27.5 & 55 & 110 & 220 & 440 & 880 & 1760 \\
\hline 12 & 1100 & 12.5 & 28.5 & 57 & 114 & 228 & 456 & 912 & 1824 \\
\hline 13 & 1101 & 13.5 & 29.5 & 59 & 118 & 236 & 472 & 944 & 1888 \\
\hline 14 & 1110 & 14.5 & 30.5 & 61 & 122 & 244 & 488 & 976 & 1952 \\
\hline 15 & 1111 & 15.5 & 31.5 & 63 & 126 & 252 & 504 & 1008 & 2016 \\
\hline STEP SIZE & & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

Reviewing the companding DAC functional diagram Figure 8 demonstrates the relationship between step size and \(\mathrm{I}_{\text {REF }}\). For a \(\mu\)-law device \(\mathrm{I}_{\mathrm{C} 0}\) equals 16.5 chord zero steps and for an A-law device \(I_{\mathrm{C} 0}\) equals 16 chord zero steps. \(\mathrm{I}_{\mathrm{C} 6}\) is always equal to \(I_{\text {REF }}\) in either system. \(I_{C 6}\) is then equal to 64 times I \({ }^{\text {Co }}\) for a \(\mu\)-law system, and 32 times \(I_{c o}\) for an A-law system. The step size can then be related to \(\mathrm{I}_{\text {REF }}\) by the following equations:
\[
\begin{aligned}
& \text { step size }=I_{\text {REF }} / 64 \times 16.5=I_{\text {REF }} / 1056(\mu \text {-law }) \\
& \text { step size }=I_{\text {REF }} / 32 \times 16=I_{\text {REF }} / 512(A \text {-law })
\end{aligned}
\]

Now for a reference current of \(528 \mu \mathrm{~A}\) the step size for a \(\mu\)-law system is \(528 / 1056\) or \(0.5 \mu \mathrm{~A}\). For a reference current of \(512 \mu \mathrm{~A}\) the step size for an A-law system is \(512 / 512\) or \(1.0 \mu \mathrm{~A}\). These values concur with those used to generate the tables.

In the design of the PMI DAC-87 the biasing resistors were not scaled to exactly integer values. This was done deliberately to standardize somewhat on \(528 \mu \mathrm{~A}\) input reference current for both A-law and \(\mu\)-law parts. The performance of the device is not affected, however the actual scaling is somewhat complicated and will not be discussed in this paper.
Finally if encode output tables were desired for current output they could be obtained by scaling to proper step size the normalized encode tables or adding one-half step to each value in the decode table, where the step size depends on the chord number.

\section*{DAC ACCURACY}

Companding DACs must be manufactured to satisfy a unique set of parameters. The performance of a companded DAC used for telephony must satisfy the requirements of a communication system on an end-to-end basis. A voice channel is first encoded by one CODEC then decoded by a second CODEC such that the system performance can be measured on an audio-in-audio-out basis. The CODEC performance will be almost completely dominated by the Gain Tracking requirement.

\section*{GAIN TRACKING}

Gain Tracking refers to the ability of a system to track its input power level. The test is normally made with a system such as that shown in Figure 12.

Gain Tracking is measured by monitoring the input and output levels in decibels. At an input level of -10Bm0 the output is recorded as the output reference level. For ideal Gain Tracking, any change (in dB ) of the input level musi be matched exactly by the same change in the output level.


Figure 12. Gain Tracking or S/N Test

This condition is monitored over all input power levels of interest. The extent to which these power level changes differ (again in dB) is a measure of Gain Tracking, also referred to as gain deviation. The ATT/D3 Gain Tracking specification is show in Figure 13.


Figure 13. ATT/D3 Gain Tracking Specification

CCITT publishes two separate specifications for Gain Tracking. The apparatus used for making either of these tests is basically the same as that used in Figure 13 except that for the first part of the "method one" test the HP3551A would be replaced with a suitable white noise source at the input
and an RMS reading voltmeter at the output. Gain Tracking masks equivalent to those found in CCITT publications are shown in Figure 14.

\section*{POWER LEVELS}

For PCM channel performance measurements, power levels are characteristically expressed in \(\mathrm{dBm0}\). A reference level of 0 dBmO is established by referencing to a code in the digital transmission. The binary code pattern required to establish a reference level of 0 dBm 0 can be found in the CCITT publications. This pattern is reproduced in the PMI Telecommunications Handbook for the readers convenience. The constant repetition of these binary numbers at the normal sampling rate of 8 kHz will produce a 1 kHz sinusoid at a 0 dBm 0 reference level. Starting with this definition it can then be shown that a sinusoid whose peak value is just at the system saturation level (all "1s" PCM output) will have a power level of 3.14 and \(3.17 \mathrm{dBm0}\) for A-law and \(\mu\)-law respectively.

\section*{SIGNAL-TO-DISTORTION MEASUREMENTS}

Signal-to-Distortion is a measure of the total distortion a system will exhibit on an end-to-end basis. As with Gain Tracking this measurement is normally performed on an audio-to-audio basis. A typical setup for measuring Signal-to-Distortion is shown in Figure 15. A wideband ( 3 kHz ) filter may be substituted for the C-Message filter shown for some tests.

Figure 16 shows the ATT/D3 specification mask with the performance of a PMI demonstration COMDAC \({ }^{\circledR}\) based shared CODEC system superimposed. This method of measuring Signal-to-Distortion is applicable to either CCITT or ATT specifications.


Figure 14. CCIT Gain Tracking Specification

Table 2．Initialize and Load Software for 12－Bit Output Interface


\section*{P．P．I．PORT DESIGNATIONS FOR 12－BIT INTERFACE}
\begin{tabular}{lll} 
PORT A & （PAO thru PA7） & 8 MSB ＇s of DAC \＃1 \\
PORT B & （PBO thru PB7） & 8 MSB ＇s of DAC \＃2 \\
PORT C & （PCO thru PC7） & \(4 \mathrm{LSB}^{\prime} \mathrm{s}\) of DAC＇s 1 and 2
\end{tabular}

ADRF／is the most significant address line and is used here to select the PPI via the \(\overline{\mathrm{CS}}\) pin．

Once the DAC interface program has initialized all software counters and the PPI counter data is placed on the data bus and latched into the PPI and DAC＇s．The third step in the software development is to decrement the C register and loop to START until the counter is at zero．The MSB registers（ \(B\) and D）are then decremented．The \(C\) counter is counted down 16 times for each single count down in the \(B\) and \(D\) register （Table 2），Since the LSB counter starts with 16 and the（2） MSB counters begin with 256，the total count is therefore： 16 \(X 256=4096\)（or 12 Bits）．Each output ramps from 0 to +10 volts in approximately \(170 \mu \mathrm{sec}\)（at 2 MHz clockrate）．

\section*{ADC 12－BIT INTERFACE}

An ADC interface is vital for entering analog information into an 8080．Because of its popularity the Successive Approximation technique is discussed here．Successive Approximation Conversion（SAC）can be performed with either hardware or software．The software approach will be described later．


Figure 5．12－Bit ADC Block Diagram

Although some microprocessors now have ADC＇s on the chip， a discrete Analog－to－Digital Function still out－performs on－ board versions in almost every department．Accuracy and speed，the two crucial parameters in ADC design，lead de－ signers to circuits such as that shown in Figure 5.

To start the conversion a negative going pulse is applied at the Successive Approximation Register（SAR）by the enable of the \(\overline{\mathrm{SC}}\) gate．A low on ADRF／at the same time that the Memory Write（MWTC／）line goes low，resets a Flip－Flop（F／F）to start conversion．The F／F is synchronized by the system clock（re－ fer to Figure 6 and Table 3a）．

Since the ADC looks like memory to the \(\mu \mathrm{P}\) it must be assigned memory locations．
\begin{tabular}{lll}
8000 H & \(\rightarrow\) & Start Conversion（SC） \\
8001 H & \(\rightarrow\) & MSB Transfer \\
8002 H & \(\rightarrow\) & LSB Transfer \\
8004 H & \(\rightarrow\) & Conversion Complete（CC）
\end{tabular}


Figure 6. Complete 12-Bit Successive Approximation ADC Interface

Table 3A. Load Software for ADS Interface


SITCON
LXI
H, 8000H
MOV
M, A
Start Conversion
Load Start Address

After "start conversion" the \(\mu \mathrm{P}\) waits \(20 \mu \mathrm{sec}\) for a conversion complete CC signal. This delay is accomplished by a software loop seen in Table 3b.
The software delay monitors the LSB data bus line which becomes active when \(\overline{\mathrm{CC}}\) goes low signifying end of conversion. The system clock period is about \(1.6 \mu \mathrm{sec}\). Therefore, a 12-Bit conversion takes:
\(1.6 \mu \mathrm{sec} \times 12=19.2 \mu \mathrm{sec}\)

The use of an interrupt would be more efficient because the \(\mu \mathrm{P}\) would not have to "Poll" or "Wait" for the \(\overline{\mathrm{CC}}\) signal. However, interrupts can cause confusion and will not be described at this time. After conversion is complete, the digital result is stored in register pair B and C (Figure 7).

The ADC timing diagram (Figure 8) shows 12 clock cycles starting on the first positive edge after \(\overline{\mathrm{SC}}\) comes up. Notice


DELAY
H. 8004 H

Load address
MOV A, M
ANA
A
Check CC
Set parity
JPO DELAY
Jump to delay if CC high

Table 3C. Storage of 12-Bit Input Data

\begin{tabular}{lll} 
LXI & H, 8001H & Load MSB Address \\
MOV & B, M & MSB to B Register \\
LXI & H, 8002H & Load LSB Address \\
MOV & C, M & LSB to C Register \\
HLT & & Halt
\end{tabular}


Figure 7. 12 Bits Stored in Two Registers
the SDO data out waveform is low for the five MSB's and high for the seven LSB's. This hex number 7F corresponds to an analog output of 310 mV .

\section*{DATA ACQUISITION 8-CHANNEL, 8-BIT INTERFACE}

This discussion, so far, has progressed from a simple DAC building block, to a DAC in an ADC. Now the DAC will be described in a multi-input configuration. Since industrial ap-
plications, in many instances, require multiple sensing of analog signals, the need for the Data Acquisition System (DAS) becomes very important. The DAS can be broken into five elements. (Refer to Figure 9.)

Basically, the \(\mu \mathrm{P}\) sends out four signals: (1) to select a channel in the Multiplexer, (2) select voltage range in the Amplifier, (3) a hold or sample command to the Sample/Hold, (4) and a start conversion command to the ADC.

A unique type of Analog-to-Digital Conversion, using a software SAR technique, is illustrated in Figure 10. Many applications do not require very fast conversion times and for that reason choosing software SAR, in place of a hardware SAR, reduces system cost. This design with DAC, MUX, S/H and SMP sells for less than \(\$ 20\) (excluding digital components).


Figure 8. 12-Bit ADC Interface Timing Diagram


Figure 9. Block Diagram for Data Acquisition


Figure 10. Flow Diagram for Software DAS


Figure 11. 8-Bit, 8-Channel Data Acquisition System with Software ADC

Throughput of a software DAS is approximately 2000 conversions per second ( \(500 \mu \mathrm{sec}\) per conversion).

\section*{System Description}

Eight analog inputs ranging from 0 to 10 volts are connected to the Multiplexer (MUX). The MUX is selected by activating ADRF/. Once the Memory Write MWTC/ goes low, the MUX address in the \(\mu \mathrm{P}\) accumulator is latched to the 8212 (Figure 11). The analog input selected is fed through the MUX and sampled by the Sample and Hold Amplifier (S/H). Notice the deletion of the Programmable Instrumentation Amplifier. If ranging is required, a simple resistance programmable amplifier can be used (Figure 12).


Figure 12. Programmable Gain Amp

A NOP instruction is inserted in the program after the MUX address selection to hold the processor for \(2 \mu \mathrm{sec}\) during the MUX settling time (refer to Table 4). Acquisition time of the \(\mathrm{S} / \mathrm{H}\) is \(3.5 \mu \mathrm{sec}\) and this delay is provided by the software during addressing. The analog signal is held while the program goes to ADCON (or the start of conversion). Registers B and C combine to act as a SAR during the software ADC portion of the program.**

Since the DAC-03's settling time is \(1.5 \mu \mathrm{sec}\), the address bus must stay active (low) for this time. This circuit operates off the MDS Internal Acknowledge Signal. For faster throughputs a \(2 \mu \mathrm{sec}\) delay, once MRDC/ goes low, should be executed at the XACK/ (MDS Acknowledge) pin.
Register D stores the MUX address in the S/H Sample Mode, while the \(E\) register simply contains the Hold Command and MUX address. Both registers are decremented from eight to zero. Channel S7 is converted first and the Digital Data stored in Memory Location 2008. The program loops around eight times. Each time the JNZ START instruction tests the MUX counter for zero. After eight channels have been converted and stored, the program halts. This results in channels S8 through S1 being stored in Memory Locations 2008 through 2001 respectively.

\section*{HIGH SPEED 8-CHANNEL, 12-BIT DAS}

Applications requiring fast throughputs such as a High-Speed Data Acquisition system, must resort to the hardware SAR in place of software SAR. Though throughputs as high as 50,000 channels per second are possible, 15,000 channels per second (to 12 -Bit accuracy) is more realistic when processor time is included.

\footnotetext{
**For more information on software controlled ADC, please see Appendix II and contact Precision Monolithics for Application Note AN-22.
}

Table 4. 8-Channel Data Acquisition Program
\begin{tabular}{|c|c|c|c|}
\hline Register & \[
\begin{aligned}
& \mathbf{B}= \\
& \mathbf{C}= \\
& \mathbf{D}= \\
& \mathbf{E}=
\end{aligned}
\] & \begin{tabular}{l}
SAR TRI \\
TEMPOR \\
MUX AD \\
MUX AD
\end{tabular} & Y SAR RESULT ESS COUNTER IN SAMPMODE ESS COUNTER IN HOLDMODE \\
\hline BEGIN: & LXI & D,1808H & Load S/H MUX Counter. \\
\hline \multirow[t]{6}{*}{START:} & LXI & H,8000H & Set Memory Map. \\
\hline & MOV & A,D & Ready MUX Address. \\
\hline & MOV & M,A & Address MUX in Sample Mode. \\
\hline & NOP & & Wait for MUX to Settle. \\
\hline & MOV & A,E & Address MUX in Hold Mode. \\
\hline & MOV & M,A & Hold Input. \\
\hline \multirow[t]{3}{*}{ADCON:} & LXI & B,8000H & \\
\hline & MOV & A,B & \\
\hline & MOV & H,A & \\
\hline \multirow[t]{10}{*}{TEST:} & ORA & C & \\
\hline & CMA & & \\
\hline & MOV & L,A & \\
\hline & MOV & A,M & \\
\hline & CMA & & \\
\hline & ANA & & < ADC Conversion \\
\hline & JPO & TOOHI & \\
\hline & MOV & A,B & \\
\hline & ORA & C & \\
\hline & MOV & C,A & \\
\hline \multirow[t]{12}{*}{TOOHI:} & MOV & A,B & \\
\hline & RAR & & \\
\hline & MOV & B,A & \\
\hline & JNC & TEST & \\
\hline & LXI & H,2000H & Initialize Data Storage \\
\hline & MOV & L,E & \\
\hline & MOV & M,C & \\
\hline & DCR & D & Decrement Sample Counter. \\
\hline & DCR & E & Decrement Hold Counter. \\
\hline & MOV & A,E & \\
\hline & JNZ & START & \\
\hline & HLT & & \\
\hline
\end{tabular}

As in the previous DAS, this system (Figure 13) utilizes a precision MUX, S/H, DAC, comparator and digital components. For simplicity purposes, only an 8 -channel system will be described. This system is expandable to 40 channels using five MUX-08's or to 64 channels using four MUX-16's. Further expansion is possible by inserting a 1 of 8 decoder between the latch and MUX as seen in Figure 14.

Since emphasis is on speed, consistent with 1 LSB accuracy and \(1 / 2\) LSB linearity, the software has only 21 instructions consuming 37 bytes of memory. It takes \(83 \mu \mathrm{sec}\) to complete initialization, single-channel conversion and data storage in memory (see Table 5).

\section*{SYSTEM SOFTWARE AND HARDWARE DESCRIPTION}

Again, the MUX is addressed and an analog channel selected. The analog signal is held by the S/H and sent to a 12 -Bit ADC for conversion. The label BEGIN starts initialization, setting the D/E register pair and the Stack Pointer (SP). START addresses the MUX and S/H. Start conversion (STCON) in sofware) begins with a low at \(\overline{\mathrm{SC}}\) then loops in DELAY waiting for conversion complete \(\overline{\mathrm{CC}}\). The instruction LHLD 8001 loads both H and L Registers with the 2-byte ADC word. This word is pushed onto the stack by the instruction PUSH H .

MUX counters D and E are then decremented and the program loops back to START for the next analog channel. Eight channels are stored in Memory at locations 2000 through 200F (see Figure 15).


Figure 13. Complete, 12-Bit, 8-Channel High-Speed Data Acquisition System


Figure 14. Expanding to 128 Channels

The MUX channel is latched until the S/H Amplifier has stored the input signal on a Hold Capacitor (see Figure 16). This diagram shows three channels with S 8 and S 6 at +5 volts and S7 at ground.


Figure 15. Memory Map

TRACE 1 MUX ADDRESS AO

TRACE 2 SAMPLE "0"/HOLD "1"

TRACE 3 START CONVERSION SC

TRACE 4 SERIAL OUT SDO


Figure 16. Timing Diagram for High-Speed 12-Bit DAS Showing Three Channels

Table 5. Program for 12-Bit, 8-Channel DAS
\begin{tabular}{|c|c|c|c|}
\hline & ORG & 1000 H & ; \\
\hline \multirow[t]{2}{*}{BEGIN:} & LXI & D, 1808H & ; LOAD MUX COUNTERS \\
\hline & LXI & SP,200FH & ; SET STACK POINTER \\
\hline \multirow[t]{6}{*}{START:} & LXI & H, 8000H & ; SET MEMORY MUX ENABLE \\
\hline & MOV & A, D & ; READY MUX \\
\hline & MOV & M, A & ; ADDRESS MUX AND SAMPLE \\
\hline & NOP & & ; WAIT FOR MUX TO SETTLE \\
\hline & MOV & A, E & ; ADDRESS MUX AND HOLD \\
\hline & MOV & M, A & ; HOLD ANALOG INPUT \\
\hline \multirow[t]{2}{*}{STCON:} & LXI & H, 8005H & ; ADDRESS START CONVERT \\
\hline & MOV & M, A & ; START CONVERSION \\
\hline \multirow[t]{11}{*}{DELAY:} & LXI & H, 8004H & ; WAIT FOR CONV COMPLETE \\
\hline & MOV & A, M & ; CHECK CC \\
\hline & ANA & A & ; SET PARITY \\
\hline & JPO & delay & ; CC? \\
\hline & LHLD & 8001H & ; TRANSFER 2 BYTE DATA \\
\hline & PUSH & H & ; STORE DATA IN STACK \\
\hline & DCR & D & ; COUNT DOWN SAMPLE COUNTER \\
\hline & DCR & E & ; COUNT DOWN HOLD COUNTER \\
\hline & MOV & A, E & ; TEST 8 CHANNELS \\
\hline & JNZ & START & ; START NEXT CHANNEL \\
\hline & HLT & & \\
\hline
\end{tabular}

\section*{CONCLUSION}

The interface circuits discussed herein were designed around the 8080 Microbus and MDS (also Single Board Computer SBC \(80 / 10\) ) bus. Memory Mapping was used exclusively to increase software speed and add flexibility to I/O control operations.

Many designers are under the impression that in Data Converters speed is the sole figure of merit. But the Speed-versus-Cost Trade-Off must be considered. Speed is directly proportional to cost. The software SAR technique has speed advantages over Integrating, Voltage-to-Frequency and Tracking types of ADC, but prices are generally higher. The
hardware versus software trade-off is critical because software development generally costs at least \(\$ 10\) per line of code. Of course, large production quantities can amortize software costs over a high volume of units.

On the other hand, DAC requirements do not have software trade-offs, but speed is again proportional to cost.
The DAS described here has shown only multiplexed techniques. However, dedicated ADC-per-channel types can also be implemented. Though the multiplexed DAS version is slower, it is also less expensive.

Both the ADC and the DAS, when interfaced to transducers, should be five to ten times more accurate than the sensor. Transducers generally range in accuracy from \(0.05 \%\) to \(5 \%\). As an example, a 12 bit ( \(0.012 \%\) or \(1 / 2\) LSB) converter should be selected for a transducer exhibiting \(0.1 \%\) accuracy so as not to introduce further error in the system.
In conclusion, the D/A converters flexibility in microprocessor input and output applications was emphasized.

\section*{BIBLIOGRAPHY}
1. "MCS-80 User's Manual", Intel Corporation, 10/77.
2. AN-22, "Software Controlled Analog to Digital Conversion Using DAC-08 and the 8080A Microprocessor" Precision Monolithics, Inc., 1/77.
3. "Intellec Microcomputer Development System, Hardware Reference Manual", Intel Corporation, 1976.

\section*{APPENDIX I}

There are many bus structures in use today. In the interest of brevity and clarity only Intel's Microbus and Intellec MDS or SBC 80 (also called MULTIBUS) will be described here.
Both the Microbus and MULTIBUS structures are divided into address, data and control. The MULTIBUS, however, utilizes inverted buffers throughout for ease of interface. On the

MULTIBUS, many extras are found in the control section to provide "Handshake" functions. Eight lines of priority interrupts are also added features that distinguish the MULTIBUS.

In reality the Microbus is internal to a MULTIBUS system. Conversely, the Microbus can be expanded to duplicate the MULTIBUS if required. The following table and figure further show these differences.

PIN ASSIGNMENT FOR SBC AND MDS INTELLEC BUS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multirow{7}{*}{POWER SUPPLIES} & PIN & MNEMONIC & DESCRIPTION & PIN & MNEMONIC & DESCRIPTION \\
\hline & 1 & GND & Signal GND & 2 & GND & Signal GND \\
\hline & 3 & VCC & +5 VDC & 4 & VCC & +5. VDC \\
\hline & 5 & VCC & +5 VDC & 6 & VCC & +5 VDC \\
\hline & 7 & VDD & +12 VDC & 8 & VDD & +12 VDC \\
\hline & 9 & VXI & Supply Spare 1 & 10 & VXI & Supply Spare 1 \\
\hline & 11 & GND & Signal GND & 12 & GND & Signal GND \\
\hline & 13 & BCLK/ & Bus Clock & 14 & INIT/ & Initialize \\
\hline & 15 & BPRN/ & Bus Pri. In & 16 & BPRO/ & Bus Pri. Out \\
\hline BUS & 17 & BUSY/ & Bus Busy & 18 & BREQ/ & Bus Request \\
\hline \multirow[t]{4}{*}{CONTROLS} & 19 & MRDC/ & Mem Read Cmd & 20 & MWTC/ & Mem Write Cmd \\
\hline & 21 & IORC/ & I/O Read Cmd & 22 & IOWC/ & I/O Write Cmd \\
\hline & 23 & XACK/ & XFER Acknow & 24 & INH1/ & Inhibit 1 disable RAM \\
\hline & & & & 26 & INH2/ & Inhibit 2 disable PROM or ROM \\
\hline \multirow{5}{*}{SPARES} & 25 & AACK/ & Special & 26 & & \\
\hline & 27 & & & 28 & & \\
\hline & 29 & & & 30 & & \\
\hline & 31 & CCLK/ & Constant Clock & 32 & & \\
\hline & 33 & INTR/ & Direct Int & 34 & & \\
\hline \multirow{4}{*}{INTERRUPTS} & 35 & INT6/ & Parallel & 36 & INT7/ & Parallel \\
\hline & 37 & INT4/ & Interrupt & 38 & INT5/ & Interrupt \\
\hline & 39 & INT2/ & Requests & 40 & INT3/ & Requests \\
\hline & 41 & INTO/ & & 42 & INT1/ & \\
\hline \multirow{8}{*}{ADDRESS} & 43 & ADRE/ & & 44 & ADRF/ & \\
\hline & 45 & ADRC/ & & 46 & ADRD/ & \\
\hline & 47 & ADRA/ & Address & 48 & ADRB/ & Address \\
\hline & 49 & ADR8/ & Bus & 50 & ADR9/ & Bus \\
\hline & 51 & ADR6/ & & 52 & ADR7/ & \\
\hline & 53 & ADR4/ & & 54 & ADR5/ & \\
\hline & 55 & ADR2/ & & 56 & ADR3/ & \\
\hline & 57 & ADRO/ & & 58 & ADR1/ & \\
\hline \multirow{8}{*}{DATA} & 59 & DATE/ & & 60 & DATF/ & \\
\hline & 61 & DATC/ & & 62 & DATD/ & \\
\hline & 63 & DATA/ & Data & 64 & DATB/ & Data \\
\hline & 65 & DAT8/ & Bus & 66 & DAT9/ & Bus \\
\hline & 67 & DAT6/ & & 68 & DAT7/ & \\
\hline & 69 & DAT4/ & & 70 & DAT5/ & \\
\hline & 71 & DAT2/ & & 72 & DAT3/ & \\
\hline & 73 & DATO/ & & 74 & DAT1/ & \\
\hline \multirow{6}{*}{POWER SUPPLIES} & 75 & GND & Signal GND & 76 & GND & Signal GND \\
\hline & 77 & VBB & -10 VDC & 78 & VBB & -10 VDC \\
\hline & 79 & VX2 & -12 VDC & 80 & VX2 & -12 VDC \\
\hline & 81 & VCC & +5 VDC & 82 & VCC & +5 VDC \\
\hline & 83 & VCC & +5 VDC & 84 & VCC & +5 VDC \\
\hline & 85 & GND & Signal GND & 86 & GND & Signal GND \\
\hline
\end{tabular}


Micro-Bus Pinout and Mnemonics

\section*{APPENDIX II}

Software controlled Analog-to-Digital Conversion offers a medium-speed, low-cost way to convert analog signals with less hardware. This technique applies the Successive Approximation method, whereby the analog input is compared to an analog output of the D/A converter one bit at a time. The DAC is programmed by a microporcessor. This \(\mu \mathrm{P}\) tests the comparators output each time the DAC's output changes. When the analog input and DAC output are equal, the digital count at the DAC is stored in memory. The resultant digital count is then the equivalent analog input (see the software ADC flow diagram).


Software Controlled A/D Conversion

\title{
APPLICATION NOTE 31 SUCCESSIVE APPROXIMATION REGISTER DESIGN FOR MULTI-CHANNEL CODEC'S \\ by Guido Pastorino
}

\section*{INTRODUCTION}

This Application Note describes a low cost, high speed Successive Approximation Register (SAR) design for use with 24-channel or 32-channel encoders. It is implemented with standard MSI functions which are available in several processes: \(\mathrm{T}^{2} \mathrm{~L}\), Low Power Schottky, etc. The functions are also available in CMOS, although CMOS is only fast enough to encode 4 channels or less. The system is optimized for use with PMI COMDAC \({ }^{\circledR}\) DAC-86/87 DIA converter in conjunction with the CMP-01 precision voltage comparator and REF-01 voltage reference. This design of fers a low-cost alternative to the 2502 LSI SAR by sharing a common system timing circuit over all the encoders (usually 2 or 3 ) used in a 24 or 32 channel system.
First, the traditional encoding procedure using the 2502 LSI SAR is explained. Next, the improved method described here will be discussed and compared with the 2502 method.

\section*{TRADITIONAL ENCODING METHOD}

An encoding sequence begins with the sign bit comparison and decision. During this time the comparator is a polarity detector only. The Encode/Decode (E/D) input is held at a logic " 0 ". Therefore, no current flows into the encode outputs, and the comparator is effectively disconnected from the DAC. Once the input polarity has been
determined, the E/D input is changed to a logic " 1 ", allowing current to flow into \(\mathrm{l}_{\mathrm{OE}}(+)\) or \(\mathrm{l}_{\mathrm{OE}}(-)\) depending upon the sign bit answer.
For positive inputs, current flows into \(\mathrm{I}_{\mathrm{OE}}(+)\) through \(\mathrm{R}_{1}\), and the comparator's output will be entered as the answer for each successive decision. For negative inputs current flows into \(\mathrm{I}_{\mathrm{OE}}(-)\) through \(\mathrm{R}_{2}\), developing a negative voltage which is compared with the analog input. An exclusive-OR gate inverts the comparator output during negative trials to maintain the proper logic coding, all ones for full scale and all zeros for zero scale. However, the exclusive-OR gate must not invert the signal during the sign bit decision, hence the need for the second exclusive-OR gate and the additional D flip flop in the 2502 LSI SAR encoder.

The successive removal technique requires the first decision to be made at the code 01111111 , sequentially turning off all bits until all decisions have been made.

Traditional encoding systems begin the encode cycle by setting the binary input at 01111111 . This is because LSI SARs are not designed to accommodate a DAC that is implemented in a sign-magnitude configuration.

\section*{IMPROVED ENCODING METHOD}

For the sign-magnitude configuration such as the COMDAC® DAC-86/87 system, the initial setting of 10111111 performed by the SAR described here allows the


Figure 1. Basic Eight-Channel Encoder


Figure 2. Eight-Channel Encoder Using LSI SAR


Figure 3. Successive Approximation Register

DAC to settle for one additional clock cycle and requires no logic circuitry to prevent the exclusive-OR gate from inverting during the sign bit trial. The theory of operation follows.

The start conversion pulse \(\overline{\mathrm{S}}\) occurs just before positivegoing clock edge \(\mathrm{C}_{S}^{-}\)as shown on the SAR waveforms. The 74164 shift register will have all Q outputs at the 1.0 level so long as the circuit has been operating for eight or more clock pulses. With \(\overline{\mathrm{S}}\) high the OR gate will continue to input a logic one into the shift register on every pulse. With all inputs at logic one the 7430 eight input NAND gate will have a zero output, thus the \(\overline{\mathrm{S}}\) signal going low will cause the next clock pulse \(\mathrm{C}_{\bar{S}}\) to clock a zero into the shift register output \(Q_{S B}\) which becomes the leading edge of negative-going pulse \(\bar{E}_{S B}\). Now one input lead to the 7430 is a zero and the output of the NAND gate goes to logic one. The zero propagates down the shift register appearing on outputs \(Q_{S B}\) to \(Q_{7}\) in succession, keeping the NAND gate output at logic one. Because of the OR gate this logic one is clocked repeatedly into the shift register outputs from \(Q_{S B}\) to \(Q_{7}\). The cycle will not repeat if \(\bar{S}\) is not held low for longer than 8 clock cycles; however, the actual duration of the \(\overline{\mathrm{S}}\) pulse is not important so long as it does not cause


Figure 4. Eight-Channel Encoder with Improved Design SAR


Figure 5. SAR Waveforms
the circuit to re-cycle. The \(\bar{S}\) pulse need not be synchronized with the clock. \(\overline{\bar{C}} \mathrm{C}\) stays high for 8 clock cycles.

As \(E_{S B}\) goes to zero it resets \(\mathrm{FF}_{1}\) and sets \(\mathrm{FF}_{2}\) through \(\mathrm{FF}_{7}\). When the circuit is used with the encoder circuit shown here, \(\overline{\mathrm{E}}_{\mathrm{SB}}\) is used to keep the DAC in the decode mode for the duration of \(\bar{E}_{S B} \cdot \bar{T}_{S B}\), which is logically \(\bar{E}+\overline{\mathrm{C}}_{\mathrm{P}}\), occurs at the leading edge of \(\bar{E}_{S B}\) and sets \(F F_{S B}\) to \(S B=1\). Thus, on the first clock edge after \(\overline{\mathrm{S}}\) goes low the SAR is set to 10111111. The trailing edge of \(\bar{E}_{S B}\) is used as a clock for \(\mathrm{FF}_{\mathrm{SB}}\) so that the comparator output, which represents the sign bit so long as the DAC is being held in the decode mode, is clocked into \(F F_{S B}\). The \(\bar{Q}\) output of \(F F_{S B}\) becomes the SB signal which drives the control input of the exclusive-OR gate.
By forcing this signal to a zero during the Sign Bit trial the exclusive-OR gate is in the proper non-invert mode while the sign bit is generated. \(\overline{\mathrm{E}}_{1}\) goes low just as \(\overline{\mathrm{E}}_{\text {SB }}\) goes high. No \(\bar{T}_{1}\) signal is needed since \(F F_{1}\) was set low during the initial setting. The rising edge of \(\bar{E}_{\text {SB }}\) puts the DAC-86/87 back into the encode mode. The DAC internal circuit has been settling to the X0111111 magnitude output since the first clock after \(\overline{\mathrm{S}}\) went low, so the rising edge of \(\overline{\mathrm{E}}_{1}\) will clock the most significant bit of the quantized signal into \(E F_{1}\). The remainder of the conversion proceeds as follows: \(\bar{T}_{2}\) resets \(\mathrm{FF}_{2}\) and the rising edge of \(\mathrm{E}_{2}\) clocks the second most significant bit into \(F F_{2} . \bar{T}_{3}\) resets \(F F_{3}\) and the rising edge of \(\bar{E}_{3}\) clocks the second most significant bit into \(\mathrm{FF}_{3}\) and so on through \(\bar{T}_{7}\) and \(\overline{\mathrm{E}}_{7}\).

\section*{EsB BUFFERS}

The implementation of this SAR requires a package count of 4 for the system timing which can then be shared over 3 channel registers, provided the \(\bar{E}_{S B}\) buffers are properly used to prevent excessive fan-out on the \(\bar{E}_{S B}\) line.

\section*{CONCLUSION}

A low cost, alternative method of successive approximation register design has been shown which is optimized for use with multi-channel encoders for PCM systems.


Figure 6. Improved Eight-Channel Encoder Complete Schematic

\section*{INTRODUCTION}

In addition to normal operation (+ \(/\) - supplies), the PMI family of BIFET multiplexers (MUX-08/88, MUX-24, MUX-16, and MUX-28) performs quite well in single supply systems. This Application Note explains single supply operation as it applies to BIFET and CMOS multiplexers. Common requirements are in battery-operated systems and in micro-processor-based, single supply data acquisition systems. BIFET and CMOS devices are compared for R RON variation versus power supply voltage ( \(V_{\mathbb{S}}\) ), then settling times.

\section*{CONNECTIONS FOR SINGLE SUPPLY OPERATION}

Figure 1 shows single supply connections for the entire PMI BIFET multiplexer family. Each multiplexer handles 0 to +10 V signals with a +15 V supply. The signal range is conservatively rated to be \(\left(\mathrm{V}_{\mathrm{S}}-4 \mathrm{~V}\right)\) as a maximum, and zero


Figure 1. BIFET Multiplexer Single Suppy Connections
volts as a minimum. One important fact will be demonstrated in the performance photos to follow: THE MULTIPLEXERS OPERATE LINEARLY WITH SIGNALS LESS THAN ZERO VOLTS!

\section*{BIFET VARIATION OF RON WITH VS (MUX-08)}

Figure 2 shows the test circuit and defines the test conditions (MUX-08). Figure 3 shows the performance of a MUX-08 driving a \(1 \ll \Omega\) load. The positive voltage should be 1.10 V and the negative voltage should be -0.4 V . The reason for the output voltages being less (magnitude) than the above is due to the \(\mathrm{R}_{\mathrm{ON}}\) of the multiplexer switches. Curves 1 and 2 show that R \(\mathrm{R}_{\mathrm{ON}}\) does not vary as \(\mathrm{V}_{\mathrm{S}}\) varies from +5 V to +15 V .


Figure 2. Test Circuit


Figure 3. BIFET Variation of RON with \(\mathbf{V}_{\mathbf{S}}\)

\section*{CMOS VARIATION OF RON WITH VS （508 pin－compatible device）}

The CMOS multiplexer（connected as shown in Figure 4） DOES show a variation in \(R_{\text {ON }}\) as \(V_{S}\) is varied from +6 V to +15 V ．This is evidenced by the curves shown in Figure 5. Note that while the positive peak voltages in Figure 3 are the same for both curves，the peaks differ in Figure 5.

One very important consideration when choosing a multi－ plexer is the non－linearity（or distortion）introduced by the switch when it is ON．What is important is the CHANGE in \(\mathrm{R}_{\mathrm{ON}}\) which occurs because of external variations such as power supplies．In particular，the variation in \(\mathrm{R}_{\mathrm{ON}}\) shown in Figure 3 is 148 ohms．The \(R_{O N}\) at \(V_{S}=+6 V\) is 1000 ohms，


Figure 4．Test Circuit


Figure 5．CMOS Variation of RON with \(\mathbf{V}_{\mathbf{S}}\)
while its value at \(\mathrm{V}_{\mathrm{S}}=+15 \mathrm{~V}\) is only 852 ohms．A change of 148 ohms represents a \(1.48 \%\) error if the load resistor is 10,000 ohms．In battery－operated systems（which is what a lot of single supply applications are），distortion due to power supply variations is generally not acceptable．

\section*{CMOS VS．BIFET－EFFECT OF RoN ON SETTLING TIME}

Figure 6 defines the test conditions used for the BIFET and CMOS multiplexer curves shown in Figure 7．In this case，


Figure 6．Test Circuit


Figure 7．CMOS vs BIFET Settling Time（Unloaded Output Voltage）
\(R_{L}\) is large enough so that the output voltages will reach the input voltage levels．Note that MUX－08 does just that， while the CMOS multiplexer does not reach the final value．

The problem is settling time，and occurs because the RON of the CMOS device is considerably larger than the MUX－08 （ 852 ohms as opposed to 250 ohms）．A final note concerns the fact that the multiplexers are switching signals at 400

The information presented has shown how BIFET multi－
mV below ground with no distortion．

\section*{CONCLUSION} plexers handle analog inputs in single supply systems， with \(\mathrm{R}_{\mathrm{ON}}\) independent of power supply variations，and with fast settling time．

APPLICATION NOTE 33 A GUIDE TO HYBRID INTEGRATED CIRCUIT DESIGN

\author{
by Mike Parsin
}

\section*{INTRODUCTION}

This application note is a guide to the design and development of thin and thick film hybrid microcircuits. To aid the hybrid designer, emphasis is placed on assembly techniques and general design rules to avoid common design problems.
The importance of choosing the proper assembly method, for a particular application, is discussed. Assembly techniques include substrate and die attach methods, wire bond alternative, and sealing practices. Common design pitfalls associated with dice, films, conductors, and layout are also discussed.

\section*{ASSEMBLY PROCEDURE}

Hybrid assembly is divided into four steps:
1. Substrate attachment to the package.
2. Die attachment to the package.
3. Wire bonding die to substrate.
4. Package sealing.

Correct selection of the methods used for the steps above is essential for cost effectiveness, and, in some cases, proper circuit operation. Although these operations may not seem important on the surface, methods must be chosen to provide the required quality and meet the specifications.

\section*{ATTACHMENT PROCEDURES}

\section*{Eutectic Attach}

Eutectic-alloy bond is the method used by PMI for standard IC products because it is more cost effective than epoxy. It is a metal attach which is accomplished by heating the substrate and die until a "wetting" action takes place. The die is then placed in contact with the substrate. This results in an excellent shear strength attachment. Gold backing is recommended for hybrid construction.

Both substrate to package and die to substrate attachment can be performed by the eutectic method. Although less expensive, this metal attach requires temperatures in excess of \(300^{\circ} \mathrm{C}\) to wet the gold for proper attachment. Eutectic type of bonding is generally recommended for digital applications or low component count hybrid packaging.

\section*{Non-Conductive Epoxy Attachment}

Epoxy is recommended for high precision applications because linear monolithic dice and film resistors can be affected by excessive temperatures. For substrate attach, a non-conductive, low out-gassing, film type epoxy, such as Ablefilm 517, is suggested. Film epoxies can also be used for die attach.

\section*{Conductive Epoxy}

When attaching die to the substrate, conductive silver-filled epoxies are excellent choices for precision low drift circuit applications. PMI recommends Ablebond 36-2, Ablefilm ECF 550, EPO-TEK H31, or DuPont 5504 epoxies. Cure durations and temperatures are low, generally one hour at \(125^{\circ} \mathrm{C}\). Assembly temperatures are critical because Beta degradation and film resistivity change are directly proportional to heat and duration. Film changes can be expected when temperatures exceeding \(300^{\circ} \mathrm{C}\) are approached (temperature at which films are heat treated). Heat treat is very important to film stabilization. Monolithic dice are susceptible to temperature, as previously mentioned. The degree of susceptibility is dependent on lot and the manufacturer's process. Common parameters affected because of temperatures are gain, input offset voltage, and input bias current.

\section*{WIRE BONDING ALTERNATIVES}

There are four methods used in attaching die metalization to the substrate conductor or package beam:
1. Chip and Wire (most common)
2. Flip Chip Beam Tape
3. Beam Lead
4. Chip Carrier

\section*{Chip and Wire}

Chip and wire is the most common method of bonding the die to an electrical conductor (see Figure 1). Types of wire bonders include thermocompression, thermosonic and ultrasonic. Thermocompression bonding is fast, and usually gold wire is used. Cutting through the oxide on the metalization is sometimes a problem though. Ultrasonic wire bonding solves the oxide problem by a scrubbing action that cuts through it. The disadvantage of ultrasonic bonding is that the angle of the machine's wedge to the bonding pad can cause problems in multi-die packaging. Ultrasonic, however, is ideal for monolithic IC manufacturers, where only one or possibly two die are in a package. The thermosonic method


Figure 1. Chip and Wire Attach
is a combination of ultrasonic and thermocompression bond which uses heat, pressure, and scrubbing to give the best of both techniques.
Although PMI uses aluminum ultrasonic bonding on all of its products, hybrid manufacturers have generally found gold wire thermosonic to be more cost effective for hybrids.

\section*{Flip Chip Beam Tape}

The flip chip on tape is another method of bonding die to a substrate (Figure 2).
"Bumps," constructed of copper or other conductive material, are deposited as part of the metalization. The die is then flipped over and eutectically attached to conductors on the tape. During hybrid assembly the tape is bonded to the substrate in a single operation.


Figure 2. Flip Chip Beam Tape Attach

\section*{Beam Lead Bonding}

The beam lead technique basically has the lead (which is approximately a \(10-\mathrm{mil}\) beam) connected to the metalization at wafer fabrication. A single attach operation combines both die and wire attach (Figure 3). This method is not used much in industry today.


Figure 3. Beam Lead Attach

\section*{Chip Carrier}

The chip carrier is a miniature, leadless package intended mainly to increase package density. This carrier contains the tested IC attached usually with chip and wire and eutectic or epoxy bond. The carrier can then be attached (or reflow soldered) to a Dual-in-Line motherboard or Hybrid.

\section*{PACKAGE SEALING}

\section*{Epoxy}

Film precut epoxies such as ABLEFILM 517A and 550 are commonly used for sealing hybrid packages. Although an epoxy seal can be hermetic, this type of seal has been known to leak after a period of time. PMI does not recommend epoxy for high reliability applications. Film epoxy is an excellent low temperature ( \(165^{\circ} \mathrm{C}\) cure) sealing method suggested for thin film commercial data conversion applications. Epoxy seals are usually used with Epoxy B and Ceramic packages.

\section*{Glass Seal}

Used with ceramic and side-brazed packages, glass seal is a high temperature operation, in excess of \(400^{\circ} \mathrm{C}\). As mentioned previously, heat treat for films occurs at this temperature, and film change is possible. In applications where absolute resistance is not nearly as critical as resistor tracking, the problem is not as severe, since resistors change together. PMI uses glass sealing and recommends it for high reliability applications.

\section*{Braze and Welding Sealing}

Braze sealing is performed on a welding machine using a gold-tin or solder preform between the package and lid. Sealing temperatures are restricted to the sealing rim only. The pure weld seal (metal to metal) is another excellent seal but requires much higher sealing temperatures. However, as in brazing, the temperature is localized at the weld only. Brazing and welding are used with all-metal Kovar packages and are excellent for high reliability applications. Welding is ideal for space applications because a braze seal can possibly introduce contaminates into the package from the preform.

\section*{AVOIDING PROBLEMS IN HYBRID CIRCUIT DESIGN}

This section deals with typical problems that arise because of improper design. Care must be taken in hybrid design because problems such as ground noise, ground loops, crosstalk, gain errors, and high temperature tracking errors can result. These problems can be substantially reduced with proper resistor placement, conductor or resistor line widths, layout, and film selection.

\section*{SUMMING AMPLIFIER DESIGN EXAMPLE}

Consider the summing amplifier circuit in Figure 4 where \(R_{A}, R_{B}\), and \(R_{C}\) must track the feedback resistor \(R_{1}\). Layout is critical, so \(R_{1}\) should be located as close as possible to \(R_{A}, R_{B}\), and \(R_{C}\) for best TCR tracking and minimum gain error. The sum node is a high impedance point and is susceptible to crosstalk and noise pickup. This node should be isolated with a ground ring if possible. A low TCR thin film such as nickel-chromium or silicon-chrome is recommended to reduce tracking errors between the resistors. The ground should be an analog ground with no digital ground returns on it which would introduce noise.

\section*{16-BIT DAC DESIGN EXAMPLE}

High resolution D/A converters are ideal for thin film hybrid designs. Figure 5 illustrates a 16 -bit converter using four active ICs for current output and five dice for the voltage version.


Figure 4. Summing Amplifier Layout

Resistor placement is again very important. Reference resistors \(R_{A}\) and \(R_{A 1}\), must be adjacent to \(R_{B}\) for proper tracking. Also, \(R_{1}, R_{2}, R_{3}, R_{4}\) should be located close to \(\mathrm{R}_{\text {SPAN }}\) for minimum gain TC error. Low TC films are used (see Table 1).

\section*{FILMS AND CONDUCTORS}

The hybrid designer should be aware of pitfalls where film and conductors are concerned. The gold conductor, like the film resistor, can cause many problems and should be considered as a possible source of error.

Films can be either thick or thin, but there are many other characteristics that must be considered when selecting a film (see Table 1).

The substrate material can also determine TCR tracking. A smooth surface, such as silicon or glass, is excellent for resistor tracking. Silicon substrates dissipate power better than glass; however, stray capacitance is higher on the silicon surface. PMI uses silicon-chrome film sputtered on silicon.

Thick film is an excellent choice for general purpose applications. This film varies with paste and firing temperatures however. The thick film process applies the "Inked" resistance by silk-screening to a ceramic substrate. This technique is advantageous in high power and in most circuits where TC is not critical.

Gold conductors introduce 0.01 ohms per square ( \(\Omega / \square\) ) to as much as \(0.1 \Omega \square\) resistivity. A long, narrow line width results in a high resistance. Gold bonding wires, one mil in diameter, can introduce 2 milliohm per milli-inch of resistance. Also, gold conductors typically have temperature coefficients of about \(+3000 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) which should not be overlooked. It is recommended that the conductor be short and as wide as possible.


Figure 5. 16-Bit Digital-to-Analog Converter IC

Table 1. Film Types and Uses
\begin{tabular}{lcccl}
\hline \multicolumn{1}{c}{ TYPE } & \begin{tabular}{c} 
DENSITY \\
\((\Omega / \square)\)
\end{tabular} & \begin{tabular}{c} 
TCR \\
(ppm \(\left./{ }^{\circ} \mathrm{C}\right)\)
\end{tabular} & \begin{tabular}{c} 
TRACKING \\
\(\left(\mathbf{p p m} /{ }^{\circ} \mathrm{C}\right)\)
\end{tabular} & \multicolumn{1}{c}{ APPLICATIONS } \\
\hline Nickel-Chromium & 50 to 500 & \(\pm 50\) & \(\pm 1\) & Excellent tracking. Precision data conversion. \\
\hline Tantalum-Nitride & 27 to 120 & -150 & \(\pm 2\) & Precision circuits. Excellent long term stability. \\
\hline Silicon-Chrome & 2000 & \(\pm 100\) & \(\pm 1\) & Precison/high density. \\
\hline Cermet & 2000 & \(\pm 250\) & \(\pm 50\) & High density/commercial. \\
\hline Thick & 10 to 1 Meg & \(\pm 100\) & \(\pm 10\) to \(\pm 50\) & General purpose/high power. \\
\hline
\end{tabular}

\section*{CAPACITANCE EFFECT}

Conductors running parallel to each other can act as plates of a capacitor. This capacitance is shown in the expression:
\[
C \propto \frac{L}{D}(k)
\]
where \(\mathrm{C}=\) Capacitance
\(\propto=\) Proportional To
L = Conductor Length
D = Distance Between Conductors
\(k=\) Dielectric Constant
= a) Air is 1.0006
b) Glass is \(6-10\)

The parallel conductor "capacitor effect" should be considered when designing high speed circuits (see Figure 6).


Figure 6. Conductor Capacitance

\section*{MONOLITHIC INTEGRATED CIRCUIT}

The monolithic die can be damaged by excessive temperature or pressure. Temperature can cause Beta degradation, but also has some good effects. Low temperatures, around \(125^{\circ} \mathrm{C}\) for long durations, can cause parameter shifts evidenced by a power burn-in operation. Power burn-in does stabilize active devices much in the same way as a temperature bake reduces film change.

Pressure or strain during die attachment or wire bond can also cause parameter change which is usually catastrophic. A punch-through problem is very common to thermocompression wire bonding. This problem occurs when the ball bond pierces or pushes the aluminum metalization down through the silicon or active portion of the die. Chips can also be strained when eutectic or epoxy die attach causes unbalanced stress effects.

\section*{CONCLUSION}

This application note has described problems and solutions associated with assembly as well as physical design. Proper circuit operation at the breadboard level does not always guarantee hybrid operation. Layout, selection and design of film resistors, and design of conductors can be critical.

Wire bonding such as ultrasonic and thermosonic are reliable bonding methods because they scrub through metalization oxide. Epoxy die attach and package sealing are useful where low temperature assembly is required. Remember, temperatures in excess of \(300^{\circ} \mathrm{C}\) can cause dice and film electrical changes.
In conclusion, the hybrid designer must be aware that hybrid operations and processes are not all the same. Selection of methods to be used is important.

\section*{BIBLIOGRAPHY}
"Datel Microcircuits for Data Conversion," Datel Systems, Inc., August 1978.
AN-2, "Monolithic Chip Assembly Information," Precision Monolithics Inc., July 1975.
"Electronic Buyers' Handbook," Volume 2, Resistive Components, September 1977.

APPLICATION NOTE 34 BCD DACs SIMPLIFY \(\operatorname{INTELLIGENT}\) INSTRUMENT DESIGN TAKE ADVANTAGE OF BCD OUTPUTS TO MAKE A "SMART" DMM by Gary Grandbois

Because the decimal system is easy to understand and use, many instruments and controls are designed to accept binary-coded-decimal (BCD) code at the user-to-equipment interface. In some cases, equipment designers also find that it is easier and less expensive to carry the BCD code through the system instead of converting to binary code and converting back.
The device that makes this possible is known as a BCD digital-to-analog converter. Its output current is a function of the BCD number at the input and the input reference current.

The use of BCD is especially popular in the design of instruments that provide a numerical display. Falling into this category are counters, calculators, temperature monitors, DMMs and a wide variety of dedicated instruments.
A typical example of the use of a BCD DAC to drive a 1 mA analog meter is shown in Figure 1. The BCD DAC, a DAC-20,


Figure 1. Analog Meter Driver
interfaces between the BCD output of an instrument and the meter input. The required reference voltage is delivered to the DAC-20 by a +10 -volt precision voltage reference integrated circuit, the REF-01. A similar application in which the DAC-20 is used to drive a strip-recorder is shown in Figure 2.


Figure 2. Time Analysis

The principal benefit provided by a system using the configuration shown in Figure 2 is the relative ease with which the information is grasped. Analog "hard copy" allows the reader to focus on particular aspects of a curve; trends that immediately stand out might be obscured in a numerical printout.
The use of a BCD DAC in process control is illustrated in Figure 3. The BCD outputs and the BCD DAC provide an analog feedback path to the control function.


Figure 3. Process Control Loop

The reasons for using analog meters in digital instrumentation systems, while not immediately obvious, are very compelling. Digital meters provide precise readings without the ambiguity and subjective interpretation imposed by analog meters. Analog meters, however, are ideal for indicating the degree and direction of trends and for revealing rate of change. Contrast, for example, observing acceleration on an analog meter as opposed to a digital meter.

When viewing an analog meter, interpretation of larger or smaller merely involves needle position rather than number interpretation. A digital system that combines digital display precision with analog trend display provides the user with complete information presentation. The market acceptance of this concept is shown by the analog meter options offered in quality digital multimeters.
Many of the high-quality instruments available have a BCD output available in either a bit-parallel, digit-serial format (Multiplexed BCD) or in a fully-parallel format (usually provided for a printer interface). BCD DACs are readily used with instruments having either output and can be interfaced by direct connection or by opto-isolators which eliminate large common-mode voltages.

In instrument design, the BCD DAC is the tool that can turn the mere monitoring of a process into a controlling mechanism. By employing a BCD DAC, a thermocouple monitor can be transformed into an oven controller, a counter can be made into a speed controller, or a digital voltmeter can be converted into a process controller.

\section*{THE DAC-20}

The 2-digit DAC-20 is one of a new breed of low-cost BCD interface converters. A bipolar multiplying DAC, with complimentary current outputs, the DAC-20 can be used with either positive true or negative true (complementary) logic. The unused output must be connected to ground or a voltage source capable of sourcing 1.65 times the reference current. Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source.

The capability of the DAC-20 to accept a variable reference allows it to "multiply" the analog reference with the digital \(B C D\) word. A circuit diagram depicting the elements on the DAC-20 chip is given in Figure 4.
One particularly useful application of a BCD DAC is that of adding greater functional capability and intelligence to an instrument which uses a 7-segment numeric display. In this type of instrument, \(B C D\) is the common coding format of the counters, A/D converters or thumbwheel switches used.
The two forms of BCD code mentioned earlier are found in these instruments. One is parallel BCD which is most often found in older instruments or in instruments not designed with LSI logic ICs; the other is multiplexed BCD which comes out in a 4-bit parallel (digit) fashion where successive digits are time multiplexed on a 4-bit bus and are identified by additional signal lines called digit strobes (or digit select lines).
The parallel output format allows easy interfacing to the input of the DAC-20; the multiplexed format, however, requires demultiplexing of the digits of interest into a parallel format. The circuit shown in Figure 5 performs this function


Figure 5. BCD De-Multiplexing and Converter


Figure 4. DAC-20 High-Speed Multiplying BCD D/A Converter
for systems which have inter-digit blanking (dead-time between digit selects) and active low digit strobes. The 4 bits of BCD data for each digit are loaded into the 4-bit latch each time the digit select goes low.
The latch/BCD DAC circuit shown in Figure 5 can be applied in a wide variety of applications. In this application note this circuit will be used to add "intelligence" to DPM-based instruments.

\section*{AUTO-NULL/AUTO-TARE APPLICATIONS}

In the application shown in Figure 6 the BCD DAC is performing in a digital panel meter system in which zero offsetting negative feedback is used. If the transducer/DPM combination that should be reading zero is reading some number other than zero, that number can be loaded into the 8 -bit


Figure 6. Auto-Nulling Diagram


Figure 7. Automatic Nulling DPM
latch. The DAC will then supply a difference voltage to the DPM to return the zero input reading to zero.
Applications of this circuit are many and varied. They range from auto-tare digital scales where the tare button is pushed to subtract the weight of the empty container ("tare" weight) from subsequent weighings to push-button zeroing to cancel non-ideal transducer and signal conditioning offsets. The use of the circuit configuration depicted here allows the 2-digit DAC-20 to null a 4-1/2, 5-1/2, or 6-1/2 digit instrument since it operates on only the Least Significant Digits (LSDs).
The approach described in Figure 6 is implemented in the circuit of Figure 7 which presents a DPM with differential input capability to perform analog subtraction at the ADC. The DAC-20 adds null correction to the last two LSDs of the depicted 4-1/2 digit DPM. A latch stores the null "word" which is loaded during the push button nulling phase (the taring phase for scales). The DAC output, proportional to this word, is subtracted at the input of the DPM until the latch is either cleared or a new null word is entered. No pot adjustments are needed and the adjustment required is simply reduced to the pushing of a single button.

The nulling circuit is able to handle bipolar offsets by providing an initial zero offset of \(1 / 2\) of the DAC-20's range. This is achieved by biasing the current output of the DAC with a positive constant current from the current regulator diode CR430. Combined with the \(10 \Omega\) resistor, the correction circuit can null offsets of up to \(\pm 5 \mathrm{mV}\) in \(100 \mu \mathrm{~V}\) steps.
In those applications where a sign-magnitude BCD code is required, an external switch can provide the sign-bit control of the current. This is shown in Figure 8.

\section*{ANALOG METER}

The demultiplexing circuit described in Figure 5 can be applied in an analog meter driver as shown in Figure 9. The Most Significant Digits (MSDs) are latched to give a con-


Figure 9. Drive Circuitry for 4-1/2 DPM with Analog Meter
tinuous digital input to the BCD DAC and a continuous analog output to the analog meter ( 0 to 1 mA ).

The meter reads only magnitude, not sign. The sign of the digital display must be viewed for polarity determination.
Although the DPM is a \(4-1 / 2\) digit instrument (the \(1 / 2\) digit gives \(100 \%\) overranging), the analog meter only reads to the 4-digit range and then returns to zero for an output of 10,000 . Either the MSD can be read from the digital display, since it should be the most slowly changing digit, or the analog meter must be considered in error.

Basically the circuit shown in Figure 9 is the same circuit used for the auto-nulling circuit shown in Figure 7 except


Figure 8. Sign-Magnitude BCD DAC
that the BCD DAC does not provide circuit feedback and the output current is continuously used to drive an analog meter.
The 8-bit latch is not used for data storage; rather its function is to demultiplex the multiplexed BCD. The high output compliance of the DAC-20 allows direct meter connection without the use of operational amplifiers.
The range of an analog meter and other devices employing BCD DACs can be extended by adding the circuitry shown in either Figure 10a or 10b which permits the addition of a third digit. In the circuit of 10a, the group of exclusive "ORs" sums the LSB of the 3rd digit into the second digit to give correct DAC outputs up to 159 (which can be loosely considered to be 2-1/2 digits). This circuit functions by noting the logic transfers needed in the second digit.

Thus, the LSB requires no change, \(\mathrm{B}_{0}=\mathrm{B}_{0}\); the second LSB is merely \(=B_{1}+\) MSB; the third bit \(B_{2}=B_{2}+\left(B_{1} \cdot M S B\right)\); the fourth bit \(B_{3}=B_{3}+\) MSB. Erroneous outputs will be produced for codes other than 0 to 159. An alternative method is to use a 4-bit adder, such as a 7483, to drive the MSD of the DAC. The presence of a " 1 " in the third digit should provide a 1010 code to the adder for proper operation. The circuit in Figure 10b shows how the complementary current output can be gated and used as an additional bit giving 2-1/2 digit voltage output for codes to 199.

\section*{AUTO CALIBRATION}

Another useful feature for digital instrumentation is the capability to perform its own error correction (self-


Figure 10a. "2-1/2" Digit Operation (159 Count)


Figure 10b. "2-1/2" Digit Operation (199 Count)
in conjunction with a laboratory standard parameter (voltage, current, resistance, temperature, etc.).
Calibration is costly and time consuming; it requires expensive equipment and specialized personnel. Therefore simplified self-calibrating capability in instruments is extremely desirable.

A 2-digit BCD DAC, such as the DAC-20, can provide an instrument with self-calibration when used with non-volatile memory storage (CMOS with back-up power) of the digital error. A circuit which accomplishes this is shown in Figure 11.

Whatever the number of digits of the BCD DAC, the basic converter and reference voltage drift is assumed to be less than two full LSDs. Thus when a Lab Standard that gives an output of \(1 \times 10^{\text {n }}\) digits \((10,000\) for a 4 digit, or 4 plus a fractional digit ADC) is applied to the input, the error code can be loaded into the dual digit CMOS latches and will supply the proper correction voltage when the calibration


Figure 11. Auto-Calibrate Diagram
button is released. The error (because this is a non-linear correction technique) is less than 1 LSB over the full 100 count range (the non-linearity is \(1 \%\) of the error). This can be seen from the equation for the reference correction voltage \(\Delta V_{R}\).
\[
\Delta V_{R}=\% \text { Error } X V_{R}-\% \text { Error } X \Delta V_{R}
\]

By assuming that both the error and \(\mathrm{V}_{\mathrm{R}}\) corrections are small ( \(1 \%\) error and \(1 \%\) correction), the equation reduces to:
\[
\Delta \mathrm{V}_{\mathrm{R}}=\% \text { Error } \mathrm{X} \mathrm{~V}_{\mathrm{R}}
\]
and the D/A converter can "multiply" the A/D reference voltage by the stored error term to provide the proper display correction voltage.
Since the D/A correction is for only the last two digits, its inherent drift is reduced by the ratio of the DAC and ADC codes (i.e. 100/10,000=1/100 for a 4-1/2 digit converter; \(1 / 10\) for a 3-1/2 digit system). The auto-calibration system shown in Figure 12 uses the lowest grade version of the DAC-20 (the DAC-20CQ) and yet only a maximum tempco of \(0.8 \mathrm{pp} /{ }^{\circ} \mathrm{C}\) is contributed to a 4-1/2 digit ADC.

\section*{RESISTANCE MEASUREMENT}

If the basic digital panel meter is expanded into a digital multimeter, additional opportunities arise for the use of BCD DACs. One such application is the adding of a current source output for resistive measurements.
The DAC-20 is especially attractive as a choice for the current source in a digital multimeter for several reasons including \(0.25 \%\) bit matching, -10 V to +18 V output compliance, low temperature coefficient of \(50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) and low cost.
Even with discrete designs, the performance provided by the DAC-20 is not easily obtained.
An important feature provided by the DAC-20 in this application is that the current can be reduced by a factor of 10X

Figure 12. DVM Auto-Calibrate Circuit


Figure 13. Hi-Lo Resistance-to-Voltage Converter
under logic control thereby allowing Hi-Lo resistance measurement by either gain switching the ADC (X10) to compensate for the current change or moving the decimal point. The Hi-Lo resistance measurement feature allows the user to measure resistance with and without forward biasing PN junctions (Hi and Lo ohms respectively).
The resistance measurement circuit shown in Figure 13 works with a basic DVM by providing resistance-to-voltage conversion with a programmable current source. This configuration uses the input range switching ladder network to program the current output (the output current \(=1\) Volt/ \(\mathrm{R}_{\text {range }}\) ).

\section*{AUTO-CALIBRATING RESISTANCE MEASUREMENT}

A further refinement, possible for this or any DMM ohms measuring circuit using the floating current source configuration shown is to add a self-calibrating circuit with a BCD DAC. Basically this circuit would function in a manner similar to the DVM auto-calibration circuit previously discussed except that the sense of correction would be reversed (i.e. \(\bar{T}_{O}\) instead of \(I_{O}\) used). This occurs because an increase in \(V_{\text {REF }}\) will decrease the DPM reading while an increase in the test current will increase the voltage across the unknown resistor thus increase the reading. As with the DVM auto-calibration circuits described in this note, calibration requires standard resistance that is a power of 10 (i.e. 1.0000 k ohms) so that the stored correction term (error) is a decimally related error. As shown in Figure 14, the correction term is in a 100:1 ratio with the initial current setting source. Thus the tempco of the automatic resistance calibration circuit contributes only \(0.50 \mathrm{ppm} /{ }^{\circ} \mathrm{C}\) to the total system tempco. Unlike the reference auto-calibration circuit, this calibration circuit has no inherent non linearity.

\section*{PUTTING IT ALL TOGETHER}

Combining the auto-calibrating voltage and resistance measuring circuits with the auto-nulling circuit leads to a powerful DVM that eliminates the need for normal calibration procedures. A reference standard can simply be sent to the instrument for calibration. In fact, a special "calibration standard" connector could be used to activate the autocalibration features only when the "standard" is plugged into the instrument. This would eliminate the potential for calibration erasure. Figure 15 shows the complete intelligent DVM schematic including the full-range analog meter complement. The features of this instrument are:
1. Auto-nulling for \(\pm 50\) LSBs.
2. Auto-calibration corrects for drifts up to \(\pm 50\) LSBs in basic voltage ranges.
3. Hi-Lo resistance measurement with low drift.
4. Auto-calibration for resistance measurements up to \(\pm 50\) LSBs.
5. Analog meter for trend display.

\section*{CONCLUSION}

BCD DACs can provide convenience, flexibility and intelligence to BCD-based instruments such as Digital Multimeters without the added expense of software development.
As a decimally programmable current or voltage source, BCD DACs provide an important interface in bridging the gap between the use of digital instrumentation and the need for analog data, error correction and controls.

The use of the BCD DAC will grow in popularity in applications where binary-coded-decimal code is used at the manmachine interface and in systems where BCD is used


Figure 14. Auto-Calibrate Resistance Measurement
throughout. The convenience, flexibility and intelligence that BCD DACs provide BCD-based instruments such as digital multimeters will spread to other applications.


Figure 15. Complete Smart DMM

\section*{INTRODUCTION}

One of the most troublesome errors in analog multiplexers is crosstalk. Various schemes have been devised to reduce its effects. One designer will terminate the multiplexer in a \(10 \mathrm{k} \Omega\) resistive impedance. Another will short the multiplexer node to ground between address changes with an analog switch. A third engineer will terminate the multiplexer node in \(1 \mathrm{M} \Omega\) because he doesn't want to live with the attenuation which comes about with any lower impedance. What is confounding about these three situations is that the solution is correct in each case. THE CORRECT SOLUTION IS DICTATED BY THE APPLICATION.
To understand why the solution is application dependent, it is necessary to dig rather deeply into what crosstalk really is. When this is done, crosstalk is found to have not one, but three components in a multiplexer. To differentiate the components one from the other, it is convenient to give them names:
1. Static crosstalk (CT)
2. Dynamic crosstalk (DCT)
3. Adjacent Channel crosstalk (ACCT)

This application note explains the three crosstalk components qualitatively and quantitatively. The qualitative discussion tells what component(s) should be considered in various applications. The quantitative discussion uses both theoretical and empirical information to arrive at conclusions about what performance should be expected.

\section*{STATIC CROSSTALK (CT)}

To introduce the concept of crosstalk, Figure 1 will be helpful. A multiplexer is made up of several analog switches connected as shown in Figure 1c. The basic analog switch may be constructed of a FET (JFET or CMOS) and a suitable driver which switches it OFF and ON. This is shown in Figure 1a. The equivalent circuit of an analog switch is shown in Figure 1b. When the ideal switch (SW) is closed the switch has an ON resistance \(R_{\text {ON }}\), and when \(S W\) is open, the OFF impedance is determined by \(\mathrm{C}_{\mathrm{EQ}}\). The two channel multiplexer shown in Figure 1c shows how signals from one channel can be coupled into the other channel. Theoretically, \(V_{\text {OUT }}\) should consist of \(e_{1}\) modified by the resistor divider formed by \(R_{O N 1}\) and \(R_{L}\) (assumes reactance of \(C_{L}\) is \(\Rightarrow R_{D}\) ). However the capacitance of switch number two ( \(\mathrm{C}_{\mathrm{EQ} 2}\) ) does couple some portion of \(e_{2}\) into \(V_{\text {OUT }}\). This is the simplest example of crosstalk.

The model which explains static crosstalk is relatively simple and may be derived from the OFF isolation model. Figure 2a shows the OFF isolation model as capacitive coupling from the input to the output of an OFF switch. This condition may be duplicated in Figure 1c by opening \(\mathrm{SW}_{1}\) and setting \(\mathrm{e}_{2}=0\). Coupling from input to output is accomplished through \(\mathrm{C}_{\mathrm{EQ}}\),


Figure 1. Essentials of an Analog Multiplexer
and this parameter may be computed from measurements of \(\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}\), and frequency. In the case of static crosstalk, \(\mathrm{C}_{E Q}\) is shown coupling into a parallel combination of \(\mathrm{R}_{\mathrm{ON}}\) with \(R_{L}\) and \(C_{L}\) (Figure 2b). The two channel multiplexer shown in Figure 1c reduces to the circuit in Figure 2b, where \(e_{1}=0, e_{2}=V_{I N}\), and \(C_{E Q}\) is the coupling capacitance from \(e_{2}\) to \(V_{\text {OUT }}\).

Since \(R_{L}\) is generally \(10 k \Omega\) or more, and typical analog switches are less than \(1 \mathrm{k} \Omega\), static crosstalk is much smaller than OFF isolation. The crosstalk and OFF isolation numbers quoted on analog multiplexer data sheets are derived from the models shown in Figure 2. Unfortunately the one componet of crosstalk specified is the least troublesome of the three. However the crosstalk figures on data sheets will alert the designer to those devices which absolutely will not satisfy his requirements.

There are applications where the static crosstalk specification given on data sheets is adequate. When the multiplexer is being used as a one-of-many switch, and is not being cycled through all channels on an automatic basis, then the static crosstalk component will give accurate prediction of the actual performance. Examples of such applications are:
1. Audio/Video Selector Switch
2. Programmable Gain Amplifier
3. Programmable Power Supply


\section*{a. OFF ISOLATION EQUIVALENT CIRCUIT}

\section*{"OFF" ISOLATION (ISO OFF)}

The proportionate amount of a high frequency analog input signal which is coupled through the channel of an "OFF" device. This feedthrough is transmitted through \(\mathrm{C}_{\mathrm{DS}(\mathrm{OFF})}\) to a load comprised of \(C_{D(O F F)}\) in parallel with an external load. Isolation generally decreases by 6dB/octave with increasing frequency.


\section*{b. STATIC CROSSTALK EOUIVALENT CIRCUIT}

\section*{CROSSTALK (CT)}

The proportionate amount of cross-coupling from an "OFF" analog input channel to the output of another "ON" output channel.

Figure 2. Model for Static Crosstalk

\section*{DYNAMIC CROSSTALK (DCT)}

The dynamic crosstalk model can be derived from Figure 3. The switch SW 1 represents one condition on the multiplexer node ( \(\mathrm{SW}_{1}\) is open). Actually \(\mathrm{SW}_{1}\) is continually switching between OFF and ON. This is represented in Figure 3b. In order to reduce crosstalk, multiplexers are designed to have break-before-make switching so that no two channels are addressed at the same time. The finite open time of SW (shown in Figure 3b) represents the break-before-make action. There are two "open" conditions on the multiplexer node per cycle of the clock; thus the equivalent nodal resistance ( \(\mathrm{R}_{\mathrm{EQ}}\) ) may be computed as given in Figure 3b. Table I shows some typical values of static and dynamic crosstalk. Static crosstalk values are given in lines 1 and 12. There is a change in crosstalk as the clock frequency ( \(\mathrm{f}_{\mathrm{CLK}}\) ) is varied. Starting at line 4 notice the variation in crosstalk as \(R_{L}\) is varied from \(10 k \Omega\) to \(100 \mathrm{k} \Omega\) while \(f_{\text {CLK }}\) remains constant at 100 kHz . While Table I yields some theoretical values which give insight into the operation of dynamic crosstalk, a working multiplexer will have different values of \(f_{\text {CLK }}\) with respect to the maximum value of \(f_{\text {SIG }}\). The real world situation will be analyzed in a later section of this paper.
Examples of multiplexer applications which are dynamic in nature are:
1. Industrial Process Control
2. Telephony
3. Data Acquisition Systems
4. Telemetry

Each one of the above applications are a form of Time Division Multiplexing. In other words, these are sampled-data

a. DYNAMIC CROSSTALK EQUIVALENT CIRCUIT

NOTE: SWI is a time dependent switch. Its characteristic is shown in Figure 3b.


Figure 3. Model for Dynamic Crosstalk

Table 1. Computed Values of Static and Dynamic Crosstalk
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline LINE NO. & \[
\underset{\mathbf{H Z}}{\mathbf{f}_{\mathbf{H z}}}
\] & \[
\begin{gathered}
\mathrm{f} \mathbf{C L K} \\
\mathbf{H z}
\end{gathered}
\] & \[
\underset{\mu \mathrm{sec}}{\mathbf{T}}
\] & TBRK \(\mu \mathrm{sec}\) & \[
\begin{aligned}
& \text { RON } \\
& \text { OHMS }
\end{aligned}
\] & \[
\begin{gathered}
R_{\mathrm{L}} \\
\text { OHMS }
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{R}_{\mathrm{EQ}} \\
& \text { OHMS }
\end{aligned}
\] & \[
\begin{gathered}
\mathrm{C}_{\mathrm{EO}} \\
\mathrm{pF}
\end{gathered}
\] & CROSS. TALK dB \\
\hline 1 & 10K & 0 & - & 0.80 & 300 & 10K & 291 & 0.30 & 105 \\
\hline 2 & 10K & 20K & 50 & 0.80 & 300 & 10K & 602 & 0.30 & 99 \\
\hline 3 & 10K & 40K & 25 & 0.80 & 300 & 10K & 913 & 0.30 & 95 \\
\hline 4 & 10K & 100K & 10 & 0.80 & 300 & 10K & 1845 & 0.30 & 89 \\
\hline 5 & 10K & 100K & 10 & 0.80 & 300 & 20K & 3448 & 0.30 & 84 \\
\hline 6 & 10K & 100K & 10 & 0.80 & 300 & 40K & 6650 & 0.30 & 78 \\
\hline 7 & 10K & 100K & 10 & 0.80 & 300 & 100K & 16.25K & 0.30 & 70 \\
\hline 8 & 20K & 50K & 20 & 0.80 & 300 & 10K & 1068 & 0.30 & 88 \\
\hline 9 & 20K & 50K & 20 & 0.80 & 300 & 20K & 1872 & 0.30 & 83 \\
\hline 10 & 20K & 50K & 20 & 0.80 & 300 & 40K & 3474 & 0.30 & 78 \\
\hline 11 & 20K & 50K & 20 & 0.80 & 300 & 100K & 8275 & 0.30 & 70 \\
\hline 12 & 20K & 0 & - & 0.80 & 300 & 100K & 291 & 0.30 & 99 \\
\hline
\end{tabular}
systems where each channel is being continuously sampled and the information for a given channel is contained in a given time slot. In these applications, the static crosstalk is almost meaningless, since the wrong choice of \(R_{L}\) (or \(f_{C L K}\) ) can be disastrous.

\section*{ADJACENT CHANNEL CROSSTALK (ACCT)}

Adjacent channel crosstalk is the most confusing component of crosstalk. In addition to its confusing nature, in some cases, it is the most dominant component. While both static and dynamic crosstalk are capacitive in nature, i.e., they vary with frequency at \(6 \mathrm{~dB} /\) octave, the adjacent channel crosstalk is invariant with frequency. In other words, it is possible to have crosstalk when multiplexing DC signals such as the outputs of thermocouples, pressure transducers, etc. The parameters which must be dealt with are \(\mathrm{R}_{\mathrm{L}}, \mathrm{C}_{\mathrm{L}}, \mathrm{R}_{\mathrm{ON}}\), and \(\mathrm{f}_{\mathrm{CLK}}\). In addition, the break-before-make time ( \(=\mathrm{T}_{\mathrm{BRK}}\) ) of the multiplexer is of importance. Before diving into the details of this component of crosstalk, it will be helpful to define what is meant by ACCT.
The term "adjacent" refers to time only. In other words, channel two is adjacent to channel one if channel two immediately follows channel one in time slots. Since the channel following is the "adjacent" channel, then channel one is not adjacent to channel two, but rather the other way around. Figure 4 illustrates the concept of adjacent channels. Assuming the multiplexer had, say, 1V on channel one, 2 V on channel two, etc., then the output would look like the curve labeled "channel addressed." What is important about the waveforms in Figure 4 is the way the adjacent channel (in time) is shown. Note that while channel two is adjacent to channel one, channel one is itself adjacent to channel eight.


Figure 4. Adjacent Channel Concept

The fact that information is "carried forward" from one channel to the next (in time) suggests a storage mechanism as causing ACCT. Thus the multiplexer nodal capacitance becomes the prime suspect. Figure 5 illustrates how information is carried forward from one channel to the next as the addresses are changed. The address code is shown in Figure 5a, while Figure 5b shows the theoretical multiplexer output. Note that the even numbered channels have zero volts on them, while the odd channels have their channel number in volts. This arrangement best illustrates how the information is transferred to the adjacent channel (as


Figure 5. Adjacent Channel Crosstalk
shown in Figure 5c). While the theoretical MUX output switches from channel three (3 volts) to channel four ( 0 volts) at the moment of the address change, note the delay in the actual MUX output caused by \(\mathrm{T}_{\text {BRK }}\). During this time the MUX node discharges along an RC curve determined by the load capacitance \(\left(C_{L}\right)\), and the load resistance ( \(R_{J}\) ). When the break-before-make time ( \(T_{\text {BRK }}\) ) is over, channel four is turned ON and the RC product is suddenly reduced to \(\mathrm{R}_{\mathrm{ON}} \mathrm{C}_{\mathrm{L}}\). A curve which details how this all takes place is shown in Figure 6. Before leaving Figure 5, the arrangement suggests a method of avoiding adjacent channel crosstalk. In other words, the alternate grounding of channels prevents channel one signals from reaching channel three... channel three from reaching channel five, etc.
The curve in Figure 6a shows a typical nodal discharge for a set of real world conditions. The curve is normalized and \(\mathrm{T}_{\mathrm{BRK}}\) is chosen to be 900 nsec. An accepted method of measuring \(T_{\text {BRK }}\) is from the \(50 \%\) point of the channel which has been turned OFF to the \(50 \%\) point of the channel which is being turned ON. This concept is illustrated in Figure 6b. In this case (Figure 6a) \(T_{B R K}\) is measured from the moment of the address change. While this is not totally correct, the agreement between theoretical and actual results is good enough to justify the simpler model which is derived. Since most designers are interested in crosstalk which is less than the resolution of the discharge curve, the ACCT vs. time graph gives crosstalk down to 90 dB . In other words, the ACCT is down 90 dB in less than \(1.25 \mu \mathrm{sec}\).
Adjacent channel crosstalk is a problem in every application where dynamic crosstalk must be considered; however there are techniques to minimize its effects. A popular way to diminish adjacent channel crosstalk is to short the multiplexer node to ground between address changes. This requires an additional analog switch which should be fast


Figure 6. Stored Charge Decay and Definition of TBRK
and have low \(\mathrm{R}_{\mathrm{ON}}\). An alternative approach to reducing adjacent channel crosstalk is to ground every other channel in a multiplexer. This technique was illustrated in Figure 5.

\section*{MEASUREMENT OF STATIC CROSSTALK}

Figures 7 and 8 give the element values for a typical PMI BIFET MUX-08 on channel three. In the case shown, the OFF isolation was first measured and found to be 75 dB . With \(\mathrm{R}_{\mathrm{L}}\) and \(f_{S I G}\) known, then \(C_{E Q}\) was calculated. Once \(C_{E Q}\) is known, then \(R_{E Q}\) may be calculated from the static crosstalk measurement made in Figure 8. \(R_{E Q}\) is the parallel combination of \(R_{L}\) and \(R_{O N}\); thus it is possible to compute \(R_{O N}\) and this value is also shown in Figure 8. The measurements thus far are relatively simple and only require a voltmeter which is capable of measuring signals which are 100 dB below the reference signal. On the other hand, the measurement of dynamic crosstalk is a bit more involved, and requires a more complex system.

\section*{MEASUREMENT OF DYNAMIC CROSSTALK}

The crosstalk measuring system shown in Figure 9 is to be used for measuring dynamic crosstalk. The signal from \(\mathrm{M}_{5}\) is fed into \(M_{1}\) where it is multiplexed onto the OUT terminal.


Figure 7. Typical OFF Isolation Element Values


Figure 8. Typical Static Crosstalk Element Values
\(\mathrm{M}_{1}\) contains the multiplexer under test and a decoding circuit. The decoding circuit allows the selection of any two channels to be used as a two channel multiplexer. \(M_{2}\) is a high-speed buffer used for driving the IN terminal of \(M_{3} . M_{3}\) contains a multiplexer operated in a demultiplexer mode, along with decoding circuitry to allow several combinations of two channel demultiplexing. The signal which appears on \(S_{3 A}\) is fed through \(M_{4}\) (high-speed buffer) to \(M_{8}\) for spectrum analysis. In short, if no errors are introduced by the multi-plexer-demultiplexer system, the output should be the same as the input.
Since the system in Figure 9 is capable of measuring dynamic crosstalk, a good check of its performance is to repeat the static crosstalk measurements. \(M_{3}\) is set to have IN connected to \(S_{3 A}\) at all times. \(M_{1}\) is set to have \(S_{3}\) connected to OUT, and the signal thus measured is taken as the reference signal. Static crosstalk is measured by connecting \(S_{1}\) (or \(S_{8}\) ) to OUT, with \(V_{I N}\) still applied to \(S_{3}\), and again measuring \(V_{\text {OUT }}\). The relative signal levels represent static crosstalk. This measuring technique was used to verify the accuracy of the system.

The measurement of dynamic crosstalk leaves \(M_{3}\) exactly as in the static case. With \(\mathrm{V}_{\mathrm{IN}}\) connected to \(\mathrm{S}_{3}, \mathrm{M}_{1}\) is switched between \(\mathrm{S}_{1}\) and \(\mathrm{S}_{8}\). The signal frequency ( \(\mathrm{f}_{\text {SIG }}\) ) was 40 kHz and \(f_{\text {CLK }}\) was 100 kHz (see Figure 10). From the crosstalk measured, the equivalent resistance ( \(R_{E Q}\) ) is computed to be \(1150 \Omega\) (see Figure 10a). To verify the validity of this measurement, \(\mathrm{R}_{\text {EQ }}\) was calculated using the formula in Figure 10c ( \(\mathrm{T}_{\text {BRK }}\) was measured separately). Since there is very good agreement between these two independently derived values, both the measurement technique and the dynamic crosstalk model are valid.


Figure 9. Dynamic Crosstalk Measuring System

a. TYPICAL DYNAMIC CROSSTALK ELEMENT VALUES
\begin{tabular}{cccccc}
\multicolumn{6}{c}{ SYSTEM DYNAMIC CROSSTALK } \\
\hline \(\mathrm{f}_{\mathrm{SIG}}\) & \(\mathrm{f}_{\mathrm{CLK}}\) & \(\mathrm{R}_{\mathrm{L}}\) & \(\mathrm{R}_{\mathrm{EQ}}\) & \begin{tabular}{c} 
DCT \\
\(\left(\mathrm{C}_{\mathrm{EQ}}=0.13 \mathrm{pF}\right)\)
\end{tabular} & \(\left(\mathrm{C}_{\mathrm{EQ}}=0.5 \mathrm{pF}\right)\) \\
\hline Hz & HZ & \(\Omega\) & \(\Omega\) & dB & dB \\
\hline 10 K & 100 K & 10 K & 1718 & 97.1 & 85.4 \\
\hline 10 K & 100 K & 22 K & 3463 & 91.0 & 79.3 \\
\hline 10 K & 100 K & 33 K & 5059 & 87.7 & 76.0 \\
\hline 10 K & 100 K & 47 K & 7090 & 84.7 & 73.0 \\
\hline 10 K & 100 K & 100 K & 14.78 K & 78.4 & 66.7 \\
\hline
\end{tabular}
b.

c.

Figure 10. Computed Dynamic Crosstalk for Actual Multiplexer

The numbers shown in Figure 10 apply to the measurement system, but are unlikely in a real multiplexer. To satisfy sampling theory limitations, \(\mathrm{f}_{\text {SIG }}\) must be less than one-half the sampling frequency. Assuming \(\mathrm{f}_{\mathrm{CLK}}=200 \mathrm{kHz}\) then each channel in a multiplexer is addressed for \(5 \mu \mathrm{sec}\). This means that it takes \(40 \mu \mathrm{sec}\) to sample all channels of an eight channel multiplexer. In other words, each channel is sampled at a 25 kHz rate. Thus the maximum value of \(\mathrm{f}_{\text {SIG }}\) would be 12.5 kHz . Figure 10b gives values of dynamic crosstalk (DCT) which would be experienced if the values of \(R_{O N}\) and \(T_{B R K}\) shown in Figures 10a and 10b were used. The first DCT column lists the values for a \(\mathrm{C}_{\mathrm{EQ}}\) of 0.13 pF (measured value of channel three). The second DCT column shows the perfor-
mance for \(\mathrm{C}_{\mathrm{EQ}}=0.5 \mathrm{pF}\). The purpose for the second column is to point out how critical minimizing stray capacitance is to good crosstalk performance.

\section*{MEASUREMENT OF ADJACENT CHANNEL CROSSTALK}

The system shown in Figure 11 was used to measure adjacent channel crosstalk (ACCT). \(M_{1}\) drives the address lines of the MUX system and the gating input of \(M_{4}\). By setting the period of \(M_{4}\left(T_{2}\right)\) to \(10 \mu \mathrm{sec}\), the pulse rate out of \(M_{4}\) is controlled by the pulse rate of \(M_{1}(40 \mu \mathrm{sec})\) coming into the gate input of \(\mathrm{M}_{4}\). The output of \(\mathrm{M}_{4}\) is in the complement mode


Figure 11. Adjacent Channel Crosstalk Measuring System
because the control input to \(M_{3}\) causes the S/H to HOLD when the input is high (1). Thus the sample period occurs during the time \(P_{2} . M_{4}\) also can delay its pulse relative to the pulse out of \(M_{1}\), thereby allowing measurements of crosstalk versus \(\mathrm{t}_{1}\) (start of the sample time). This information is valuable because in many systems, a sample/hold is used with a successive approximation ADC to encode the analog output of the MUX. As will be shown, the ACCT can be made negligible if a sufficient time elapses before going to the HOLD mode for encoding the data. Since "time is money," the term "sufficient time" becomes important.
The nature of sample/holds and the nature of spectrum analyzers can cause some apparent discrepancies in the data observed by this measurement system. It is important to note the spectrum analyzer "sees" the average of everything that is presented to its input terminals. While it is true the sample/hold holds the last value it "saw," the spectrum analyzer also looks at the signal present during the sample/hold's sample time. Thus the equation which expresses the signal level present as a function of time must also account for the true averaging of the spectrum analyzer. Figure 12 shows the equations (12c) and the definitions of the terms used in the equations (12a and 12b). The term \(N_{O}\) is the relative signal level which the spectrum analyzer measures. If the model of the signal decay shown in Figure 12a is the correct one to explain the ACCT, then the computed value of \(\mathrm{N}_{\mathrm{O}}\) should correspond to the measured values. As will be shown in Figure 14, the agreement does in fact justify the model; however it was necessary to choose the measurement conditions very carefully.

a. VOLTAGE DECAY ON MUX OUTPUT

b. SAMPLE/HOLD

EQUATIONS:
1. \(\frac{V_{O}}{V_{R}} \equiv N_{\mathrm{O}}=\frac{N_{H}\left(T_{1}-P_{2}\right)+S_{1}+S_{2}}{T_{1}}\); Where
2. \(\frac{V_{H}}{V_{R}} \equiv N_{H}=\operatorname{EXP}\left[\frac{-t}{\tau_{1}}\right], t \leq T_{B R K}\)
\(=\operatorname{EXP}\left[\frac{-T_{B R K}}{\tau_{1}}\right] \operatorname{EXP}\left[\frac{T_{B R K}-t}{\tau_{2}}\right], t \geq T_{B R K}\)
3. \(\frac{\mathrm{A}_{1}}{\mathrm{~V}_{\mathrm{R}}} \equiv \mathrm{S}_{1}=\tau_{1}\left[\operatorname{EXP}\left(\frac{-\mathrm{t}_{1}}{\tau_{1}}\right)-\operatorname{EXP}\left(\frac{-\mathrm{T}_{\mathrm{BRK}}}{\tau_{1}}\right)\right]\)
4. \(\frac{\mathrm{A}_{2}}{\mathrm{~V}_{\mathrm{R}}} \equiv \mathrm{S}_{2}=\tau_{2} \operatorname{EXP}\left[\frac{-\mathrm{T}_{\mathrm{BRK}}}{\tau_{1}}\right]\left[1-\operatorname{EXP}\left(\frac{\mathrm{T}_{\mathrm{BRK}}-\mathrm{t}_{2}}{\tau_{2}}\right)\right]\) c.

Figure 12. Predicting the Measurement System Response

In order to get good correlation between lab data and theoretical predictions, it was necessary to use fairly long time constants ( \(R_{L}=22 \mathrm{k} \Omega\) and \(\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}\) ). With \(\mathrm{R}_{\mathrm{L}}=22 \mathrm{k} \Omega\) and \(C_{L}=50 \mathrm{pF}\) ( \(\mathrm{R}_{\mathrm{ON}}=300 \Omega\) ), the theoretical plot of ACCT (as measured on the spectrum analyzer) vs. \(t_{1}\) is shown in Figure 13. Note that the data is plotted between 900 nsec and 1025 nsec . The curve shows that a 10 nsec error in \(\mathrm{t}_{1}\) can cause a 6dB error in reading on the spectrum analyzer. The results shown in Figure 14 confirm the necessity of using large capacitances to obtain predictable results. The theoretical curve tracks the actual data well in both cases; however the 1000 pF curve is better than the 300 pF curve. Notice that there is good agreement both at DC and at 4 kHz .


Figure 13. Measurement Errors Due To Small CL


Figure 14. Agreement Between Measured and Computed ACCT

\section*{PREDICTING AND CONTROLLING ADJACENT CHANNEL CROSSTALK}

The equations in Figure 12c can be used to predict how much adjacent channel crosstalk one might expect in an actual system. An all analog system will follow the MUX with a
A. Multiplexer-Demultiplexer System:
\(\mathrm{N}_{\mathrm{H}} \equiv 0\) Therefore
1. \(N_{O}=\frac{S_{1}+S_{2}}{T_{1}}\), Where \(T_{1}=\frac{1}{f_{C L K}} \times\) (No. of Channels)
2. \(\mathrm{S}_{1}=\tau_{1}\left[\operatorname{EXP}\left(\frac{-\mathrm{t}_{1}}{\tau_{1}}\right)-\operatorname{EXP}\left(\frac{-\mathrm{T}_{\mathrm{BRK}}}{\tau_{1}}\right)\right]\)
3. \(\mathrm{S}_{2}=\tau_{2} \operatorname{EXP}\left[\frac{T_{\mathrm{BRK}}}{\tau_{1}}\right]\left[1-\operatorname{EXP}\left(\frac{\mathrm{T}_{\mathrm{BRK}}-\mathrm{t}_{2}}{\tau_{2}}\right)\right]\)

Where \(t_{1}=T_{D}\) (Break-Before-Make Time \({ }^{-}\)of DEMUX)
\[
t_{2}=\frac{1}{f_{C L K}}-T_{D}
\]
B. Multiplexer - Sample/Hold System
\(\mathrm{S}_{1}=\mathrm{S}_{2}=\mathrm{P}_{2} \equiv 0\)
4. \(N_{O}=N_{H}=\operatorname{EXP}\left[\frac{-\mathrm{t}}{\tau_{1}}\right] t \leq T_{B R K}\)
\(=\operatorname{EXP}\left[\frac{-T_{\text {BRK }}}{\tau_{1}}\right] \operatorname{EXP}\left[\frac{T_{\text {BRK }}-\mathrm{t}}{\tau_{2}}\right], \mathrm{t} \geq \mathrm{T}_{\text {BRK }}\)
Where: \(t=t_{H}\) (Hold Command for Sample/Hold as measured from Address Change Time)

Figure 15. Predicting Adjacent Channel Crosstalk


ADJACENT CHANNEL CROSSTALK VS. TIME FOR MUX-DEMUX AND MUX-S/H SYSTEMS DEVICE: MUX-08

Figure 16. Computed ACCT vs Time for MUX-DEMUX and MUX-S/H Systems
demultiplexer, which will have its own break-before-make delay. An analog to digitai system will have a sample/hold amplifier in front of the A/D converter. Since the equations which apply to these situations are different, they will be discussed separately. Figure 15 summarizes the conditions and the equations which apply to them.

Since there is no held voltage, then \(\mathrm{N}_{\mathrm{H}}=0\) in the multi-plexer-demultiplexer system. This reduces \(\mathrm{N}_{\mathrm{O}}\) to the simple form shown in equation (1). \(S_{1}\) and \(S_{2}\) follow in equations (2) and (3). Since \(t_{1}=T_{D}\) (break-before-make time of the DEMUX), that time will have a significant effect on ACCT. The MUXsample/hold system imposes the condition \(S_{1}=S_{2}=P_{2}=0\); thus \(N_{\mathrm{O}}=\mathrm{N}_{\mathrm{H}}\). It will be instructive to compare the levels of ACCT in these two systems versus their appropriate times.
Figure 16 looks at a "typical" system which will give approximately one percent transmission error ( \(33 \mathrm{k} \Omega \mathrm{R}_{\mathrm{L}}\) and \(300 \Omega\) \(R_{O N}\) ), and has \(50 \mathrm{pF} \mathrm{C}_{\mathrm{L}}\). The value of \(\mathrm{C}_{\mathrm{L}}\) is somewhat on the high side ( 20 pF being typical for MUX-08 connected to a buffer amp), but it does give a conservative value for analysis. What Figure 16 shows is rather startling. The adjacent channel crosstalk, while inherent in the multiplexer itself, can be eliminated in both systems by the proper timing. In the case of the sample/hold it is only necessary to delay the hold command for approximately \(1.2 \mu \mathrm{sec}\) to have the ACCT vanish completely. This is no problem, since most sample/ holds need at least \(2 \mu \mathrm{sec}\) to accurately acquire the signal (this is particularly true of monolithic devices). The plot for the MUX-DEMUX system relates to \(T_{D}\), which is not adjustable for a given DEMUX. What is possible is to add some delay to the address change for the DEMUX. In this way, the DEMUX will not "look" at the MUX output until the charge from the previous channel has had a chance to dissipate.

\section*{CONCLUSION}

Table II summarizes the forms of crosstalk and lists ways of coping with them. Reduction of \(\mathrm{R}_{\mathrm{ON}}\) is helpful in all three cases. While \(\mathrm{T}_{\text {BRK }}\) should be minimized as much as possible, it is important that no two channels are ON at the same time. In some cases, \(\mathrm{T}_{\mathrm{BRK}}\) is chosen such that even over temperature extremes, the break-before-make feature is maintained. Since all three components of crosstalk are present in a dynamic multiplexer, the "careful circuit board

Table 2. How to Handle Crosstalk
\begin{tabular}{|c|c|c|}
\hline Crosstalk Component & Variation with \(\mathrm{f}_{\text {SIG }}\) & Ways to Minimize Effects \\
\hline Static & 6dBloctave & \begin{tabular}{l}
- Minimize R \(_{\text {ON }}\) \\
- Reduce stray capacitance ( \(\mathrm{C}_{\mathrm{EQ}}\) ) by careful circuit board layout.
\end{tabular} \\
\hline Dynamic & 6dB/octave & \begin{tabular}{l}
- Minimize R \(_{\text {ON }}\) \\
- Minimize fllk \(_{\text {clk }}\) \\
- Minimize \(T_{B R K}\), but \(T_{B R K}>0\) is needed to prevent shorting channels together. \\
- Minimize \(R_{L}\) \\
- Reduce stray capacitance ( \(\mathrm{C}_{\mathrm{EQ}}\) ) by careful circuit board layout.
\end{tabular} \\
\hline Adjacent Channel & NONE & \begin{tabular}{l}
- Minimize RoN \(^{\text {O }}\) \\
- Minimize \(\mathrm{f}_{\mathrm{CLK}}\) \\
- Minimize \(\mathrm{T}_{\mathrm{BRK}}\), but \(\mathrm{T}_{\mathrm{BRK}}>0\) is needed to prevent shorting channels together. \\
- Minimize \(R_{L}\) and \(C_{L}\) \\
- WAIT before allowing sample/ hold or DEMUX to measure MUX output.
\end{tabular} \\
\hline
\end{tabular}
layout" is important even though it is not listed in the ACCT section.

This paper has pointed out the fact that static crosstalk (given on multiplexer data sheets) is only one of the three components of crosstalk. The models for static and dynamic crosstalk are relatively simple and were discussed to show how they are related. The most troublesome component of crosstalk (adjacent channel crosstalk) was shown not to be quite so straight-forward. For one thing, adjacent channel crosstalk (ACCT) is not signal frequency dependent as are CT and DCT. The mechanism which governs this form of crosstalk is stored charge on the MUX node. While CT and DCT must be minimized by careful layout and once present in the multiplexer cannot be reduced, such is not the case with ACCT. Even though ACCT is present in the multiplexer, the proper timing of demultiplexer or sample/hold commands can effectively eliminate ACCT from the total system.

\title{
APPLICATION NOTE 36 DAC-08 CONTROL OF 555 TIMERS \\ by Kishor Patel
}

\section*{INTRODUCTION}

This application note describes a digitally or microprocessor controlled one-shot and an astable multivibrator using two of the industry's most widely used low cost building blocks, the PMI DAC-08 8 bit DAC and the 555 timer. Digital control ranges of 255 to 1 and 510 to 1 are shown for one-shot and astable applications allowing periods of \(18 \mu \mathrm{sec}\) to 1.4 seconds and frequencies of 1 Hz to 60 KHz .

\section*{ONE-SHOT LINEAR MODE OPERATION}

In the one-shot mode of operation, the time delay or the one-shot period is determined by a constant current source and a capacitor. A digitally programmable constant current source is made using the DAC-08 and two PNP transistors. The DAC-08 is a current sink; the two PNP transistors are used as a current mirror which reverses the direction of the DAC's sink current forming a current source. The current source charges the timing capacitor, causing the voltage across the capacitor to increase linearly at the rate of
\(\{\underline{\text { lOUT }}\}\) volts per second from approximately zero volts to \(\frac{2}{3} \mathrm{~V}_{\mathrm{Cc}}\) of the 555 timer.
The one-shot's period, T , is basically an RC product with two other control factors. The R is fixed and represented by RREF which sets up the correct IREF current for the DAC. With the fixed R REF, the one-shot period is directly proportional to the value of the timing capacitor C (see Table 1). The other two controlling factors are the DAC's digital inputs and the ratio of the timer's \(V_{C C}\) to the DAC's \(V_{\text {REF }}\). The one-shot period is inversely proportional to the normalized digital input value and directly proportional to the \(\mathrm{V}_{\mathrm{CC}}\) to \(\mathrm{V}_{\text {REF }}\) ratio as illustrated in Fig. 2. When operated in the linear mode, a 255 to 1 control range of the one-shot's period is achieved.

\section*{BASIC DESIGN}

As shown in Fig. 1, this design involves a series of conversions from a digital input to an analog current to a threshold voltage and finally to a time delay or a frequency. A DAC-08 converts the digital input to an analog current


ONE-SHOT PERIOD, \(T=\frac{2}{3} \frac{R_{\text {REFC }}}{\{D\}} \frac{V_{C C}}{V_{\text {REF }}}\) FOR LINEAR MODE
ONE-SHOT PERIOD, \(T=\frac{2}{3}\) R REFC \(\frac{v_{\text {CC }}}{v_{\text {REF }}}\left[\frac{2-\{D\}}{\{D\}}\right]\) FOR EXPANDED MODE
Figure 1. Digitally Controlled One-Shot

Table 1. One-Shot Linear Mode Timing Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline & \multicolumn{6}{|c|}{ONE-SHOT PERIOD ( msec )} \\
\hline & \multicolumn{3}{|c|}{\(V_{C C}=15 \mathrm{~V} \quad \mathrm{~V}_{\text {REF }}=15 \mathrm{~V}\)} & \multicolumn{3}{|c|}{\(V_{\text {CC }}=5 \mathrm{~V} \quad \mathrm{~V}_{\text {REF }}=15 \mathrm{~V}\)} \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) \\
\hline 11111111 & 5.2 & 0.505 & 0.049 & 1.72 & 0.160 & 0.0176 \\
\hline 00000001 & 1440 & 134 & 13.8 & 455 & 43 & 4.8 \\
\hline
\end{tabular}


Figure 2. One-Shot Period vs Digital Input
which is then converted to a voltage by a two transistor current source and a capacitor. The voltage is then converted to a time delay or frequency by a timing capacitor and the 555 timer.

\section*{ONE-SHOT EXPANDED MODE OPERATION}

Range is doubled to 510 to 1 by operating the DAC in the expanded range mode with the DAC's IOUT fed forward from the reference input node of the DAC. Expanded range mode timing is shown in Table 2 and in the graph of Fig. 2.

\section*{ASTABLE MODE OPERATION}

An astable multivibrator is made in a similar fashion in Fig. 3. A DAC-08 and two PNP's form a current source driving the timing capacitor \((C)\) and a discharge resistor \(\left(R_{B}\right)\). The timing capacitor is charged linearly by the current source and discharged exponentially through \(\mathrm{R}_{\mathrm{B}}\). Once again, the


Figure 3. Digitally Controlled Astable Multivibrator
digital DAC input and the ratio of the timer \(V_{C C}\) to the DAC's \(V_{\text {REF }}\) provide additional control on the multivibrator's frequency. The digital input has directly proportional control while the \(\mathrm{V}_{\mathrm{CC}}\) to \(\mathrm{V}_{\text {REF }}\) ratio has an inversely proportional control of frequency.

Frequency range is not fully 255 to 1 as expected but approximately 220 to 1 , because the discharge time (output low) of a cycle is invariable for any digital input being determined by the product of \(R_{B}\) and \(C\). Frequency is shown in Table 3 and in Fig. 4. Expanded range operation doubles frequency range as it did in the one-shot application. Frequency is shown in Table 4.

\section*{MICROPROCESSOR CONTROL}

Both the one-shot and the astable multivibrator can be microprocessor controlled. Fig. 5 shows the implementation of a microprocessor controlled one-shot. The eight bit latch (74LS377) is used to interface between the data bus and the DAC. Stable data is latched in by a positive going edge of an address coincident pulse. After the data is latched, a buffered negative going address coincident pulse can be used to trigger the one-shot. The astable multivibrator is implimented similarily except for elimination of the buffer and the trigger pulses which are not required.


Figure 4. Multivibrator Frequency vs Digital Input

\section*{CONCLUSION}

Digitally controlled one-shot and astable multivibrator with a wide range of outputs have been implemented. The oneshot has a 255 to 1 (8 Bit dynamic) time period range and the astable multivibrator a 220 to 1 frequency range. When the DAC is operated in the expanded modes, these ranges are doubled.

Table 2. One-Shot Expanded Mode Timing Table

Table 3. Astable Linear Mode Frequency Table
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{ASTABLE MULTIVIBRATOR FREQUENCY ( Hz )} \\
\hline & \multicolumn{3}{|r|}{\(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=15 \mathrm{~V}\)} & \multicolumn{3}{|l|}{\(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{V}_{\text {REF }}=15 \mathrm{~V}\)} \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(C=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(C=0.01 \mu \mathrm{~F}\) \\
\hline 00000001 & 1.49 & 14.7 & 156 & 4.86 & 49.8 & 433 \\
\hline 11111111 & 328 & 3,279 & 33,333 & 717 & 7,273 & 60,241 \\
\hline
\end{tabular}

Table 4. Astable Expanded Mode Frequency Table
ASTABLE MULTIVIBRATOR FREQUENCY ( Hz )
\begin{tabular}{lcccccr}
\hline & \multicolumn{2}{c}{\(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{C}}=15 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=15 \mathrm{~V}\)} & \multicolumn{2}{c}{\(\mathrm{R}_{\mathrm{B}}=1 \mathrm{k} \Omega ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{V}_{\mathrm{REF}}=10 \mathrm{~V}\)} \\
\hline Input Digital Code & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.10 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) & \(\mathrm{C}=1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.1 \mu \mathrm{~F}\) & \(\mathrm{C}=0.01 \mu \mathrm{~F}\) \\
\hline 00000001 & 0.74 & 7.69 & 79.9 & 2.42 & 24.7 & 217 \\
\hline 11111111 & 328 & 3,279 & 33,333 & 714 & 7,299 & 60,241 \\
\hline
\end{tabular}


Figure 5. Microprocessor Controlled One-Shot

\author{
APPLICATION NOTE 37 EIGHT CHANNEL CODEC DEMONSTRATOR \\ by B. W. Berry
}

Precision Monolithics, Inc. has developed a CODEC demonstrator system in order to show the use of their line of telecom devices in a shared-channel system. These circuits provide a working digital transmission system incorporating eight analog input channels digitally interfacing to eight output channels. The circuit design was completed so that a single analog printed circuit board could be used either for encoding eight channels or decoding eight channels. A single digital timing and interface board is used to provide system clocks and the parallel digital data bus from transmitter to receiver. All board layouts and schematics are available from PMI. The design uses pluggable connections so that, if desired, the encoding portion or the decoding portion of the system can be tested separately. The user need only provide three voltage supplies ( \(\pm 15 \mathrm{VDC},+5 \mathrm{VDC}\) ), the appropriate filters and any applicable transmission test equipment.

\section*{HARDWARE}

The entire eight-channel system consists of twenty-one integrated circuits mounted on three printed circuit boards. Two of the boards, as mentioned, are a common layout which is used for the analog functions of the system. The analog board used for the encoder (analog-to-digital conversion) requires the addition of a COMDAC \({ }^{\oplus}\) (DAC-86, 87), a MUX-88, a SMP-81, a CMP-01, and a REF-02. The other analog board is used for the decoder (digital-to-analog conversion) with the addition of a DAC-86, MUX-88, REF-02, and an OP-16. The general schematic and parts list for the analog boards is shown in Figures 1 and 2.
The control board is a T2L circuit of twelve devices designed to provide three basic functions, a) the successive approximation register with interface to the DAC-86, b) the clock for the encode portion of the demonstrator, and c) the digital

Figure 1. COMDAC* Encoder/Decoder Analog Circuit Board


Figure 2. Parts List - Analog Board
interface between the encode and decode sections. The encoder clock design is a multiple frequency clock, the usefulness of which is treated in a later section, generated
from a programmable read-only memory frequency divider. The PROM was used to provide flexibility in changing the clock waveforms if the user so wishes. The resultant clock waveforms are also described later; the circuit schematic is shown in Figures 3a and 3b. The PROM data is listed in Figure 4. The digital interface is provided by using a standard 8 -bit, parallel-in, parallel-out latch updated as the successive approximation process is completed for each input channel. The remainder of the circuit consists of the SAR and the multiplexer address counters. A parts list for the circuit is shown in Figure 5. A complete circuit schematic for the digital board is shown in Appendix A.
The boards are interconnected by use of four mini-dip connectors and cables, a 16 -pin and 14 -pin from each analog board to the controller. The lead designations of the two connectors are shown in Figure 6. The input and output channels are accessible through "banana"-type plugs; this allows optional connections from the transmission line in order to try different types of filters and line interface circuits. The two analog boards require \(\pm 15 \mathrm{VDC}\) and "banana" plugs are provided to interface to the appropriate supplies. The control board requires +5 VDC only. The entire system layout is shown in block diagram in Figure 7.

\section*{SYSTEM OPERATION AND DESIGN}

To achieve a workable system configuration, the encoding and decoding operations were approached as two separate designs. The entire transmission link was then connected to complete the end-to-end tests.


Figure 3A. Encoder/Decode Controller


Figure 3B. Encode Clock
\begin{tabular}{|cccc|}
\hline & & & \\
ADDRESS & \begin{tabular}{c} 
DATA \\
(MSB-LSB)
\end{tabular} & ADDRESS & \begin{tabular}{c} 
DATA \\
(MSB-LSB)
\end{tabular} \\
00 & 20 & \(0 C\) & 27 \\
01 & 28 & \(0 D\) & 27 \\
02 & 20 & \(0 E\) & \(2 F\) \\
03 & 21 & \(0 F\) & \(6 F\) \\
04 & 39 & 10 & 67 \\
05 & \(2 B\) & 11 & 67 \\
06 & 23 & 12 & \(6 F\) \\
07 & \(2 B\) & 13 & \(6 F\) \\
08 & 23 & 14 & 67 \\
09 & \(2 B\) & 15 & 67 \\
09 & 23 & 16 & \(6 E\) \\
\(0 B\) & \(2 F\) & 17 & \(0 E\) \\
MSB \(=00_{8}\) & & & \\
LSB \(=001\) & & \\
Address \(18-1 F-\) Unused. & & \\
\hline
\end{tabular}

Figure 4. PROM-Based Clock
\begin{tabular}{|clll|}
\hline & & PARTS \\
PARTS & & 74163 & 3 \\
7404 & 2 & \(74188 A\) & 1 \\
7408 & 1 & 74195 & 1 \\
7414 & 1 & 74199 & 1 \\
7432 & 1 & 2502 & 1 \\
7474 & 1 & \multicolumn{2}{c|}{1.544 MHz Crystal } \\
7486 & 1 & \\
\hline
\end{tabular}

Figure 5. Parts List - Controller
\begin{tabular}{|lll|}
\hline & & \\
CONNECTORS & \\
PIN & & \\
\(\#\) & C1 (C3) & C2 (C4) \\
1 & +5 & +5 Gnd \\
2 & +5 & Sample Pulse \\
3 & +5 & MUX Enable \\
4 & VC MP & AO - Address \\
5 & +5 Gnd & +5 Gnd \\
6 & +5 Gnd & A2 - MUX Address \\
7 & +5 Gnd & A1 - MUX Address \\
8 & B7 - LSB & +5 Gnd \\
9 & B6 & +5 Gnd \\
10 & B5 & +5 Gnd \\
11 & B4 & +5 Gnd \\
12 & B3 & +5 Gnd \\
13 & B2 & +5 Gnd \\
14 & B1 & +5 Gnd \\
15 & SB - MSB & +5 Gnd \\
16 & Encode/Decode & +5 Gnd \\
*C2 is 14 Pin - C1 is 16 Pin & \\
& & \\
\hline
\end{tabular}

Figure 6. Pin Designations - System Connectors

The accuracy of the encoder, the analog-to-digital converter, is dependent upon several factors. The first, and most significant, is the speed (settling time) of the companding DAC in conjunction with the comparator. Other factors are switching time of the multiplexer, acquisition time of the sample-and-hold, hold-step settling time of the sample-andhold, and output noise of the sample-and-hold and


Figure 7. Eight-Channel System Layout
multiplexer. All of these characteristics had to be considered while developing the encoder circuit.
In a companded A/D conversion, using a successive approximation method, different digital bits require different settling times. There is a constant increase in the settling time required as one goes from the sign bit to the chord bits and then to the step bits. This increase in settling time is partially caused by the scaled current sources used to design a companding D/A and is most affected by the magnitude of the voltage level being converted. So as the output currents of the DAC-86 become smaller (at smaller voltage levels), the comparator is less responsive. Also as the less significant bits are clocked in, the situation becomes more critical since progressively smaller current changes are provided to force the comparator to change output state. The encoder clock waveforms, shown in Figure 8, depict a system approach to accommodate these timing characteristics. The governing design criteria was that a limited amount of time is available to complete the successive approximation of the analog signal (for eight channels, with a sampling frequency of 8 kHz , this means \(15.6 \mu \mathrm{~S}\) ) and the optimum clock must fit within this period. All functions (including sampling, encoding, switching) must therefore be completed with an acceptable accuracy, within this time constraint. To achieve accurate data acquisition with the sample-and-hold, a sample pulse of \(3.2 \mu \mathrm{~s}\) was used. Once the pulse goes from sample to hold, there is a waiting time required to allow the


Figure 8. Encoder Timing Waveforms
sample-and-hold output to settle to the "held" value, 650 ns is the time added. Since the sign bit is the fastest transition, the basic system clock ( 1.544 MHz ) is used for the first SAR clock period. The clock frequency is then halved to clock in the chord bits (B1, B2, B3), the next "slowest" transitions. Finally, the clock frequency is halved again to allow for the step bits (B4-B7), a frequency of 386 kHz . The times required for the different bit conversions are shown in Figure 8. The SAR is reset during the sampling period and once the sample circuit has entered the hold mode, the input multiplexer's address is changed. This provides ample time for the MUX to switch to the next analog input with little effect on the adjacent waveforms. In addition, to further minimize interchannel crosstalk, a \(20 \mathrm{k} \Omega\) resistor to ground is added to the multiplexer output.

To provide sufficient noise immunity from the sample-andhold to the comparator, a simple filtering circuit using a 100 pF capacitor is added. A \(4.9 \mathrm{k} \Omega\) resistor to +5 V from the comparator output aids in increasing the DAC-86 and comparator speed. In order to test the encoder without adding a decoder, a high-precision voltage source (DC levels) was used as an input to one or more channels of the A/D circuit. The data output (one byte every \(15.6 \mu \mathrm{~S}\) ) was sampled and stored in a logic analyzer. By reviewing the samples for each channel, and comparing the data from all channels of the eight channel system, the effects of changes in the clock on the accuracy of the design could be observed. By inputting a steady-state value, the data out would not only demonstrate the "consistency" of the A/D conversion but also make obvious any adjacent channel effects that were produced.
The analyzer sampling also presents a method of initializing the system components. By grounding all inputs and digitally sampling the data bus output, the zero level can be set so as to produce an alternating series of data bytes equivalent to 0 volts (10000000 and 00000000).
A similar design approach was used in developing an eightchannel decoder. In this case, the response time of the DAC-86 and op amp offers little problem since an eightchannel decoder is relatively slow. However, the accuracy of the devices does become important. The design considerations become, therefore, the nonlinearity of the DAC-86 in
conjunction with the switching time and charge injection of the multiplexer. The DAC-86 is manufactured to strict linear specifications, which assures both excellent decoding linearity and absolute accuracy. The multiplexer is used both as a switch to demultiplex the output waveforms and as a holding circuit by adding capacitance to the output leads. One effect seen in the multiplexer is that as a channel is switched off, there is a charge injected onto the output. This charge is not normally obvious in a MUX design, however, when working into a high impedance (such as a filter) and with capacitors on the source leads (outputs), the charge can add an offset to the waveform. To minimize the effect, a large capacitor ( \(0.1 \mu \mathrm{~F}\) or greater) is added. Since the charge pulse is a short duration signal, the signal on the larger capacitor will be less affected by the charge than if a smaller component was used.
In terms of a system decoder design, this circuit could be used for more than eight channels. The op amp and DAC86 are both capable of responding to more output channels. An eight-channel system was incorporated to remain compatible with the analog board that is used in the demonstrator. In order to decode more channels ( \(>12\) ), the output capacitance on the demultiplexer would need to be reduced. The other circuit components would remain the same.
The decoding circuitry can be tested separately by adding a series of data bytes and monitoring the output channels. The CCITT recommendation for testing PCM systems includes a method of testing a decoder by introducing a standard sequence of digital data words in order to produce a 1 kHz sinusoid at a nominal level of 0dBm0.* This method proved useful in "debugging" the circuit design prior to attempting the end-to-end tests.

\section*{SYSTEM TESTS}

Once the encoder and decoder were functioning separately, the entire system was connected with the appropriate interfacing to allow for full-system transmission tests. The measurements taken were the standard set of PCM specifications observed in the majority of data sheets for telecommunication oriented products. These tests included signal-to-total distortion, gain tracking, intelligible crosstalk, and idle channel noise.
There are two different methods of performing the tests. For the U.S. standards, a sinusoid signal is used as the channel input and the measurements are taken around the base (test) frequency. For the European tests, a pseudo-random or "white" noise source is preferred as the input signal. The test results discussed here were obtained with the U.S. testing procedures; similar test results have been achieved using European test methods.

The test set-up for signal-to-total distortion and gain tracking measurements is shown in Figure 9. The results are plotted in Figures 10 and 11. As is seen, each test was performed with both the C-Message Weighting and the 3 kHz Flat response terminating configurations. The results using the \(\mu\)-law parts (DAC-86) are represented. In terms of signal-to-total distortion, the system exceeds the recommended standard at all input levels by 2 dB or greater. The system is also well within the recommended gain tracking limits for both terminations.
The crosstalk and idle channel noise measurements are given in Figure 12. One consideration of the system design, in terms of performance, was that the most difficult characteristic for a shared-channel system to minimize is the intelligible crosstalk specification. The design is directed

Figure 9. Eight-Channel Test Configuration
*Reference - CCITT Sixth Plenary Assembly (1976), Orange Book Vol. III-2


Figure 10. Signal-To-Quantizing Distortion vs. Input Level


Figure 11. Gain Tracking
toward optimizing this measurement. The idle channel noise is at the system recommended level when measured without output filtering. It is further reduced by adding a PCM receive filter on the decoder multiplexer.

\section*{CONCLUSIONS}

The circuitry just discussed is meant to represent one approach to designing an eight-channel, shared CODEC system. It is not meant to be the only design, but provides a working system upon which to base further engineering

IDLE CHANNEL NOISE
\begin{tabular}{cccc} 
CHANNEL & \begin{tabular}{c} 
NOISE \\
\((\mathrm{dBmO})\)
\end{tabular} & CHANNEL & \begin{tabular}{c} 
NOISE \\
\((\mathrm{dBmO})\)
\end{tabular} \\
1 & -66.9 & 5 & -62.6 \\
2 & -67.6 & 6 & -65.3 \\
3 & -67.0 & 7 & -67.0 \\
4 & -67.2 & 8 & -61.8 \\
CROSSTALK & & & \\
& & & INTELLIGIBLE \\
FREQUENCY & & CROSSTALK \\
\(300-2900 H z\) & & \(\leqslant-78 d B m 0\) \\
\(2900-3400 H z\) & & \(\leqslant-70 d B m 0\)
\end{tabular}

Figure 12. Idle Channel Noise and Crosstalk
development. It should be noted that in terms of transmission testing, the demonstrator is an end-to-end system. The configuration presents the users with a complete circuit enabling them to observe the individual device characteristics significant in producing a shared-channel design.
The completed eight-channel CODEC demonstrator is shown in Figure 13, mounted in its carrying case.


Figure 13. CODEC Eight-Channel Demonstrator

The demonstrator provides a starting point from which most characteristics important to both shared-channel and singlechannel designs can be manipulated to allow for improvements in transmission quality. To be able to develop a realistic transmission design, the system engineer needs to consider more than just the coder/decoder devices. A complete multiple channel system, such as the PMI eightchannel demonstrator, allows the user to observe the complete system performance as it is affected by the individual system components.


Figure A-1. Circuit Schematic

\title{
APPLICATION NOTE 38 FOUR-CHANNEL SHARED CODEC
}
by B.W. Berry

\section*{FOUR-CHANNEL SHARED CODEC}

A four-channel CODEC assembled from LSI components is a cost-effective digital transmission system requiring a relatively small number of devices. The system makes use of a single COMDAC \({ }^{\circledR *}\) companded DAC-86 or DAC-87 digital-to-analog converter for both encoding and decoding (see Figure 1). The timing of the circuitry is compatible with ATT and CCITT system specifications.

Each channel is sampled at the standard 8 kHz rate. With four channels this allows approximately \(31.2 \mu \mathrm{~s}\) to encode the sampled analog input and to decode the received digital signal for the same channel. To simplify the timing system requirements equal amounts of time were allowed for encoding and decoding, thus permitting \(15.6 \mu \mathrm{~s}\) for the more critical encode portion of the cycle. The encode/decode clocking scheme for this CODEC was incorporated directly from a successful eight-channel CODEC system which has been published as PMI Application Note 37. One original feature of the four-channel design was the use of dual eightchannel multiplexer ICs to switch the four channels. This results in a system whose interchannel crosstalk is practically negligible. Crosstalk figures of -85 dB have been observed. This article describes the design procedure and reviews the transmission characteristics of the completed system.


Figure 1. Four-Channel CODEC

\section*{CIRCUIT DESIGN}

The analog circuitry required for a four-channel system is shown in Figure 2. The circuit uses the same printed circuit


Figure 2. Four-Channel CODEC - Analog Board
card as the transmit or receive sections of the eight-channel CODEC demonstrator (with the addition of a second multiplexer). The analog inputs all connect at the input multiplexer (MUX-88) using alternating inputs, the output (drain) of the MUX drives the SMP-81 sample-and-hold device. Once the input level is held, the COMDAC® (DAC-86 or 87), in conjunction with the comparator (CMP-01), begins the analog-to-digital conversion sequence. A successive approximation encode procedure is used; this generates, within the allotted conversion time ( \(15.6 \mu \mathrm{~s}\) ), an eight-bit digital approximation of the analog level. The data byte is available at the successive approximation register output for the next \(15.6 \mu \mathrm{~s}\) time frame. During this time the CODEC decodes the incoming digital signals.

The decode cycle begins as soon as the encode cycle is completed. The DAC-86 is switched to the decode mode and an eight-bit data word is presented at its input leads, presumably from some distant analog-to digital converter through a switching matrix. As the DAC-86 is switched to decode, the operational amplifier (OP-16) converts the out put current of the DAC-86 into the appropriate voltage level. The output multiplexer is switched to the proper analog port as the decode procedure is initiated. On the output leads of the "de"-multiplexer, a hold capacitor is used to provide an output holding function. The "staircase" waveform is then available for filtering and the final subcriber interface.

As shown in the Figure 2, several circuit precautions were taken to reduce the internal noise levels. Foremost among these is the ample use of grounding throughout the analog circuit. All power supply inputs to the ICs are bypassed with capacitance \((0.1 \mu \mathrm{~F})\) to ground. In addition, any spare land area of the board is filled with ground paths. The various voltage return paths are kept separate except for one common location on the board at the supply input leads. For further noise protection, a \(20 \mathrm{k} \Omega\) resistor to ground is connected to the drain leads (the common output or input) of both multiplexers. This reduces the multiplexer output noise and any crosstalk voltage feedthroughs. Also, in terms of the multiplexers, the output MUX is addressed to a grounded terminal (source connection) in between the active channels. This aids in minimizing the mutiplexer injection phenomena (discussed in detail in Application Note 37, describing the eight-channel CODEC design) and helps to further reduce the device crosstalk. The significance of using two multiplexers in this design is to allow unused channels of the output MUX to be connected to ground. The active channels are then alternated, in terms of addressing, with the grounded terminals. Addressing the multiplexers requires only two of the address leads to be controlled by a binary counter for data selection. The third address input is either held active (as in the input MUX), or can follow the system transmit and receive control signal (lead X/R, as in the output MUX). The address sequence for the input MUX is repeated through ports 4 to 7 (100 to 111), the most significant bit is held high and the two lower bits are counter outputs. This scheme allows maximum settling time for the MUX since the next channel to be encoded is selected more than \(16 \mu\) secprior to the conversion. For the output MUX, the two most significant bits of the address are the counter output leads, the least significant bit is the transmit/receive lead (X/R). As is shown in Figure 3, the address sequence


Figure 3. Four-Channel CODEC - Multiplexer Sequencing
alternates from active output port (even addresses) to grounded ports (odd addresses). The counter is changed while the MUX is selecting an unused (grounded) channel. This type of sequencing reduces the interchannel interference of the MUX and greatly adds to the system's measured performance.
To minimize sample-and-hold noise, a simple filter circuit is added to the output terminal of the device. A similar approach was used in the eight-channel design. Another feature in common with the eight-channel system is the use of a \(4.9 \mathrm{k} \Omega\) resistor pull-up from +5 V to the output of the comparator; this decreases the switching time of the device for the encode procedure.
The timing waveforms generated for the four-channel system are based on the encoder clock used in the eightchannel CODEC. This clock circuit is shown in Figure 4. In a companded A/D conversion, using a successive approximation method, different digital bits require different settling times. There is a constant increase in the settling time required as one goes from the sign bit to the chord bits and then to the step bits. This increase in settling time is partially caused by the scaled current sources used to design a companding D/A and is most affected by the magnitude of the voltage level being converted. So that, as, the output currents of the DAC-86 become smaller (at smaller voltage levels), the comparator is less responsive. As the less significant bits are clocked in, the situation becomes more critical since progressively smaller current changes are provided to drive the comparator. A multi-frequency clock will take advantage of these timing variations; such a clocking scheme is shown in Figure 5. The governing design criteria is that a limited amount of time is available to complete the successive approximation of the analog signal and the optimum clock must fit within this period. All functions (including sampling, encoding, switching) must be completed, therefore, with an acceptable accuracy, within this time constraint. To achieve accurate data acquisition with the sample-and-hold, a sample pulse of \(3.2 \mu\) s was used. Once the pulse goes from sample to hold, there is a waiting time required to allow the sample-and-hold output to settle to the "held" value; 650 ns is the time added. Since the sign bit is


Figure 4. PROM Based System Clock


Figure 5. Four-Channel CODEC - Encoder Timing
the fastest transition, the basic system clock \((1.544 \mathrm{MHz})\) is used for the first SAR clock period. The clock frequency is then halved to clock in the chord bits (B1, B2, B3), the next "slowest" transitions. Finally, the clock frequency is halved
again to allow for the step bits (B4-B7), a frequency of 386 KHz . The SAR is reset during the sampling period and once the sample circuit has entered the hold mode, the input multiplexer's address is changed. This provides ample time for the MUX to switch to the next analog input with little effect on the adjacent waveforms.
Using this timing pattern as the starting point, the original eight-channel system was converted to a four-channel bidirectional design. The only additional control functions to be added were the timing signals needed to switch the DAC-86 between the encoding and decoding modes, to operate the output multiplexer, and to select the proper data inputs for the DAC-86. The DAC-86 mode select and the multiplexer address leads, as mentioned previously, are generated from a single system transmit/receive control (shown as X/R in Figure 6). The lead is the system monitor of the mode in which the CODEC is operating. When active (logic " 1 "), the DAC-86 and associated parts are in the encode mode. In the encode mode: the successive approximation register clock is enabled, the encode/decode lead to the DAC-86 (E/D) is enabled, the data input selector directs the SAR output back toward the DAC-86 for the feedback needed in successive approximation, and the output MUX connects the OP-16 to a grounded (unused) channel. The X/R lead remains at logic " 1 " until encoding is completed, then goes to ground (logic " 0 "), the decode state. To decode a


Figure 6. Four-Channel CODEC - Control Board
data byte, the DAC-86 is held in the decode mode (E/D is low), the output MUX is addressed to an active output port, and the SAR clock is disabled (this register will hold the last encoded data word throughout the decode cycle - it is not cleared until a new input signal is to be encoded). The data selector is directed to the digital system bus and the decoding of the byte on the bus begins. As described, the address leads of the multiplexers are programmed such that the input MUX will always be directed toward the next active channel, once the previous analog sample has been held. But the output MUX does not connect to an active channel until the decode cycle begins; during the encode cycle only unused (grounded) ports are addressed.

\section*{SYSTEM TESTS}

The system as configured in the block diagram (Figure 7) is a complete four-channel CODEC. To perform the transmission tests, it was decided to use a single CODEC circuit and transmit data in a "loopback" configuration. As was mentioned earlier, the only signal required from an external controller is the X/R lead. This is generated for the test circuit by halving the inverted ADCLK lead from the prom-based clock. The system waveforms that result are shown in Figure 8. These clock patterns can be correlated to the encode clock waveforms in Figure 5 by comparing the ADCLK or the S/H leads. Since the successive approximation register is not
cleared until after the decode cycle, an external register is not necessary to hold the data for the decoding process.

The transmission tests that were completed were the typical telephone network tests as described in the eight-

Figure 7. Four-Channel CODEC - Demonstrator Layout


Figure 8. Four-Channel CODEC - Demonstrator Timing


Figure 9. Signal-To-Total Distortion (Four-Channel)
channel application information. The tests include signal-to-total distortion, gain tracking, intelligible crosstalk and idle channel noise. Again the test method used for the first two tests was based on a sinusoidal input signal, as is common in the AT\&T specifications, at a frequency between 400 and 3400 Hz using a frequency-selective wave analyser. The results of all testing are shown in Figures 9 through 11.

It is of some interest to compare this data with the test results of the eight-channel CODEC design. In particular, the idle channel noise and the crosstalk measurements are improved. This can be partially explained by the different manipulations of the output multiplexer. This does however, tend to point to the fact that the output MUX can be a significant source of noise and cross channel interference. Further data is certainly necessary, but these results do point out an area of concentration for the system designer wanting to improve system performance.
In terms of signal-to-total distortion and gain tracking, the four-channel results compare favorably with the eight-


Figure 10. Gain Deviation (Four-Channel)
\begin{tabular}{|cc|}
\hline \multicolumn{2}{c|}{ IDLE CHANNEL NOISE } \\
Channel \\
1 & no channel \\
2 & had noise \\
3 & level \(>\) 2dBrnc \\
4 & \(\leq-85 d B m O\) \\
INTELLIGIBLE CROSSTALK \\
\(\mathbf{f}_{\text {input }}\) \\
\(400-3400 \mathrm{~Hz}\) & Level \\
\hline
\end{tabular}

Figure 11. Transmission Measurements (Four-Channel)
channel data and both systems exceed the AT\&T requirements. Overall, the transmission tests point out that using a single DAC-86 for four-channel transmitting and receiving is a realistic approach and can comply with all "system" standards.

\section*{CONCLUSIONS}

The testing described in the preceeding pages demonstrates the feasibility of encoding and decoding four channels with a single DAC-86. The system has several advantages: 1) a smaller number of devices are required to complete the CODEC function than were necessary for the eight-channel design, 2) the clock circuitry (prom-based timing generator) is common to all encoders, so only a single such circuit is needed for multiple CODECs. Both of these factors contribute to reduced printed circuit board area for multiple transmission channels. The devices needed for a four-channel CODEC are listed in Figure 12. In terms of package sizes only one device is larger than sixteen pins (the DAC 86/87 is 18 pins) and three of the components are only eight pins. This should make system layout fairly simple and allow relatively dense component packing. If channel monitoring is incorporated, then a single supervision circuit could administer several circuit packs in a system line-


Figure 12. Four-Channel CODEC - Parts
up. The number of external leads is reduced in a fourchannel CODEC and the design is easily added to a busstructure data switching system.
The price per channel is still less than that being quoted by single-channel CODEC designers although slightly more than the eight-channel approach. (See pricing, Figure 13). The sacrifice made in price-per-channel is offset by the gains in system architecture and board layout offered by a four-channel shared CODEC. The shared channel CODEC approach is a viable solution to producing a digital transmission system. AN-37 shows designs at even lower per channel cost.
\begin{tabular}{|lcc|}
\hline & ENCODE/DECODE & CLOCK \\
Digital & \(\$ 3.82\) & \(\$ 4.12\) \\
PMI & \(\$ 19.90\) & \(\$ 4.12\) \\
Total & \(\$ 23.72\) & \(\$ 5.93\) \\
per channel & \begin{tabular}{c}
\(\$ 1.03\) \\
NOTE: Pricing Based on 100,000 Parts \\
using clock for \\
24 channels)
\end{tabular} \\
\hline
\end{tabular}

Figure 13. Four-Channel CODEC - Costs

\title{
APPLICATION NOTE 39 COMPANDING DIGITAL-TO-ANALOG CONVERTER \\ by Guido Pastorino \\ (FROM PMI DESIGN REVIEW NOTES - 1975)
}

\section*{INTRODUCTION}

A companding digital-to-analog converter (DAC) is the key component in PCM CODEC systems. (CODEC is an acronym for coder-decoder.) A CODEC performs the coding functions which consist of an analog-to-digital conversion (ADC) of the input analog (voice) signal and decoding, which consists of a digital-to-analog conversion (DAC) of the received digital input.
The DAC is used for both encoding and decoding; it is in a feedback loop to generate the ADC functiōns. Voice signals in telephony require a system with a very large dynamic range. The dynamic range (DR) of a CODEC is defined as the ratio of the largest resolvable signal to the smallest signal which can be encoded. The dynamic range of the CODEC is the same as that of the DAC used in either the decode mode or in the feedback loop of the successive approximation type ADC. The dynamic range of a DAC is simply the ratio of its output for a linear input of one least significant bit (LSB) to that of the largest, all "1s," input. This ratio is usually expressed in decibels using the equation:
\[
D R=20 \log _{10} \frac{I_{\text {MAX }}}{I_{\text {LSB }}}
\]
where for a current output DAC \(I_{\text {MAX }}\) is the output current for all "1s" input and ILSB is the output current for one LSB input. Using this equation a linear bit DAC can be shown to resolve a ratio of \(2 \mathrm{n}: 1\) therefore:
\[
D R=20 \log _{10} \frac{2^{n}}{1} \approx 6^{n}
\]

The wide dynamic range requirements of a telephone system require the equivalent dynamic range of a 12-bit system or 72 dB . However, this system would not be satisfactory for telephone voice transmission because of its excessive bandwidth requirements. With present day T1 type transmission systems a \(64 \mathrm{kbits} / \mathrm{sec}\) data rate is required to transmit each voice channel. The use of the linear system would increase this bit rate to \(96 \mathrm{kbits} / \mathrm{sec}\). This would provide more accuracy than is needed at the expense of excessive bandwidth.
For voice systems the most important criterion is the signal-to-noise ratio. In a PCM system noise is due almost entirely to quantizing distortion. Thus, a non-linear DAC has a nonlinear transfer characteristic to compress the analog signal into a digital word and a complementary transfer characteristic to expand the digital words into analog signals with a wide dynamic range. For a telephone system a CODEC requires a fairly uniform signal-to-distortion ratio over its entire dynamic range. Achieving this uniform signal-to-distortion ratio over a wide dynamic range requires the use of nonuniform coding. A non-uniform CODEC is a coder-decoder
pair whose input amplitude range is divided into steps of unequal widths, such that the width of the quantizing steps increase in proportion to the amplitude of the signal. To achieve uniform signal to distortion performance a logarithmic transfer function is required. The word compand, (compand is an acronym for compress - expand) was borrowed from analog systems to describe this non-uniform coding system where quantizing and coding is such that step size depends on the input amplitude.

\section*{COMPANDING PRINCIPLES}

Companding requirements differ for different signal distributions. As mentioned above, voice signals require constant S/D performance over a wide dynamic range. In order to accomplish this the distortion must be proportional to the signal level. This feat is best achieved by the use of a logarithmic compression law. However, a truly logarithmic assignment of code words is not physically possible since this implies an infinite number of codes. Two methods for generating practical implementations of logarithmic transfer functions have been derived which have become industry standards. These methods are generally known by their transfer functions which are called \(\mu\)-law and A-law respectively. Both of these transfer functions are normally implemented with eight-bit non-linear DACs to achieve a 72 dB dynamic range. This is the equivalent dynamic range of a twelve-bit linear DAC. The \(\mu\)-law and the A-law transfer functions are described by the following equations:
\[
\begin{aligned}
\mu \text {-law } & Y=\frac{\ln (1+\mu|X|)}{1 n(1+\mu)} \text { sgn } X \text { for }-1 \leq X \leq+1 \\
\text { A-law } & Y=\frac{1+\ln A|X|}{1+\ln A} \text { sgn } X \text { for } 1 / A \leq X \leq 1 \\
Y & =\frac{A|X|}{1+\ln A} \text { sgn } X \text { for } 0 \leq X \leq 1 / A
\end{aligned}
\]

These laws have unique signal-to-distortion characteristics for each value of \(\mu\) and A respectively. At present ATT has settled on a value of \(\mu\) equal to 255 and CCITT specifications use a value of \(A\) equal to 87.6. Substituting these constants into the original equation above obtain:
\[
\begin{array}{ll}
\mu \text {-law } & Y=0.181 \mathrm{n}(1+\mu|X|) \quad \text { sgn } X \text { for }-1 \leq X \leq 1 \\
\text { A-law } & Y=0.181 \mathrm{n}(1+1 \mathrm{n}|X|) \quad \text { sgn } X \text { for } 1 / \mathrm{A} \leq|X| \leq 1 \\
& Y=0.18 \mathrm{~A}|X| \quad \text { sgn } X \text { for } 0 \leq|X|=1 / \mathrm{A}
\end{array}
\]

The wideband (unfiltered) signal-to-distortion ratio over the useable dynamic range of voice transmissions is shown in Figure 1. This plot does not represent actual system performance; it is instead, a measure of the distortion which would be caused by an ideal quantizer.


Figure 1. Input Speech Power Relative to Full Load Sinusoid (dB)

The practical implementation of the two transfer functions is accomplished by standardized piece-wise linear approximations. The transfer functions are implemented in chords or segments where the transfer function within any one chord is a linear staircase. Each chord has sixteen steps and the size of the step in each succeeding chord is double the size of the step in the preceeding chord. There are normally eight chords numbered zero through seven in both \(\mu\)-law and A-law characteristics. For the A-law function the
first two chords on either side of the origin have equal step sizes, whereas, for the \(\mu\)-law function, the second chord after the origin has a step size which is double that of the first. For all remaining chords the steps double in size for each succeeding chord. This applies to both the \(\mu\)-law and A-law functions. For the A-law function the four chords about the origin can be considered as a single segment so that the A-law characteristic is sometimes referred to as being a "13-segment" code. The A-law characteristic also differs from the \(\mu\)-law characteristic in the manner in which the transfer function crosses the origin. The X -axis origin for the \(\mu\)-law is at "mid-step" while the X -axis origin for the A-law is coincident with a "riser". This can be understood better from the "blow-ups" about the origin of Figures 2 and 3.
In order to obtain the best implementations of the transfer function, companded DACs are constructed such that encode and decode functions are offset by one-half step. With this technique the quantizing band for the encode DAC will be centered about the decode value. This can be seen in Figure 4, where the \(\mu\)-law characteristics about the origin are shown. (The A-law characteristics would be identical except for the "mid-riser" phenomena at the origin.) As an example suppose that, for Figure 4, an analog input whose amplitude lies between levels 2 and 4 is being encoded. The best quantizing code to assign to this entire quantizing band is its mean value of 3 . Thus the DAC used in the suc-


Figure 2. \(\mu\)-Law Transfer Function


Figure 3. A-Law Transfer Function


Figure 4. \(\mu\)-Law Encode/Decode Characteristics About the Origin
cessive approximation feedback loop of the encode has output levels which represent the quantizing band edges. These can be referred to as decision levels. On the other hand the DAC for the decoder has output levels which repre-
sent the mean values of the quantizing bands which must, of necessity, be centered about the decoder output values. The end result is that a DAC used for decoding must be offset one-half step from the DAC used for encoding. This situation must exist over the entire range of the CODEC. A transmission system implemented with companding DACs is shown in Figure 5.

\section*{COMDAC \({ }^{\circledR}\) SYSTEM DESCRIPTION}

A block diagram of PMI's companding DAC is shown in Figure 6. A single current output DAC is used to generate outputs for either the encode or decode mode of operation.


Figure 5. Transmission System Implemented with Companding DAC


Figure 6. Equivalent Circuit and Pin Connection Diagram

Each companding DAC can be programmed to operate as either an encoder or a decoder by properly programming the E/D pin. The encode mode is offset one-half step from the decode mode by means of the current generator which is switched in during the encode mode. The reference amplifier establishes the current reference for the current output DAC. The sign bit pin (SB) controls the positive-
negative switch which directs the output of the current output DAC.

This output will eventually end up at the positive (loe or \(\mathrm{l}_{\mathrm{OD}+}\) ) outputs or the negative ( \(\mathrm{I}_{\mathrm{OE}-}\) or \(\mathrm{IOD}_{\mathrm{O}}\) ) outputs depending on whether the SB pin is programmed to a binary " 1 " or a binary " 0 ". The encode-decode switch E/D determines whether the DAC output shall be directed to the encode or decode terminations as shown in Figure 6. In addition, this same switch introduces the one-half step of offset current required during encode.
A better understanding of the COMDAC \({ }^{\circledR}\) circuitry is obtained by reviewing the previously discussed piece-wise linear approximation of the companding DAC transfer function to the desired \(\mu\)-law or A-law transfer functions. Each chord or segment consists of 16 steps numbered from 0 to 15. The size of the steps double in size from one chord to the next as the number of the chord increases. The chords are numbered 0 to 7 . In order to smooth out the characteristics during the transition from one chord to the next, the step current for step 0 of each chord is 1-1/2 times larger than the current of the highest step of the chord immediately preceding it. The succeeding 15 steps (steps 1 to 15) are then two times the size of the steps of this previous chord. These characteristics can be examined in Figure 7.
To implement the transfer function, the first chord ( \(\mathrm{N}=0\) ) uses 16 equal steps each of whose size, \(\mathrm{I}_{0}\) is \(1 / 16\) of chord current source \(\mathrm{I}_{\mathrm{C} 0}\) for A-law, or \(1 / 16.5\) of current source \(\mathrm{I}_{\mathrm{C} 0}\)


Figure 7. Construction of the Companding DAC Transfer Function
for \(\mu\)-law. The next chord, \(N=1\), must begin at \(I_{C 0}+1.5 I_{0}\) for both A-law or \(\mu\)-law. Another way of saying this is that chord \(\mathrm{N}=1\) begins 16.5 steps from the origin. In order to accomplish this a pedestal current must be directed toward the output whose magnitude is equal to \(\mathrm{I}_{\mathrm{C} 0}+1.5 \mathrm{I}_{0}\). Chord C 2 begins at \(\mathrm{I}_{\mathrm{C} 0}+1.5 \mathrm{I}_{0}+\mathrm{I}_{\mathrm{C} 1}+1.5 \mathrm{I}_{1}\) and ends at \(\mathrm{I}_{\mathrm{C} 0}+1.5 \mathrm{I}_{0}+\mathrm{I}_{\mathrm{C} 1}\) \(+1.5 I_{1}+I_{C 2}+1.5 I_{2}\) and so forth. This process continues with pedestal currents for each chord number N described by the equation:
\[
\text { IPN }=\begin{gathered}
N-1 \\
\sum=0
\end{gathered} \quad\left(I_{C i}+1.5 I_{i}\right)=16.5 \sum_{i=0}^{N-1}
\]
note that \(I_{\mathrm{PO}}=0\).
A functional diagram of a companding DAC which implements the proper transfer function discussed above is
into the chord selector from the step generator is equal to 16.5 step currents ( 16.0 steps for A-law) where a step current is equal to the current step caused by changing the least significant bit in the chord of interest. Note that this satisfies the requirement of the equation for pedestal current \(I_{P N}\). The step generator has the ability to sum current \(I_{E}\) into the output mode to provide the one-half step offset required when the system is operating in the encode mode. This one-half step offset current is controlled by the E/D pin. The system is in the encode mode when the E/D pin is biased to a binary " 1 ".

\section*{DETAILED CIRCUIT DESCRIPTION}

All of the single pole double throw switches in Figure 8 are constructed of bipolar emitter coupled transistors. One such switch is shown as an example in Figure 9. When the


Figure 8. COMDAC \(^{\circledR}\) ( \({ }^{\circledR}\) Companding DAC Functional Diagram
shown in Figure 8, which operates in the following manner: the reference amplifier sets the bias current for the chord generator by means of \(\mathrm{I}_{\mathrm{C} 7}\) which is a current mirror whose output is equal to \(21_{\text {ReF. }}\) Next, due to the operation of an \(R-2 R\) ladder which is described in a following paragraph, \(I_{C 6}\) is made equal to one-half \(I_{C 7}\) and is therefore equal to \(I_{R E F}\) I \(I_{C 5}\) is made equal to one-half \(I_{C 6}\) and so forth. From \(I_{C 3}\) down to \(\mathrm{I}_{\mathrm{C} 0}\) a slave ladder is used rather than an \(\mathrm{R}-2 \mathrm{R}\) ladder but the results are the same. The chord currents double in size progressing from \(\mathrm{I}_{\mathrm{C} 0}\) to \(\mathrm{I}_{\mathrm{C} 7}\) respectively (for A-law however \(\mathrm{I}_{\mathrm{C} 1}=\mathrm{I}_{\mathrm{C} 0}\) ). The chord selector is programmed from the 1 of 8 decoder so that the chord identified by binary chord number \(N\) on leads \(B_{1}\) to \(B_{3}\) will switch \(I_{C N}\) to the step generator. All other chord currents are switched to the pedestal selector. The pedestal selector is programmed from the same 1 of 8 chord decoder such that chords \(I_{0}\) to \(\mathrm{I}_{\mathrm{N}-1}\) are switched to the pedestal selector output in order to generate pedestal current \(I_{\text {PN }}\). All other chord currents are switched to ground so that a pedestal current equal to the sum of the chord currents from \(\mathrm{I}_{\mathrm{C} 0}\) to \(\mathrm{I}_{\mathrm{C}(\mathrm{N}-1)}\) will be directed to the output current switch matrix as \(\mathrm{I}_{\mathrm{PN}}\). The \(\mathrm{I}_{\mathrm{CN}}\) flowing


Figure 9. Double Pole Double Throw Switch Implemented with Emitter Coupled Transistors
logic input exceeds the logic level bias \(\mathrm{V}_{\mathrm{LC}} \mathrm{Q}_{1}\) is turned off and \(Q_{2}\) is turned on. In turn \(Q_{3}\) is turned off and \(Q_{4}\) is turned on thus effectively switching the current generator, shown as an example, from the ground to \(\mathrm{I}_{\mathrm{s}}\). Conversely, lowering the logic level input below \(\mathrm{V}_{\mathrm{LC}}\) will switch the current from \(\mathrm{I}_{\mathrm{S}}\) to ground. The V VCC Control permits the circuit to interface with a large range of logic levels.
The chord current generator circuit is shown in Figure 10. This circuit is the implementation of the chord current generator previously discussed. \(Q_{0}\) is forced to operate at the reference input current \(I_{\text {REF }}\) and \(Q_{1}\), with an emitter resistor one-half the size of the emitter resistor of \(Q_{0}\), will then operate at \(2 I_{\text {REF. }} Q_{2}\) through \(Q_{4}\) will operate at progressively smaller currents where each transistor operates at one-half the current of the transistor to its immediate left. To review this normal \(R-2 R\) current-ladder function notice that \(Q_{4 A}\) and \(Q_{4 B}\) operate at equal currents and that the sum of their currents is equal to that of one transistor with an emitter resistor equal to \(R\). When the series resistor \(R\) is added to the junction of the emitter resistors of \(Q_{4 A}\) and \(Q_{4 B}\) the current of \(Q_{3}\) will be forced to equal the sum of the \(Q_{4 A}\) and \(Q_{4 B}\) currents. Thus \(Q_{4 A}\) current equals one-half the \(Q_{3}\) current. Now the current from \(Q_{4 A}, Q_{4 B}\) and \(Q_{3}\) must all flow through the next series resistor \(R\). This current is equal to twice that of \(Q_{3}\); therefore it is easy to compute that the \(Q_{2}\) current is twice that of the \(Q_{3}\). The same reasoning may be used to proceed down the ladder to show that each transistor in the ladder sinks twice the current of the transistor on its immediate right. The slave ladder consisting of \(Q_{5}\) through \(Q_{8 A}\) and \(Q_{8 B}\) continues to halve currents for each transistor proceeding to the right. However this part of the chord current generator uses scaled resistors instead of the \(R-2 R\) ladder technique. Since \(Q_{4 B}\) sinks constant current from the slave ladder, and since all the current must flow through the scaled emitter resistors, then the curent through each transistor must be inversely proportional to the size of its emitter resistor. By examination of the slave ladder it can be seen that each transistor proceeding to the
right sinks one-half the current of the transistor to its immediate left. For the \(\mu\)-law chord current generator \(Q_{8 B}\) is simply diode connected such that the chord current for chord \(\mathrm{C}_{0}\) is roughly one-half the current of chord \(\mathrm{C}_{1}\). For the A-law chord current generator, however, the collectors of transistors \(Q_{8 A}\) and \(Q_{8 B}\) are tied together so that \(I_{C 0}\) is exactly equal to \(\mathrm{I}_{\mathrm{C} 1}\). The currents flow to the chord current generator from an array of bipolar single pole double throw switches labeled "chord selector" in Figure 8. The actual switches are not shown in this paper.
The Step Current Generator is shown in Figure 11. Again the single pole double throw switches which connect the step generator to the output current matrix as shown in the companding DAC functional diagram are not represented. The step generator is connected to the chord selector which sinks \(I_{C N}\). Ratioed emitters are used to divide the current. The largest emitter is 16 times the size of the smallest emitter and therefore sinks 16 times the current. The A-law step generator differs from the \(\mu\)-law step generator in that each chord begins with a riser instead of a step. This also applies to the origin, therefore one-half step of current flows (decode mode) even when the binary input to the step generator is " 0 ". Step switches controlled directly by the binary code connect the appropriate collectors of the step current generator transistors to the output current matrix. For both A-law and \(\mu\)-law devices \(\mathrm{I}_{\mathrm{CN}}\) is one of the pedestal currents. The difference is that for the A-law device the pedestal current is equal to 16 steps whereas, for the \(\mu\)-law, the pedestal current is equal to 16.5 steps.

\section*{NORMALIZED COMPANDING DAC OUTPUTS}

It is convenient to generate tables of normalized values which correspond exactly to the CCITT (Consultive Committee for International Telephone and Telegraph) specifications. The following tables are normalized to the smallest DAC output which is equivalent to one-half step.

Figure 10. Chord Current Generator Diagram

\(\mu\)-LAW STEP CURRENT GENERATOR

A.LAW STEP CURRENT GENERATOR

Figure 11. A-Law and \(\mu\)-Law Step Current Generators

\section*{\(\mu\)-Law Normalized Table}

NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED) \(I_{\mathrm{c}, \mathrm{s}}=2\left[2^{\mathrm{C}}(\mathrm{S}+16.5)-16.5\right] \quad \mathrm{C}=\) chord no. (0 through 7 )



\section*{A-Law Normalized Tables}

NORMALIZED DECODE OUTPUT (SIGN BIT EXCLUDED)
\(\mathrm{I}_{\mathrm{CS}}=2^{\mathrm{N}-1}(33+2 \mathrm{~S})\) For \(\mathrm{N}>0\)
\(\mathrm{I}_{\mathrm{CS}}=2 \mathrm{~S}+1\) For \(\mathrm{N}=0\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{CHORD}} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 1 & 33 & 66 & 132 & 264 & 528 & 1056 & 2112 \\
\hline 1 & 0001 & 3 & 35 & 70 & 140 & 280 & 560 & 1120 & 2240 \\
\hline 2 & 0010 & 5 & 37 & 74 & 148 & 296 & 592 & 1184 & 2368 \\
\hline 3 & 0011 & 7 & 39 & 78 & 156 & 312 & 624 & 1248 & 2496 \\
\hline 4 & 0100 & 9 & 41 & 82 & 164 & 328 & 656 & 1312 & 2624 \\
\hline 5 & 0101 & 11 & 43 & 86 & 172 & 344 & 688 & 1376 & 2752 \\
\hline 6 & 0110 & 13 & 45 & 90 & 180 & 360 & 720 & 1440 & 2880 \\
\hline 7 & 0111 & 15 & 47 & 94 & 188 & 376 & 752 & 1504 & 3008 \\
\hline 8 & 1000 & 17 & 49 & 98 & 196 & 392 & 784 & 1568 & 3136 \\
\hline 9 & 1001 & 19 & 51 & 102 & 204 & 408 & 816 & 1632 & 3264 \\
\hline 10 & 1010 & 21 & 53 & 106 & 212 & 424 & 848 & 1696 & 3392 \\
\hline 11 & 1011 & 23 & 55 & 110 & 220 & 440 & 880 & 1760 & 3520 \\
\hline 12 & 1100 & 25 & 57 & 114 & 228 & 456 & 912 & 1824 & 3648 \\
\hline 13 & 1101 & 27 & 59 & 118 & 236 & 472 & 944 & 1888 & 3776 \\
\hline 14 & 1110 & 29 & 61 & 122 & 244 & 488 & 976 & 1952 & 3904 \\
\hline 15 & 1111 & 31 & 63 & 126 & 252 & 504 & 1008 & 2016 & 4032 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

\section*{A-Law Normalized Table}

\section*{NORMALIZED ENCODE DECISION LEVELS (SIGN BIT EXCLUDED) \\ \(\mathrm{I}_{\mathrm{CS}}=2^{\mathrm{N}-1}(34+2 \mathrm{~S})\) For \(\mathrm{N}>0\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\multirow[t]{2}{*}{STEP CHORD}} & \multirow[t]{2}{*}{\[
\begin{gathered}
0 \\
\hline 000
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\frac{1}{001}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
2 \\
010
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\frac{3}{011}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
4 \\
\hline 100
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 5 \\
\hline 101
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{array}{|c|}
\hline 6 \\
\hline 110
\end{array}
\]} & \multirow[t]{2}{*}{\[
\frac{7}{111}
\]} \\
\hline & & & & & & & & & \\
\hline 0 & 0000 & 2 & 34 & 68 & 136 & 272 & 544 & 1088 & 2176 \\
\hline 1 & 0001 & 4 & 36 & 72 & 144 & 288 & 576 & 1152 & 2304 \\
\hline 2 & 0010 & 6 & 38 & 76 & 152 & 304 & 608 & 1216 & 2432 \\
\hline 3 & 0011 & 8 & 40 & 80 & 160 & 320 & 640 & 1280 & 2560 \\
\hline 4 & 0100 & 10 & 42 & 84 & 168 & 336 & 672 & 1344 & 2688 \\
\hline 5 & 0101 & 12 & 44 & 88 & 176 & 352 & 704 & 1408 & 2816 \\
\hline 6 & 0110 & 14 & 46 & 92 & 184 & 368 & 736 & 1472 & 2944 \\
\hline 7 & 0111 & 16 & 48 & 96 & 192 & 384 & 768 & 1536 & 3072 \\
\hline 8 & 1000 & 18 & 50 & 100 & 200 & 400 & 800 & 1600 & 3200 \\
\hline 9 & 1001 & 20 & 52 & 104 & 208 & 416 & 832 & 1664 & 3328 \\
\hline 10 & 1010 & 22 & 54 & 108 & 216 & 432 & 864 & 1728 & 3456 \\
\hline 11 & 1011 & 24 & 56 & 112 & 224 & 448 & 896 & 1792 & 3584 \\
\hline 12 & 1100 & 26 & 58 & 116 & 232 & 464 & 928 & 1856 & 3712 \\
\hline 13 & 1101 & 28 & 60 & 120 & 240 & 480 & 960 & 1920 & 3840 \\
\hline 14 & 1110 & 30 & 62 & 124 & 248 & 496 & 992 & 1984 & 3968 \\
\hline 15 & 1111 & 32 & 64 & 128 & 256 & 512 & 1024 & 2048 & * 4096 \\
\hline STEP SIZE & & 2 & 2 & 4 & 8 & 16 & 32 & 64 & 128 \\
\hline
\end{tabular}

The numbers in these tables are directly proportional to the input reference current. However the exact relationship is somewhat complicated. A reference current of \(528 \mu \mathrm{~A}\) for the \(\mu\)-law DAC will produce a step size of \(0.5 \mu \mathrm{~A}\) thus, for the \(\mu\)-law device driven by a reference current of \(528 \mu \mathrm{~A}\), it is only
necessary to multiply all the numbers in the normalized tables by one-half step or \(0.25 \mu \mathrm{~A}\) to obtain the output in \(\mu \mathrm{A}\). The table tabulated below corresponds to a \(528 \mu \mathrm{~A}\) reference.

\section*{\(\mu\)-Law Current Output Table}

IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{STEP} & \multirow[t]{2}{*}{CHORD} & \multirow[t]{2}{*}{\[
\begin{array}{c|}
\hline 0 \\
\hline 000 \\
\hline
\end{array}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 1 \\
\hline 001
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 2 \\
\hline 010
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 3 \\
\hline 011
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 4 \\
\hline 100 \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 5 \\
\hline 101 \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 6 \\
\hline 110 \\
\hline
\end{gathered}
\]} & \multirow[t]{2}{*}{\[
\begin{gathered}
\hline 7 \\
\hline 111
\end{gathered}
\]} \\
\hline & & & & & & & & & \\
\hline 0 & 0000 & 0 & 8.25 & 24.75 & 57.75 & 123.75 & 255.75 & 519.75 & 1047.75 \\
\hline 1 & 0001 & 0.5 & 9.25 & 26.75 & 61.75 & 131.75 & 271.75 & 551.75 & 1111.75 \\
\hline 2 & 0010 & 1 & 10.25 & 28.75 & 65.75 & 139.75 & 287.75 & 583.75 & 1175.75 \\
\hline 3 & 0011 & 1.5 & 11.25 & 30.75 & 69.75 & 147.75 & 303.75 & 615.75 & 1239.75 \\
\hline 4 & 0100 & 2 & 12.25 & 32.75 & 73.75 & 155.75 & 319.75 & 647.75 & 1303.75 \\
\hline 5 & 0101 & 2.5 & 13.25 & 34.75 & 77.75 & 163.75 & 335.75 & 679.75 & 1367.75 \\
\hline 6 & 0110 & 3 & 14.25 & 36.75 & 81.75 & 171.75 & 351.75 & 711.75 & 1431.75 \\
\hline 7 & 0111 & 3.5 & 15.25 & 38.75 & 85.75 & 179.75 & 367.75 & 743.75 & 1495.75 \\
\hline 8 & 1000 & 4 & 16.25 & 40.75 & 89.75 & 187.75 & 383.75 & 775.75 & 1559.75 \\
\hline 9 & 1001 & 4.5 & 17.25 & 42.75 & 93.75 & 195.75 & 399.75 & 807.75 & 1623.75 \\
\hline 10 & 1010 & 5 & 18.25 & 44.75 & 97.75 & 203.75 & 415.75 & 839.75 & 1687.75 \\
\hline 11 & 1011 & 5.5 & 19.25 & 46.75 & 101.75 & 211.75 & 431.75 & 871.75 & 1751.75 \\
\hline 12 & 1100 & 6 & 20.25 & 48.75 & 105.75 & 219.75 & 447.75 & 903.75 & 1815.75 \\
\hline 13 & 1101 & 6.5 & 21.25 & 50.75 & 109.75 & 227.75 & 463.75 & 935.75 & 1879.75 \\
\hline 14 & 1110 & 7 & 22.25 & 52.75 & 113.75 & 235.75 & 479.75 & 967.75 & 1943.75 \\
\hline 15 & 1111 & 7.5 & 23.25 & 54.75 & 117.75 & 243.75 & 495.75 & 999.75 & 2007.75 \\
\hline \multicolumn{2}{|c|}{STEP SIZE} & . 50 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

\footnotetext{
*Virtual Decision Level
}

A similar exercise will yield a corresponding table for the A-law part. Multiplying all the numbers in the normalized A-law table, for instance, will produce a table of currents for
a reference input of \(512 \mu \mathrm{~A}\). A table based on \(512 \mu \mathrm{~A}\) reference current will have a step size of \(1.0 \mu \mathrm{~A}\) and is tabulated in the \(\mu\)-law current output table.

\section*{A-Law Current Output Table}

\section*{IDEAL DECODE OUTPUT CURRENT IN MICROAMPS (SIGN BIT EXCLUDED)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{2}{*}{STEP} & & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\
\hline & & 000 & 001 & 010 & 011 & 100 & 101 & 110 & 111 \\
\hline 0 & 0000 & 0.5 & 16.5 & 33 & 66 & 132 & 264 & 528 & 1056 \\
\hline 1 & 0001 & 1.5 & 17.5 & 35 & 70 & 140 & 280 & 560 & 1120 \\
\hline 2 & 0010 & 2.5 & 18.5 & 37 & 74 & 148 & 286 & 592 & 1184 \\
\hline 3 & 0011 & 3.5 & 19.5 & 39 & 78 & 156 & 312 & 624 & 1248 \\
\hline 4 & 0100 & 4.5 & 20.5 & 41 & 82 & 164 & 328 & 656 & 1312 \\
\hline 5 & 0101 & 5.5 & 21.5 & 43 & 86 & 172 & 344 & 688 & 1376 \\
\hline 6 & 0110 & 6.5 & 22.5 & 45 & 90 & 180 & 360 & 720 & 1440 \\
\hline 7 & 0111 & 7.5 & 23.5 & 47 & 94 & 188 & 376 & 752 & 1504 \\
\hline 8 & 1000 & 8.5 & 24.5 & 49 & 98 & 196 & 392 & 784 & 1568 \\
\hline 9 & 1001 & 9.5 & 25.5 & 51 & 102 & 204 & 408 & 816 & 1632 \\
\hline 10 & 1010 & 10.5 & 26.5 & 53 & 106 & 212 & 424 & 848 & 1696 \\
\hline 11 & 1011 & 11.5 & 27.5 & 55 & 110 & 220 & 440 & 880 & 1760 \\
\hline 12 & 1100 & 12.5 & 28.5 & 57 & 114 & 228 & 456 & 912 & 1824 \\
\hline 13 & 1101 & 13.5 & 29.5 & 59 & 118 & 236 & 472 & 944 & 1888 \\
\hline 14 & 1110 & 14.5 & 30.5 & 61 & 122 & 244 & 488 & 976 & 1952 \\
\hline 15 & 1111 & 15.5 & 31.5 & 63 & 126 & 252 & 504 & 1008 & 2016 \\
\hline STEP SIZE & & 1 & 1 & 2 & 4 & 8 & 16 & 32 & 64 \\
\hline
\end{tabular}

Reviewing the companding DAC functional diagram Figure 8 demonstrates the relationship between step size and IREF. For a \(\mu\)-law device \(\mathrm{I}_{\mathrm{C} 0}\) equals 16.5 chord zero steps and for an A-law device \(\mathrm{I}_{\mathrm{C} 0}\) equals 16 chord zero steps. \(\mathrm{I}_{\mathrm{C} 6}\) is always equal to \(I_{\text {REF }}\) in either system. \(I_{C 6}\) is then equal to 64 times \(\mathrm{I}_{\mathrm{C}}\) for a \(\mu\)-law system, and 32 times \(\mathrm{I}_{\mathrm{C}}\) for an A-law system. The step size can then be related to \(I_{\text {REF }}\) by the following equations:
\[
\begin{aligned}
& \text { step size }=I_{\text {REF }} / 64 \times 16.5=I_{\text {REF }} / 1056(\mu \text {-law }) \\
& \text { step size }=I_{\text {REF }} / 32 \times 16=I_{\text {REF }} / 512 \text { (A-law) }
\end{aligned}
\]

Now for a reference current of \(528 \mu \mathrm{~A}\) the step size for a \(\mu\)-law system is \(528 / 1056\) or \(0.5 \mu \mathrm{~A}\). For a reference current of \(512 \mu \mathrm{~A}\) the step size for an A-law system is \(512 / 512\) or \(1.0 \mu \mathrm{~A}\). These values concur with those used to generate the tables.

In the design of the PMI DAC-87 the biasing resistors were not scaled to exactly integer values. This was done deliberately to standardize somewhat on \(528 \mu \mathrm{~A}\) input reference current for both A-law and \(\mu\)-law parts. The performance of the device is not affected, however the actual scaling is somewhat complicated and will not be discussed in this paper.
Finally if encode output tables were desired for current output they could be obtained by scaling to proper step size the normalized encode tables or adding one-half step to each value in the decode table, where the step size depends on the chord number.

\section*{DAC ACCURACY}

Companding DACs must be manufactured to satisfy a unique set of parameters. The performance of a companded DAC used for telephony must satisfy the requirements of a communication system on an end-to-end basis. A voice channel is first encoded by one CODEC then decoded by a second CODEC such that the system performance can be measured on an audio-in-audio-out basis. The CODEC performance will be almost completely dominated by the Gain Tracking requirement.

\section*{GAIN TRACKING}

Gain Tracking refers to the ability of a system to track its input power level. The test is normally made with a system such as that shown in Figure 12.
Gain Tracking is measured by monitoring the input and output levels in decibels. At an input level of \(-10 \mathrm{Bm0}\) the output is recorded as the output reference level. For ideal Gain Tracking, any change (in dB ) of the input level must be matched exactly by the same change in the output level.


Figure 12. Gain Tracking or S/N Test

This condition is monitored over all input power levels of interest. The extent to which these power level changes differ (again in dB) is a measure of Gain Tracking, also referred to as gain deviation. The ATT/D3 Gain Tracking specification is show in Figure 13.


Figure 13. ATT/D3 Gain Tracking Specification

CCITT publishes two separate specifications for Gain Tracking. The apparatus used for making either of these tests is basically the same as that used in Figure 13 except that for the first part of the "method one" test the HP3551A would be replaced with a suitable white noise source at the input
and an RMS reading voltmeter at the output. Gain Tracking masks equivalent to those found in CCITT publications are shown in Figure 14.

\section*{POWER LEVELS}

For PCM channel performance measurements, power levels are characteristically expressed in dBm0. A reference level of 0 dBmO is established by referencing to a code in the digital transmission. The binary code pattern required to establish a reference level of \(0 \mathrm{dBm0}\) can be found in the CCITT publications. This pattern is reproduced in the PMI Telecommunications Handbook for the readers convenience. The constant repetition of these binary numbers at the normal sampling rate of 8 kHz will produce a 1 kHz sinusoid at a 0 dBmO reference level. Starting with this definition it can then be shown that a sinusoid whose peak value is just at the system saturation level (all "1s" PCM output) will have a power level of 3.14 and \(3.17 \mathrm{dBm0}\) for A-law and \(\mu\)-law respectively.

\section*{SIGNAL-TO-DISTORTION MEASUREMENTS}

Signal-to-Distortion is a measure of the total distortion a system will exhibit on an end-to-end basis. As with Gain Tracking this measurement is normally performed on an audio-to-audio basis. A typical setup for measuring Signal-to-Distortion is shown in Figure 15. A wideband \((3 \mathrm{kHz})\) filter may be substituted for the C-Message filter shown for some tests.

Figure 16 shows the ATT/D3 specification mask with the performance of a PMI demonstration COMDAC \({ }^{\circledR}\) based shared CODEC system superimposed. This method of measuring Signal-to-Distortion is applicable to either CCITT or ATT specifications.



Figure 14. CCIT Gain Tracking Specification


Figure 15. Signal-to-Distortion Test Setup

\section*{DAC ACCURACY VERSUS GAIN TRACKING AND SIGNAL-TO-DISTORTION RATIO}

The analog portions of a PCM system usually make only a minor contribution to either Gain Tracking or Signal-toDistortion errors. Thus, the major contribution to error is the inability of the companding DAC to accurately follow the encoding format. The process of quantizing and coding will cause some deviation from the ideal, however the errors made by the ideal CODEC system will be well within telephony specifications. To conform to the required Gain Tracking and Signal-to-Distortion specifications the DAC output currents must conform as closely as possible to the ideal transfer function as tabulated in the normalized tables. This corresponds to a specification of absolute error on the DAC output current with respect to its binary inputs. The DAC-86/87 companded DACs are guaranteed to plus or minus one-fourth step from ideal values in chord zero and to plus or minus one-half step elsewhere. This information can be transformed into tabular form by adding the allowable error to the DAC tables. Either the normalized tables or the current output tables can be used as a basis for this exercise.


Figure 16. ATT/D3 Signal-to-Distortion Mask

\title{
APPLICATION NOTE 40 A BUFFER APPLICATIONS COLLECTION by Shelby D. Givens
}

\section*{INTRODUCTION}

This Application Note consists of a collection of circuits which apply buffers to the solutions of a variety of problems. As will be shown, buffers may be used to make filters, current sources, cable drivers, sample and holds, high speed instrumentation amplifiers, line drivers for multiplexers, current boosters for voltage references, and high speed voltage output DACs.

\section*{INDUCTORS AND FILTERS}

The active inductor in Figure 1 is realized with an eight-lead IC, two carbon resistors, and a small capacitor. A commercial inductor of 50 henries may occupy up to five cubic inches.


Figure 1. Active Inductor

The tuned circuit shown in Figure 2 uses the simulated inductor of Figure \(1\left(\mathrm{R}_{1}, \mathrm{R}_{2}, \mathrm{C}_{1}\right)\) and \(\mathrm{C}_{2}\). Depending upon whether the circuit is driven at \(E_{1}\) or \(E_{2}\) the responses of Figures 3 or 4 result. The resonant response in both cases is


INPUTS MAY BE AT E 1 OR E 2 . GRAPHS OF THE TWO RESPONSES WILL SHOW ADVANTAGES AND DISADVANTAGES.

Figure 2. Tuned Circuit
+38 dB at 103 Hz . The Figure 3 response is +2.5 dB at 200 Hz and -10 dB at 50 Hz . On the other hand, the Figure 4 response is -9 dB at 200 Hz and +2.5 dB at 50 Hz .


Figure 3. Response from \(E_{1}\) to \(V_{\text {out }}\)


Figure 4. Response from \(\mathbf{E}_{2}\) to \(\mathbf{V}_{\text {out }}\)
Figure 5 shows a low pass filter realized for \(f_{0}\) of 1 MHz . What is remarkable about this filter is most ICs do not have the full power bandwidth to handle 1 MHz signals in the 5 to 10 Volt range, while the BUF-03 has a greater than 4 MHz full power bandwidth for a \(20 \mathrm{~V}_{\mathrm{p} \text {-p }}\) sinewave. Similar comments apply to the filter in Figure 6. In other words, the extreme bandwidth of the BUF-03 extends the bandwidth capability of certain classes of active filters.


Figure 5. Low Pass Filter (High Frequency)


Figrue 6. High Pass Filter (High Frequency)

The BUF-03 can be used to make a 4.5 MHz trap for use in TV. This circuit is shown in Figure 7, and the elements are chosen such that no capacitor is less than 100pF.


Figure 7. Notch Filter at 4.5 MHz

\section*{HIGH SPEED CURRENT SOURCES}

The BUF-03 in combination with an OP-16 produces a bipolar voltage-controlled current source. The circuits shown in Figures 8 and 9 were breadboarded and found to have rise times of approximately \(1 \mu \mathrm{sec}\). Since the waveforms had definite RC characteristics, layout was suspected as contributing primarily to the rise times observed. Figure 8 shows the inverting connection, while Figure 9 shows the noninverting connection.


Figure 8. Inverting Bipolar Current Source (High Speed)


15


Figure 10. High Speed Instrumentation Amplifier
strumentation amplifier will likely be multiplexed onto a common data line. Here the BUF-02 or BUF-03 can be used as the data line drivers because of their speed and current capabilities. The connection for this application is shown in Figure 11. The realization of a high speed sample and hold is


Figure 11. High Speed Line Driver for Multiplexers
possible using the BUF-03 and suitable analog switches. The circuit shown in Figure 12 provides the highest speed because there are no feedback loops to slow down the settling times. Typically the sample and hold is followed by a successive approximation analog-to-digital converter (ADC).


Figure 12. High Speed Sample and Hold
The RUF-01 is shown in Figure 13 as the input buffer for a 14-bit ADC. Because of its extreme accuracy, the BUF-01 can resolve \(1 / 2 \mathrm{LSB}\) of a \(10 \mathrm{~V}, 14\)-bit system. The final applica-


Figure 13. High Resolution ADC Input Buffer
tion involves the BUF-03 and the DAC-08 (digital-to-analog converter). Figure 14 shows how it is possible to develop both \(V_{\text {out }}\) and \(\bar{V}_{\text {out }}\). The output capacitance of the DAC-08 is approximately 15 pF , thus as \(\mathrm{R}_{0}\) increases in value, so does the settling time for \(V_{\text {out }}\) (and \(\nabla_{\text {out }}\) ).


Figure 14. High Speed Voltage Output DAC

\section*{LINE DRIVER APPLICATIONS}

If your BIFET "line driver" has the speed but not the stability or the current capability to drive coaxial cables, its output may be buffered with a BUF-03 as shown in Figure 15. Figure


Figure 15. Convert BIFET Into Cable Driver

16 shows an alternative connection when better accuracy and more current capability is needed. Note that the limitation on \(R_{L}\) being greater than 1 K does not apply in this case since the added error caused by lower impedances is imbedded inside the feedback loop of the op amp.


Figure 16. Current Booster

\section*{MISCELLANEOUS USES OF BUFFERS}

An accurate buffer can be useful for isolating a reference zener from load fluctuations. In this way the same zener can be used in a variety of reference situations. The circuit shown in Figure 17 can supply up to 10 mA ( 5 mA for the


Figure 17. Buffered Voltage Reference

BUF-02) to a load using a BUF-01. Single supply applications can be realized using either the BUF-02 or the BUF-03 as shown in Figure 18.


Figure 18. Single Supply AC Buffer (High Speed)

\section*{CONCLUSION}

While the list is by no means all inclusive, this application note has attempted to point out some of the myriad of uses for the IC buffer. In particular, the BUF-03 makes possible a whole new class of high frequency filters and high speed current sources. Many problems in data acquisition systems can be solved by the use of buffers. In addition, the BUF-03 is useful in providing increased drive current, as well as the ability to drive long cables without instability. Finally, the versatility of the reference zener can be increased by using buffers, and for AC applications the buffer can be used on single power supplies.

\title{
APPLICATION NOTE 41 \\ IMPROVED SHARED-CHANNEL CODEC DESIGN WITH PMI's NEW COMPANDING DAGs
}

\author{
by B.W. Berry
}

\section*{DESIGNERS FACE CHOICE}

Designers of telecommunications systems are faced with a fundamental design decision; they must base the design of digital voice transmission systems on either the use of a CODEC shared over several analog channels or on the use of one CODEC per channel.
Since 1976, users of PMI's shared-channel approach point to the economical advantages of a system that incorporates an encoder and a decoder capable of accommodating multiple voice channels. Proponents of single-CODEC-per-channel systems generally cite the straight-forward techniques involved in implementing this concept as the motivation for its selection.

The use of the shared-CODEC configuration is appealing because fewer integrated circuits per channel are required and less circuit board area per channel is needed. Because of its lower cost per channel and lower total system cost, the shared-channel CODEC concept looms as the logical choice for designers provided it can meet the performance needs of their systems.
Recently, new telecommunication components were introduced by Precision Monolithics Incorporated that improve the performance that can be obtained from a shared-CODEC system; the availability of these devices could influence future design decisions in favor of the shared CODEC concept over the single-CODEC approach. These newly developed devices, including the DAC-88 and the DAC-89 COMDAC© companding D/A converters, and the DMX-88 demultiplexer, not only provide performance which is superior to previously existing products, they are also easier to apply.

The degree of improvement offered by these devices and the present capabilities of a shared-CODEC system can be demonstrated using the circuit configuration shown in Figure 1. This configuration, an eight-channel digital transmission system, was designed and breadboarded by PMI as a vehicle for measuring the analog-input to analog-output transmission parameters commonly used to specify CODEC performance regardless of the particular system configuration.

Two of the components employed in the transmission system shown in Figure 1, the companding digital-to-analog converter and the analog multiplexer represent improved versions of previously existing products and are key contributors to the superior performance the system demonstrates over previous versions.
In the redesign of the companding DAC, it was felt that the best results would be achieved by improving the device's response within chord 0 . Two design goals were set: to establish a reasonable settling time within chord 0 and to provide a guaranteed better than \(\pm 1 / 4\) step linearity within that chord. Excellent results were obtained for both \(\mu\)-law and A-law devices.

The new version of the companding DAC typically settles within 500 ns , thus overcoming a restriction that had previously reduced the maximum number of channels for encoding. The IC's nominally settle to within \(\pm 1 / 8\) step of the theoretical level in chord 0 and are \(100 \%\) tested to be no worse than \(\pm 1 / 4\) step.

Because of testing time restrictions, the settling time is given as a nominal specification. The guaranteed linearity specifi-


Figure 1. Eight-Channel Test Configuration.
cation, in conjunction with the nominal settling time data, can provide the designer with the data needed to determine if the performance needs of his system can be satisfied.

When the earlier version of the output multiplexer was used as a sample-and-hold and switch, it was found that certain characteristics of the device caused idle channel noise and transmission degradation. An analysis showed that reduction of the charge injected during the switch turn-off would enhance the performance of the device. The effect of the charge injection becomes important because of the capacitance added to the MUX output. This output drives a highimpedance load (the PCM filter) and without a discharge path, the charge adds to the analog output being switched through the multiplexer. Because of the use of an improved BiFET switch structure, the new multiplexer exhibits a discharged only \(1 / 4\) of \(1 / 5\) of the value for the previous device. Tests reveal that the idle channel noise is reduced by several dB when the DMX-88 is used as the output switch and sample-and-hold. In addition, the reduced amount of charge permits the use of a smaller value capacitor and thus increases the number of output channels that can be decoded.

\section*{DEMONSTRATOR MODIFICATIONS}

The most obvious system improvement provided by the eight-channel system depicted in Figure 1, compared to an earlier demonstrator developed by PMI (described in the PMI application note AN-37), is a simplified encoder clocking scheme. In the original circuit, additional settling time was required because of the slower changing bits.

The new version of the clocking circuitry still employs a programmable read-only memory (PROM) for flexibility in performing future modifications and experimentation. However, the clock pattern is markedly changed. The new SAR clock timing diagram is shown in Figure 2. As can be seen, bit clocking is accomplished with a set 772 kHz clock. This


Figure 2. Encode Timing: DMX Control.


Figure 2A. Encode/Decode Controller


Figure 2B. Encode Clock.
allows \(9.1 \mu \mathrm{~s}\) (eight-channel rate) for encoding; the remaining cycle time ( \(6.5 \mu \mathrm{~s}\) ) is used for sampling the analog signal and holding the level to be encoded. The remaining cycle time is divided as follows: sample period, \(4.55 \mu \mathrm{~s}\); transition time between the hold signal and the sign bit acquisition, \(1.95 \mu \mathrm{~s}\).

The sampling time for the new clocking scheme is longer than it was for the old design ( \(4.5 \mu \mathrm{~s}\) as compared to \(3.2 \mu \mathrm{~s}\) ) and the hold settling time has increased from 0.65 to \(1.95 \mu \mathrm{~s}\). As a result, the values measured for gain tracking differential (linearity) at low input levels ( \(-55 \mathrm{dBm0}\) ) provide an indication of the improved response.

Since the clocking pattern has been simplified, the number of TTL gates needed is less than had been required by the original configuration. An even simpler clocking scheme can be designed by replacing the PROM, address counter and data latch with a "D" flip-flop and some additional gates. The use of a programmable clock generator, however, was advantageous in demonstrating the effects of various circuit components on the overall transmission performance. For example, by increasing the sample time and thereby reducing the hold settling time (keeping the SAR clock the same frequency), the system tends to show different characteristics. The gain tracking stays within spec, but signal-to-total distortion increases at levels below -40 dBm 0 . The crosstalk performance (adjacent channel) also deteriorates. Apparently both of these effects are results of the output settling of the sample-and-hold device. The point is that by designing with a system consisting of individual devices the user can more precisely determine those components that have the
greatest effect on system characteristics. The design can then be adapted to maximize certain performance attributes in lieu of other, less-important characteristics. The system as finalized in these notes is a compromise system, one aimed at providing adequate performance in various applicaitons. The final design modifications are left up to the individuals responsible for the specific systems.

In terms of differences between using the older DAC-86/87 and the new designs (88/89), the requirements actually differ only slightly. Both new devices (88/89) now have idle currents present on the selected output leads; these currents are equal on both the positive and negative outputs and are normally around \(10 \mu \mathrm{~A}\). However, since both leads have equal values, the effect on the output device is essentially zero change. The power dissipation is slightly higher for both parts, but less than 8 mW per channel in a eight-channel design. The DAC-89EX is now specified at a lower reference current than the DAC-86/87 or DAC-88. The new reference is \(16 \mu \mathrm{~A}\) less than the original value. The tests described here were performed with constant reference current for both the DAC-88 and the DAC-89. The effect on the A-law measurements means the full-scale output is \(2079 \mu \mathrm{~A}\) instead of \(2016 \mu \mathrm{~A}\). Although all steps are slightly expanded, for the purpose of the data collected here the reference current difference is negligible.

The normal testing configuration used was to provide a test signal input in one channel and monitor the output of that channel (or adjacent channels for crosstalk) with a PCM receive filter and the prescribed receiver. The test diagram is
shown in Figure 3. It becomes important to ground all unused encoder inputs to provide the proper termination. It also is very important when laying out system boards to generate sufficient ground planes and proper isolation between analog and digital ground areas. The common point of these ground areas should be as close to the power supply as possible. Also "daisy-chaining" of ground returns should be avoided. Careful consideration of grounding can help
improve all system parameters.
The transmission test results collected with this system are shown in Figures 4 through 6. An example of results with a different clock pattern is also presented. The improvement in the redesigned DAC's becomes evident in Figures 7 and 8, which show the faster encoder clock driving the older DAC86 and 87 components.


Figure 3. Test Configuration.



Figure 4. DAC-88EX Tested with Sinusoid.


Figure 5. DAC-89EX Tested with Noise Source.


Figure 6. DAC-88EX with Altered Encode Clock (Reduced Hold Settling Time).



Figure 7. DAC-86EX Original \(\mu\)-Law DAC with Faster Clock.


Figure 8. DAC-87EX Tested with Noise with Faster Clock.

Comparisons of idle channel noise measurements using the MUX-88 and the DMX-88 are shown in Figures 9 and 10. It is important to notice that these measurements were made at the input to the PCM output filter. Collecting data at the filter output is not feasable because the noise values are too low for the equipment being used. To show the difference between the new and old components, a measurement was made that yielded some data. However, for both devices the idle channel noise is well within the normal system guidelines. The test data shows the difference due to reduced device charge injection of the DMX. Using a 10,000pF hold capacitor produces at least a 10 dB improvement for the DMX and when the hold capacitor is reduced, the improvement is even more obvious. The smaller hold capacitor allows the D/A circuit to drive more channels. Since the current capability of the multiplexer switch is limited, a smaller capacitor means less charge-up time is required and a faster settling time is possible. The "demultiplexer" allows the user the option of reducing the hold capacitance without affecting the idle channel noise performance.


Figure 9. Idle Channel Noise.
Another demonstrator design change was added to show how additional reduction of crosstalk is possible through proper control of the output multiplexer. The first design did not make use of the enable function of the output switch. As a new digital word was latched to the decode circuit, the output MUX address was switched. The timing involved in these two sequences is such that some signal feedthrough is seen due to the data latch and D/A circuit (DAC-88/89 and OP-16) settling more quickly than the MUX switch can open. Performance is improved by the MUX being disabled prior to the analog channel being switched. This assures, by using lead CC, that the MUX is completely open while the new decoder
\begin{tabular}{|c|c|c|c|}
\hline & CHANNEL MEASURED & \(\qquad\) & \[
\begin{aligned}
& \text { HOLD } \\
& \text { CAP }
\end{aligned}
\] \\
\hline \multirow[t]{8}{*}{MUX-88} & 1 & -57.2 & 1000pf \\
\hline & 2 & -57.2 & 1000pf \\
\hline & 3 & -57.2 & 1000pf \\
\hline & 4 & -57.2 & 1000pf \\
\hline & 5 & -57.2 & 1000pf \\
\hline & 6 & -57.2 & 4300pf \\
\hline & 7 & -57.2 & 4300pf \\
\hline & 8 & -57.2 & 4300pf \\
\hline \multirow[t]{8}{*}{DMX-88} & 1 & -68.6 & 1000pf \\
\hline & 2 & -68.6 & 1000pf \\
\hline & 3 & -68.6 & 1000pf \\
\hline & 4 & -68.6 & 1000pf \\
\hline & 5 & -68.6 & 1000pf \\
\hline & 6 & \(<-70\) & 4300pf \\
\hline & 7 & \(<-70\) & 4300pf \\
\hline & 8 & -69.9 & 4300pf \\
\hline
\end{tabular}

Figure 10. Idle Channel Noise.



\section*{CONCLUSIONS}

Thanks to the use of newly developed components, the PMI eight-channel CODEC demonstrator reveals the performance possible with a multiple channel digital transmission system. As illustrated by the test results, the transmission performance has been improved from that shown in AN-37. Moreover, the design is simpler and even more economical. Working with an eight-channel system allows the designer to investigate additional improvements in and advantages of the multiple-channel approach. Because of this, PMI makes a set of boards available (encoder, decoder, controller) to any customer interested in investigating the advantages to a shared-channel design.
The system is still the basic design presented in AN-37 and the work described in that note has aided in continuing
improvement of PMI components. A complete demonstration system schematic is shown in Figure 12.
PMI is committed to providing telecommunication components capable of meeting and exceeding all requirements for digital switching and transmission systems. We feel the shared-channel approach provides economic and space advantages over the use of single-channel CODEC's in many designs. It has also been seen by several of our customers, that since our designs use individual components, by properly specifying these parts, the overall system performance can be guaranteed. This can provide savings in component and board-level testing costs. The system designer needs only to evaluate the PMI approach to become aware of the possibilities it holds in terms of digital transmission system design.


Figure 12B. Demo System Decode Board.


Figure 12C. Demo System Encode Board.

\title{
APPLICATION NOTE 42 A 1 kHz , OdBm0 Standard Signal Generator
}

\author{
by B.W. Berry
}

The CCITT standards concerning line transmission include a specification demonstrating the relationship between the encoding laws (A-law or \(\mu\)-law) and a standard audio signal level. The relationship is such that when a specific periodic sequence of character signals are applied to the appropriate decoder, the output will be a sine-wave signal at 1 kHz with a nominal level of \(0 \mathrm{dBm0}\). The prescribed digital characters are those represented in Tables 1 and 2.

While developing the multiple-channel CODEC systems, it became useful to test the encoder and decoder portions of the circuit separately. To complete such tests, a CCITTstandard signal generator was produced. The generator consists of five TTL packages and is driven by an 8 kHz signal. The required digital sequence is simple to implement as four of the outputs are constant values. For the remaining active bits, a four bit-binary counter was used to produce an appropriate sequence. As is shown in the schematic (Figure 3 ), the counter clocks from 0101 to 1100 and then repeats. This sequence directly provides the output for bits 4 and 6 and the inverted bit 8 . With additional logic, the remaining bit, bit 1 , is also available.
The usefulness of such a generator is seen first of all in trouble shooting any preliminary CODEC designs. Secondly, for PMI, it provided a small, easily transportable signal source to be used in PMI's eight-channel CODEC demonstration unit. Using the digital signal generator in conjunction with a PMI DAC-88 or 89 and an OP-16 provides a analog driver capable of producing the CCITT standard transmis-
sion signal. The completed signal generator schematic is shown in Figure 4.

Table 1. A-Law
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{Character Signals} & \multicolumn{8}{|c|}{Transmitted Characters*} \\
\hline B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 & B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 \\
\hline 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline 0 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline 0 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\
\hline 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\
\hline 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \\
\hline 1 & 0 & 1 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 1 \\
\hline
\end{tabular}
*Transmitted Characters for A-LAW are obtained by inverting even bits of Character Signals.

Table 2. \(\mu\)-Law

Character Signals
\begin{tabular}{cccccccc}
\hline B1 & B2 & B3 & B4 & B5 & B6 & B7 & B8 \\
\hline 0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
0 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
1 & 0 & 0 & 0 & 1 & 0 & 1 & 1 \\
1 & 0 & 0 & 1 & 1 & 1 & 1 & 0 \\
\hline
\end{tabular}

\footnotetext{
*Transmitted Characters for \(\mu\)-LAW, all bits are inverted
}


Figure 3. Charater Generator


Figure 4. 1kHz, OdBm0 Sine-Wave Generator

\title{
APPLICATION NOTE 43 THE DAC-76 IN CONTROL APPLICATIONS
}

\author{
by Mike Parsin
}

This note describes a companding D/A converter that is ideally suited for industrial control applications using 8-bit microprocessor bus structures. Features, such as 4-channel demultiplexing, a reference amplifier that accepts various levels of DC or AC for multiplying, and both encode or decode capabilities are on-board the COMDAC®. Twelve-bit accuracy can be obtained with a logrithmic 7-bit plus sign microprocessor compatible D/A converter.
The DAC-76 is at its best when measurement and control become critical as the signal approaches zero volts. Not all control systems that require precise control need the accuracy of a 12-bit digital-to-analog converter over their entire range of operation. In fact, the non-linearity of a 7-bit companding D/A converter can be quite an advantage.


Figure 1. Transfer Characteristic

\section*{COMDAC® CONVERTER CHARACTERISTICS}

The term "companding" comes from compression/expansion which is used extensively in the telecommunication industry. Compression is performed in the encode or analog-to-digital conversion mode, and expansion occurs during decode or D/A conversion. The A/D transfer characteristic is seen in Figure 1. Eight points which are referred to as chords or segments are selected by a 3-bit binary code. Within each chord are 16 steps selected by a 4-bit binary code. Each chord segment is linear to \(1 / 2\) LSB. Step size varies from \(0.025 \%\) in chord 0 to \(3.2 \%\) (of full scale) in chord 7 (see Table 1).


Figure 2. DAC-76 Equivalent Circuit

Table 1. Step Size Summary Table Decode Output (Sign Bit Excluded)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline CHORD & STEP SIZE NORMALIZED TO FULL SCALE & \begin{tabular}{l}
STEP SIZE \\
IN \(\mu\) A WITH 2007.75 \(\mu\) A F.S.
\end{tabular} & STEP SIZE AS A \% OF FULL SCALE & \begin{tabular}{l}
STEP SIZE \\
IN dB AT CHORD ENDPOINTS
\end{tabular} & STEP SIZE AS A \% OF READING AT CHORD ENDPOINTS & RESOLUTION \& ACCURACY OF EQUIVALENT BINARY DAC \\
\hline 0 & 2 & 0.5 & 0.025\% & 0.60 & 6.67\% & SIGN + 12 BITS \\
\hline 1 & 4 & 1.0 & 0.05\% & 0.38 & 4.30\% & SIGN + 11 BITS \\
\hline 2 & 8 & 2.0 & 0.1\% & 0.32 & 3.65\% & SIGN + 10 BITS \\
\hline 3 & 16 & 4.0 & 0.2\% & 0.31 & 3.40\% & SIGN + 9 BITS \\
\hline 4 & 32 & 8.0 & 0.4\% & 0.29 & 3.28\% & SIGN + 8 BITS \\
\hline 5 & 64 & 16 & 0.8\% & 0.28 & 3.23\% & SIGN + 7 BITS \\
\hline 6 & 128 & 32 & 1.6\% & 0.28 & 3.20\% & SIGN + 6 BITS \\
\hline 7 & 256 & 64 & 3.2\% & 0.28 & 3.19\% & SIGN + 5 BITS \\
\hline
\end{tabular}

\section*{COMDAC® DESCRIPTION}

The DAC-76 contains a logrithmic current output D/A converter, a 4-channel demux, and a reference amplifier. The reference amplifier accepts bipolar inputs and sets the converter's full scale output range from 0 to 4.2 ma . This output current can then be adjusted by the digital input code described earlier. Inputs B1 through B3 select the chord while B4 through B7 select the steps within the chord (see Figure 2). A unique switch is used in the demultiplexer section that can be programmed for encode/decode (E/D) select, or polarity of a bipolar signal selection with the sign bit (SB). The combination of both E/D and SB results in the 4-channel demultiplexing capabilities. The COMDAC® versatility becomes quite apparent in Figure 3.
Because the nature of D/A converters is to exhibit full scale minus 1 LSB when all bits are on, 1/2LSB is added in the encode mode to insure full scale accuracy. This corrects the error in encode operations but also means there is a \(1 / 2\) LSB error between \(I_{O D}\) and \(I_{O E}\) (Figure 3a) in demultiplexer applications.


Figure 3a. Demultiplexing


Figure 3b. Encode/Decode for Measurement and Control


Figure 3c. Nonlinear Coding

\section*{MICROPROCESSOR COMPATIBILITY WITH 8-BIT \(\mu\) P's}

Since the COMDAC® has 8 digital inputs, all data transfers can occur in 1 byte instead of 2 bytes required for 12-bit D/A converters. Another bit provided for encode/decode is a control function and does not affect data transfer speeds.
Figure 4 shows how simple it is to interface popular \(\mu \mathrm{P}\) I/0 adapters with 8-bit ports. Another feature is the logic control pin (VLC) which can be used to enable the device (logic " 0 ") or disable with a logic " 1 ". The COMDAC® accepts all popular logic levels by applying the logic threshold voltage at this pin. The VLC is low for TTL applications.
Settling time of the DAC-76 is typically 1 microsecond. This is within the cycle time of most microprocessor's.


Figure 4. Microprocessor Interface

\section*{COMDAC® APPLICATIONS}

When choosing between a linear or a logarithmic D/A converter, two factors should be considered. The first is that the error signal in control applications is far more important than the absolute value. The second is that low level signals are more critical than large signals, although a wide dynamic range is still a requirement.

This circuit is ideal when usually low signals are present at the sensor. For example, when measurement of a process is typically \(+100^{\circ} \mathrm{C}+/-10^{\circ} \mathrm{C}\), but can range from \(75^{\circ} \mathrm{C}\) to \(1000^{\circ} \mathrm{C}\). The alarm is set to trip at \(500^{\circ} \mathrm{C}\). In this case the COMDAC® accuracy should be greatest from \(75^{\circ} \mathrm{C}\) to \(110^{\circ} \mathrm{C}\), a \(35^{\circ} \mathrm{C}\) range. The DAC must have a dynamic range equivalent to 925 degrees, but only the 35 degree range need be accurate.


Figure 5. Four Channel Data Acquistion System

\section*{DATA ACQUISITION}

A four-channel Data Acquisition System (DAS) is shown in Figure 5 which is unique because only two linear chips are needed. Initially, I/O port PA is reset and port PB is addressed at PB0 and PB1 to select 1 of 4 input channels. The computer then counts up from zero at port PA until the COMDAC \({ }^{\circledR}\) 's output is equal to the analog input voltage at the selected comparator. Since the CMP-04 quad comparator has open collector outputs, these outputs are OR'ed together and an end-of-conversion is signaled when the selected comparator output goes low (Figure 5a). The count latched in port PA is then the digital equivalent of the analog input. All four channels can be selected this way with the resulting digital data stored in memory.

Analog inputs ranging from -5 millivolts to -5 volts can be measured. To guarantee that the CMP-04 output is normally high, at least 5 millivolts is required at all channels.


Figure 5a. Data Acquisition Timing Diagram

A logrithmic DAC will then trip the alarm at \(500^{\circ} \mathrm{C}\) ，measure to \(1000^{\circ} \mathrm{C}\) ，and give a very accurate reading from \(75^{\circ} \mathrm{C}\) to \(110^{\circ} \mathrm{C}\) ．Keep in mind the dynamic range of the COMDAC® is \(4000: 1\) or 72 db （excluding the sign bit）．

\section*{VALVE CONTROLLERS}

A programmable controller（ PC ）is shown in Figure 6．To complete a＂control loop＂，the data acquisition system just described and the PC are required．Today＇s distributed systems need mini or microcomputers at remote stations to operate the control loop．The system described here uses two DAC＇s to position the valve opening．A linear DAC－08 makes the gross setpoint adjustment while the COMDAC® makes the fine adjustment to \(0.025 \%\) ．

The operation of this circuit（Figure 6）is straight forward． When the process changes，it is detected by the micro－
processor which is periodically monitoring the sensor＇s output through the DAS．The processor then determines the error between the setpoint and sensor．This＂offset＂is then sent to the COMDAC® for proper valve positioning．The offset current is＂summed＂with the DAC－08 at the amplifier．

A＂reset time＂，which is the time between valve repositioning， is determined by the processor．

\section*{PROGRAMMABLE MOTOR CONTROL}

Another popular application is the motor controller．Here a DC motor（Figure 7）is driven from the COMDAC®（requires a power amp）．Speed is directly proportional to the voltage across the motor．The sign bit determines the direction of rotation and the 7 magnitude bits determine motor speeds． For servo applications a shaft encoder can be used to close the loop．


Figure 6．Programmable Controller in Distributed System


Figure 7．Programmable Servo Motor Controller

\section*{INTRODUCTION}

Suppose a particular operational amplifier integrated circuit satisfies all of the requirements for a voltage follower application except for speed. Instead of searching for a faster op amp, a design engineer may be able to obtain the desired speed by placing a fast buffer, such as the BUF-03, in the feedback loop of the op amp. The resulting composite amplifier maintains the op amp's accuracy while enhancing its speed.
The BUF-03, possessing a bandwidth of 63 MHz , is well suited for this type of use. In Figure 1, it is shown in the feedback loop of an OP-07, an industry standard for applications requiring high DC accuracy but also a device with limited speed. The composite configuration is a fast and accurate noninverting unity-gain amplifier requiring only two external resistors.


Figure 1. Use of the BUF-03 and the OP-07 as a Composite Amplifier in a Noninverting UnityGain Amplifier.

\section*{CIRCUIT OPERATION}

In Figure 1, input signals of up to \(\pm 10 \mathrm{~V}\) are applied to both the input of the BUF-03 and the non-inverting input of the OP-07. The OP-07 reduces the \(\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {OUt }}\) error of the BUF-03 by driving its null terminal, rather than the input of another op amp as is commonly done. Resistors R1 and R2 form a voltage divider which enables the output of the OP-07 to remain in its active region while modulating the BUF-03's null terminals (nominally at +14.3 V ).
The DC errors of the composite circuit, including input offset voltage ( \(\mathrm{V}_{\mathrm{OS}}\) ), change of offset voltage with temperature (TCV \({ }_{\text {OS }}\) ), power supply rejection ratio (PSRR), and gain error (output regulation with load) are reduced to those of the

OP-07. The circuit in Figure 1, using an OP-07E (prime grade, commercial-temperature version) and a BUF-03F (commercial grade, commercial-temperature version) boasts a \(\mathrm{V}_{\mathrm{OS}}\) at \(\mathrm{V}_{\text {IN }}=0 \mathrm{~V}\) of \(+30 \mu \mathrm{~V}\), and a gain error \(\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right)\) with a 1,000 -ohm load of five parts per million \((50 \mu \mathrm{~V})\) at \(\pm 10 \mathrm{~V}\).
The AC performance of the composite amplifier is that of the BUF-03. One of the main advantages provided by the circuit arrangement is that the BUF-03 remains stable with any capacitive load whereas the OP-07 requires a 50 -ohm decoupling resistor with \(C_{L}\) greater than 500 pF . Also, the BUF-03's \(60-70 \mathrm{~mA}\) driving current will slew large capacitances easily ( \(1,000 \mathrm{pF}\) and 2 k ohms at \(60 \mathrm{~V} / \mu \mathrm{s}\) for a \(\pm 5 \mathrm{~V}\) pulse). This is illustrated in the waveform shown in Figure 2. The slew rate of the system with \(C_{L}=10 \mathrm{pF}\) (probe capacitance) is \(220 \mathrm{~V} / \mu \mathrm{s}\) as revealed in Figure 3.


Figure 2. A Slew Rate of More Than \(60 \mathrm{~V} / \mu \mathrm{sec}\) Is Obtained with an \(R_{L}\) of \(2 k \Omega\), a \(C_{L}\) of \(1,000 \mathrm{pF}\) and 60 mA of Driving Current.


Figure 3. Very High Slew Rate Is Achieved with an \(R_{L}\) of \(\mathbf{2 k} \Omega\) and a \(\mathrm{C}_{\mathrm{L}}\) of 10 pF .

In a composite amplifier arrangement, each of the devices dominates the characteristics at one of the two frequency extremes and a smooth transition of characteristics takes place in between.
If only low-frequency signals are to be processed, an OP-07 connected as a voltage follower might as well be used alone, unless of course, large capacitive load handling capability and large load currents are required. At higher frequencies, the OP-07 cannot respond fast enough to drive the BUF-03's null terminal correctly, resulting in improper gain error cancellation. However, even the BUF-03 alone has a typical gain error of only \(0.5 \%\) for a \(\pm 10 \mathrm{~V}\) input with 2 k -ohm load (using the BUF-03F). The transition frequency occurs in
the 2 kHz to 10 kHz region, depending on load conditions. There will be a point (up to the transition frequency) where the combined performance of both devices is better than either device individually.

\section*{CONCLUSION}

The BUF-03 can be used as described with virtually any op amp in voltage follower applications to provide speed enhancement without sacrificing DC accuracy. This is true even where a high-speed op amp is already being employed, and still faster speed is desirable.

\section*{APPLICATION NOTE 45 time sharing permits desicn of CONTROLLER WITH SINGLE DAC by Mike Parsin}

\section*{INTRODUCTION}

The DAC-76 COMDAC® Companding D/A Converter is a monolithic IC containing a multiplying logarithmic D/A converter with a demultiplexed output for encode/decode switching.

This application note describes the use of a single DAC-76 in the design of a converter instead of the use of one IC for analog-to-digital conversion at the input and another IC for digital-to-analog conversion at the output (the conventiona way of designing a controller).

In the controller to be described in the following paragraphs, the DAC-76 not only multiplexes between encode and decode, it also compresses 12-bit accuracy into a 7-bit format. Its seven bits plus sign make the DAC-76 an ideal interface for 8 -bit microprocessors.

\section*{THE COMDAC \({ }^{\circledR}\) SYSTEM}

The heart of a COMDAC® system is a DAC-76 companding D/A converter. Capable of being switched from "measurement" in the encode mode to "control" in the decode mode, the DAC-76 is completely bipolar in both modes because of the sign bit. All four outputs sink current.

The system depicted in Figure 2 uses six support chips. An 8085 microprocessor and an 8155 I/O port supply the digital data; an op amp, comparator, reference and sample-andhold amplifier complete the analog function.


Figure 1. Equivalent Circuit

\section*{ENCODE MODE}

The measuring mode starts when the Encode/Decode (E/D) line goes high. The microprocessor then sends a digital count to the DAC that starts a ramp. The encode waveform shown in Figure 3a reveals the timing and logarithmic ramp from the COMDAC \({ }^{\circledR}\). This signal is fed to the comparator which in turn signals an end-of-conversion (EOC) when the


Figure 2. COMDAC® \({ }^{\circledR}\) Controller Showing Analog Input/Output


Figure 3. Timing Diagram
analog input equals the ramp voltage. The count stops and the binary result is stored in a one-byte memory location for further data processing. This data is the result of the transducer output.
The software for encoding is described in Table 1.

\section*{DECODE MODE}

The data stored in the encode mode is now compared to the data in the previous setting. For example, if the setpoint was set for 100 degrees and the measured value was 110 degrees, this 10 -degree error or "offset" would have to be corrected by the control device, in this case a valve. A lookup table determines the required change in valve position proportional to the offset voltage. Once the correction is determined by the microprocessor the data is sent to the DAC. A "low" at E/D sets the DAC to "decode" which steers current to the inverting input of a high-speed BIFET operational amplifier (OP-16) when the sign bit is "high."
The sample/hold amplifier samples during this time and "holds" the op amps output after it settles. This positive analog output of five volts goes to a negative 5 -volt output when the sign bit is switched (see decode waveform in Figure 3b). The waveform shows that the analog output remains constant even when the COMDAC® system changes to the encode mode for another sample. The time between samples is referred to as "reset time." If the deviation or "offset" starts to increase more rapidly, the reset time is increased by the microprocessor. The program shown in Table 1 exhibits only control and measurement instructions. The sample/hold line can be considered a reset control. The output voltage is referred to as the "setpoint" and is used to control a linear device such as a control valve.

\section*{SINGLE LOOP CONTROLLER}

Following the advent of the computer, most controllers became digitally controlled and were used in direct or distributed digital control systems.

The direct digital control system is defined as a single-host computer at the hub of a multitude of remote controllers. In contrast, the distributed digital control system is centralized by the host computer but has many remote micro or minicomputers that perform direct control of the loop or loops. The host computer is responsible for "supervisory" functions. In the case of a direct digital control system, the
whole system "shuts down" if the host computer fails. The distributed system does not rely on any one component. Any of the remote computers or even the central computer can fail with only that particular remote station being affected. A bus structure referred to as "the data highway" interconnects the remote computers.
The controller shown in Figure 4 contains only a single control loop driven by a microprocessor; the controller, however, could be a part of the distributed system previously mentioned. The controller's sensor input voltage is amplified by an instrumentation amplifier converted to current by the V/I.

Current is used to transmit signals long distances because it is much less susceptible to noise than voltage transmission. The COMDAC® controller accepts the analog input, encodes the signal, compares the digitized signal to the setpoint, and finally establishes a new setpoint if an "error" has been introduced. The analog output is then converted to current for transmission to an electrically actuated control valve. This completes the control loop.

\section*{COMPANDING PRINCIPLE}
"Companding" means compression/expansion. In the encode mode, the analog signal is compressed into a digital format illustrated by the transfer in Figure 5a. Expansion occurs during decode which expands the digitized signal back to analog. Figure 5b shows this transfer characteristic. These figures show eight points or segments which are referred to as "chords." Each chord is selected by a 3-bit binary code. Sixteen "steps" make up each chord which are selected by a 4-bit binary code. The chord segmentation is shown in Table 2. Note that the change in step size ranges from \(0.025 \%\) in chord 0 to \(3.2 \%\) (of full scale) in chord 7. The DAC-76 is monotonic over the full operating range and linear to \(1 / 2\) LSB within each chord. One of four outputs can be selected for bipolar operation in encode and decode modes (Table 3).

On-board the chip are a logarithmic current output D/A converter, an encode/decode demultiplexer, and a reference amplifier. Both positive and negative signals can be fed to the reference amplifier. These currents are then multiplied by the digital input. Inputs B1 through B3 select the chord while B4-B7 select the steps.

\section*{CONCLUSION}

The single-loop controller described in this application note interfaces very nicely to an 8-bit microprocessor and totally eliminates an A/D converter. The COMDAC® converter or
system becomes more accurate as the analog signal (in or out) approaches zero volts. Very broad changes can be accomplished by using the higher chords and fine adjustments are possible with the lower chords.


Figure 4. Controller in Single Loop Configuration


Figure 5a. Encode Transfer Characteristic (ADD Conversion)


Figure 5b. Decode Transfer Characteristic (D/A Conversion)
\begin{tabular}{|c|c|c|c|c|}
\hline & \multicolumn{3}{|l|}{;B REG = UP COUNTER} & \\
\hline 2000 & & ORG & 2000H & \\
\hline 2000 31CC220 & BEGIN: & LXI & SP,20C2H & ;INITIALIZE STACK POINTER \\
\hline 2003 3E03 & & MVI & A,03H & ;SET PT A\&B TO OUT \& PT C TO IN \\
\hline 2005 D320 & & OUT & 2 OH & ;THIS SETS 8155 CSR \\
\hline 2007 3E07 & ENCOD: & MVI & A,07H & ;START ENCODE \\
\hline 200900 & & NOP & & \\
\hline 200A D322 & & OUT & 22H & ;SET E/ TO ENCODE \& S/B TO (-) \\
\hline 200C 04 & LOOP: & INR & B & ;INCREMENT UP COUNTER \\
\hline 200D 00 & & NOP & & \\
\hline 200E 78 & & MOV & A,B & ;COUNT TO ACCUMULATOR \\
\hline 200F D321 & & OUT & 21H & ;OUT COUNT TO COMDAC DIGITAL IN \\
\hline 2011 DB23 & & IN & 23H & ;MONITOR END OF CONVERSION \\
\hline 2013 E601 & & ANI & 01H & ;MASK PCO \\
\hline 2015 C20C20 & & JNZ & LOOP & ;LOOP WHEN EOC IS HIGH \\
\hline 201878 & & MOV & A,B & ;MOVE RESULT TO ACCUMULATOR \\
\hline 2019 323C20 & & STA & 203CH & ;STORE RESULT IN MEMORY 203C \\
\hline 201C 0600 & & MVI & B,00 & ;CLEAR B REGISTER \\
\hline 201E 3E7F & DECOD: & MVI & A,7FH & ;START DECODE \\
\hline 2020 D321 & & OUT & 21H & ;OUT TO DAC ALL 1's + 5V \\
\hline 2022 3E01 & & MVI & A,01H & ;SET E/D TO DECODE \& S/B TO (+) \\
\hline 2024 D322 & & OUT & 22 H & ;OUTPUT TO S/H \& COMDAC \\
\hline 2026 3E05 & & MVI & A,05H & ;S/H TO HOLD ANALOG OUT TO + 5V \\
\hline 2028 D322 & & OUT & 22 H & ;OUT TO S/H \\
\hline 202A 3E00 & & MVI & A,00H & ;ANALOG OUT TO NEGATIVE \\
\hline 202C 00 & & NOP & & \\
\hline 202D 00 & & NOP & & \\
\hline 202E D322 & & OUT & 22 H & ;OUT TO S/H \& COMDAC \\
\hline 2030 3E04 & & MVI & A,04H & ;S/H TO HOLD ANALOG OUT TO -5V \\
\hline 2032 D322 & & OUT & 22 H & ;OUT TO S/H \& DAC \\
\hline 203400 & & NOP & & \\
\hline 203500 & & NOP & & \\
\hline 2036 C30720 & & JMP & ENCOD & ;START ENCODE AGAIN \\
\hline
\end{tabular}

Table 2. Step Size Summary Table Decode Output (Sign Bit Excluded)
\begin{tabular}{c|c|c|c|c|c|c}
\hline & \begin{tabular}{c} 
STEP SIZE \\
NORMALIZED \\
TO FULL SCALE
\end{tabular} & \begin{tabular}{c} 
STEP SIZE \\
IN \(\mu\) A WITH \\
\(2007.75 \mu\) A F.S.
\end{tabular} & \begin{tabular}{c} 
STEP SIZE \\
AS A \% OF \\
FULL SCALE
\end{tabular} & \begin{tabular}{c} 
STEP SIZE \\
IN dB AT \\
CHORD \\
ENDPOINTS
\end{tabular} & \begin{tabular}{c} 
STEP SIZE AS \\
A \% OF READING \\
AT CHORD \\
ENDPOINTS
\end{tabular} & \begin{tabular}{c} 
RESOLUTION \\
\& ACCURACY \\
OF EQUIVALENT \\
BINARY DAC
\end{tabular} \\
\hline 0 & 2 & 0.5 & \(0.025 \%\) & 0.60 & \(6.67 \%\) & SIGN + 12 BITS \\
1 & 2 & 1.0 & \(0.05 \%\) & 0.38 & \(4.30 \%\) & SIGN + 11 BITS \\
2 & 8 & 2.0 & \(0.1 \%\) & 0.32 & \(3.65 \%\) & SIGN + 10 BITS \\
3 & 16 & 4.0 & \(0.2 \%\) & 0.31 & \(3.40 \%\) & SIGN + \\
4 & 32 & 8.0 & \(0.4 \%\) & 0.29 & \(3.28 \%\) & BITS \\
5 & 64 & 16 & \(0.8 \%\) & 0.28 & \(3.23 \%\) & SIGN + 8 BITS \\
6 & 128 & 32 & \(1.6 \%\) & 0.28 & \(3.20 \%\) & SIGN + BITS \\
7 & 256 & 64 & \(3.2 \%\) & 0.28 & \(3.19 \%\) & SIGN +5 BITS \\
\hline
\end{tabular}

Table 3. Coding for Output Selection
\begin{tabular}{c|c|c}
\hline EID & SB & OUTPUT SELECTION \\
\hline 0 & 0 & IOD \((-)\) \\
0 & 1 & IOD \((+)\) \\
1 & 0 & \(1 O E(-)\) \\
1 & 1 & IOE + ) \\
\hline
\end{tabular}

\title{
APPLICATION NOTE 47 BCD DAC MAKES PROGRAMMING OF FUNCTION GENERATOR SIMPLE by Gary Grandbois and Wes Freeman
}

Providing analog instrumentation and signal processing systems with the capability to be digitally programmed is becoming increasingly important for two reasons. The first is compatibility with automated digital control systems using microprocessors or general-purpose interface Bus systems. The second reason, unrelated to automation, is the need to reduce errors that result from operator adjustments of equipment.

A conceptional view of analog control (using a potentiometer) and digital control (using a digital-to-analog IC) is depicted in Figure 1. Linear control of the analog function can be achieved through control of absolute voltage, differential voltage or current. Configurations for each of these control modes are shown in Figure 2. For maximum flexibility in applying digital control to a system, a current output DAC, such as the popular DAC-08, or the BCD DAC-20 should be used.

Use of a DAC in analog conditioning or signal processing systems can be a problem if the linear output of the DAC elicits a nonlinear response from the system. To add digital programmability to the system, the designer must begin with a linear system unless, of course, a log or other nonlinear response is desired.

An instrument that can be significantly enhanced by the inclusion of a BCD DAC in its circuitry is the ubiquitous function generator. A single-chip function generator, such as the 8038, can provide sine, triangle, and square-wave outputs at very low cost. The 8038 can operate over the 0.001 Hz to over 100 kHz range and through three outputs can deliver square, triangular and sine waveforms simultaneously.

In conjunction with a DAC-20 (a two-digit BCD DAC) and a few additional components, the 8038 can be used to design a function generator having \(2 \%\) frequency linearity and providing both digitally programmable output and logarithmic sweep.

At first glance, the circuit shown in Figure 3 appears to provide the designer with digital control capability. In this circuit, the 8038 is programmed by the voltage differential between \(\mathrm{V}_{\mathrm{CC}}\) and \(\mathrm{V}_{\text {IN }}\). Unfortunately, the performance of the 8038 is not sufficiently linear to allow this simple interface arrangement to work. A linearization circuit must be added.

The linearization requirements of the 8038 can best be grasped by examining and understanding the way it functions. Initially, the 8038 generates a triangular wave which is then used in the derivation of the sine and square waveforms. The triangular wave is formed by two voltage-controlled current sources (VCCS), equal to \(\mathrm{I}_{1}\) and \(\mathbf{2 I}_{2}\). One of the current sources \(\left(l_{1}\right)\) is always on; the other one \(\left(2 l_{2}\right)\) is switched, so that an external capacitor is alternately charged and discharged.


POTENTIOMETRIC CONTROL


Figure 1. Simplified Representation of Analog and Digital Control: (a) Potentiometric Control; (b) Digital Control.


Figure 2. Control Configurations: (a) Differential Voltage Control; (b) Ground-Referenced Voltage Control; (c) Current Control.


Figure 3. Basic Digital Control Configuration Using DAC-20 and 8038 Function Generator IC.

A simplified circuit diagram for the 8038 VCCS is shown in Figure 4. The VCCS output is given by:
\[
\begin{equation*}
I_{1}=\frac{V_{I N}+V_{B E Q 1}-V_{B E Q 2}}{R_{A}} \tag{1}
\end{equation*}
\]

This current source is not linear enough for the digital programming because \(V_{B E Q 2}\) varies with \(I_{1}\) while \(V_{B E Q 1}\) does not. Adding a feedback amplifier to the VCCS, as shown in


Figure 4. Simplified Circuit Diagram for the 8038's Voltage-Controlled Current Source.


Figure 5. Improved VCCS with Added Feedback Amplifier.


Figure 6. Digitally Controlled 8038.

Figure 5, makes the output very linear by forcing the voltage at Pin 4 to equal \(\mathrm{V}_{\text {IN }}\), so that the VCCS output is simply:
\[
\begin{equation*}
I_{1}=\frac{V_{I N}}{R_{A}} \tag{2}
\end{equation*}
\]

The excellent linearity of the current source permits the output frequency ( \(\mathrm{f}_{\text {out }}\) ) of the 8038 to be controlled by the DAC as shown in Figure 6. The digital inputs to the DAC set the voltage at point \(\mathrm{V}_{\mathrm{IN}}\), and thereby control the output frequency of the \(8038 . \mathrm{R}_{\mathrm{A}}\) and \(\mathrm{C}_{\mathrm{EXT}}\) set the frequency range of the 8038 and R1 and R2 set the increment at which the frequency changes (although there are two current sources, the lowest sine wave distortion is obtained when \(l_{1}=l_{2}\); therefore, only \(R_{A}\) need be considered in calculating \(f_{\text {out }}\) ).
The internal comparators of the 8038 limit the triangle wave amplitude to \(1 / 3 \mathrm{~V} C C\). If \(\mathrm{I}_{1}=\mathrm{I}_{2}\) so that rise time \(=\) fall time, and \(\mathrm{I}_{1}=\mathrm{V}_{\mathbb{I}} / \mathrm{R}_{\mathrm{A}}\), then
\[
\begin{equation*}
f_{\text {out }}=\frac{-V_{I N}}{2 / 3 V_{C C} R_{A} C_{E X T}} \tag{3}
\end{equation*}
\]

The voltage at the output of the DAC-20 is given by:
\[
\begin{equation*}
V_{D A C}=V_{I N}=\frac{V_{R E F}}{(R 2)} \times \frac{N}{100 \times R 1,} \tag{4}
\end{equation*}
\]
where N is a two-digit BCD number. The most significant digit of the DAC-20 (comprised of four binary bits) can overrange to hexadecimal \(F\) (equivalent to decimal 15) so that \(N\) can range from 1 to 159.
The complete function generator schematic is shown in Figure 7. The component values listed will control the 8038 output from 100 Hz to \(15,900 \mathrm{~Hz}\), which covers almost all of the audio range. (Note that a 00 input should halt the generator; however, leakages and offsets keep the generator operating - in a bread-board version, the output was 19 Hz .)
\(S_{1}\) and \(S_{2}\) are hexadecimal and decimal thumbwheel switches, respectively, for setting the desired frequency. Frequency linearity is excellent with \(f_{\text {out }}\) within \(2 \%\) of programmed value over the entire frequency range. Sine wave distortion can be adjusted to less than \(1 \%\), and varies less than \(\pm 0.2 \%\) over the output range.

The Precision Monolithics REF-02 supplies a very stable reference voltage to R3, which sets the DAC-20 full scale current at 3.18 mA . R1 converts the DAC output current to a voltage at the noninverting input of the OP-02, which then sets the \(\mathrm{f}_{\text {out }}\) of the 8038. D1 and R6 protect the 8038 input from transients during power supply turn-on and C1-R5 roll off the op amp loop.

Since the DAC-20 has a high-compliance current source output, an external voltage source can be applied at \(\mathrm{V}_{\text {IN }}\) if external control of \(f_{\text {out }}\) is desired. A modulating voltage can also be capacitively coupled into \(\mathrm{V}_{\mathrm{IN}}\) to provide a frequencymodulated output. Another way of modulating would be to apply the external signal to the DAC reference input to modulate the reference voltage.

Calibration of the generator is straightforward. Since the 8038 symmetry adjustments affect frequency, these are performed first. With a digital word of F9 (HEX) applied to the DAC, RB2 is adjusted for one \(50 \%\) duty cycle square wave output and R13 and R14 adjusted for lowest distortion sine wave. Then, with a DAC input of 01, R11 is adjusted for a
\(50 \%\) duty cycle square wave and \(R 7\) for \(f_{\text {out }}=100 \mathrm{~Hz}\). Finally, with a DAC input of A0, R2 is adjusted for \(\mathrm{f}_{\text {out }}=10 \mathrm{kHz}\) and the calibration is complete.
For audio testing, a generator with logarithmic sweep is very desirable. The addition of only 3 IC's provides log sweep as well as programmable counters on the input of the DAC-20. When S3 is open the oscillator will produce 16 cycles at each frequency step, producing a logarithmically related sweep. The log nature of the sweep is shown by the controlling equation for the counter.
\[
\text { Count }=\int \frac{\mathrm{fo}}{16} \mathrm{dt}
\]
but the frequency out, fo, is proportional to the count
\[
\begin{aligned}
& \text { fo }=100 \text { count } \\
& \frac{\text { fo }}{100}=\int \frac{\mathrm{fo}}{16} \mathrm{dt} \quad \text { or } \quad \text { fo }=\frac{16 \mathrm{dfo}}{100} \mathrm{dt}
\end{aligned}
\]

When S3 is closed, the 74192 and 74193 counters act as transparent latches, so that thumbwheel switches S1 and S2 can be used to program fout.
Microprocessor control of the generator is very simple since the DAC-20 is compatible with all logic families. Any CMOS, NMOS, or bipolar output device will drive the DAC-20, or a memory write pulse can be used to latch data into the counters (Figure 9). If the counters are used with \(\mu \mathrm{p}\) control one bit of an I/O port or an external switch must be used to select swept or programmed output.
The "intelligence" added to this instrument by DAC control allows operation from \(\mu\) p or thumbwheel switches and permits easy interface to the IEEE 488 bus with the popular GPIB chips.


Figure 7. Complete Circuit Diagram for Programmed Function Generator.


Figure 8. Log Sweep Modification of Programmable Function Generator.


Figure 9. Microprocessor Interface to Function Generator with Software Selectable Sweep.

\title{
APPLICATION NOTE 48 DESIGNING DIGITAL REPEATERS WITH IC'S
}

This note describes the use of the RPT-81 and the RPT-82, PCM carrier repeater integrated circuits, which perform all of the active functions required for a regenerative repeater operating at 1.544-2.048 Megabits per second (Mbps) data rates on PCM lines.

Most of the problems in digital voice transmission are caused by the transmission medium itself rather than by the transmit or receive hardware.
This is particularly true for the most commonly used medium, twisted-pair cable designed to carry analog voice-frequency signals in the \(300-\) to \(3700-\mathrm{Hz}\) frequency range.
As more and more transmission routes are called upon to accommodate digital data, it becomes important, in terms of system cost and installation time, to use existing cable interchanges. As a result, audio-frequency-grade cable is called upon to transmit high-speed digital data. This was made possible through the development of digital regenerators.
A digital regenerator consists of two repeaters, one in each transmission direction. Repeaters receive digital data streams and retransmit them to the next receiver position. Current integrated-circuit repeaters eliminate the loading coils that were originally used to introduce a flat-band response over the voice band. A T1 repeater (the U.S. standard) can accept a degraded signal, regenerate it, retime the pulse stream, and transmit it over another 6000 feet of twisted-pair cable. The action taking place in the regenerative repeater stage is depicted within the dashed-line portion of Figure 1. When digital carrier repeater circuits are installed, the operating error rate for carrier systems with audio-grade cable pairs is well within the limits necessary for adequate voice communication.


Figure 1: The functional elements of a regenerative repeater section are shown within the dashed line. The results being a re-shaping of the incoming pulses, which in turn enables a re-timed and regenerated data stream.

Several different integrated circuits are being used in the latest generation of repeater equipment. These circuits have cut the number of components required to build a digital regenerator while improving its capabilities and performance.

To grasp the concepts concerning use of the devices, it is helpful to first examine some of the basic theories relating to practical digital transmission.

The present T1 carrier uses bipolar or mark inversion digital format shown in Figure 2. There are several specific advantages provided by this coding system.


Figure 2: In the bipolar (alternate mark Inversion) digital format, alternate 1 blts are inverted in polarity.

First, the maximum energy of the waveform is found at onehalf of the bandwidth (data-transmission rate) of the system. For a binary code (see Figure 3), the most significant frequency is found at the zero level rather than the midfrequency. This means that the energy spectrum encompasses double the bandwidth ( 3.088 MHz ) of the transmission rate for the T1 rate. The bipolar scheme keeps the spectrum within the \(1.544-\mathrm{MHz}\) bandwidth of the transmission system.


Figure 3: The (alternate mark inversion) bipolar digital format keeps the spectrum within the 1.544 MHz bandwidth of the transmission system. The average dc component on the transmission pair is zero.

Another important characteristic of a bipolar code is that the average dc component on the transmission pair is zero. This is important in regenerator development because it allows the same channel to be used for data transmission and power supply. An advantage of this design approach is that extra pairs for powering a repeater location are not necessary with a simplex power arrangement.

Still another advantage provided by bipolar code is the capability to detect single-bit errors within the transmitted data. Since the sequence of pulses has alternating polarity, the absence of a pulse will be received as a bipolar violation. Though error bursts could produce incorrect error counts, it has been purported that the difference between the true error rate and measured error rate is negligible in high-error channels.

If the error rate is low enough to show differences for bursterror occurrences versus single-error counts, the channel will probably be performing well enough to make the difference unimportant.

There are also some problems associated with bipolar coding. For example, since retiming depends on the incoming pulse stream, a long series of zeroes will have a very low energy content. Some oscillator-resonant circuit designs may then damp out completely and fail to restart. This will depend on the \(Q\) of the circuit.

Some carrier designs have moved to different coding schemes to restrict the number of zeroes possible in a legal transmission. In European systems especially, the HDB3 code (highdensity bipolar with no more than three zeroes in succession) has often been incorporated. In this discussion, however, the
straight bipolar coding scheme will be considered when determining the relationship of the active components within the repeater.

The functional components of a repeater integrated circuit are illustrated in Figure 4. The repeater amplifies the incoming signal and equalizes the received signal to compensate for attenuation distortion and phase distortion. The analog amplifier also has a feedback loop that provides for a variable amplification dependent on the threshold detected for the incoming pulses (either positive or negative). Either of two methods can be used to obtain equalization: in the first approach, a fixed value of cable attenuation is provided; in the second approach, automatic equalization can be used with constant modification taking place to handle variable line lengths in that transmission section. The monolithic approach provides an equalization network and variable line matching circuitry.

The repeater must provide a timing-recovery circuit to extract the data transmission clock from the incoming pulse train. The recovery circuit will normally comprise a resonant circuit tuned to the peak energy level of the incoming signal. The resonant circuit is "energized" by the transitions at the received channel with the resonant frequency dependent on the \(Q\) of the circuit. A higher Q can allow the circuit to remain active through longer periods of zero signals levels. The recovered timing pattern is then used in the reproduction of the incoming series of pulses.

The repeater must be capable of differentiating between a data pulse and channel noise. The noise due to adjacent channel pairs or interference due to signals in adjacent time slots must not negate the reception of the proper incoming pulse sequence. Jitter due to timing variations from repeater section to repeater section can disrupt the signal detection

Figure 4: Functional diagram of a repeater integrated circuit shows the equalizer (to compensate for attenuation and phase distortion) and analog amplifier with feedback to provide variable amplification dependent on the detected threshold.
by causing pulse thresholds to be measured at the improper intervals. Pulse detection is accomplished by the detection of proper threshold levels and correct timing intervals. The repeater then will retime the detected levels to provide for a new pulse train. It is important when retiming the waveform that the input from the threshold detector precede the timing
strobe. This ensures that the output pulse will follow the reconstructed timing, reducing the jitter components.

The final functional block necessary for the complete repeater function involves the regeneration of the output pulses. The buffer stages drive the output transformer to produce a posi-


Figure 5: In PMI's RPT-81 and RPT-82, equalization and amplification of the incoming pulse train takes place through an amplifier with an external network controlled by feedback.


Figure 5A: Voltage waveforms at the outputs of the various functional blocks within the RPT-81 integrated circult. The output pulses of the amplifier trip some combination of the level-detecting comparators.
tive or negative signal on the channel output pair. The design is such that, in most instances (U.S. and European), the generated signals are nominally square pulses. Different theories as to improving performance by band-limiting the output stage have been discussed and, in some instances, implemented. However, the majority opinion still seems to favor the square-wave components.

The repeater can be considered a combination of discrete yet interrelated functions. The overall function of the repeater is the shaping of incoming pulses, the retiming of these pulses, and the generation of an equivalent output stream.

\section*{IC APPROACH}

In PMI's RPT-81 and RPT-82, the equalization and amplification of the incoming pulse train is achieved through a bipolar amplifier with an external equalization network controlled by feedback from the amplifier outputs (Figure 5). The result is that the pulses peak so the majority of the pulse amplitude is restricted to its own time slot.

The automatic attenuation of the pulses is done by an ALBO (automatic line build-out) circuit actuated through a buffer circuit on chip. The output pulses of the amplifier will trip one or all of the three level-detecting comparators. In terms of the ALBO feature, if the incoming pulses exceed a specified peak-reference value, the comparator generates current pulses that flow into the ALBO filter external to the chip and charge capacitor \(\mathrm{C}_{\mathrm{F}}\).

The voltage at the ALBO filter is applied, in turn, to the base of the internal ALBO buffer transistor. The buffer will turn on when its base voltage exceeds approximately 1.7 volts. This 'on voltage' is also specified in the electrical characteristics of both the RPT-81 and RPT-82. The ALBO diode acts as a series impedance, normally much larger, and therefore the dominant factor, than the shunt impedance of the external network. As the current increases at the buffer, the diode impedance decreases and the shunt impedance becomes dominant.

The overall effect is to increase the ALBO attenuation as the filter voltage level increases. The result is that the feedback loop will adjust itself until the pulses out of the preamplifier are equal to the fixed reference. The references for the other level detector and rectifier are set at fixed ratios of this peak reference. Therefore, their thresholds are fixed with respect to the pulse shape and relative amplitude.

On the RPT-81 (not the RPT-82), a clock shutdown circuit, which is activated by the current levels from the ALBO buffer, is also provided. This shutdown circuit turns off the clock amplifier at low input levels, thus neither the regenerated clock nor the strobe outputs are enabled at the output buffer flip-flops. The circuit was incorporated to prevent random-noise pulses from being reproduced as valid output pulses. The problem, however, can be that at long line lengths the correct signals are too low in energy to activate the clock circuit. Presently, PMI has customers using both schemes in their repeater designs.

The timing of the circuit is based upon the pulsing of a resonant tank circuit. The full-wave-rectifier comparator output pulses the tank network. The pulses try to "force" the
oscillator circuit to phase lock to the incoming pulse waveform, while the tank attempts to resonate at its preset (with external components) frequency. The result of the two factors is a clock circuit that runs at an average bit rate for the incoming waveforms.

Again, the value of \(Q\) for the tank circuit will help determine the oscillator accuracy. If the \(\mathbf{Q}\) is high, the resonant frequency dominates and it is more difficult to phase-lock to the incoming pulse rate. A high Q circuit also changes considerably with the temperature and long-term component drift. A \(Q\) value that is too low will cause adverse affects on the oscillator circuit by the jitter present in the pulse stream. This means the jitter will then also be transferred to the output pulse train as well. For both the RPT-81 and RPT-82, Qs of greater than 75 are recommended.

The logic-threshold comparator provides the detection function for incoming pulses. For positive received pulses, a negative pulse is generated on the \(T+\) line; for incoming negative pulses, a pulse is sent on the T-line. The clock amplifier "squares" the timing waveform from the oscillation circuit and produces a square clock signal and a negative strobe pulse. The strobe pulses are 'anded' with the logic outputs ( \(\mathrm{T}+\) or \(\mathrm{T}-\) ) to set the output buffer flip-flops.

The strobe is coincident with the positive edge of the clock signal generated by the tank circuit. Once the appropriate flip-flop is set by the combination of the logic output and the strobe pulse, the output driver stage causes current to flow through the proper half of the output transformer, thus regenerating the received bipolar pulse. The falling (negative) edge of the internal clock signal serves to reset the output flip-flops and thereby terminate the output pulse. This is important to prevent the regenerated waveform from following the data threshold instead of the clocking circuit.

One option is made available to users of both the RPT-81 and the RPT-82. The internal clock oscillator can operate in either an injection-locked mode or a pulsed-tank mode. By grounding a pin on the device, the oscillator is free-running but is phase-locked to the full-wave rectified output. With the pin open, the oscillator will only operate when pulsed by an incoming signal. The circuit then "rings" until the next incoming pulse is received from the rectifier. In both cases, the overall effect is to phase-lock the resonant circuit to the average frequency of the pulse train.

The completed T1 repeater may look something like Figure 6 in a typical configuration. The input transformer provides a two-to-one step-up from the 100 -ohm characteristic impedance of the line. The matching impedance, in this case, is doubled to approximately 400 ohms. A fixed attenuation is added to provide a fixed line build-out of approximately 6 dB . The automatic build-out then provides a varying attenuation for line lengths up to 36 dB .

The equalization network is added to give the preamplifier higher gains at higher frequencies. This compensates for the roll-off characteristics of the preamp and the transmission line.

The oscillator tank circuit provides the resonant frequency for the oscillator. It is controlled by current pulses generated as the incoming waveform is received.


Figure 6: The complete T1 repeater system ( 1.544 MHz ) using the RPT-81 integrated circuit. The input transformer provides a 2:1 step-up from the \(\mathbf{1 0 0 0 h m}\) line impedance.


Figure 7: The simplex power supply design consists of two zener diodes and a diode fioat connected to the center taps of the line transformers. Nominal voltages are 4.4 and 6.8 V .


Figure 8: Integrated-circult repeaters can also be used in clock-recovery circuits, as shown. This circuit can work from a single 5V supply.


FIGURE 8A: Shows the voltage waveforms within the circuit.

The ALBO filter aids in integrating the pulse output of the detector. As the voltage increases, more current flows through the ALBO diode, and the line build-out is characteristic of longer line lengths.

The power-supply current is available over the signal pair. The simplex power design consists of two zener diodes and a diode float connected to the center taps of the line transformers (Figure 7). The nominal voltage values required are 4.4 and 6.8 V .

This design meets the specifications called for in a T1 carrier repeater. The integrated circuit uses less than 13 mA total current (both voltage supplies). This means the maximum output current for the total repeater circuit will be under 50 mA at worst-case conditions (all ones output signal).

A final application of the integrated circuits is the use of the repeater device in a clock recovery circuit. Data transmission is becoming more important in areas other than longdistance digitized audio. In these instances, the capability of recovering clocking from the data stream can be advantageous. This can mean single-pair connections that can transfer data without additional wiring for timing and clock signals. Using the RPT-81 in conjunction with a precision comparator, such as the PMI CMP-01, will provide a recovery scheme capable of reproducing a clock waveform from input levels as low as 35 mV peak-to-peak. Any system that requires clock retrieval from a data signal and synchronization to that signal can use a circuit similar to this design shown in Figure 8.

The test circuit was operated with an AMI incoming code at frequencies from 64 kHz up to 1.544 MHz . In the published design, the incoming data waveform is capacitively coupled to an input attenuator using fixed external components and the internal ALBO diode. Since the impedance at pin 1 of the device varies inversely with the amplitude of the input signal, the voltage at the preamplifier input (through resistor R2) will be held to less than 100 mV peak-to-peak amplitude. This gives the design an input dynamics range of greater than 45 dB while still producing a constant output waveform.
This circuit (Figure 8) can work from a single 5 -Vdc supply, and the tests that have been completed show none of the external component values to have critical tolerances. The design can be used to recover clocking from an incoming data stream-again a capability that has proven advantageous for designers of data interfaces in many areas other than telecom carrier exchanges.
When considering new applications or new repeater designs, several possibilities have already been approached. Since
the European line requirements are somewhat different from those in the U.S., a modification in the repeater design has been suggested. For example, providing a better line simulation and response over a longer line could require more than one ALBO network. A chip providing multiple ALBO connections could prove important. In addition, again due to the longer line lengths, the current requirements are even more critical, a device requiring only a \(5-\mathrm{V}\) supply voltage could be used in a lower current configuration.

In the U.S., work is presently being done with the use of a duobinary coding design. This would require some modifications to the present RPT-81 and RPT-82 to provide the accuracy necessary to reduce intersymbol interference.

In all design areas, higher data rates are being considered as well as the basic 1.544 MHz (or 2.045 MHz ). In such designs, monolithic devices could also be valuable to improve transmission and data retrieval.

\title{
APPLICATION NOTE 49 \\ designing a multiple-channel CODER/DECODER WITH BIPOLAR DEVICES \\ (PRESENTED AT ELECTRONIC DESIGN TELECOM CONFERENCE) \\ by B.W. Berry
}

Encoding analog to digital signals and decoding the digital words back to analog waveforms can be accomplished through the use of several different systems configurations. This note describes the building blocks needed to produce an economical shared-channel coder/decoder circuit capable of meeting all necessary system performance requirements while costing less, on a per channel basis, than a single-channel codec system.

A codec system in which coding and decoding is provided for every channel is shown in Figure 1. In theory, when the "digital transmission highway" reaches the individual phones, per-channel codecs become the necessary architecture. However, a shared-channel system, accomplished by multiplexing several analog channels and digitizing them via a shared coder, offers many advantages. Besides cost savings, these advantages include reduced circuit board area, reduced die area, easier incoming device inspection and better component reliability guarantees.

The first "commercial" use of digital transmission within the telephone network is normally attributed to the T1 Carrier, initially used in 1962. The T1 Carrier incorporated shared-
channel coders and decoders implemented with discrete components and situated on several circuit boards. The codec portion of the T1 Carrier was actually a linear device, and compression or expansion of the analog signal was carried out through the use of a diode matrix. Later years served to provide various improvements in the initial design. In 1968, the D2 interface used the \(\mu\)-law companding logarithm to replace the linear approximation involved in coding and decoding. This design continued to evolve until 1975, when, in the D3 interface, shared-channel coders and decoders were contained on 40-pin hybrid circuits. For every 24 channels, four of these hybrid circuits were needed to complete the analog-to-analog conversion. This design was used up to 1978 when the D4 system further reduced the conversion circuitry to two hybrids (in DIPs) per 24 channels, a 40 pin coder and a 32 pin decoder.

European designs followed a similar pattern of improvement; the basic system was somewhat different in that 32 channels using a higher frequency clocking scheme were employed. However, the most economical design approach seemed to designate sharing the coders and decoders among multiple channels.

Figure 1: Block diagrams depict shared-channel and single (per-channel) codec configurations.

The "heart" of the shared-channel coder or decoder became the companding D/A converter. All of the other components needed are commonly used in digital-to-analog conversion designs throughout industry. The part unique to telecommunications designs (unique as initially envisioned) is one that supplies the non-linear transfer function DAC necessary to provide a wide dynamic range while minimizing bandwidth requirements. Generally, the function required is similar to that provided by linear converters (as shown in Figure 2). The difference lies in the current output DAC; in a companding system the step current must increase as multiples of the previous step size, not linearly. The step size is dependent upon the chord, or essentially the distance from the zero level. The reference amplifier sets the bias current for the chord current generator. The value of the chord current is selected by the digital, 1 -out-of- 8 selector and is fed to the step generator. The step generator current is a function of the chord pedestal current and the digital input value.


Figure 2: In a companding DAC, step current increases as multiples of the previous step size.

As can be seen, the device provides a select mechanism to allow either an encode or decode transfer. The difference is a \(1 / 2\) step to minimize quantization distortion between the encoding and decoding circuits.

The restrictions encountered in producing and designing such a part lie mainly in the speed and accuracy requirements. Bipolar technology allows the completed companding D/A converter to decode 24 or 32 channels (5.2 or 3.9 \(\mu \mathrm{sec}\) per channel) and encode, with the successive approximation technique, up to 8 channels.
This is the basic premise of the shared-channel "codec" approach offered by PMI. Through the use of high-speed bipolar conversion, multiple analog channels are digitized using a single set of devices. The devices incorporated all have die areas less than 10,000 square mils and are readily manufacturable using PMI's bipolar processing techniques. The cost savings provided by multiple-channel systems are magnified as the systems incorporate more monolithic devices.
Additional advantages are obtained; since the devices are all relatively small, the required circuit board area is reduced on a per channel basis. The number of IC's required per channel is less than one, and all of the integrated circuits have 18 pins or less.

\section*{A SHARED EIGHT-CHANNEL DESIGN}

One way to see the subtleties of a shared-channel design is to construct one. PMI has had an eight-channel system available for customer analysis for two years. In this time, more than twenty customers have evaluated its performance.
The encoder (shown in Figure 3) is comprised of the companding D/A converter ( \(\mu\)-law or A-law), an analog multiplexer, a monolithic sample-and-hold, a voltage comparator, and a voltage reference. To complete the successive approximation technique, a special digital register is added. The same analog components, with the substitution of a high slew-rate operational amplifier for the comparator and discarding the sample-and-hold, will produce a multiple channel decoder. In this case, a digital latch is added to interface from the digital data base to the digital-to-analog converter. Before looking at performance on an analog input to analog output basis, the individual \(A / D\) and \(D / A\) circuits will be discussed.

The encoder design is capable of generating an 8-bit digital word every \(15.6 \mu \mathrm{sec}\). This means 8 analog input channels can be switched, sampled, and converted to digital representation by a single such circuit. To describe the encoder's


Figure 3: Components of encoders and decoders.
function，it is helpful to begin with the clocking waveforms used to time the successive approximation register，the mul－ tiplexer，and the sample－and－hold．
When allocating time to the individual components，the first area to be considered is the successive approximation sequence．Considerable time has been spent at PMI deter－ mining the most efficient method of minimizing the individ－ ual bit times while assuring adequate settling time as each step in the conversion sequence is reached．Initially，as shown in Figure 4，D／A converters in conjunction with the comparator had a combined settling time related to the bit being determined．As the approximation moved to lower order bits，the settling time required for the DAC and com－ parator increased．This was caused by delays in the internal switching of the DAC，and the fact that as lower order bits are selected，less current is switched to the output to drive the comparator．The result was that for the least significant bits to be determined consistently for small magnitude input signals，longer delay times between bits were necessary than for the higher－order bits．This led to the original 8－channel clocking scheme which provided increased＇bit＇settling time as the approximation routine moved to the lower order bits．It was realized that by improving some of the internal charac－ teristics of the DAC，this restriction could be relaxed，thus producing an easier system design．The results were the redesigned companding DAC＇s，the DAC－88 and DAC－89．


Figure 4：System clocks for original system．

With the present companding D／A converters，the system can allow a shorter time for the lower order bits（Figure 5）． While still designing to an 8－channel time period，this means a single sub－multiple of the system clock can be used to directly drive the successive approximation register．Although admittedly designing a shared－channel system can seem to require more external circuitry，by careful consideration of the individual device characteristics，this extra design effort is actually minimal．In terms of the actual analog－to－digital conversion，the new PMI companding D／A converters（DAC－ 88 or DAC－89）are capable of completing the successive approximation sequence in just over \(9 \mu \mathrm{sec}\) ，this leaves more than \(6 \mu \mathrm{sec}\) for the sampling of the analog signal prior to conversion．


Figure 5：Improved performance provided by the use of DAC－88 and DAC－89．

The sample－and－hold time becomes the next most critical interval within the encoding period．Again，by testing the PMI developed shared－channel system，several interesting char－ acteristics which might affect the system performance were observed．First of all，and，most obvious，is the required sample acquisition time．The typical time for the SMP－81 to acquire the input signal when varying between + and -5 volts is \(3.5 \mu \mathrm{sec}\) ．It is important to notice that the system timing also provides for nearly \(2 \mu \mathrm{sec}\) of＂idle＂time between the sample－and－hold switching to the hold mode and the suc－ cessive approximation register clocking in the sign bit（the first bit of the conversion sequence）．This idle time，com－ monly referred to as hold settling time，assures that the sample－and－hold output has achieved the sampled input value．If there is any ringing effect due to the sample－and－ hold switching from the tracking mode，by allowing some settling time，the accuracy of the digital conversion circuit will be improved．When clocking the sign bit in too soon after reaching the hold mode，for input signals less than－50dBmo， the sign bit is often in error，causing an enlarged zero cross－ ing for the reproduced waveform．By assuring a sufficient hold settling interval，this zeroing effect is negated，and the performance of the encoder is improved．

\section*{CROSSTALK CONSIDERATIONS}

Another major design consideration is the crosstalk in any analog system．In a multiple－channel converter（encoder and decoder）the crosstalk possibility is present due to the system use of analog multiplexing versus the digital multi－ plexing in per channel designs．However，crosstalk can be a factor in all systems．It is more a matter of when the problem is faced，and at what level of system architecture，rather than if it has to considered or not．
The major contributor to crosstalk within this shared－channel encoder design seems to be the input multiplexer and the
sample and hold circuit. Several precautions may be taken to aid to reduce the crosstalk levels of the system. The first consideration implemented was to allow ample switching time between incoming channels. The MUX-88 provides guaranteed break-before-make action when enabled. The switching time will consist typically of 200 nsec to open, 400nsec separation interval between switch activations, and 200nsec for the next addressed switch to close. The address selector pointing to the next input analog signal then is not changed until the sample and hold has settled to its previously held value. This sequence assures no timing induced crosstalk due to active channels being selected simultaneously. Also, a 20kohm discharge resistor to ground is connected to the output port (common JFET drain) to provide an additional path for the multiplexer to discharge its old signal once the sample-and-hold is in the hold mode and the switch is changing addresses.

While testing several system configurations other than the 8-channel encoder, it became apparant that by alternating the signal inputs to the multiplexer with grounded inputs, crosstalk performance improved dramatically. In terms of a 4-channel encoder, this meant that after one active channel was sampled, the address leads were incremented to select an unused, grounded input. Then the multiplexer was clocked to switch the next analog signal into the system. Again, this leads to the conclusion that by using certain characteristics of the devices, increased performance levels are possible. So designers looking for additional crosstalk isolation can (by modifying the design and possibly adding an additional integrated circuit) produce the special performance levels. It is a matter of designing the system using individual components that allow each section of the design to be optimized.

The final part incorporated into the encoder is the voltage reference; the 5-volt (REF-02) or 10-volt (REF-01) references provide excellent output stability with little effect due to temperature variations. Although the demonstration unit shows separate references for the encoder and decoder, this was due more to circuit layout than design requirements. Each component has adequate load capability to provide the reference currents for several systems. Again this becomes a matter of system architecture, and the designer should select the appropriate reference distribution after considering economics and layout restrictions.

The encoder design was initially tested separately from the decoder. This was done by delivering a precision dc voltage level to one or more multiplexer ports. The parallel, 8-bit data output of the encoder was sampled using a digital logic analyzer. This set-up provided a method of continuously encoding a set voltage level and then measuring the consistency and accuracy of the digital approximation. The analyzer would also show any inter-channel interference caused by switching or device characteristics. Overall, this test method allows the user to vary devices individually and see the effect on the conversion process. It proved to be helpful in optimizing certain aspects of the circuit and defining the areas requiring special attention during the design phase.

The decoding circuit becomes a simpler design than the encoder, especially when considering that the system requirements are easier to fulfill. Even in a 32-channel system, the
output channel rate allows for \(3.9 \mu\) sec settling time for each analog output level. The companding DAC's when used with a high slew-rate operational amplifier, such as the OP-16 have settling time more than adequate for their use in such designs. The important characteristics to consider are the accuracy requirements necessary to provide the proper analog signal reproduction at levels down to \(-60 \mathrm{dBm0}\) and lower. It is in this regard, that some advantage is again apparent in the use of individual components, for PMI can provide a dc accuracy specification per companding DAC and test such performance for each production device. Both the \(\mu\)-law and the A-law devices are guaranteed to \(\pm 1 / 4\) step in chord 0 , the chord nearest to the origin. This specification aids in determining the total system performance in terms of tracking even at the lowest input levels. Considering production restrictions, this also provides a reasonable method for incoming testing of codec components, guarantees meeting component specifications, and still assures adequate system performance.

In a sampled data system, the normal design architecture is to provide an output hold circuit; this generates the common 'stair-step' type output signal. The 'stair-step' signal is then low-pass filtered and compensated for the sampling characteristics \((\sin x / x\) response characteristics) to provide the analog waveform. Since the multiple-channel decoder encompasses an output multiplexer to separate the analog channels, this component is also used to provide a simple yet adequate output hold device. By adding capacitance on the output port, the switch not only selects the appropriate output channel but also holds the analog value during the off time of the cycle. However, while testing different configurations, this design approach led to a realization for multiplexer improvement. While a normal analog multiplexer is sufficient when the outputs allow charge to be dissipated, the situation in a PCM decoder is one where the output is a high-impedance filter. When an analog multiplexer switches from a selected switch to the open state, the switch design normally generates a finite amount of charge that is coupled to the now-open switch output. Since the switch is open, and the output load is fairly high impedance ( \(>100 \mathrm{k}\) in most cases), any charge introduced onto the capacitor is not dissipated but is evident as a voltage level.

This phenomena can be measured as an increase in idle channel noise for the output channels. In terms of physically observing the charge distribution, the "idle" channels with 0 input levels show a square wave output. The waveform oscillates from 0 volts (when the channel is selected) to a voltage dependent upon the charge and the hold capacitor on the output. The waveform at essentially 8 kHz can affect the noise level of the supposedly quiet channel even within the audio frequency range.

One approach to reducing the output noise level is to increase the output hold capacitor value. By using a larger capacitor, the charge introduces a smaller voltage on the output, and the measured idle channel noise is decreased. This change, however, introduces another problem in that the larger the output capacitor, the longer it takes to generate the output waveform for each sample. Since the sample time is fixed ( 3.9 or \(5.2 \mu \mathrm{sec}\) ), this results in fewer channels per digital-toanalog conversion circuit. After investigating the charge induced effect, it was decided that a modification in the multiplexer design itself could also aid in reducing the
charge amount. The measurements showning the improvements in system response are given in Tables 1 and 2.

TABLE 1: Idle channel nolse for the MUX-88 and the DMX-88.
\begin{tabular}{|c|c|c|c|}
\hline & CHANNEL MEASURED & IDLE CHANNEL NOISE & HOLD CAP \\
\hline \multirow[t]{8}{*}{MUX-88} & 1 & -60.8 & 10000pf \\
\hline & 2 & -61.1 & 10000pf \\
\hline & 3 & -60.3 & 10000pf \\
\hline & 4 & -61.1 & 10000pf \\
\hline & 5 & -60.9 & 10000pf \\
\hline & 6 & -61.3 & 10000pf \\
\hline & 7 & -61.2 & 10000pf \\
\hline & 8 & -60.0 & 10000pf \\
\hline \multirow[t]{8}{*}{DMX-88} & & & \\
\hline & \[
2
\] & & 10000pf \\
\hline & \[
3
\] & & 10000pf \\
\hline & 4 & All & 10000pf \\
\hline & 5 & Values & 10000pf \\
\hline & 6 & \(<-70 \mathrm{~dB}\) & \[
10000 \mathrm{pf}
\] \\
\hline & 7 & & 10000pf \\
\hline & & & 10000pf \\
\hline
\end{tabular}

TABLE 2: Idle channel noise with reduced hold capacitance.
\begin{tabular}{cccc}
\hline & \begin{tabular}{c} 
CHANNEL \\
MEASURED
\end{tabular} & \begin{tabular}{c} 
IDLE \\
CHANNEL \\
NOISE
\end{tabular} & \begin{tabular}{c} 
HOLD \\
CAP
\end{tabular} \\
\hline MUX-88 & 1 & -57.2 & 1000 pf \\
& 2 & -57.2 & 1000 pf \\
& 3 & -57.2 & 1000 pf \\
& 4 & -57.2 & 1000 pf \\
& 5 & -57.2 & 1000 pf \\
& 6 & -57.2 & 4300 pf \\
& 7 & -57.2 & 4300 pf \\
& 8 & -57.2 & 4300 pf \\
\hline & & & \\
\hline & & -68.6 & \\
& 2 & -68.6 & 1000 pf \\
& 3 & -68.6 & 1000 pf \\
& 4 & -68.6 & 1000 pf \\
& 5 & -68.6 & 1000 pf \\
& 6 & \(<-70\) & 1000 pf \\
& 7 & -69.9 & 4300 pf \\
& & & 4300 pf \\
& & & 4300 pf \\
\hline
\end{tabular}

With a reduction in the charge value, the output voltage level is decreased without an increase of capacitor values. Therefore, the system is able to manage the data rates required. The redesigned device, designated the DMX-88, has achieved a reduction in the output charge injection of \(1 / 4\) to \(1 / 5\) the value measured in the earlier analog multiplexers. This is seen as an immediate reduction in the output voltage level for common capacitor values. And, more importantly, it enables the user to reduce the hold capacitor, still achieve the system required idle channel noise levels, and decode at a higher output rate.

Concerning crosstalk in the decoder, the most important consideration would seem to be controlling the output
switch to assure sufficient open time between channels. In this design, the enable function of the analog de-multiplexer is used to disable the output switches prior to incrementing the address. The DAC, in conjunction with the op-amp, is fast enough in some transitions to reach the following channel output level prior to the previous switch being opened. By disabling all switches, changing the digital input mode and the address selector, and then enabling the switches, no inter-channel problems are displayed due to the output de-multiplexer. This slightly reduces the "on" time for each output channel, however, the DAC and op-amp are still more than fast enough to handle the required data rates.

\section*{TESTING}

Final testing procedure is accomplished by comparing the performance of the shared-channel codec to the system requirements as put forward by Bell System and CCITT. The most common tests for digitizing systems are often a series of analog-to-analog measurements normally reserved for installed transmission or switching systems. The first such test is the signal-to-total distortion measurement, done by adding a set frequency tone ( 1020 or 1004 Hz ) to one channel and measuring the output of that channel after removing the tone by filtering.

It is in this test (Figure 6) that the response of the companding conversion laws versus the linear-transfer laws becomes obvious. The companding laws are designed to provide a flatter signal-to-noise ratio at the higher input levels, while approximating a higher order linear response curve at the lower input values. There are presently two methods of generating input signals that are used, dependent upon whose specifications are being met. The Bell System approach is to provide a straight sinusoidal input waveform at the prescribed frequency. The CCITT recommendations, however, also allow for a psuedo-random noise source to be used as the input signal.


Figure 6: Signal-to-total distortion for the DAC-88EX.

Arguments are heard for both approaches; our measurements have been completed using both methods dependent upon which DAC (A-law or \(\mu\)-law) is being evaluated. An interesting comparison can be made between the response of the present companding D/A converter (DAC-88/89) and


Figure 6A: SIgnal-to-total distortion for the DAC-89EX.
the original designs (DAC-86/87) by measuring the systems using constant bit clocking. As was mentioned earlier, the original designs of the converters required a slightly modified clocking scheme to achieve the required system performance. By running each device set at the higher frequency clock for the successive approximation sequence, the effect of the slower settling times and slightly worse chord 0 accuracy can be seen in terms of the system parameters. In Figure 7 it can be seen that the signal-to-distortion curves fall off more rapidly for the older devices at lower input levels.


Figure 7: Signal-to-total distortion for the DAC-86EX.


Figure 7A: Signal-to-total distortion for the DAC-87EX.

The next test results normally shown for "codec" performance are the gain linearity or tracking. As the input signal is reduced in magnitude, the output signal is measured to determine its loss in comparison. Again the CCITT and the Bell System standards differ in the type of input signal being used and the specifications for the measured output. The results in Figure 8 with the 8 -channel system show compliance at all input levels. By comparing the older DAC design to the new version, another effect of the improved accuracy and settling time becomes evident. Expecially at the low input levels ( -55 to \(-60 \mathrm{dBm0}\) ), an obvious improvement is seen at the higher bit rate with the new DAC-89.


Figure 8: Gain tracking for the DAC-88EX.


Figure 8A: Gain tracking for the DAC-89EX.


Figure 8B: Gain tracking for the DAC-86EX.


Figure 8C: Gain tracking for the DAC-87EX.

\section*{ADVANTAGES OF INDIVIDUAL COMPONENTS}

It is important to note that a significant advantage in designing with the individual components is the flexibility it provides. By flexibility, it is meant that, if necessary, each system response characteristic can usually be traced back to the component (or components) affecting the measurement. This allows the designer the freedom of 'fine-tuning' the individual sections to achieve the overall system performance desired. For example, in terms of what was described as the hold settling time of the sample-and-hold circuit, since the timing of the overall design could be altered, the sample-and-hold clocking could be modified to reduce this characteristic. This provided improved system performance with only a minor adjustment in the total system design. Other examples of individual devices being adjusted for optimum performance include the re-design of the companding D/A converter and the de-multiplexer. In each case, it was a result
of being able to control the separate design components that allowed either an improved device or an improvement in the system 'interface' to that device.

Another advantage to the use of individual components is the testing capability. With separate monolithic 'building blocks,' each device can be specified in the characteristics necessary for its proper functioning. By carefully selecting these requirements, the overall system response can also be predicted and guaranteed. PMI has held, and is still involved in, discussions with several of our customers to define those requirements per device to add confidence in the overall circuit designs. The customers can then set up an incoming device test apparatus to measure the significant specifications. All devices can realistically be tested in this manner, more so than expecting to measure system parameters in a large-scale production arrangement. So if the incoming inspection requirements become important to a production system, it could be useful to consider the advantages in testing individual device 'dc' parameters versus the system response.

The final advantage to be discussed is the cost per channel of the shared-channel design. It should be noted that sharedchannel designs have been used in the past mainly because of cost savings over a per-channel arrangement. Even today as monolithic single-channel components become available, there is still a significant cost savings in the monolithic, shared-channel system. On a channel cost for 100 quantity pricing, the present costs show the figure to be under \(\$ 5.00\) per line (Table 3). In larger quantities, the savings obviously are even more. These figures are based on encoding eight channels with each decoding system. Also included in the data are figures showing the total 'chip' area and package sizes required. Reliability of components is based on size of die (silicon) circuitry in combination with the processing methods used. Bipolar is known as a high reliability process.
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Device & Cost at 100 pcs & Quantity Required & Total Cost & Chip Area (mil\({ }^{2}\) ) & Package
Size & Total Chip Area & Total Pins \\
\hline DAC88/89 COMDAC® Converter & \$9.00 & 4 & \$ 36.00 & 9,996 & 18 DIP & 39,984 & 72 \\
\hline SMP81 S/H Amplifier & 9.50 & 3 & 28.50 & 6,966 & 14 DIP & 20,898 & 42 \\
\hline CMP01 Comparator & 4.50 & 3 & 13.50 & 2,730 & 8 TO 99 & 8,190 & 24 \\
\hline 25L02 S.A.R. & 3.30 & 3 & 9.90 & 9,135 & 16 DIP & 27,405 & 48 \\
\hline OP16 Op Amp & 4.50 & 1 & 4.50 & 2,880 & 8 TO 99 & 2,880 & 8 \\
\hline REF02 5 Volt Reference & 5.00 & 1 & 5.00 & 2,520 & 8 TO 99 & 2,520 & 8 \\
\hline \begin{tabular}{l}
24-LINE TOTAL \\
EXCLUDING MULTIPLEXERS
\end{tabular} & & 15 & \$ 97.40 & & & & \\
\hline \begin{tabular}{l}
AVERAGE/LINE \\
EXCLUDING MULTIPLEXERS
\end{tabular} & & 0.63/line & 4.05/Line & & & & \\
\hline MUX88 8-Channel MUX & 7.50 & 3 & 22.50 & 4,838 & 16 DIP & 14,514 & 48 \\
\hline DMX88 8-Channel De-MUX & 7.85 & 3 & 23.55 & 4,838 & 16 DIP & 14,514 & 48 \\
\hline \begin{tabular}{l}
24-LINE TOTAL \\
INCLUDING MULTIPLEXERS
\end{tabular} & & 21 & \$143.45 & & & 130,905 & 298 \\
\hline AVERAGE PER LINE & & & & & & 5,454 & 12.4 \\
\hline AVERAGE/LINE INCLUDING MULTIPLEXERS & & 0.88/line & 5.97 & & & & \\
\hline
\end{tabular}

The pins per channel average gives a relative comparison of circuit board area required to produce the total system layout.

Realistically, there are certain designs that are easier to complete with the use of single-channel "codecs". It is not intended that all encoding or decoding designs must choose between per-channel or multiple-channel. The point that we hope is clear, is that in certain designs, a multiple-channel approach offers advantages in terms of costs, board area, testing and performance. These advantages make the designers work easier and more efficient. By making use of both multiple channel and single-channel designs where applica-
ble, the transformation to digital transmission and switching becomes more cost effective and less difficult to implement.
A statement made earlier was that the companding DAC was originally envisioned as unique for telecommunications. However, several higher frequency systems, not specifically concerned with PCM transmission, have recently considered making use of companding D/A converters as well. These are mentioned to provide a look into possible future uses for faster conversion systems that still wish to conserve bandwidth. The immediate examples being discussed are music or program channels and transmitted TV audio signals. In both instances, more designs are turning to digitizing the analog signals prior to transmission for a variety of rea-


Figure 9 : Eight-channel demonstration system control/clock circuit.
sons. However, in this case, the audio response needs to include signals up to 15 kHz , therefore requiring in most designs, 30 kHz sampling. The advantages to companding converters are the same; minimum bandwidth with constant signal to distortion ratios while providing dynamic range equivalent to higher bit-rates. The problem has been operating most companding converters at 30 kHz or greater. With the individual monolithic approach, this is no problem whatsoever, the 8-channel unit (see Figure 9 for control/clock circuit configuration) described is already converting at a 64 kbps rate. The speed of the bipolar design provides ample conversion time for encoding and decoding these higher data rate samples.
The 30 kHz sampling system is easily configured and the results, so far, have proven very acceptable. The companding approach has moved into areas where higher frequency response (i.e. higher sampling rates) are needed. The companding laws can therefore prove useful for many audio applications, not only PCM switching and carrier systems.

The monolithic shared-channel codec can produce a design alternative that provides economic and reliability advantages in a system design. The components needed are readily available today and are presently being used by several manufacturers.

In the future, shared-channel designs will continue to provide advantages. The expertise now exists to include all circuitry used in encoding "several" channels ( 8 , for example) within a single monolithic device. The same is true for the decoding circuitry. This higher level of integration can provide continued cost savings on a per-channel basis while simplifying system design and layout. Both single-channel and shared-channel components will improve. Engineers designing digital transmission and switching systems must consider many factors in chosing a system configuration, the result hopefully being the most economical and efficient design possible.

\title{
EMI: \\ APPLICATION NOTE 50 A VARIABLE-FREQUENCY, CLOCK RECOVERY CIRCUIT USING THE RPT-81 OR RPT-82
}

\author{
by B.W. Berry
}

This note describes a high-performance clock-recovery circuit, employing an RPT-81 repeater IC and a CMP-01 IC comparator, which helps derive a clock pulse from, and synchronizes it with, an incoming data signal. The circuit accepts a low-level bipolar pulse train ( 35 mV peak-to-peak, minimum) while producing a usable recovered clock signal. Since the circuit also accepts high-level inputs (10V peak-topeak, minimum), it can attain a \(49-\mathrm{dB}\) dynamic range.

The RPT-81 chip is conventionally connected, except that input and output transformers are not required and the (internal) output transistors are left as an open circuit (Figure 1). The recovered clock signal is picked off the RPT-81's clock amplifier (pins 11 and 12) by the CMP-01 comparator.

The comparator's output is basically a square wave at the data rate frequency (which, for this example, is the T1 transmission frequency of \(1.544 \mathrm{Mbits} / \mathrm{s}\) ).
Clock recovery can be best understood by referring to a more detailed diagram of the RPT-81's oscillator section and external tuned circuit (Figure 2). Grounding pin 13 creates a "locked oscillator" operating mode. Floating pin 13 creates a "pulsed tank" operating mode.
In the pulsed-tank mode, the external tuned circuit is stimulated each time the full-wave rectifier demands a current pulse. Between pulses, the tank circuit "rings" at its resonant frequency, damped only by R8 and the on-chip transistor collector resistor R .


Figure 1: The clock-recovery clrcuit shown above will accept a 35 mV peak-to-peak (minimum) blpolar pulse train and produce recovered clock pulses at the data rate frequency ( \(1.544 \mathrm{Mbits} / \mathrm{s}\) for this example). Key waveforms, shown in correct timing relationship, Illustrate the circuit's operation. Comparator CMP-01 provides amplification and offset for a good TTL interface.

In the locked-oscillator mode, the oscillator runs continuously. It is injection-locked to the full-wave rectifier pulses by the second emitter of on-chip transistor Q. The oscillator circuit drives a buffer emitter follower, which in turn drives a clock amplifier. The clock amplifier has a differential output (pins 11 and 12) and squares the sinusoidal oscillations orginating at pin 14.

Since the clock amplitude at pins 11 and 12 is only \(1 \mathrm{Vp}-\mathrm{p}\) around a common-mode dc level of 4.5 V , the CMP-01 comparator provides a good interface to TTL or other logic. A small capacitor, \(\mathrm{C}_{4}\), may be connected across pins 11 and 12 to delay the clock relative to the data.
The circuit shown in Figure 1 does not make use of the data outputs of the repeater IC. However, if a data waveform is required in addition to the clocking pattern, the change in circuit configuration required is minor. By tieing the output leads of the two flip-flops together (pins 8 and 9 ) and adding a 500 ohm pull-up resistor to +5 V , an inverted data waveform is made available.
How "pulsed-tank" and "locked-oscillator" modes are selected is shown in Figure 2. Pickoff points for a regenerated clock signal (within the clock amplifier) are also evident in the diagram.

The circuit described in this note was designed and tested only with alternate-mark-inversion (AMI) codes. However, the system should work equally well with any return-to-zero code and would suit any of the many AMI-code variants. It can handle data rates up to \(2.0 \mathrm{Mbits} / \mathrm{s}\) and uses only a single 5 V supply.
Designs have been tested at frequencies from 64 kHz up to 1.544 MHz by simply modifying the tank circuit. In all cases, performance met desired expectations.

\(120 \mu\) A CURRENT PULSE
FROM FULL-WAVE RECTIFIER
stimulates pulsed.tank
OSCILLATOR MODE

Figure 2: Detalled view of the RPT-81's oscillator and clock amplifier shows how "pulsed-tank" and "lockedoscillator" modes are selected. Pickoff points for a regenerated clock signal (within the clock amplifier) are also evident.

\section*{APPLICATION NOTE 53} SAMPLE/HOLD CIRCUIT MONITORS
TWO INPUT SIGNALS AND TRACKS THE
SMALLER OR LARGER SIGNAL

\author{
By Gary J. Grandbois David Gillooly
}

\section*{INTRODUCTION}

In control applications involving two sensors it may be necessary to select the smaller or larger of the two sensor signals for control purposes. Possible applications include electronic automobile antiskid control, depth measurement and temperature monitoring. Automatic selection of the signal of interest eliminates the wasteful and expensive hardware and software duplication needed to monitor, digitize and evaluate the two signals.
The circuit described provides a two channel sample and hold amplifier that automatically tracks the larger or smaller (user programmed) of two input signals. It is implemented with only one integrated circuit which can replace up to three IC packages that would be necessary (dual switch, comparator, quad op amp) in other implementations. This IC, the GAP-01, contains a comparator and two transconductance input amplifiers (A \& B), whose outputs are switched by internal current mode switches into the voltage follower output buffer (C). Two digitally selectable signal paths through the device are possible via the Channel A, Channel B control signals.
Circuit operation is straight forward. In Figure 1, the signal paths through Channel \(A\) and Channel \(B\) are configured for gains of +1 . The comparator monitors the input signals
relative magnitudes. With the MIN/MAX control in the "Minimum Track" position (MAXIMUM/MINIMUM \(=\) " 0 "), and the system in "TRACK" (TRACK/ \(\overline{\mathrm{HOLD}}=\) " 1 "). The minimum or smaller of the two input signals, \(A\) or \(B\), is present at the GAP-01 output (Photograph 1). A "1" comparator output indicates input \(B\) is less than input \(A\).


Photograph 1. Minimum Value Track/Hold.


Figure 1. Minimum/Maximum Value Track/Hold.

By setting MAXIMUM/MINIMUM to " 1 " the larger of the two input signals is tracked (Photograph 2). The exclusive "OR" gate simply inverts the comparator output.


Photograph 2. Maximum Value Track/Hold.

Gains other than +1 are achievable by changing the GAP-01 feedback ratio as shown in Figure 2.

By setting the TRACK/ \(\overline{H O L D}\) control to " 0 " both the \(A\) and \(B\) amplifier outputs are disconnected from the output buffer amplifier input, thus putting the system into "hold and
maintaining the last output stored on the external capacitor \(\mathrm{C}_{\mathrm{H}}\). This capacitor serves both as a loop compensation and hold or storage capacitor. (Photographs 1 and 2) Droop rates of \(0.2 \mathrm{mV} / \mathrm{msec}\) are typical.
This powerful minimum/maximum track and hold system is easily constructed from a new general purpose integrated circuit.


Figure 2. Alternate Gain Configuration.
\begin{tabular}{|c|c|}
\hline - \% ORDERING INFORMATION & 2 \\
\hline & \\
\hline ( O.A.PROGRAM & 3 \\
\hline & \\
\hline ( I.C. CROSS REFERENCE & 4 \\
\hline & \\
\hline - OPERATIONALAMPLIFIERS & 5 \\
\hline & \\
\hline 2- BUFFERS (VOLTAGE FOLLOWERS) & 6 \\
\hline & \\
\hline COMPARATORS & 7 \\
\hline & \\
\hline - MATCHED TRANSISTORS & 8 \\
\hline & \\
\hline - VOLTAGE REFERENCES & 9 \\
\hline & \\
\hline - D/A CONVERTERS & 10 \\
\hline & \\
\hline - MULTIPLEXERS/ANALOG SWITCHES & 11 \\
\hline & \\
\hline - SAMPLE AND HOLD AMPLIFIERS & 12 \\
\hline & \\
\hline - TELECOMMUNICATIONS & 13 \\
\hline & \\
\hline CUSTOM WAFER FAB & 14 \\
\hline & \\
\hline - APPLICATION NOTES & 15 \\
\hline & \\
\hline PACKAGE INFORMATION & \\
\hline & \\
\hline SALES OFFICES, REPRESENTATIVES AND DISTRIBUTORS & 17 \\
\hline
\end{tabular}

\section*{PACKAGE INFORMATION}
INDEX
PRODUCT TITLE PAGE
Mechanical Dimensions - CANS TO-78 (H) ..... 16-3
TO-99 (J) ..... 16-3
TO-100 (K) ..... 16-3
Mechanical Dimensions - DIP's
8-Pin Epoxy B Mini-DIP ..... 16-4
8-Pin Hermetic DIP (Z) ..... 16-4
14-Pin Hermetic Dual-in-Line ( \(Y\) ) ..... 16-5
16-Pin Hermetic Dual-in-Line (Q) ..... 16-5
18-Pin Hermetic Dual-in-Line (X) ..... 16-5
20-Pin Hermetic Dual-in-Line (R) ..... 16-6
24-Pin Hermetic Dual-in-Line (V) ..... 16-6
28-Pin Hermetic Dual-in-Line (T) ..... 16-6
Mechanical Dimensions - FLATPACKS
10-Pin Hermetic Flatpack (L) ..... 16-7
14-Pin Hermetic Flatpack (M) ..... 16-7
24-Pin Hermetic Flatpack (N) ..... 16-7
\begin{tabular}{cl}
\hline \multicolumn{2}{l}{ PACKAGE } \\
\hline DESCRIPTION \\
\hline J & 6-Pin TO-78 \\
\hline K & 8-Pin TO-99 \\
\hline L & 10-Pin TO-100 \\
\hline M & 14-Pin Hermetic Flatpack \\
\hline N & 24-Pin Hermetic Flatpack \\
\hline Y & 14-Pin Hermetic Flatpack DIP \\
\hline Q & 16-Pin Hermitic DIP \\
\hline R & 20-Pin Hermetic DIP \\
\hline T & 28-Pin Hermetic DIP \\
\hline X & 18-Pin Hermetic DIP \\
\hline V & 24-Pin Hermetic DIP \\
\hline P & Epoxy B DIP (P is used for any plastic pkg.) \\
\hline\(Z\) & 8-Pin Hermetic DIP
\end{tabular}

\section*{MECHANICAL DIMENSIONS - CANS}

TO-78 (H)


TO-99 (J)


TO-100 (K)


\section*{8-PIN EPOXY B MINI DIP}


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE,

\section*{8-PIN HERMETIC DIP (Z)}


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED.
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE

\section*{14-PIN HERMETIC DUAL-IN-LINE (Y)}


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED.
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE.

\section*{16-PIN HERMETIC DUAL-IN-LINE (Q)}


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED. *LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE.

\section*{18-PIN HERMETIC DUAL-IN-LINE (X)}


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED.
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE.

\section*{MECHANICAL DIMENSIONS - DIP'S}

\section*{20-PIN HERMETIC DUAL-IN-LINE (R)}


24-PIN HERMETIC DUAL-IN-LINE (V)


\section*{28-PIN HERMETIC DUAL-IN-LINE (T)}


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED.
*LEADS WITHIN 0.007 OF TRUE POSITION (TP) AT GAUGE PLANE.


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED.
*LEAD AND BODY IRREGULARITIES PERMITTED IN THIS ZONE.
*LEADS WITHIN 0.005 RADIUS OF TRUE POSITION **LEADS WITHIN 0.005 RADIUS OF TRUE POSITION.

14-PIN HERMETIC FLATPACK (M)


NOTE: DIMENSIONS IN INCHES UNLESS OTHERWISE NOTED.

\section*{24-PIN HERMETIC FLATPACK (N)}


16
\begin{tabular}{|lr|}
\hline ORDERING INFORMATION & 2 \\
\hline Q.A. PROGRAM \\
\hline I.C.CROSS REFERENCE \\
\hline OPERATIONAL AMPLIFIERS \\
\hline BUFFERS (VOLTAGE FOLLOWERS) \\
\hline
\end{tabular}

MATCHED TRANSISTORS


NORTH AMERICAN SALES OFFICES AND REPRESENTATIVES

\section*{CORPORATE \\ headquarters \\ 1500 Space Park Drive \\ Santa Clara, CA 95050 \\ TWX: 910-338-0218}

\section*{ALABAMA}

HUNTSVILLE
EMA
2309 Starmount Circle
Huntsville, AL 35801
(205) 533-6640

\section*{ARIZONA}

SCOTTSDALE
PMI SALES OFFICE
8526 E. Monterey Way 8526 E. Monterey Way
Scottsdale, AZ 85251
(602) 941-1946

\section*{CALIFORNIA}

LOS ANGELES
PMI SALES OFFICE
6033 W. Century Blva., Suite 595
Los Angeles, CA 90045
(213) 642-0142

TWX 910-328-6591

\section*{SANTA CLARA}

PMI SALES OFFICE
2700 Augustine Dr., Suite 241
Santa Clara, CA 95051 (408) 727-6616

\section*{SAN DIEGO}

L \& S ASSOCIATES
11772 Sorrento Valley Rd., Suite 235 San Diego, CA 92121
San Diego, CA 92121
(714) 455-0055 TWX 910-322-1730

\section*{COLORADO}

LITTLETON
PMI SALES OFFICE 7488 W. Roxbury PI.,
Littleton, CO 80123
(303) 979-8533

\section*{CONNECTICUT}

UNIONVILLE
PMI SALES OFFICE
P.O. Box 43

Unionville, CT 06085
(203) 673-9995

\section*{FLORIDA}

CORAL SPRINGS
PMI SALES OFFICE
P.O. Box 8851

Coral Springs, FL 33065
(800) 323-8755

\section*{LONGWOOD}

PMI SALES OFFICE
115 Lea Ave.
Longwood, FL 32750
(305) 331-5133, (800) 323-8755

\section*{GEORGIA}

\section*{NORCROSS}

EMA
6445 Hillandale Dr.
Norcross, GA 30092
(404) 449-9430

\section*{ILLINOIS}

SCHAUMBURG
PMI SALES OFFICE
1325 Remington Rd., Suite "D"
Schaumburg, IL 60195
(312) 885-8440

\section*{INDIANA}
iNDIANAPOLIS
PMI SALES OFFICE
P.O. Box 40805

Indianapolis, IN 45620
(800) 323-8755

\section*{IOWA}

PMI SALES OFFICE
1325 Remington Rd., Suite "D"
Schaumburg, IL 60195
(312) 885-8440, (800) 323-8755

\section*{KANSAS}

MERRIAM
PMI SALES OFFICE
9103 W. 72nd St
Merriam, KS 66204
(800) 323-8755

\section*{MARYLAND}

BALTIMORE
PMI SALES OFFICE
P.O. Box 355

Lutherville, MD 21093
(301) 882-9222

\section*{MASSACHUSETTS}

\section*{BOSTON}

PMI SALES OFFICE
16 Boston Post Rd.
Wayland, MA 01778
(617) 655-8900

\section*{MICHIGAN}

BRIGHTON
PMI SALES OFFICE
7323 Cowell Rd.
Brighton, MI 48116
(800) 323-8755

\section*{MINNESOTA}

MINNEAPOLIS
PMI SALES OFFICE
P.O. Box 20730

Bloomington, MN 55420
(612) 944-7626, (800) 323-8755

\section*{MISSISSIPPI}

MISS
2309
2309 Starmount Circle
Huntsville, AL 35801
(205) 533-6640

\section*{MISSOURI}

PMI SALES OFFICE
9103 W. 72nd St.
Merriam, KS 66204
(800) 323-8755

\section*{NEW MEXICO}

ALBUQUERQUE
BFA CORPORATION
1704 Moon, N.E
Albuquerque, NM 87112
(505) 292-1212 TWX 910-989-1157

PMI SALES OFFICE
8526 E. Monterey Way
Scottsdale, AZ 85251
(602) 941-1946
\begin{tabular}{|c|c|}
\hline NEW YORK & TENNESEE \\
\hline EAST SYRACUSE & JONESBORO \\
\hline L-Mar ASSOCIATES, INC. & EMA \\
\hline 216 Tilden Dr. & Route 8, Dogwood Vig. \\
\hline East Syracuse, NY 13057 & Jonesboro, TN 37659 \\
\hline (315) 437-7779 & (615) 753-8861 \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
HICKSVILLE \\
J-SQUARE MARKETING, INC. \\
161-C Levittown Pkwy. \\
Hicksville, NY 11801 \\
(516) 935-3200 TWX 510-221-2136
\end{tabular}} & TEXAS \\
\hline &  \\
\hline & DALLAS \\
\hline & PMI SALES OFFICE \\
\hline & 11325 Pegasus St., Suite W-244 Dallas, TX 75238 \\
\hline ROCHESTER & (214) 357-1581, (800) 323-8755 \\
\hline L-Mar ASSOCIATES, INC. & HOUSTON \\
\hline 4515 Culver Rd., & PMI SALES OFFICE \\
\hline Rochester, NY 14622 & P.O. Box 12423 \\
\hline (716) 544-8000 TWX 510-253-0943 & \begin{tabular}{l}
Houston, TX 77217-2423 \\
(713) 481-6460, (800) 323-8755
\end{tabular} \\
\hline \multicolumn{2}{|l|}{NORTH CAROLINA} \\
\hline GREENSBORO & UTAH \\
\hline EMA & PMI SALES OFFICE \\
\hline 4503 Highberry Rd. & 7488 W. Roxbury Place \\
\hline Greensboro, NC 27410 (919) 854-0060 & Littleton, CO 80123
(303) 979-8533 \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
PMI SALES OFFICE \\
1325 Remington Rd., Suite "D" \\
Schaumburg, IL 60195 \\
(312) 885-8440
\end{tabular}} & \multirow[t]{6}{*}{\begin{tabular}{l}
WASHINGTON RENTON \\
PMI SALES OFFICE \\
P.O. Box 2246 \\
Renton, WA 98056 \\
(206) 641-6008
\end{tabular}} \\
\hline & \\
\hline & \\
\hline & \\
\hline & \\
\hline NORTH DAKOTA & \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
PMI SALES OFFICE \\
P.O. Box 20730 \\
Bloomington, MN 55420 \\
(612) 944-7626, (80C) 323-8755
\end{tabular}} & \\
\hline & \\
\hline & MANITOBA \\
\hline & PMI SALES OFFICE \\
\hline & P.O. Box 20730 \\
\hline OHIO & Bloomington, MN 55420 \\
\hline \multirow[t]{2}{*}{CLEVELAND} & (612) 944-7626, (312) 885-8440 \\
\hline & \multirow[t]{2}{*}{\begin{tabular}{l}
ONTARIO \\
SOURCE ELECTRONICS LIMITED
\end{tabular}} \\
\hline 1325 Remington Rd., Suite "D" & \\
\hline \multirow[t]{2}{*}{Schaumburg, IL 60195 (800) 323-8755} & 83 Galaxy Blvd., Unit 9 \\
\hline & Rexdale, Ontario M9W 5X6 \\
\hline COLUMBUS & (416) 675-6235 \\
\hline \multirow[t]{2}{*}{DEL STEFFEN \& ASSOCIATES
173 Otterbein Dr.} & PMI SALES OFFICE \\
\hline & 16 Boston Post Rd. \\
\hline Lexington, OH 44904 & Wayland, MA 01778 \\
\hline (419) 884-2313 & (617) 655-8900 \\
\hline \multirow[t]{5}{*}{\begin{tabular}{l}
DAYTON \\
DEL STEFFEN \& ASSOCIATES \\
1201 E. David Rd. \\
Dayton, OH 45429 \\
(513) 293-3145
\end{tabular}} & SASKATCHEWAN \\
\hline & PMI SALES OFFICE \\
\hline & P.O. Box 20730 \\
\hline & Bloomington, MN 55420 \\
\hline & (612) 944-7626, (312) 885-8440 \\
\hline \multicolumn{2}{|l|}{OKLAHOMA} \\
\hline \multicolumn{2}{|l|}{PMI SALES OFFICE} \\
\hline \multicolumn{2}{|l|}{9103 W. 72nd St.} \\
\hline \multicolumn{2}{|l|}{Merriam, KS 66204} \\
\hline \multicolumn{2}{|l|}{PENNSYLVANIA} \\
\hline \multicolumn{2}{|l|}{CORNWELLS HEIGHTS} \\
\hline \multicolumn{2}{|l|}{PMI SALES OFFICE} \\
\hline \multicolumn{2}{|l|}{3466 Progress Dr.} \\
\hline \multicolumn{2}{|l|}{Cornwells Heights, PA 19020} \\
\hline \multicolumn{2}{|l|}{(215) 639-9595} \\
\hline \multicolumn{2}{|l|}{SOUTH CAROLINA} \\
\hline \multicolumn{2}{|l|}{EMA} \\
\hline \multicolumn{2}{|l|}{4503 Highberry Rd.} \\
\hline \multicolumn{2}{|l|}{Greensboro, NC 27410} \\
\hline \multicolumn{2}{|l|}{} \\
\hline \multicolumn{2}{|l|}{SOUTH DAKOTA} \\
\hline \multicolumn{2}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
PMI SALES OFFICE \\
P.O. Box 20730 \\
Bloomington, MN 55420 \\
(612) 944-7626, (800) 323-8755
\end{tabular}}} \\
\hline & \\
\hline & \\
\hline
\end{tabular}

\section*{AUTHORIZED DISTRIBUTORS}

\section*{ALABAMA}

HUNTSVILLE
HALL-MARK ELECTRONICS
4900 Bradford Dr.
Huntsville, AL 35807
(205) 827-8700 TWX 810-726-2187

\section*{HUNTSVILLE}

PIONEER ELECTRONICS
1207 Putman Dr., N.W
Huntsville, AL 35805 (205) 837-9300 TWX 810-726-2197

\section*{ARIZONA}

\section*{PHOENIX}

WYLE DISTRIBUTION GROUP
8155 No. 24th Ave.
Phoenix, AZ 85021
(602) 249-2232 TWX 910-951-4282

\section*{PHOENIX}

DIPLOMAT WESTATES
18401 N. 25th Ave., Suite B
Phoenix, AZ 85023
(602) 866-7525, (602) 242-2941

\section*{tempe}

BELL INDUSTRIES
521 S. 48th St., Bldg. \# 107
Tempe, AZ 85281
(602) 966-7800 TWX 910-950-0133

\section*{CALIFORNIA}

CHATSWORTH
DIPLOMAT WESTATES
20151 Bahama St.
Chatsworth, CA 91311
(213) 341-4411 TLX 67-7069

\section*{Chatsworth}

ANTHEM ELECTRONICS
21730 Nordhoff St.
Chatsworth, CA 91311
(213) 700-1000 TWX 910-493-2083

\section*{COSTA MESA}

DIPLOMAT WESTATES
3001 Redhill Ave., Bldg. 3, Suite 107
Costa Mesa, CA 92626
(714) 549-8401

EL SEGUNDO
WYLE DISTRIBUTION GROUP
124 Maryland St.
EI Segundo, CA 90245
(213) 322-8100 TWX 910-348-7111

\section*{GARDENA}

BELL INDUSTRIES
306 E. Alondra Blvo
Gardena, CA 90247
(213) 515-1800 TWX 910-346-6336

\section*{SAN DIEGO}

ANTHEM ELECTRONICS
4125 Sorrento Valley Blvd.
San Diego, CA 92121
(714) 279-5200 TWX 910-335-1515

\section*{CALIFORNIA}

SAN DIEGO
DIPLOMAT WESTATES
9787 Aero Dr., Suite E
San Diego, CA 92123
(714) 292-5693

\section*{SAN DIEGO}

WYLE DISTRIBUTION GROUP
9525 Chesapeake Dr.
San Diego, CA 92123
(714) 565-9171 TWX 910-335-1590

\section*{SAN JOSE}

ANTHEM ELECTRONICS
174 Component Dr.
San Jose, CA 95131
(408) 946-8000 TWX 910-338-2038

SANTA CLARA
WYLE DISTRIBUTION GROUP
3000 Bowers Ave.
Santa Clara, CA 95052 (408) 727-2500 TWX 910-338-0296

\section*{SUNNYVALE}

BELL INDUSTRIES
1161 N. Fairoaks Ave.
Sunnyvale, CA 94086 (408) 734-8570 TWX 910-339-9378

\section*{SUNNYVALE}

DIPLOMAT WESTATES
1283-F Mountain View-Alviso Rd.
Sunnyvale, CA 94086
(408) 744-1555 TLX 352-046

\section*{TUSTIN}

ANTHEM ELECTRONICS
2661 Dow Ave.
Tustin, CA 92680
(714) 730-8000 TWX 910-595-1583

\section*{COLORADO}

DENVER
HALL-MARK ELECTRONICS
1820 S. Sheridan Blvd., Suite 206
Denver, CO 80226
(303) 934-5859
(800) 332-9326 (CO only)

\section*{THORNTON}

WYLE DISTRIBUTION GROUP
451 E. 124th Ave.
Thornton, CO 80241
(303) 457-WYLE

WHEAT RIDGE
bELL INDUSTRIES
8155 W. 48th Ave.
Wheat Ridge, CO 80033
(303) 424-1985 TWX 910-938-0393

\section*{CONNECTICUT}

\section*{NORWALK}

HARVEY ELECTRONICS
112 Main St.
Norwalk, CT 06851
(203) 853-1515 TWX 710-468-3373

\section*{FLORIDA}

FT. LAUDERDALE
HALL-MARK ELECTRONICS
1671 W. McNab Rd.
Ft. Lauderdale, FL 33309
(305) 971-9280 TWX 510-956-9720

\section*{ORLANDO}

HALL-MARK ELECTRONICS
7233 Lake Ellenor Dr.
Orlando, FL 32809
(305) 855-4020 TWX 810-850-0105

\section*{ORLANDO}

PIONEER ELECTRONICS
6220 S. Orange Blossom Trail,
Suite 412
Orlando, FL 32809
(305) 859-3600 TWX 810-850-0177

\section*{GEORGIA}

NORCROSS
HALL-MARK ELECTRONICS
6410 Atlantic Blvd., Suite 115
Norcross, GA 30071
(404) 447-8000 TWX 810-766-4510

\section*{ILLINOIS}

BENSENVILLE
HALL-MARK ELECTRONICS
1177 Industrial Dr.
Bensenville, IL 60106
(312) 860-3800 TWX 910-651-0185

ELK GROVE VILLAGE
PIONEER ELECTRONICS
1551 Carmen Dr.
Elk Grove Village, IL 60007
(312) 437-9680 TWX 910-222-1834

\section*{INDIANA}

INDIANAPOLIS
PIONEER ELECTRONICS
6408 Castle Place Dr.
Indianapolis, IN 46250
(317) 849-7300 TWX 810-260-1794

\section*{KANSAS}

LENEXA
HALL-MARK ELECTRONICS
10815 Lakeview Dr.
Lenexa, KS 66219
(913) 888-4747 TWX 910-749-6620

\section*{MARYLAND}

BALTIMORE
HALL-MARK ELECTRONICS
6655 Amberton Dr.
Baltimore, MD 21227
(301) 796-9300 TWX 710-862-1942

\section*{GAITHERSBURG}

PIONEER ELECTRONICS
9100 Gaither Rd.
Gaithersburg, MD 20817
(301) 948-0710 TWX 710-828-0545

MASSACHUSETTS
LEXINGTON
HARVEY ELECTRONICS
44 Hartwell Ave.
Lexington, MA 02173
(617) 861-9200 TWX 710-326-6617

NORWOOD
GERBER ELECTRONICS
128 Carnegie Row
Norwood, MA 02062
(617) 769-6000 TWX 710-336-1987

WESTBOROUGH
FUTURE ELECTRONICS
133 Flanders Rd.
Westborough, MA 01581
(617) 366-2400 TWX 710-390-0374

MICHIGAN
Livonia
PIONEER ELECTRONICS
13485 Stamford
Livonia, MI 48150
(313) 525-1800 TWX 810-242-3271

\section*{MINNESOTA}

BLOOMINGTON
HALL-MARK ELECTRONICS
7838 12th Ave.
So. Bloomington, MN 55802
(612) 854-4747 TWX 910-576-3187

\section*{MINNETONKA}

PIONEER ELECTRONICS
10203 Bren Road East
Minnetonka, MN 55343
(612) 935-5444 TWX 910-576-2738

\section*{MISSOURI}

HALL-MARK ELECTRONICS
13789 Rider Trail
Earth City, MO 63045
(314) 291-5350 TWX 910-762-0672

NEW JERSEY
PINE BROOK
HARVEY ELECTRONICS
45 Route 46
Pine Brook, NJ 07058
(201) 575-3510 TWX 710-734-4382

CHERRY HILL
HALL-MARK ELECTRONICS
2091 Springdale Rd.
Cherry Hill, NJ 08003
(609) 424-7300 TWX 710-940-0660

\section*{NEW MEXICO}

ALBUQUERQUE
ALLIANCE ELECTRONICS, INC.
11030 Cochiti S.E.
Albuquerque, NM 87123
(505) 292-3360, (800) 545-6288

TWX 910-989-1151
ALBUQUERQUE
BELL INDUSTRIES
11728 Linn N.E.
Ali uquerque, NM 87123
(505) 292-2700 TWX 910-989-0625

\section*{NEW YORK}

BINGHAMTON
HARVEY ELECTRONICS
P.O. Box 1208, Vestal Parkway E

Binghamton, NY 13902
607) 748-8211 TWX 510-252-0893

\section*{FAIRPORT}

HARVEY ELECTRONICS
840 Fairport Park
Fairport, NY 14450
716) 381-7070 TWX 510-253-7001

\section*{WOODBURY}

HARVEY ELECTRONICS
60 Crossway Park West
Woodbury, NY 11797
516) 921-8700 TWX 510-221-2184

\section*{NORTH CAROLINA}

\section*{GREENSBORO}

PIONEER ELECTRONICS
103 Industrial Ave.
Greensboro, NC 27406
919) 273-4441 TWX 510-925-1114

\section*{RALEIGH}

HALL-MARK ELECTRONICS
1208 Front St., Bldg. K
Raleigh, NC 27609
(919) 832-4465 TWX 510-928-1831

\section*{OHIO}

CLEVELAND
PIONEER ELECTRONICS
4800 E. 131st St
Cleveland, OH 44105
(216) 587-3600 TWX 810-422-2211

\section*{DAYTON}

PIONEER ELECTRONICS
4433 Interpoint Blvd
Dayton, OH 45424
(513) 236-9900 TWX 810-459-1622

\section*{HIGHLAND HEIGHTS}

HALL-MARK ELECTRONICS
175 Alpha Park
Highland Heights, OH 44143
(216) 473-2907

WESTERVILLE
HALL-MARK ELECTRONICS
6130 Sunburry Rd., Suite B
Westerville, OH 43081
614) 891-4555

\section*{OKLAHOMA}

TULSA
HALL-MARK ELECTRONICS
5460 S. 103rd East Ave
Tulsa, OK 74145
918) 835-8458 TWX 910-845-2290

\section*{PENNSYLVANIA}

\section*{HORSHAM}

PIONEER ELECTRONICS
261 Gibralter Rd.
Horsham, PA 19044
215) 674-4000 TWX 510-665-6778

PITTSBURGH
PIONEER ELECTRONICS
259 Kappa Dr.
Pittsburgh, PA 15238
412) 782-2300 TWX 710-795-3122

\section*{TEXAS}

AUSTIN
HALL-MARK ELECTRONICS
12211 Technology Blvd.
Austin, TX 78759
(512) 258-8848 TWX 910-874-2010

\section*{DALLAS}

HALL-MARK ELECTRONICS
11333 Pagemill Dr
Dallas, TX 75222
(214) 343-5000 TWX 910-867-4775

\section*{HOUSTON}

HALL-MARK ELECTRONICS
8000 Westglen
Houston, TX 77063
(713) 781-6100 TWX 910-881-2711

HOUSTON
PIONEER ELECTRONICS
5853 Point West Dr.
Houston, TX 77036
(713) 988-5555 TWX 910-881-1606

\section*{UTAH}

SALT LAKE CITY
BELL INDUSTRIES
3639 W. 2150 South
Salt Lake City, UT 84120
(801) 972-6969 TWX 910-925-5686

\section*{WASHINGTON}

\section*{BELLEVUE}

WYLE DISTRIBUTION GROUP
1750 132nd Ave. N.E
Bellevue, WA 98005
(206) 453-8300 TWX 910-443-2526

\section*{WISCONSIN}

OAK CREEK
HALL-MARK ELECTRONICS
9667 S. 20th St
Oak Creek, WI 53154
(414) 761-3000

\section*{CANADA}

\section*{ALBERTA}

FUTURE ELECTRONICS INC.
5809 MacLeod Trail South, Unit 109
Calgary, Alberta T2H 0J9 (403) 259-6408 TWX 610-821-1927

\section*{ALberta}

INTEK ELECTRONICS LTD
4616-99th St.
Edmonton, Alberta T6E 5H5
403) 437-2755 TWX 610-831-1101

TLX 037-2970

\section*{BRITISH COLUMBIA}

FUTURE ELECTRONICS, INC.
3070 Kingsway
Vancouver, BC V5R 537
(604) 438-5545 TWX 610-922-1668

\section*{BRITISH COLUMBIA}

INTEK ELECTRONICS LTD.
8385 St. George St. \#10
Vancouver, BC V5X 4P3
604) 324-6831 TWX 610-922-5032

TLX 04-507578

\section*{CANADA}

ONTARIO
FUTURE ELECTRONICS, INC
Baxter Centre, 1050 Baxter Rd
Ottawa, Ontario K2C 3P2 (613) 820-8313 TWX 610-563-1697 ONTARIO
FUTURE ELECTRONICS, INC.
4800 Dufferin St.
Downsview, Ontario M3H 5S8 (416) 663-5563 TWX 610-491-1470

QUEBEC (MONTREAL)
FUTURE ELECTRONICS, INC
237 Hymus Blvd.
Pointe Claire, Quebec H9R 5C7 (514) 694-7710 TWX 610-421-3251

\section*{INTERNATIONAL \\ REPRESENTATIVES}

EUROPEAN
headauarters
BOURNS AG
Zugerstrasse 74
6340 Baar
Switzerland
Phone: 042-33 3333
Telex: 868722

\section*{AUSTRALIA}

VSI Electronics (Pty) Ltd.
21 Chandos Street
Crows Nest NSW 2065
Tecnico Electronics
53 Carrington Road
Marrickville, NSW 2204
Tecnico Electronics
2 High Street
Northcote

\section*{AUSTRIA}

Ing. Otto Folger
Elektronische Geräte
Blindengasse 36
1080 Vienna
Phone: 0222-43 2639
Telex: 131882

\section*{BENELUX}

Bourns (Nederland) B.V
Van Tuyl van Serooskerkestr. 85
P.O. Box 37

2270 AA Voorburg
Phone: 070-87 4400
Telex: 32023

\section*{DENMARK}

Tage Olsen A/S
Ballerup Byvej 222
2750 Ballerup
Phone: 02-65 8111
Telex: 35293
EASTERN EUROPE
Eltrans
Handelsgeselischaft mbH
Stuwerstrasse 1-3
1020 Vienna
Phone: 0222-24 7137
Telex: 131487

\section*{FINLAND}

Insele Oy
Kumpulantie 1
00520 Helsinki 52
Phone: 80-73 5774
Telex: 122217
\begin{tabular}{|c|c|}
\hline FRANCE & KOREA \\
\hline Ohmic SA & Samco International \\
\hline 21/23 rue des Ardennes & 342 Madison Avenue \\
\hline 75019 Paris & New York, NY 10017 \\
\hline Phone: 01-203 9633 & Phone: (212) 687-8929 \\
\hline Telex: 230008 & Telex: 62559 WUI \\
\hline & Cable "SAMCOIN" New York \\
\hline GERMANY & Samco Affiliate \\
\hline Bourns GmbH & Hansun International \\
\hline Postfach 1155 & CPO Box 2983 Seoul \\
\hline Eberhardstrasse 63 & Telex: 28-0958 \\
\hline 7000 Stuttgart 1 & \\
\hline Phone: 0711-24 2936 & \\
\hline Telex: 721556 & NORWAY \\
\hline & AS Kjell Bakke \\
\hline GREECE & Tekniske Agenturer \\
\hline Germanis Co. & Nygt 48, P.O. Box 143 \\
\hline Trade of Electronic Gear & 2011 Strommen \\
\hline Aristotelous St. 47-49 & \begin{tabular}{l}
Phone: 02-71 1872 \\
Telex: 19407
\end{tabular} \\
\hline P.O. Box 1209 & \\
\hline Athens & \\
\hline Phone: 01-821 5825 & PORTUGAL \\
\hline Telex: 219179 & Telectra S.A.R.L. \\
\hline & Rua Rodrigo da Fonseca 103 \\
\hline HONG KONG & Lisbon 1 \\
\hline Samco International & Phone: 19-68 6072 \\
\hline 342 Madison Avenue & Telex: 12598 \\
\hline New York, NY 10017 & \\
\hline Phone: (212) 687-8929 & \\
\hline Telex: 62559 WUI & SINGAPORE \\
\hline Cable "SAMCOIN" New York & Samco International 342 Madison Avenue \\
\hline INDIA & New York, NY 10017 \\
\hline Hind Industrial \& Mercantile Corp. & Phone: (212) 687-8929 \\
\hline Private L.T.D. & Telex: 62559 WUI \\
\hline 205-A, Dr. Annie Besant Rd. & Cable "SAMCOIN" New York \\
\hline Bombay 400018 & \\
\hline Phone: 373544 & SOUTH AFRICA \\
\hline Telegram: 'ADEK' Worli-Bombay & Associated Electronics (Pty) Ltd. \\
\hline Fegu Electronics, Inc. & P.O. Box 31094, Braamfontein 2017 \\
\hline 3308 Middlefield Rd. & Associated House, 150 Caroline St. \\
\hline Palo Alto, CA 94306 & Brixton, Johannesburg \\
\hline Phone: 493-3480 & Phone: 8391824 Telex: 88432 \\
\hline ISRAEL & \\
\hline Rapac Electronics Ltd. & SPAIN \\
\hline Components Division & Hispano Electronica S.A. \\
\hline 12 Kehilat Venezia Street & Poligono industrial Urtinsa \\
\hline P.O. Box 18053 & Apartado de Correos 48 \\
\hline 61180 Tel Aviv & Alcorcon (Madrid) \\
\hline Phone: 03-47 7115 & Phone: 01-619 4108 \\
\hline Telex: 33528 & Telex: 42634 \\
\hline ITALY & \\
\hline Technic S.r.L. & SWEDEN \\
\hline Via Brembo 21 & Bexab Elektronik AB \\
\hline 21-20139 Milan & P.O. Box 2101 \\
\hline Phone: 02-569 5746 & 18302 Taby \\
\hline Telex: 316651 & Phone: 08-768 0560 Telex: 10912 \\
\hline JAPAN & \\
\hline Nippon PMI Corporation & SWITZERLAND \\
\hline Haratetsu Building & Bourns (Schweiz) AG \\
\hline 4-1-11, Kudan Kita & Zugerstrasse 74 \\
\hline Chiyodaku, Tokyo & 6340 Baar \\
\hline Phone: (03) 234-1411 & Phone: 042-33 3333 \\
\hline Telex: 781 J 27632 & Telex: 868722 \\
\hline
\end{tabular}

FRANCE
21/23 rue des Ardennes
75019 Paris
hone: 01-203 9633

\section*{GERMANY}

Bourns GmbH
Postrach 1155
berhardstrasse 6
Phone: \(0711-24\)
Telex: 721556

\section*{GREECE}

Trade of Electronic Gear
Aristotelous St. 47-49
P.O. Box 1209

Athens
Phone: 01-821 5825
Telex: 219179

\section*{HONG KONG}

Samco International
32 Madison Avenue
New York, NY 10017
Telex: 62559 WUI
Cable "SAMCOIN" New York
INDIA
Hind Industrial \& Mercantile Corp.
Private L.T.D.
nie Besant Rd
Phone: 373544
Telegram: 'ADEK' Worli-Bombay
Fegu Electronics, Inc
Fiddiefield Rd.
hone: 493-3480

\section*{SRAEL}

Rapac Electronics Ltd.
Components Division
zia Street
1180 Tel Aviv
Phone: 03-47 7115
Telex: 33528

Technic S.r.
-20139 Milan
Phone: 02-569 5746
Telex: 316651

Nippon PMI Corporation
Haratetsu Building
-1-11, Kudan Kita
Chiyodaku, Tokyo
hone: (03) 234-141
Telex: 781 J 27632

\section*{TAIWAN}

Samco International
342 Madison Avenue
New York, NY 10017
Phone: (212) 687-8929
Telex: 62559 WUI
Cable "SAMCOIN" New York
Mao Shing Enterprises Co., Ltd.
6-3 No. 9 Nanking East Rd., S.e.c.
Mei-Lo Nanking Building
Taipei
Republic of China

\section*{TURKEY}

NEL, Nükleer Elektronik Ltd
Sümer Sokak No. 42
Yenisehir-Ankara
Phone: 041-30 1510
Telex: 42229

\section*{UNITED KINGDOM}

Bourns Electronics Ltd.
Hodford House
17/27 High Street
Hounslow, Middlesex TW3 1TE
Phone: 01-572 6531
Telex: 264485

\section*{YUGOSLAVIA}

Podravka-Unitrade
Sektor inozemna zastupstva
P.O. Box 619

Mazuranicev trg 3
41001 Zagreb
Phone: 041-41 9284
Telex: 22235```


[^0]:    *Maximum allowable number of failures.

[^1]:    "Applicable to all standard " 883 " grade devices.

[^2]:    NOTE: See notes on previous page.

[^3]:    * TO-99 package only.

[^4]:    Note：For further information refer to AN－15，＂Minimization of Noise in Operational Amplifier Applications＂

[^5]:    PINOUTS FOR J，Z AND P PACKAGES．

[^6]:    1. Sample tested.
[^7]:    1. Sample tested
[^8]:    *PINOUTS FOR J AND Z PACKAGES.

