


## SXWB PC/AT Chipset

## 1.0 Features

- 100% IBM® PC/AT® compatible SX chipset
- Supports AMD® 386SX microprocessor
- Two chip PC/AT solution:
  - 82C291 System Controller, 160-pin PQFP (Plastic Quad Flat Package)
  - 82C206 Integrated Peripherals Controller, 84-pin PLCC (Plastic Leaded Chip Carrier)
- Supports systems running from 16 to 40MHz
- Write-back direct-mapped cache with programmable size selections: 16KB, 32KB, 64KB, 128KB
- Supports four banks of 256KB, 1MB, and 4MB page mode local DRAMs for configurations up to 16MB
- Two programmable non-cacheable regions
- Programmable cache and DRAM read/write cycles
- Hidden refresh, slow refresh, and CAS-before-RAS refresh supported
- Shadow RAM option for system and channel ROM BIOS
- High performance local bus support
- Turbo/slow speed selection
- Synchronous AT bus clock with programmable clock division options: CLK2/4, /6, /8, or /10
- Zero or one wait state options for 16-bit AT bus cycles
- Transparent 8042 emulation for fast CPU reset and GATEA20 generation
- Supports the 80387SX numerics coprocessor

Figure 1-1 82C291/82C206-Based System Block Diagram



\*Optional

## Features (Cont.)

- Option for write protected, cacheable video BIOS
- Flash ROM support
- Combined system/video ROM support
- Low power, high speed 1.0-micron CMOS technology


## 2.0 Overview

The OPTi SXWB provides a highly integrated solution for fully compatible, high-performance PC/AT platforms. Since the chipset is so critical to the performance and cost structure of a PC, this highly integrated approach provides the foundation for a very cost effective platform without compromising performance. Together with OPTi's 82C206 Integrated Peripherals Controller (IPC), this silicon will support the Intel/AMD 386SX and Cyrix CX486SLC microprocessors in the most cost effective and power efficient designs available today. This chipset offers optimum next generation performance for 386SX systems running up to 33MHz. The OPTi SXWB solution provides the performance benefits of a 32-bit programming architecture with the cost savings associated with 16-bit hardware systems. The OPTi SXWB chipset provides a solution positioned to deliver value, without neglecting quality, compatibility, or reliability.

The 82C291 integrates a write-back cache controller, a local DRAM controller, the CPU state machine, the AT bus state machine, and data buffers all in a single 160-pin Plastic Quad Flat Pack (PQFP). On-chip hardware provides the hooks for local bus device support.

### 3.0 Signal Definitions

Figure 3-1 Pin Diagram



**Table 3-1 Numerical Pin Cross-Reference**

| Pin No. | Pin Name | Pin No. | Pin Name | Pin No. | Pin Name | Pin No. | Pin Name   |
|---------|----------|---------|----------|---------|----------|---------|------------|
| 1       | GND      | 41      | NPINT#   | 81      | GND      | 121     | GND        |
| 2       | XD15     | 42      | LDEV#    | 82      | A2CON    | 122     | MA9#       |
| 3       | XD14     | 43      | NPERR#   | 83      | A1       | 123     | MA8#       |
| 4       | XD13     | 44      | NPBUSY#  | 84      | A2       | 124     | MA7#       |
| 5       | XD12     | 45      | RDYI#    | 85      | A3       | 125     | VCC        |
| 6       | XD11     | 46      | HOLD     | 86      | A4       | 126     | MA6#       |
| 7       | XD10     | 47      | HLDA     | 87      | A5       | 127     | MA5#       |
| 8       | XD9      | 48      | BUSY#    | 88      | TAG0     | 128     | MA4#       |
| 9       | XD8      | 49      | CLK2     | 89      | TAG1     | 129     | MA3#       |
| 10      | GND      | 50      | GND      | 90      | TAG2     | 130     | GND        |
| 11      | XD7      | 51      | FCLK2    | 91      | TAG3     | 131     | MA2#       |
| 12      | XD6      | 52      | LMEGCS#  | 92      | TAG4     | 132     | MA1#       |
| 13      | XD5      | 53      | A0       | 93      | TAG5     | 133     | MA0#       |
| 14      | XD4      | 54      | DC#      | 94      | TAG6     | 134     | CAS1       |
| 15      | XD3      | 55      | WR#      | 95      | DRTYW#   | 135     | CAS0       |
| 16      | XD2      | 56      | RDY#     | 96      | DRTY     | 136     | MP1        |
| 17      | XD1      | 57      | MIO#     | 97      | CAWE0#   | 137     | MP0        |
| 18      | XD0      | 58      | BHE#     | 98      | CAWE1#   | 138     | NOWS#      |
| 19      | RFSH#    | 59      | ADS#     | 99      | CAOE#    | 139     | CHRDYI     |
| 20      | VCC      | 60      | NPRST    | 100     | VCC      | 140     | IOWR#      |
| 21      | GA20     | 61      | VCC      | 101     | A23      | 141     | MWR#       |
| 22      | INTA#    | 62      | CPURST   | 102     | A22      | 142     | ALE#       |
| 23      | RST1#    | 63      | D0       | 103     | A21      | 143     | M16#       |
| 24      | OSC      | 64      | D1       | 104     | A20      | 144     | IO16#      |
| 25      | GATE2    | 65      | D2       | 105     | A19      | 145     | XA0        |
| 26      | OSC12    | 66      | D3       | 106     | A18      | 146     | XBHE#      |
| 27      | ASRTC    | 67      | D4       | 107     | A17      | 147     | IORD#      |
| 28      | OUT2     | 68      | D5       | 108     | A16      | 148     | MRD#       |
| 29      | ADS8     | 69      | D6       | 109     | A15      | 149     | ATCLK      |
| 30      | ADS16    | 70      | GND      | 110     | GND      | 150     | GND        |
| 31      | HLDA1    | 71      | D7       | 111     | A14      | 151     | RAS0#      |
| 32      | HRQ      | 72      | D8       | 112     | A13      | 152     | RAS1#      |
| 33      | AEN8#    | 73      | D9       | 113     | A12      | 153     | RAS2#      |
| 34      | AEN16#   | 74      | D10      | 114     | A11      | 154     | RAS3#/MA10 |
| 35      | ROMCS#   | 75      | D11      | 115     | A10      | 155     | DWE#       |
| 36      | KBDCS#   | 76      | D12      | 116     | A9       | 156     | VCC        |
| 37      | SPKR     | 77      | D13      | 117     | A8       | 157     | SDIR1      |
| 38      | RST4#    | 78      | D14      | 118     | A7       | 158     | SDIR2      |
| 39      | NMI      | 79      | D15      | 119     | A6       | 159     | SDEN#      |
| 40      | GND      | 80      | A1CON    | 120     | CHCK#    | 160     | TURBO      |

Table 3-2 Alphabetical Pin Cross Reference List

| Pin Name | Pin No. | Pin Name | Pin No. | Pin Name   | Pin No. | Pin Name | Pin No. |
|----------|---------|----------|---------|------------|---------|----------|---------|
| A0       | 53      | CAWE1#   | 98      | HOLD       | 46      | RFSH#    | 19      |
| A1       | 83      | CHCK#    | 120     | HRQ        | 32      | ROMCS#   | 35      |
| A2       | 84      | CHRDYI   | 139     | INTA#      | 22      | RST1#    | 23      |
| A3       | 85      | CLK2     | 49      | IOWR#      | 140     | RST4#    | 38      |
| A4       | 86      | CPURST   | 62      | IO16#      | 144     | SDEN#    | 159     |
| A5       | 87      | D0       | 63      | IORD#      | 147     | SDIR1    | 157     |
| A6       | 119     | D1       | 64      | KBDCS#     | 36      | SDIR2    | 158     |
| A7       | 118     | D2       | 65      | LDEV#      | 42      | SPKR     | 37      |
| A8       | 117     | D3       | 66      | LMEGCS#    | 52      | TAG0     | 88      |
| A9       | 116     | D4       | 67      | MA0#       | 133     | TAG1     | 89      |
| A10      | 115     | D5       | 68      | M16#       | 143     | TAG2     | 90      |
| A11      | 114     | D6       | 69      | MA1#       | 132     | TAG3     | 91      |
| A12      | 113     | D7       | 71      | MA2#       | 131     | TAG4     | 92      |
| A13      | 112     | D8       | 72      | MA3#       | 129     | TAG5     | 93      |
| A14      | 111     | D9       | 73      | MA4#       | 128     | TAG6     | 94      |
| A15      | 109     | D10      | 74      | MA5#       | 127     | TURBO    | 160     |
| A16      | 108     | D11      | 75      | MA6#       | 126     | VCC      | 20      |
| A17      | 107     | D12      | 76      | MA7#       | 124     | VCC      | 61      |
| A18      | 106     | D13      | 77      | MA8#       | 123     | VCC      | 100     |
| A19      | 105     | D14      | 78      | MA9#       | 122     | VCC      | 125     |
| A20      | 104     | D15      | 79      | MIO#       | 57      | VCC      | 156     |
| A21      | 103     | DC#      | 54      | MP0        | 137     | WR#      | 55      |
| A22      | 102     | DRTY     | 96      | MP1        | 136     | XA0      | 145     |
| A23      | 101     | DRTYW#   | 95      | MRD#       | 148     | XBHE#    | 146     |
| A1CON    | 80      | DWE#     | 155     | MWR#       | 141     | XD0      | 18      |
| A2CON    | 82      | FCLK2    | 51      | NOWS#      | 138     | XD1      | 17      |
| ADS#     | 59      | GA20     | 21      | NMI        | 39      | XD2      | 16      |
| ADS8     | 29      | GATE2    | 25      | NPBUSY#    | 44      | XD3      | 15      |
| ADS16    | 30      | GND      | 1       | NPERR#     | 43      | XD4      | 14      |
| AEN8#    | 33      | GND      | 10      | NPINT#     | 41      | XD5      | 13      |
| AEN16#   | 34      | GND      | 40      | NPRST      | 60      | XD6      | 12      |
| ALE#     | 142     | GND      | 50      | OSC        | 24      | XD7      | 11      |
| ASRTC    | 27      | GND      | 70      | OSC12      | 26      | XD8      | 9       |
| ATCLK    | 149     | GND      | 81      | OUT2       | 28      | XD9      | 8       |
| BHE#     | 58      | GND      | 110     | RAS0#      | 151     | XD10     | 7       |
| BUSY#    | 48      | GND      | 121     | RAS1#      | 152     | XD11     | 6       |
| CAS0     | 135     | GND      | 130     | RAS2#      | 153     | XD12     | 5       |
| CAS1     | 134     | GND      | 150     | RAS3#/MA10 | 154     | XD13     | 4       |
| CAOE#    | 99      | HLDA     | 47      | RDY#       | 56      | XD14     | 3       |
| CAWE0#   | 97      | HLDA1    | 31      | RDYI#      | 45      | XD15     | 2       |

## 3.1 Signal Descriptions

### 3.1.1 Clock and Reset Interface Signals

| Signal Name | Pin No. | Signal Type | Signal Description   |
|-------------|---------|-------------|--|
| RST1#       | 23      | I           | <b>Reset 1:</b> This input reflects the “wired-OR” status of the external reset switch and Power Good status from the power supply to indicate a cold reset condition.   |
| CPURST      | 62      | O           | <b>CPU Reset:</b> When active (high), this signal resets the CPU. CPURST is active in response to RST1#, keyboard fast reset emulation, or CPU shutdown cycles.  |
| NPRST       | 60      | O           | <b>Numeric Coprocessor Reset:</b> This output resets the numeric coprocessor. This output is asserted along with CPU resets and on I/O writes to I/O Port F1h. NPRST is synchronized with CLK2 and must last for at least 40 clock cycles.                       |
| RST4#       | 38      | O           | <b>System Reset:</b> This active low signal is used as a system level reset which is output in response to the RST1# input signal. It resets the AT motherboard peripherals and is externally buffered and inverted to provide the RSTDRV signal to the AT bus.  |
| CLK2        | 49      | I           | <b>Clock 2:</b> CLK2 is a master 2X clock which is used to drive all host CPU synchronous signals and the 82C291's internal state machines. CLK2 is also used by the cache/DRAM controller logic and to maintain the clock phase between the CPU and the 82C291. |
| FCLK2       | 51      | I           | <b>Fast Clock 2:</b> This is a fast (early) version of CLK2 used for generating the CPURST and NPRST output signals.   |
| ATCLK       | 149     | O           | <b>AT Clock:</b> This output is derived by dividing the CLK2 input by the setting specified in the AT control register (Register 20h[1:0]). Possible settings include: CLK2/4, /6, /8, /10. AT clock is externally buffered before being sent out to the AT bus. |
| OSC         | 24      | I           | <b>Oscillator:</b> This 14.31818MHz oscillator input monitors the AT bus frequency. It provides the clock source for the O1SC12 output. OSC must be externally buffered to provide adequate drive for the AT bus.  |
| OSC12       | 26      | O           | <b>Oscillator divided by 12:</b> OSC is internally divided by 12 to provide this 1.19MHz output for use in the PC/AT counter/timer subsystem in the 82C206 Integrated Peripherals Controller.  |

### 3.1.2 CPU Interface Signals

| Signal Name         | Pin No.                           | Signal Type | Signal Description  |
|---------------------|-----------------------------------|-------------|---|
| A[23:17],<br>A[7:0] | 101:107,<br>118:119,<br>87:83, 53 | I           | <b>CPU Address Bus:</b> Address lines 23 through 17 and 7 through 0.  |
| A[16:8]             | 108:109,<br>111:117               | I/O         | <b>CPU Address Bus:</b> Address lines 16 through 8. These signals are inputs except during DMA cycles. A[16:9] become outputs and convey DMA address 16-9 for 16-bit DMA cycles. A[15:8] become outputs and convey DMA address 15-8 for 8-bit DMA cycles. |
| BHE#                | 58                                | I           | <b>CPU High Byte Enable:</b> This signal identifies the byte(s) involved in a data transfer.  |

## Signal Descriptions (Cont.)

| Signal Name | Pin No.         | Signal Type | Signal Description  |
|-------------|-----------------|-------------|---|
| D[15:0]     | 79:71,<br>69:63 | I/O         | <b>CPU Data Bus:</b> 16-bit wide data bus organized as two bytes.   |
| MIO#        | 57              | I           | <b>Memory or IO:</b> CPU memory or I/O access indication. This signal along with DC#, WR#, and BHE# comprise the primary bus definition signals used to decode the type of cycle in progress. |
| DC#         | 54              | I           | <b>Data or Control:</b> CPU data or control status. This signal along with DC#, WR#, and BHE# comprise the primary bus signals used to decode the type of cycle in progress.                  |
| WR#         | 55              | I           | <b>Write or Read:</b> CPU write or read cycle status. This signal along with DC#, WR#, and BHE# comprise the primary bus signals used to decode the type of cycle in progress.                |
| ADS#        | 59              | I           | <b>Address Status:</b> An input from the CPU to indicate valid address and bus cycle definition is present on the bus.  |
| RDY#        | 56              | O           | <b>Ready:</b> This output is driven to the CPU to terminate the current bus cycle.  |

## 3.1.3 Numeric Coprocessor Interface Signals

| Signal Name | Pin No. | Signal Type | Signal Description   |
|-------------|---------|-------------|--|
| NPERR#      | 43      | I           | <b>Numeric Coprocessor Error:</b> This input is driven by the coprocessor to indicate an error condition when an unmasked exception occurs. It is used internally to generate NPINT# (IRQ13), and BUSY# to the CPU. Additionally, if active after a reset, it indicates the presence of a coprocessor. |
| NPBUSY#     | 44      | I           | <b>Numeric Coprocessor Busy:</b> This input is connected to the coprocessor's BUSY# output and is used internally to generate NPINT and BUSY# to the CPU.  |
| BUSY#       | 48      | O           | <b>Busy:</b> This signal is active when the coprocessor is busy or when a coprocessor error has occurred. It is also toggled if a coprocessor is not installed and the CPU issues a coprocessor instruction.   |
| NPINT#      | 41      | O           | <b>Numeric Coprocessor Interrupt:</b> This output is generated when a numeric coprocessor error occurs. It is connected to IRQ13 of the interrupt controller.  |
| RDYI#       | 45      | I           | <b>Local Device Ready Input:</b> This input is driven directly by the coprocessor or a local bus device to signal termination of its cycle. This signal is synchronized before being sent to the CPU on the RDY# line. Synchronization requires one T-state.   |
| LDEV#       | 42      | I           | <b>Local Device:</b> Local devices may drive this input to indicate that they are responding to the current cycle. This signal is sampled at the end of the first T2.  |

## 3.1.4 Cache Control Interface Signals

| Signal Name | Pin No. | Signal Type | Signal Description  |
|-------------|---------|-------------|---|
| CAOE#       | 99      | O           | <b>External Cache Output Enable:</b> External cache memory output enable control signal.  |
| CAWE[1:0]#  | 98, 97  | O           | <b>External Cache Write Enables 1 and 0:</b> Each of these external cache write enable strobes corresponds to one byte of data. |



## Signal Descriptions (Cont.)

| Signal Name | Pin No. | Signal Type | Signal Description   |
|-------------|---------|-------------|--|
| DRTYW#      | 95      | O           | <b>Tag/Dirty RAM Write Enable:</b> This control strobe is used to update the Tag/Dirty RAM with the new tag/dirty bits of the accessed cache line during external cache read miss cycles.                    |
| TAG[6:0]    | 94:88   | I/O         | <b>Tag RAM Data Bits 6 through 0:</b> These input signals become outputs whenever DRTYW# is activated to write new tags to the tag RAM.  |
| DRTY        | 96      | I/O         | <b>Dirty Bit:</b> This signal represents the dirty bit of the tag RAM used to indicate whether a cache line has been overwritten. Normally an input, this signal becomes an output when DRTYW# is activated. |
| A1CON       | 80      | O           | <b>A1 Control:</b> Cache address A1 toggle control.  |
| A2CON       | 82      | O           | <b>A2 Control:</b> Cache address A2 toggle control.  |

### 3.1.5 Local DRAM Interface Signals

| Signal Name | Pin No.                         | Signal Type | Signal Description   |
|-------------|---------------------------------|-------------|--|
| DWE#        | 155                             | O           | <b>DRAM Write Enable:</b> This signal is typically buffered externally before connection to the WE# input of the DRAMs.  |
| CAS[1:0]    | 134, 135                        | O           | <b>Column Address Strokes 1 and 0:</b> The CAS[1:0] outputs correspond to the high and low bytes of each DRAM bank. CAS0 to the low byte of each DRAM bank. CAS1 to the high byte of each DRAM bank. |
| RAS[2:0]#   | 153:151                         | O           | <b>Row Address Strokes 2 through 0:</b> Each RAS# signal corresponds to a unique DRAM bank. These signals are typically buffered externally before connection to the RAS# input of the DRAMs.        |
| RAS3#/MA10  | 154                             | O           | <b>RAS3# or Memory Address 10:</b> This pin is multiplexed for use as RAS3# or MA10. 4M DRAM (which uses MA10) is not supported in bank three when RAS3# would be required.                          |
| MA[9:0]#    | 122:124,<br>126:129,<br>131:133 | O           | <b>Memory Address Bus:</b> Multiplexed row/column address lines to the DRAM.   |
| MP[1:0]     | 136, 137                        | I/O         | <b>Memory Parity Bus:</b> DRAM parity, one for each data byte.   |

### 3.1.6 Bus Arbitration Interface Signals

| Signal Name | Pin No. | Signal Type | Signal Description  |
|-------------|---------|-------------|---|
| HRQ         | 32      | I           | <b>Hold Request:</b> DMA or master cycle request from the 82C206 IPC.   |
| HOLD        | 46      | O           | <b>CPU Hold Request:</b> This output is connected to the HOLD input of the CPU. This signal requests that the CPU allow another bus master complete control of its buses. In response to HOLD going active, the CPU will float most of its output and I/O pins; then it will assert HLDA. |
| HLDA        | 47      | I           | <b>Hold Acknowledge:</b> This input is connected to the HLDA output from the CPU. This signal goes active in response to a hold request presented on the CPU HOLD pin. It indicates that the CPU has relinquished bus control to another local bus master.                                |



## Signal Descriptions (Cont.)

| Signal Name | Pin No. | Signal Type | Signal Description  |
|-------------|---------|-------------|---|
| HLDA1       | 31      | O           | <b>Hold Acknowledge 1:</b> This output indicates a hold acknowledge in response to a DMA or master hold request. It is connected to the HLDA pin of the 82C206. |
| ADS8        | 29      | I           | <b>8-Bit DMA Transfer Address Strobe:</b> The system controller uses this signal to latch XD[7:0] and pass them on to the A[15:8] lines.                        |
| AEN8#       | 33      | I           | <b>8-Bit Address Enable:</b> The system controller monitors this signal to decode 8-bit DMA cycles.   |
| ADS16       | 30      | I           | <b>16-Bit DMA Transfer Address Strobe:</b> The system controller uses this signal to latch XD[7:0] and pass them on to the A[16:9] lines.                       |
| AEN16#      | 34      | I           | <b>16-Bit Address Enable:</b> The system controller monitors this signal to decode 16-bit DMA cycles.   |

## 3.1.7 AT Bus Interface Signals

| Signal Name | Pin No. | Signal Type | Signal Description   |
|-------------|---------|-------------|--|
| XA0         | 145     | I/O         | <b>System Address XA0:</b> This signal is an output except during master or 8-bit DMA cycles when it serves as an input.   |
| CHRDY       | 139     | I           | <b>Channel Ready:</b> This is an input from the AT bus which is pulled low (not ready) by a slow memory or I/O device to lengthen memory or I/O cycles. Any slow device using this line should drive it low immediately upon detecting its valid address and a read/write command. |
| N0WS#       | 138     | I           | <b>Zero Wait State:</b> This input signal from the AT bus tells the 82C291 that it can complete the current cycle without inserting any additional wait states.  |
| IO16#       | 144     | I           | <b>16-Bit I/O Slave:</b> AT bus signal to indicate a 16-bit I/O slave is responding.   |
| M16#        | 143     | I/O         | <b>16-Bit Memory Slave:</b> AT bus signal to indicate a 16-bit memory slave is responding. Normally an input, this signal becomes an output when a master accesses local memory.   |
| GA20        | 21      | I/O         | <b>Gated Address 20:</b> Gated A20 (GA20) pin for the AT bus address line LA20. It is normally an output, but becomes an input during master cycles.   |
| IORD#       | 147     | I/O         | <b>AT I/O Read:</b> Normally an output, this pin becomes an input during master and DMA cycles.  |
| IOWR#       | 140     | I/O         | <b>AT I/O Write:</b> Normally an output, this pin becomes an input during master and DMA cycles.   |
| MRD#        | 148     | I/O         | <b>AT I/O Memory Read:</b> Normally an output, this pin becomes an input during master and DMA cycles.   |
| MWR#        | 141     | I/O         | <b>AT I/O Memory Write:</b> Normally an output, this pin becomes an input during master and DMA cycles.  |
| LMEGCS#     | 52      | O           | <b>Low Meg Chip Select:</b> Active when area below 1M is accessed.   |
| ALE#        | 142     | O           | <b>Address Latch Enable:</b> ALE indicates the start of an AT cycle and is externally buffered before connection to the AT bus. It is high during non-CPU cycles.  |
| XBHE#       | 146     | I/O         | <b>System Byte High Enable:</b> Indicates a transfer on the upper byte of the AT data bus SD[15:8]. Normally an output, this pin becomes an input during master cycles.  |

## Signal Descriptions (Cont.)

| Signal Name | Pin No.    | Signal Type | Signal Description  |
|-------------|------------|-------------|---|
| INTA#       | 22         | O           | <b>Interrupt Acknowledge:</b> The 82C291 system controller drives this signal to acknowledge an interrupt cycle.  |
| ROMCS#      | 35         | O           | <b>System BIOS ROM Chip Select:</b> The system BIOS can be accessed as either an 8- or 16-bit device based on M16# input status. For CPU accesses, ROMOE# is active from the end of the first T2 until one-half of a T-state after the last T2. For non-CPU accesses, ROMCS# is active along with MEMRD#.   |
| XD[15:0]    | 2:9, 11:18 | I/O         | <b>System Data Bus:</b> These signals are typically used as the data bus for on-board peripherals. A buffer is required between this bus (XD bus) and the AT data bus (SD bus). SDIR1, SDIR2, and SDEN# control this buffer logic.  |
| SDIR1       | 157        | O           | <b>SD Bus Low Byte Direction Control:</b> This signal controls the direction of the low byte, XD[7:0], between the XD and the SD bus. When this signal is high, the buffer points from the XD bus to the SD bus.  |
| SDIR2       | 158        | O           | <b>SD Bus High Byte Direction Control:</b> This signal controls the direction of the high byte, XD[15:8], between the XD and the SD bus. When this signal is high, the buffer points from the XD bus to the SD bus.   |
| SDEN#       | 159        | O           | <b>AT Data Bus Buffer Enable:</b> This signal controls the output enable of the SD/XD bus buffers. It is enabled for CPU accesses to the AT bus.  |
| CHCK#       | 120        | I           | <b>AT Bus Channel Check:</b> This signal provides the system with parity information about memory or devices on the AT bus. It indicates a non-correctable system error and is one of the sources used to generate a CPU NMI.   |
| RFSH#       | 19         | I/O         | <b>Refresh:</b> Normally this is an output to indicate AT refresh cycles; it becomes an input signal for DMA or master cycles. The refresh interrupt request comes from the 8254 (integrated within the 82C206) via the OUT1 pin. In a PC/AT compatible design, TIMER1 (8254) is programmed as a rate generator to produce a 15.9µs periodic signal used for interrupt request for refresh cycles. If slow refresh DRAMs are being used, this period may be programmed to 63.6µs. |

### 3.1.8 Miscellaneous Signals

| Signal Name | Pin No. | Signal Type | Signal Description   |
|-------------|---------|-------------|--|
| TURBO       | 160     | I           | <b>Turbo Mode Selection:</b> Normal (turbo) mode is maintained when this pin is asserted (high). Non-turbo mode is entered when this input is deasserted, keeping the CPU in its HOLD state for approximately two-thirds of the time.                        |
| KBDCS#      | 36      | O           | <b>Keyboard Controller Chip Select:</b> The 82C291 system controller decodes accesses to the keyboard controller and issues this chip select signal when necessary.  |
| NMI         | 39      | O           | <b>Non-Maskable Interrupt:</b> It is activated when a parity error from a local memory read is detected or when the CHCK# signal from the AT bus is asserted (and the corresponding control bit in Port B is also enabled).                                  |
| GATE2       | 25      | O           | <b>Timer 2 Gate Control:</b> This signal is used as the gate 2 input (for counter 2) into the 8254 counter/timer logic of the 82C206 integrated peripherals controller. In a PC/AT compatible design, counter 2 is used for tone generation for the speaker. |
| SPKR        | 37      | O           | <b>Speaker Data:</b> SPKD is a function of OUT2 and Port 61h, bit 1.   |

**Signal Descriptions (Cont.)**

| Signal Name | Pin No. | Signal Type | Signal Description  |
|-------------|---------|-------------|---|
| OUT2        | 28      | I           | <b>Timer 2 Output:</b> This signal, from the timer 2 output of the 8254 compatible circuit in the 82C206, is used as an input for the speaker data logic. |
| ASRTC       | 27      | O           | <b>Real Time Clock (RTC) Address Strobe</b>   |

**3.1.9 Power and Ground Pins**

| Signal Name | Pin No.  | Signal Type | Signal Description             |
|-------------|--|-------------|--------------------------------|
| GND         | 1, 10, 40,<br>50, 70, 81,<br>110, 121,<br>130, 150 | I           | <b>Ground Connection</b>       |
| VCC         | 20, 61,<br>100, 125,<br>156                        | I           | <b>Power Connection: +5.0V</b> |

## 4.0 Functional Description

The 82C291 integrates a write-back cache controller, a local DRAM controller, the CPU state machine, the AT bus state machine, and data buffers into a single 160-pin PQFP. The following is a functional description of these logical units.

### 4.1 CPU Interface

The 386SX microprocessor is a 32-bit CPU with a 16-bit external data bus and a 24-bit external address bus. The 82C291 CPU interface monitors and relays each CPU cycle to the appropriate control unit within the 82C291 and returns the READY signal back to the CPU when the cycle is completed.

### 4.2 Reset Logic

The RST1# input to the 82C291 is used to generate the CPU reset (CPURST), the numerics coprocessor reset (NPRST), and the system reset (RST4#) signals. RST1# is a "cold reset" which is generated when either PWRGD goes low (from the power supply, indicating a low power condition) or the system reset button is activated. This reset signal is used to force the system to begin execution at a known state. When RST1# is sensed active, the 82C291 will assert CPURST, NPRST, and RST4#. The trailing edge of these reset signals must coincide with CPU T-state phase two; this synchronizes the phase among the CPU, numerics coprocessor, and the 82C291. CPURST is also generated when a shutdown condition is detected from the CPU bus definition signals. Reset signals are asserted for (128) CLK2 cycles.

The 82C291 emulates the keyboard controller reset function. The keyboard reset is intercepted by monitoring the I/O write cycle "FE" command to Port 64h. This fast CPU reset from the chipset will be generated directly after the I/O write is decoded unless bit 5 of Index Register 21h is enabled, in which case the reset will not start until a "HALT" instruction is executed.

When configured to interface with the 80387SX numerics coprocessor, the 82C291 will generate the NPRST signal when the CPURST is activated, or if an I/O write to F1h is issued.


### 4.3 System Clock Generation

The 82C291 has two high frequency clock inputs, FCLK2 and CLK2. This clocking scheme provides support for all 386SX platforms at speeds up to 80MHz (40MHz system speed).

FCLK2 is a fast (early) version of the 2X clock used in the generation of CPURST and NPRST.

CLK2 provides the fundamental timing for the 82C291 and the CPU. The 80386SX CPU divides this clock by two internally to generate the internal processor clock used for instruction execution. The internal clock is comprised of two phases, "phase 1" and "phase 2". Each CLK2 period is a phase of the internal clock. Figure 4-1 illustrates the relationship. The phase of the internal processor clock can be synchronized to a known phase by controlling the falling edge of the CPURST signal.

Figure 4-1 CLK2 Phase Relationship



CLK2 is a master 2X clock which is used to drive all host CPU synchronous signals and the 82C291's internal state machines. CLK2 is also used by the cache/DRAM controller logic and to maintain the clock phase between the CPU and the 82C291.

The 82C291 generates the AT bus clock (ATCLK) from an internal division of CLK2. The ATCLK frequency is programmable and can be set to any of four clock division options by programming bits [1:0] of Index Register 20h. This allows the system designer to tailor the AT bus clock frequency to support a wide range of system designs and performance platforms.

OSC is the 14.318MHz oscillator input used to generate the OSC/12 (timer output) clock to the 82C206. The OSC signal is also buffered externally for use on the AT bus.

## 4.4 Write-Back Cache Subsystem

The integrated write-back cache controller dramatically boosts the overall performance of the local memory subsystem. The write-back cache scheme derives its superior performance by optimizing write cycles. There is no performance penalty in the cache write cycle, since the cache controller does not need to wait for the much slower DRAM controller to finish its cycle before proceeding to the next. The write-back algorithm conventionally provides up to 10% performance enhancement over a write-through scheme, although various operating systems and applications will perform differently.

Cache memory can be configured as one or two banks, and sizes of 16K, 32K, 64K, and 128K are supported. Provisions for two programmable non-cacheable regions are provided. The cache controller operates in non-pipeline mode with a fixed 8-byte line size in order to simplify motherboard design without increasing cost or degrading system performance.

The cache write scheme for DMA and bus master cycles is always write-through because typical DMA and bus master cycles are slow enough to allow time to update DRAM. Using a write-back policy on these cycles would result in unnecessarily paying a read-miss penalty.

### 4.4.1 TAG RAM

A built-in tag comparator improves system performance while reducing component count on the system board. The comparator internally detects the cache hit/miss status by comparing the high-order address bits (for the memory cycle in progress) with the stored tag bits from previous cache entries. When a match is detected, and the location is cacheable, a cache hit cycle takes place. If the comparator does not detect a match, or a non-cacheable location is accessed (based on the internal non-cacheable region registers and the shadow control registers), the cycle is a cache miss.

The following table details which CPU address bits are stored as tags for the various cache sizes supported in the 82C291.

**Table 4-1 TAG and CPU Address**

| Tag Bit | Cache Size and Associated CPU Address |     |     |      |
|---------|---------------------------------------|-----|-----|------|
|         | 16K                                   | 32K | 64K | 128K |
| 6       | A20                                   | A20 | A20 | A20  |
| 5       | A19                                   | A19 | A19 | A19  |
| 4       | A18                                   | A18 | A18 | A18  |
| 3       | A17                                   | A17 | A17 | A17  |
| 2       | A16                                   | A16 | A16 | A23  |
| 1       | A15                                   | A15 | A22 | A22  |
| 0       | A14                                   | A21 | A21 | A21  |

### 4.4.2 Dirty Bit

The "dirty bit" is a mechanism for monitoring coherency between cache memory and the system DRAM. Each tag entry has a corresponding dirty bit to indicate whether the data in that cache line has been modified since it was loaded from system memory. This allows the 82C291 to determine whether the data in DRAM memory is "stale" and needs to be updated before a new memory location is allowed to overwrite the currently indexed cache entry. The write-back cycle causes an entire cache line (eight bytes) to be written back to memory, followed by a line import from the new memory location into the cache (the last two bytes of this 8-byte cache line-fill are concurrently provided to the CPU). Normally, the performance advantage of completing fast writes to the cache outweighs the "write-back" read miss penalties which are incurred while operating under the write-back scheme.

### 4.4.3 Non-Cacheable Areas

The 82C291 supports two programmable non-cacheable blocks in Configuration Registers 2Ah, 2Bh, and 2Ch. In addition to these blocks, Register 28h[5], when enabled, will cause all memory accesses to be non-cacheable and Register 28h[4], when enabled, renders the area from 640K-1M (A0000h-FFFFFh) non-cacheable. A summary of all non-cacheable areas is defined below:

- The I/O address space.
- The memory address space A0000h-B0000h (video memory).
- The memory address beyond the configured local DRAM memory.
- The two programmable non-cacheable blocks defined in registers 2Ah, 2Bh, and 2Ch.

- Halt/shutdown cycles.
- The 256K remapped area.
- C0000h-FFFFFh block unless both read/write shadowed and non-write protected are enabled.
- The FE0000h-FFFFFFh block.
- All memory accesses if Configuration Register 28h[5] is enabled.
- 640K-1M (A0000h-FFFFFFh) if Configuration Register 28h[4] is enabled.

## 4.4.4 Cache Cycles

### 4.4.4.1 Cache Read Hit

The secondary cache provides data to the CPU.

### 4.4.4.2 Cache Read Miss (Dirty Bit Negated)

The cache controller does not need to update system memory with the cache's current data, because that data has not been modified (evidenced by the Dirty bit negation). The cache controller asserts DRTYW#, causing the tag RAMs to update with the new address, and asserts CAWE[1:0]#, causing cache memory to update with new data from DRAM.

### 4.4.4.3 Cache Read Miss (Dirty Bit Asserted)

The cache controller must update the system memory with data from the cache location that is going to be overwritten because the system DRAM contains "stale" data. The controller writes the 8-byte line from cache memory into DRAM, then reads the new line from DRAM into the cache memory and deasserts the dirty bit. The cache controller asserts CAWE[1:0]#, and DRTYW#. This new data is also presented to the CPU.

### 4.4.4.4 Cache Write Hit

Because this is a write-back cache, the cache controller does not need to update the much slower DRAM memory. Instead, the controller updates the cache memory and sets the Dirty bit. DIRTY may already be set, but that does not affect this cycle. The contents of the tag RAM remains unmodified.

### 4.4.4.5 Cache Write Miss

The cache controller bypasses the cache entirely and writes the data directly into DRAM. DIRTY is unchanged.

**Table 4-2 Cache SRAM Requirements**

| Cache Size (Kb) | Tag Field Address Tag/ Dirty SRAM | Cache SRAM Address Cache SRAMs | Cacheable Main Memory (MB) |
|-----------------|-----------------------------------|--------------------------------|----------------------------|
| 16              | A[20:14]<br>8Kx8                  | A[13:1]<br>(2) 8Kx8            | 2                          |
| 32              | A[21:15]<br>8Kx8                  | A[14:1]<br>(4) 8Kx8            | 4                          |
| 64              | A[22:16]<br>8Kx8                  | A[15:1]<br>(2) 32Kx8           | 8                          |
| 128             | A[23:17]<br>(2) 8Kx8              | A[16:1]<br>(4) 32Kx8           | 16                         |

**Table 4-3 SRAM Speed Requirements**

| System Speed (Osc. Freq.) | Cache Data SRAMs | Tag/Dirty SRAMs | DRAM |
|---------------------------|------------------|-----------------|------|
| 16MHz (32MHz)             | 35ns             | 25ns            | 70ns |
| 20MHz (40MHz)             | 35ns             | 25ns            | 70ns |
| 25MHz (50MHz)             | 35ns*            | 20ns            | 70ns |
| 33MHz (66MHz)             | 20ns             | 15ns            | 70ns |

**Note:** The above recommended speed parts (or faster) may be used. DRAM and cache cycles are at their minimum programmable wait states.

\*35ns SRAMs with a write pulse width of 20ns or less are required. Otherwise use 30/25ns SRAMs.

## 4.5 Local DRAM Control System

The 82C291 supports up to four banks of page-mode local DRAM memory for configurations of up to 16MB. 256Kb, 1Mb, and 4Mb page-mode DRAM devices may be used. The memory configuration and cycle performance are programmable through Configuration Register 22h.

Table 4-4 illustrates the DRAM configurations supported.

### 4.5.1 CPU Address to MA Bus Mapping

Table 4-5 details the DRAM multiplexed addresses for all DRAM types supported.

**Table 4-4 DRAM Configuration Table**

| Bank 0 | Bank 1 | Bank 2 | Bank 3 | Total |
|--------|--------|--------|--------|-------|
| 256K   | 256K   | X      | X      | 1M    |
| 256K   | 256K   | 256K   | 256K   | 2M    |
| 1M     | X      | X      | X      | 2M    |
| 256K   | 256K   | 1M     | X      | 3M    |
| 1M     | 1M     | X      | X      | 4M    |
| 256K   | 256K   | 1M     | 1M     | 5M    |
| 1M     | 1M     | 1M     | X      | 6M    |
| 1M     | 1M     | 1M     | 1M     | 8M    |
| 4M     | X      | X      | X      | 8M    |
| 256K   | 256K   | 4M     | X      | 9M    |
| 1M     | 4M     | X      | X      | 10M   |
| 1M     | 1M     | 4M     | X      | 12M   |
| 4M     | 4M     | X      | X      | 16M   |

**Table 4-5 MA Bus Mapping**

| Memory Address | 256K |     | 1M  |     | 4M  |     |
|----------------|------|-----|-----|-----|-----|-----|
|                | Col  | Row | Col | Row | Col | Row |
| MA0            | A1   | A10 | A1  | A20 | A1  | A20 |
| MA1            | A2   | A11 | A2  | A11 | A2  | A22 |
| MA2            | A3   | A12 | A3  | A12 | A3  | A12 |
| MA3            | A4   | A13 | A4  | A13 | A4  | A13 |
| MA4            | A5   | A14 | A5  | A14 | A5  | A14 |
| MA5            | A6   | A15 | A6  | A15 | A6  | A15 |
| MA6            | A7   | A16 | A7  | A16 | A7  | A16 |
| MA7            | A8   | A17 | A8  | A17 | A8  | A17 |
| MA8            | A9   | A18 | A9  | A18 | A9  | A18 |
| MA9            |      |     | A10 | A19 | A10 | A19 |
| MA10           |      |     |     |     | A11 | A21 |

#### 4.5.2 Parity Generation/Detection Logic

During local DRAM write cycles, the 82C291 generates a parity bit for each byte of write data from the processor. Parity bits are stored into local DRAM along with each data byte. During a DRAM read, the parity bit is checked for each data byte. If the logic detects incorrect parity, the 82C291 will generate a parity error to the CPU. The parity error will invoke the NMI interrupt, providing the parity check bit is set to 0 in Configuration Register 21h[0]. Parity check must also be enabled in the Port B (61h) Register, bits [3:2].

## 4.6 Refresh Logic

The 82C291 supports both normal and hidden refresh. Normal refresh refers to the classical refresh implementation which places the CPU in “hold” while a refresh cycle takes place to both the local DRAM and any AT bus memory. This is the default condition at power-up. However, hidden refresh is performed independent of the CPU and does not suffer from the performance restriction of losing processor bandwidth by forcing the CPU into its hold state. Hidden refresh delivers higher system performance and is recommended over normal refresh. As long as the CPU does not try to access local memory or the AT bus during a hidden refresh cycle, refresh will be transparent to the CPU. The CPU can continue to execute from the secondary cache as well as execute internal instructions during hidden refresh without any loss in performance due to refresh arbitration. If a local memory or AT bus access is required during hidden refresh, wait states will be added to the CPU cycle until the resource becomes available. Hidden refresh also separates refreshing of the AT bus and local DRAM. The DRAM controller arbitrates between CPU DRAM accesses and DRAM refresh cycles, while the AT bus controller arbitrates between CPU accesses to the AT bus, DMA, and AT refresh. The AT bus controller asserts the RFSH# and MEMR# commands and outputs the refresh address during AT bus refresh cycles.

The 82C291 implements refresh cycles to the local DRAM using CAS-before-RAS timing. CAS-before-RAS refresh has lower power consumption than RAS-only refresh, which is important when dealing with large memory arrays. CAS-before-RAS refresh is used for both normal and hidden refresh to local memory.

The output of timer 1 (OUT1) inside the 82C206 is programmed as a rate generator to produce the periodic refresh request signal which occurs every 15.9 $\mu$ s. By programming Configuration Register 20h[3], slow refresh is enabled which will further divide the 15.9 $\mu$ s period by four to provide a 63.6 $\mu$ s “slow refresh” interval (slow refresh DRAMs must be used with the slow refresh feature).

## 4.7 Shadow RAM

Since accesses to local DRAM are much faster than those to EPROM, the 82C291 provides shadow RAM capability. With this feature, code from slow devices like ROM and EPROM memories can be copied to local DRAM to speed up memory accesses. Accesses to the specified EPROM space are redirected to the corresponding DRAM location. Shadow RAM addresses range C0000h-FFFFFh. 16K granularity is provided for the address range C0000h-EFFFFh, while the 64K range from F0000h-FFFFFh (the location of system BIOS) is shadowable as an entire segment.

System BIOS, the F0000h-FFFFFh segment, may be shadowed if programmed. The default is AT ROM cycles for read,

and local DRAM cycles for writes. If configuration register 23h[6] is set to 0, then both read/write will go to local DRAM.

The channel ROM BIOS, C0000h-EFFFFh segments, may also be shadowed if programmed. The default is AT cycles for both read and write accesses. Configuration Registers 26h, 25h, and 24h are used to enable read and write shadow RAM for the C/D/E0000 segments respectively. When enabled, each 16KB block access will be redirected to local DRAM. The ROMCS# output can be generated for the C/D/E0000 blocks if both read and write shadow RAM are disabled and the corresponding ROMCS# in Configuration Register 23h is enabled. Thus, a single ROM for system and video BIOS may be implemented. Register 23h[7] may be used to enable ROMCS# generation for write cycles to support flash ROM devices.

Shadowed RAM write protect is provided in Register 27h[7:4]. If both read and write shadowed RAM are enabled, while global NCA (non-cacheable address) (28h[5:4]) are disabled, and write protect is disabled in register 27h, then these areas become cacheable areas for the 82C291 write-back cache controller.

If the shadowed RAM feature is not utilized for the memory between D0000h and EFFFFh, then memory remapping is allowed. When memory remapping is enabled, the local DRAM areas A0000h-B0000h and D0000h-EFFFFh, a total of 256K, may be remapped to the top of system memory. The system BIOS (F0000h-FFFFh) and video BIOS (C0000h-CFFFFh) areas remain there for shadow RAM and may not be remapped. The memory remap starting address must be defined in Configuration Register 27h[3:0].

## 4.8 AT Bus State Machine

The AT bus state machine gains control when the 82C291's decoding logic detects a non-local memory cycle. It monitors status signals M16#, IO16#, CHRDY and N0WS# and performs the necessary synchronization of control and status signals between the AT bus and the microprocessor. The 82C291 supports 8- and 16-bit memory and I/O devices located on the AT bus.

An AT bus cycle is initiated by asserting ALE in AT-TS1 state. On the trailing edge of ALE, M16# is sampled for a memory cycle to determine the bus size. It then enters AT-TC state and provides the command signal. For an I/O cycle, IO16# is sampled after the trailing edge of ALE until the end of the command. Typically, the wait state for an AT 8/16-bit transaction is 5/1 respectively. The command cycle is extended when CHRDY is pulled low (not ready), or the cycle is terminated when zero wait state request signal (N0WS#) from the AT bus is active. Upon expiration of the wait states, the AT state machine terminates itself and passes internal READY to the CPU state machine for outputting synchronous RDY# to the CPU. Index Register 21h[4] allows for the addition of an AT cycle wait state; bit 6 of this same register allows for a

single ALE generation instead of multiple ALEs during bus conversion cycles. The AT bus state machine also; routes data and address when an AT bus master or DMA controller accesses memory.

## 4.9 Bus Arbitration Logic

The 82C291 provides arbitration between the CPU, DMA controller, AT bus masters, and refresh logic. During DMA and AT bus master cycles, the 82C291 asserts HOLD to the CPU. The CPU will respond to an active HOLD signal by generating HLDA (after completing its current bus cycle) and placing most of its output and I/O pins into a high impedance state. After the CPU relinquishes the bus, the 82C291 responds by issuing RFSH# (refresh cycle) or HLDA1 (AT bus master or DMA cycle), depending on the requesting device. During hidden refresh, HOLD remains negated and the CPU continues its current program execution as long as it services internal requests or achieves cache hits (see Section 4.6, Refresh Logic).

The AT bus controller in the 82C291 arbitrates between hold and refresh requests, deciding which will own the bus once the CPU relinquishes control with the HLDA signal. The arbitration between refresh and DMA/master is based on a FIFO (first in-first out) priority. However, a refresh request (RFSH#) will be internally latched and serviced immediately after DMA/master finishes its request if queued behind HRQ. HRQ must remain active to be serviced if refresh request comes first. DMA and bus masters share the same request pin HRQ. The 82C291 will generate a HLDA1 back to the requesting device (82C206) when the CPU confirms free bus status. During an active HLDA1 period, the way to distinguish between DMA and bus master requests is to monitor the AEN8# and AEN16# signals. AEN8#/AEN16# active indicates a 8/16-bit DMA transfer, while these signals are inactive when an external bus master controls the system bus.

## 4.10 Numeric Coprocessor Cycles (NPU)

The 82C291 monitors NPERR# and NPBUSY# to provide support for 387SX coprocessors. A coprocessor asserts NPERR# during a power-on reset to indicate its presence. The coprocessor asserts NPBUSY# while executing a floating-point calculation, and asserts RDYO# when it is finished. If NPBUSY# is active and a coprocessor error occurs (the coprocessor asserts NPERR#) the 82C291 latches NPBUSY# and generates INT13. Latched BUSY# and INT13 can be cleared by an I/O Port F0h write command. If the NPU is not installed, the 82C291 treats any access to the NPU address space as an AT cycle. With the coprocessor in place, CPU accesses to the NPU address space are direct, except for the re-synchronizing of the numerics coprocessor ready signal (RDYI#) before sending it back to the CPU.



## 4.11 System ROM BIOS Cycles

The 82C291 supports both 8- and 16-bit EPROM cycles. If the system BIOS is 16 bits wide, ROMCS# should be connected to M16# through an open collector gate indicating to the 82C291 that a 16-bit EPROM is responding. The system BIOS resides on the XD bus. The XD to SD data buffer is enabled (SDEN# active) except during I/O cycles at addresses below 100h (byte-wide I/O), INTA cycles, and 8-bit ROM BIOS cycles.

## 4.12 Local Bus Interface

The 82C291 allows select peripheral devices to share the "local bus" with the CPU and numerics coprocessor. The performance of these devices (which may include video sub-systems, hard disk adapters, or other PC/AT controllers) will dramatically increase when allowed to operate in this high-speed environment. These local devices are responsible for their own address and bus cycle decode and must be able to operate compatibility at the elevated frequencies required for operation on the local CPU bus.

The LDEV# input signal to the 82C291 indicates that a local device is intercepting the current cycle. If this signal is sampled at the end of the first T2 clock cycle, then the 82C291 will allow the responding local device to assume responsibility for the current local cycle. When the device has completed its operation, it must terminate the cycle by pulling on the RDYI# input pin of the 82C291. The RDYI# signal is synchronized by the 82C291 before being sent to the CPU via the RDY# line. This synchronization requires one T-state. If zero wait state local bus cycles are desired, enabling Configuration Register 21h[1] will allow the local bus device to drive READY directly to the CPU without the 82C291 synchronization delay. However, the 82C291 must receive this same local READY signal so that it may wind down its state machines and terminate the current cycle.

## 4.13 Data Bus Conversion/Data Path Control Logic

The 82C291 performs data bus conversion when the CPU accesses 16- or 8-bit devices through 32- or 16-bit instructions. It also handles DMA and AT master cycles that transfer data between local DRAM or cache memory and locations on the AT bus. The 82C291 provides all of the signals to control external bidirectional data buffers.

## 4.14 Turbo/Slow Mode Operation

The Turbo mode is controlled through the TURBO input pin to the 82C291. The system will operate at full speed if the TURBO pin is asserted high and non-turbo (slow) mode when the TURBO input is pulled low. Slow mode operation is implemented by applying a periodic clock to the HOLD input of the

microprocessor. OSC12 is the clock source used. OSC12 is internally derived from the 14.31818MHz OSC clock input to the 82C291. The hold is maintained approximately two-thirds of the time, while the CPU is allowed to process external demands in the remaining one-third interval. For system design, the TURBO pin should be pulled high through a 10K resistor.

## 4.15 Keyboard Fast GATEA20 and CPU RESET Emulation

The 82C291 will intercept commands to Ports 60h and 64h so that it may emulate the keyboard controller, allowing the generation of the fast GATEA20 and fast CPURST signals. The decode sequence is software transparent and requires no BIOS modifications to function. The fast GATEA20 generation sequence involves writing command "D1h" (write output) port to Port 64h, then writing data "02h" to Port 60h. The fast CPU "warm reset" function is generated when a Port 64h write cycle with data "FEh" is decoded. A write to Port 64h with data D0h will enable the status of GATEA20 (bit 1 of Port 60h) and the system reset (bit 0 of Port 60h) to be readable.

## 4.16 Special Cycles

The 386SX microprocessor provides special bus cycles to indicate that certain instructions have been executed, or certain conditions have occurred internally. Special cycles, such as Shutdown and Halt cycles, are covered by dedicated handling logic in the 82C291. This logic decodes the CPU bus definition signals MIO#, DC#, and WR# and takes the appropriate action.

## 4.17 Testability Features

I/O Configuration Register 20h[7:6] contains a 2-bit read only value which indicates the revision level of the 82C291. This allows the revision level of the 82C291 to be verified by software.

### 4.17.1 Tristate Test Mode (Outputs/Bidirectional)

The 82C291 includes a tristate test mode to facilitate board level testability and manufacturability. When this test mode is entered, all outputs and bidirectional pins become tristated, allowing electrical isolation between the 82C291 and these signals on the PCB. (See Table 4-7 for a listing of the I/O and bidirectional pins.)

At the trailing edge of the reset signal (RST1#) the 82C291 samples three pins to determine whether the tristate test mode should be entered. The following table illustrates the test function options at the RST1# sample point.

**Table 4-6 Test Functions at RST1# Sample Point**

| Pin 33 | Pin 34 | Pin 47 | Function   |
|--------|--------|--------|--|
| High   | Low    | Low    | Tristate test mode                               |
| Low    | Low    | Low    | Odd number pins = high<br>Even number pins = low |
| Low    | High   | Low    | Odd number pins = low<br>Even number pins = high |
| High   | High   | Low    | Normal operation                                 |

**Table 4-7 I/O and Bidirectional Pins**

| Pin No. | Pin Name | Pin No. | Pin Name | Pin No. | Pin Name | Pin No. | Pin Name |
|---------|----------|---------|----------|---------|----------|---------|----------|
| 2       | XD15     | 26      | OSC12    | 73      | D9       | 112     | A13      |
| 3       | XD14     | 27      | ASRTC    | 74      | D10      | 113     | A12      |
| 4       | XD13     | 31      | HLDA1    | 75      | D11      | 114     | A11      |
| 5       | XD12     | 35      | ROMCS#   | 76      | D12      | 115     | A10      |
| 6       | XD11     | 36      | KBDCS#   | 77      | D13      | 116     | A9       |
| 7       | XD10     | 37      | SPKD     | 78      | D14      | 117     | A8       |
| 8       | XD9      | 38      | RST4#    | 79      | D15      | 136     | MP1      |
| 9       | XD8      | 39      | NMI      | 80      | A1CON    | 137     | MP0      |
| 11      | XD7      | 41      | NPINT    | 82      | A2CON    | 140     | IOWR#    |
| 12      | XD6      | 46      | HOLD     | 88      | TAG0     | 141     | MWR#     |
| 13      | XD5      | 48      | BUSY#    | 89      | TAG1     | 142     | BALE     |
| 14      | XD4      | 63      | D0       | 90      | TAG2     | 143     | M16#     |
| 15      | XD3      | 64      | D1       | 91      | TAG3     | 145     | XA0      |
| 16      | XD2      | 65      | D2       | 92      | TAG4     | 146     | XBHE#    |
| 17      | XD1      | 66      | D3       | 93      | TAG5     | 147     | IORD#    |
| 18      | XD0      | 67      | D4       | 94      | TAG6     | 148     | MRD#     |
| 19      | RFSH#    | 68      | D5       | 96      | DRTY     | 157     | SDIR1    |
| 21      | GA20     | 69      | D6       | 108     | A16      | 158     | SDIR2    |
| 22      | INTA#    | 71      | D7       | 109     | A15      | 159     | SDEN#    |
| 25      | GATE2    | 72      | D8       | 111     | A14      |         |          |

## 5.0 Configuration Registers

There are 13 Configuration Registers inside the 82C291. An indexing scheme is used to access all of these registers. Port 22h is used as the Index Register and Port 24h is the Data Register. Each access to a Configuration Register consists of a write to Port 22h, specifying the desired register in the data byte, followed by a read or write to Port 24h with the actual register data. The index resets after every access; therefore every data access (via Port 24h) must be preceded by a write to Port 22h, even if the same register is being accessed on consecutive occasions. All reserved bits are set to zero by default and must be set to zero for future purposes. PC/AT-compatible registers 61h (Port B) and 60h/64h are supported, as is PS/2-compatible register 92h (Port A).

## 5.1 Register Descriptions

### 5.1.1 Keyboard I/O Control Registers - 60h, 64h

The 82C291 will intercept commands to Ports 60h and 64h so that it may emulate the keyboard controller allowing the generation of fast GATEA20 and fast CPURST signals. The decode sequence is software transparent and requires no BIOS modifications to function. The fast GATEA20 generation sequence involves writing command "D1h" to Port 64h, then writing data "02h" to Port 60h. The fast CPU warm reset function is generated when a Port 64h write cycle with data "FEh" is decoded. A write to Port 64h with data D0h will enable the status of GATEA20 (bit 1 of Port 60h) and the system reset (bit 0 of Port 60h) to be readable.

**Table 5-1 Port 61h (Port B)**

| Bit(s) | Type | Function   |
|--------|------|--|
| 7      | R    | System Parity Check: This bit indicates that an on-board RAM parity error has occurred. It can only be set if bit 2 (Parity Check Enable) = 0. This bit should be cleared by writing a 1 to bit 2.   |
| 6      | R    | I/O Channel Check: This bit indicates that a peripheral device is reporting an error. It can only be set if bit 3 (I/O Channel Check Enable) = 0. This bit should be cleared by writing a 1 to bit 3.  |
| 5      | R    | Timer OUT2 Detect: This bit indicates the current state of the OUT2 signal from the on-board timer.  |
| 4      | R    | Refresh Detect: This bit is tied to a toggle flip-flop which is clocked by REFRESH. It toggles the opposite state every time a refresh cycle occurs.   |
| 3      | R/W  | I/O Channel Check Enable: When this bit is set low, it allows an NMI to be generated if the IOCHCK# input is pulled low. Otherwise, the IOCHCK# input is ignored and can not generate an NMI.<br>0 = Enable<br>1 = Disable                                 |
| 2      | R/W  | Parity Check Enable: When this bit is set low, it allows parity errors from on-board RAM memory to cause an NMI. When high, on-board RAM parity errors will not cause an NMI.  |
| 1      | R/W  | Speaker Output Enable: This bit is gated with the output of Counter 2 from the on-board timer. When this bit is high, it allows the OUT2 frequency to be passed out on the SPKR pin. When low, the SPKR output is forced low.<br>0 = Enable<br>1 = Disable |
| 0      | R/W  | Timer 2 Gate: This bit goes to the GATE2 input of the on-board timer to enable Counter 2 to produce a speaker frequency.<br>0 = Enable<br>1 = Disable  |

**Table 5-2 Revision/AT Bus Configuration Register - Index 20h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7:6    | RO   | 00      | 82C291 revision number   |
| 5:4    | R/W  | 00      | Back-to-back I/O recovery time<br>00 = 3 ATCLKs between I/O cycles<br>01 = 4 ATCLKs between I/O cycles<br>10 = 5 ATCLKs between I/O cycles<br>11 = 6 ATCLKs between I/O cycles |
| 3      | R/W  | 0       | Slow refresh mode:<br>0 = Disable<br>1 = Enable  |
| 2      | R/W  | 0       | Hidden refresh mode:<br>0 = Disable<br>1 = Enable  |
| 1:0    | R/W  | 00      | AT clock selection:<br>00 = ATCLK = CLK2 divided by 10<br>01 = ATCLK = CLK2 divided by 8<br>10 = ATCLK = CLK2 divided by 6<br>11 = ATCLK = CLK2 divided by 4                   |

**Table 5-3 System Control Register - Index: 21h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7      | R/W  | 0       | AT bus master byte swap:<br>0 = Disable<br>1 = Enable  |
| 6      | R/W  | 1       | ALE generation for each AT bus cycle:<br>0 = Disable, a single ALE will generate during bus conversion cycles<br>1 = Enable, multiple ALEs will be generated during bus conversion cycles  |
| 5      | R/W  | 0       | Keyboard fast reset emulation control:<br>0 = Enable, a "Halt" instruction is required before a fast CPU reset will be generated<br>1 = Disable, fast CPU reset will be generated directly after the "FE" I/O write command to Port 64h is decoded.  |
| 4      | R/W  | 0       | AT cycle additional wait state:<br>0 = Disable, standard AT cycle<br>1 = Enable, inserts one extra wait state in standard AT bus cycle   |
| 3:2    | R/W  | 00      | Reserved   |
| 1      | R/W  | 0       | Local device ready control:<br>0 = RDYI# input to the 82C291 will be synchronized and set as RDY# to the CPU one T-state delayed.<br>1 = RDYI# input to the 82C291 will not be output to the CPU. READY# from the local device must be driven to the CPU and the 82C291. One T-state delay will not be incurred. |
| 0      | R/W  | 0       | System memory parity checking:<br>1 = Disable, 82C291 will not check parity<br>0 = Enable, 82C291 will check parity  |

Table 5-4 DRAM Configuration Register - Index: 22h

| Bit(s) | Type | Default | Function  |
|--------|------|---------|---|
| 7:6    | R/W  | 11      | DRAM read cycle wait states:<br>00 = 0 wait states                      10 = 2 wait states<br>01 = 1 wait state                        11 = 3 wait states   |
| 5:4    | R/W  | 11      | DRAM write cycle wait states:<br>00 = 0 wait states                      10 = 2 wait states<br>01 = 1 wait state                        11 = 3 wait states  |
| 3:0    | R/W  | 0000    | Banks 0 through 3 DRAM configuration:<br>0000    256KB    256KB    -        -        1MB<br>0001    256KB    256KB    256KB    256KB    2MB<br>0010    256KB    256KB    1MB       -        3MB<br>0011    256KB    256KB    1MB       1MB     5MB<br>0100    256KB    256KB    4MB       -        9MB<br>0101    1MB       -        -        -        2MB<br>0110    1MB       1MB       -        -        4MB<br>0111    1MB       1MB       1MB       -        6MB<br>1000    1MB       1MB       1MB       1MB     8MB<br>1001    1MB       4MB       -        -        10MB<br>1010    1MB       1MB       4MB       -        12MB<br>1011    4MB       -        -        -        8MB<br>1100    4MB       4MB       -        -        16MB<br>1101    Reserved<br>1110    Reserved<br>1111    Reserved |

Table 5-5 ROM Chip Select (ROMCS#) Control Register - Index 23h

| Bit(s) | Type | Default     | Function   |
|--------|------|-------------|--|
| 7      | R/W  | 0           | Enable ROMCS# for write cycles:<br>0 = Disable<br>1 = Enable, generates ROMCS# for write cycles to support flash ROMs  |
| 6:0    | R/W  | 1000<br>000 | ROMCS# for XX000h-XXFFFh segments:<br>0 = Disable                              1 = Enable<br>Bit 6 = F0000h-FFFFFh                Bit 2 = D0000h-D7FFFh<br>Bit 5 = E8000h-EFFFFh                Bit 1 = C8000h-CFFFFh<br>Bit 4 = E0000h-E7FFFh                Bit 0 = C0000h-C7FFFh<br>Bit 3 = D8000h-DFFFFh |

**Table 5-6 Shadow RAM Control Register (E000h-EFFFh) - Index 24h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7:4    | R/W  | 0000    | Read shadow RAM for EX000h-EXFFFh segments:<br>0 = Disable                                      1 = Enable<br>Bit 7 = EC000h-EFFFh                              Bit 5 = E4000h-E7000h<br>Bit 6 = E8000h-EBFFFh                              Bit 4 = E0000h-E3FFFh  |
| 3:0    | R/W  | 0000    | Write shadow RAM for EX000h-EXFFFh segments:<br>0 = Disable                                      1 = Enable<br>Bit 3 = EC000h-EFFFh                              Bit 1 = E4000h-E7000h<br>Bit 2 = E8000h-EBFFFh                              Bit 0 = E0000h-E3FFFh |

**Table 5-7 Shadow RAM Control Register (D000h-DFFFh) - Index 25h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7:4    | R/W  | 0000    | Read Shadow RAM for DX000h-DXFFFh segments:<br>0 = Disable                                      1 = Enable<br>Bit 7 = DC000h-DFFFh                              Bit 5 = D4000h-D7000h<br>Bit 6 = D8000h-DBFFFh                              Bit 4 = D0000h-D3FFFh  |
| 3:0    | R/W  | 0000    | Write shadow RAM for DX000h-DXFFFh segments:<br>0 = Disable                                      1 = Enable<br>Bit 3 = DC000h-DFFFh                              Bit 1 = D4000h-D7000h<br>Bit 2 = D8000h-DBFFFh                              Bit 0 = D0000h-D3FFFh |

**Table 5-8 Shadow RAM Control Register (C000h-CFFFh) - Index 26h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7:4    | R/W  | 0000    | Read shadow RAM for CX000h-CXFFFh segments:<br>0 = Disable                                      1 = Enable<br>Bit 7 = CC000h-CFFFh                              Bit 5 = C4000h-C7000h<br>Bit 6 = C8000h-CBFFFh                              Bit 4 = C0000h-C3FFFh  |
| 3:0    | R/W  | 0000    | Write shadow RAM for CX000h-CXFFFh segments:<br>0 = Disable                                      1 = Enable<br>Bit 3 = CC000h-CFFFh                              Bit 1 = C4000h-C7000h<br>Bit 2 = C8000h-CBFFFh                              Bit 0 = C0000h-C3FFFh |

**Table 5-9 Shadow RAM Write Protect/Memory Remap Area Register - Index 27h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7:4    | R/W  | 0000    | Write protect for X0000h-XFFFFh segments:<br>0 = Disable<br>1 = Enable<br>Bit 7 = F0000h-FFFFFh                      Bit 5 = D0000h-DFFFFh<br>Bit 6 = E0000h-EFFFFh                      Bit 4 = C0000h-CFFFFh |
| 3:0    | R/W  | 0000    | DRAM remap starting address: Bits [3:0] correspond to address bits A[23:20] respectively.<br>0000 Disabled, no mapping<br>0001 1MB<br>:<br>:<br>:<br>1111 15MB   |

**Table 5-10 Cache Control Register - Index 28h**

| Bit(s) | Type | Default | Function  |
|--------|------|---------|---|
| 7      | R/W  | 0       | 82C291 write-back cache controller operation setting:<br>0 = Disable Cache<br>1 = Enable Cache  |
| 6      | R/W  | 0       | DRAM performance mode:<br>0 = Disable<br>1 = Enable, intended to optimize DRAM performance. This bit should not be enabled unless external cache is disabled.   |
| 5      | R/W  | 0       | All memory accesses non-cacheable:<br>0 = Disable<br>1 = Enable, all memory accesses will be non-cacheable  |
| 4      | R/W  | 0       | 640KB-1MB area non-cacheable:<br>0 = Disable<br>1 = Enable, 640KB-1MB area will be non-cacheable in the 892C291 external cache.   |
| 3:2    | R/W  | 10      | Cache timing control bits:<br>00 = Invalid<br>01 = 0 wait state cache write hit without CAWE# extended. (Choose when using 8Kx8 SRAMs; cache size = 16KB or 32KB.)<br>10 = 1 wait state cache write hit<br>11 = 0 wait state cache write hit with CAWE# extended. (Choose when using 32Kx8 SRAMs; cache size = 64KB or 128KB) |
| 1:0    | R/W  | 00      | Cache size / cacheable DRAM:<br>00 = 16KB / 2MB<br>01 = 32KB / 4MB<br>10 = 64KB / 8MB<br>11 = 128KB / 16MB  |

# 82C291

**Table 5-11 Cacheable Upper Bound Register - Index 29h**

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7:4    |      | 1010    | Reserved   |
| 3:0    | R/W  | 0000    | Cacheable upper bound address: These bits control the cacheable upper bound address of the 82C291 write-back cache. The factors to consider when programming this register are the amount of local DRAM installed and the size of the cache installed. The lesser of these two values should be used to dictate the upper bound address for the 82C291 cache. A list of cacheable memory relative to installed cache size can be found in Table 4-2. Bits [3:0] correspond to address bits A[23:20] respectively.<br><br>0000    Feature Disabled<br>0001    1MB<br>:       :<br>:       :<br>1111    15MB |


**Table 5-12 Non-Cacheable Segments Register 1 - Index 2Ah**

This register is used in conjunction with Index Registers 2Bh and 2Ch to define the two non-cacheable segments. The starting address for the non-cacheable segment must have the same granularity as the block size. For example, if a 512KB non-cacheable block is selected, its starting address must be a multiple of 512KB; consequently, only address bits of A[23:16] are significant.

| Bit(s) | Type | Default | Function   |
|--------|------|---------|--|
| 7      | R/W  | 0       | Non-cacheable segment A:<br>0 = Disable                                  1 = Enable  |
| 6:4    | R/W  | 000     | Size of non-cacheable memory segment A:<br>000 = 64KB                                  100 = 1MB<br>001 = 128KB                                101 = 2MB<br>010 = 256KB                                110 = 4MB<br>011 = 512KB                                111 = 8MB |
| 3      | R/W  | 0       | Non-cacheable segment B:<br>0 = Disable                                  1 = Enable  |
| 2:0    | R/W  | 000     | Size of non-cacheable memory segment B:<br>000 = 64KB                                  100 = 1MB<br>001 = 128KB                                101 = 2MB<br>010 = 256KB                                110 = 4MB<br>011 = 512KB                                111 = 8MB |

**Table 5-13 Non-Cacheable Segments Register 2 - Index 2Bh**

| Bit(s) | Type | Default      | Function   |
|--------|------|--------------|--|
| 7:0    | R/W  | 0000<br>0000 | Address bits A[23:16] for starting address of non-cacheable memory segment A |





**Table 5-14 Non-Cacheable Segments Register 3 - Index 2Ch**

| Bit(s) | Type | Default      | Function   |
|--------|------|--------------|--|
| 7:0    | R/W  | 0000<br>0000 | Address bits A[23:16] for starting address of non-cacheable memory segment B |

**Table 5-15 PS/2 Fast Reset/A20 Control - 92h (Port A)**

| Bit(s) | Type | Default | Function  |
|--------|------|---------|---|
| 1      | R/W  | 1       | Fast A20:<br>0 = A20 always 0, emulating the 8086 1MB wrap-around addressing.<br>1 = A20 Active |
| 0      | R/W  | 0       | Fast Reset:<br>0 = Disabled<br>1 = Reset Triggered  |

The 82C291 can generate the fast GATEA20 and fast CPU Reset signals using either of two available mechanisms. Commands to I/O Ports 60h and 64h (keyboard controller emulation) are intercepted, and PS/2 compatible I/O Port 92 both provide a fast, parallel alternative to the standard PC/AT compatible method of using the keyboard controller to control the A20 and CPU Reset signals.

Fast GATEA20 can be controlled via bit 1 of I/O Register 92h for PS/2 compatibility. When bit 1 = 1, A20 is active. When bit 1 = 0, A20 is always 0, emulating the 8086 wrap-around addressing. This feature is fully integrated with the fast A20 control achieved through the keyboard controller emulation for strict PC/AT compatibility.

Port 92h also provides a fast alternative to the keyboard controller in order to reset the microprocessor. This reset is ORed with the keyboard controller emulation reset signal so that either event evokes a reset. This provides a much quicker way for the system to jump between real and protected mode, thus speeding operation for OS/2. Bit 0 of I/O Register 92h is used for this purpose. When bit 0 = 1, a reset operation is triggered. This latch remains set until written again, or until the system controller is externally reset. The reset at 92h is always available, as is the reset activated by the BIOS through the keyboard controller emulation logic.

## 6.0 Maximum Ratings

Stresses above those listed in the following tables may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied.

### 6.1 Absolute Maximum Ratings

| Symbol | Parameter             | Min  | Max       | Unit |
|--------|-----------------------|------|-----------|------|
| VCC    | Supply Voltage        |      | 6.5       | V    |
| VI     | Input Voltage         | -0.5 | VDD + 0.5 | V    |
| VO     | Output Voltage        | -0.5 | VDD + 0.5 | V    |
| TOP    | Operating Temperature | 0    | +70       | °C   |
| TSTG   | Storage Temperature   | -40  | +125      | °C   |

### 6.2 DC Characteristics: 5.0 Volt

VCC = 5.0V ±5%, TA = 0°C to +70°C

| Symbol | Parameter                | Min  | Max       | Unit | Condition    |
|--------|--------------------------|------|-----------|------|--------------|
| VIL    | Input Low Voltage        | -0.5 | 0.8       | V    |              |
| VIH    | Input High Voltage       | 2.0  | VDD + 0.5 | V    |              |
| VOL    | Output Low Voltage       |      | 0.4       | V    | IOL = 4.0mA  |
| VOH    | Output High Voltage      | 2.4  |           | V    | IOH = -1.6mA |
| IIL    | Input Leakage Current    |      | 10        | µA   |              |
| IOZ    | Tristate Leakage Current |      | 10        | µA   |              |
| CIN    | Input Capacitance        |      | 20        | pF   |              |
| COU    | Output Capacitance       |      | 20        | pF   |              |
| ICC    | Power Supply Current     |      | 80        | mA   |              |

## 6.3 AC Characteristics - 33MHz

| Symbol | Parameter                                   | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| t101   | NPRST active delay from FCLK2 $\uparrow$    | 3   |     | 10  | ns   |           |
| t102   | NPRST inactive delay from FCLK2 $\uparrow$  | 3   |     | 10  | ns   |           |
| t103   | CPURST active delay from FCLK2 $\uparrow$   | 3   |     | 10  | ns   |           |
| t104   | CPURST inactive delay from FCLK2 $\uparrow$ | 3   |     | 10  | ns   |           |

| Symbol | Parameter                                | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| t117   | NPBUSY# active width                     | 14  |     |     | ns   |           |
| t118   | NPERR# hold time from NPBUSY#            | 5   |     |     | ns   |           |
| t119   | NPERR# setup time to NPBUSY#             | 5   |     |     | ns   |           |
| t120   | NPBUSY# active to BUSY# active delay     |     | 12  |     | ns   |           |
| t121   | NPBUSY# inactive to BUSY# inactive delay |     | 12  |     | ns   |           |
| t122   | NPERR# low pulse width                   | 14  |     |     | ns   |           |
| t123   | IOW# active to BUSY# inactive delay      |     | 12  |     | ns   |           |

| Symbol | Parameter                                | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| t202   | CAS# active delay from CLK2 $\uparrow$   | 5   |     | 15  | ns   |           |
| t203   | CAS# inactive delay from CLK2 $\uparrow$ | 5   |     | 9   | ns   |           |
| t204   | RDY# active delay from CLK2 $\uparrow$   | 10  |     | 18  | ns   |           |
| t205   | RDY# inactive delay from CLK2 $\uparrow$ | 10  |     | 18  | ns   |           |

| Symbol | Parameter   | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| t210   | LDEV# setup time to start of second T2 $\uparrow$ | 5   |     |     | ns   |           |
| t211   | LDEV# hold time to start of second T2 $\uparrow$  | 4   |     |     | ns   |           |
| t212   | RAS# active delay from CLK2 $\uparrow$            | 12  |     | 16  | ns   |           |
| t213   | RAS# inactive delay from CLK2 $\uparrow$          | 8   |     | 16  | ns   |           |

| Symbol | Parameter                           | Min | Typ | Max | Unit | Condition |
|--------|-------------------------------------|-----|-----|-----|------|-----------|
| t215   | RDYI# setup time to CLK2 $\uparrow$ | 5   |     |     | ns   |           |
| t216   | RDYI# hold time to CLK2 $\uparrow$  | 4   |     |     | ns   |           |

| Symbol | Parameter  | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| t225   | CLK2 $\uparrow$ to DWE# active delay   | 8   |     | 16  | ns   |           |
| t226   | CLK2 $\downarrow$ to DWE# inactive delay   | 8   |     | 16  | ns   |           |
| t227   | CLK2 $\uparrow$ to MA[10:0] valid delay or CPU addr/status valid to MA[10:0] valid delay | 8   |     | 15  | ns   |           |
| t228   | CLK2 $\uparrow$ to MA[10:0] invalid delay  | 8   |     | 15  | ns   |           |

## AC Characteristics - 33MHz (Cont.)

| Symbol | Parameter  | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| t401   | CPU addr/status valid to CAOЕ# active delay or CLK2↑ to CAOЕ# active delay | 5   |     | 12  | ns   |           |
| t402   | CAOE# inactive delay from CLK2   | 5   |     | 12  | ns   |           |
| t403   | CLK2↓ to CAWE# active delay  | 5   |     | 12  | ns   |           |
| t404   | CLK2↓ to CAWE# inactive delay  | 5   |     | 12  | ns   |           |
| t405   | CLK2↓ to DRTYW# active delay   | 5   |     | 12  | ns   |           |
| t406   | CLK2↓ to DRTW# inactive delay  | 5   |     | 12  | ns   |           |
| t407   | CLK2↑ to CAWE# active delay  | 7   |     | 14  | ns   |           |
| t408   | CLK2↑ to CAWE# inactive delay  | 7   |     | 14  | ns   |           |
| t409   | CLK2↑ to DRTYW# active delay   | 7   |     | 14  | ns   |           |
| t410   | CLK2↑ to DRTYW# inactive delay   | 7   |     | 14  | ns   |           |

| Symbol | Parameter                                | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| t440   | CAS# active to RAS0# active delay        | 10  |     | 20  | ns   |           |
| t241   | CAS# inactive to RAS0# inactive delay    | 10  |     | 20  | ns   |           |
| t242   | RAS0# active to RAS1# active delay       |     | 15  |     | ns   |           |
| t243   | RAS0# inactive to RAS1# inactive delay   |     | 15  |     | ns   |           |
| t244   | RAS1# active to RAS2# active delay       |     | 15  |     | ns   |           |
| t245   | RAS1# inactive to RAS2# inactive delay   |     | 15  |     | ns   |           |
| t246   | RAS2# active delay to RAS3# active delay |     | 15  |     | ns   |           |
| t247   | RAS2# inactive to RAS3# inactive delay   |     | 15  |     | ns   |           |

| Symbol | Parameter                                  | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| t301   | CD[15:0] valid to XD[15:0] valid delay     | 8   |     | 20  | ns   |           |
| t302   | CD[15:0] valid to MP[1:0] valid delay      | 8   |     | 18  | ns   |           |
| t303   | CD[15:0] invalid to XD[15:0] invalid delay | 8   |     | 18  | ns   |           |
| t304   | CD[15:0] invalid to MP[1:0] invalid delay  | 8   |     | 18  | ns   |           |

| Symbol | Parameter                                 | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| t311   | MD[15:0] setup time to IORD#/MEMEMR#↑     | 8   |     | 20  | ns   |           |
| t312   | MD[15:0] hold time to IORD#/MEMEMR#↑      | 8   |     | 18  | ns   |           |
| t313   | MD[15:8] valid to MD[7:0] valid delay     | 8   |     | 18  | ns   |           |
| t314   | MD[15:8] invalid to MD[7:0] invalid delay | 8   |     | 18  | ns   |           |
| t318   | A[9:0] to KBDCS# active delay             | 5   |     | 30  | ns   |           |
| t319   | A[9:0] to KBDCS# inactive delay           | 5   |     | 30  | ns   |           |

## AC Characteristics - 33MHz (Cont.)

| Symbol | Parameter   | Min | Typ | Max | Unit    | Condition |
|--------|---|-----|-----|-----|---------|-----------|
| t440   | RAS# precharge time for DRAM cycles                       |     | 3   |     | SYSCCLK |           |
| t440a  | RAS# precharge time for 0WS read miss dirty cycles        |     | 2   |     | SYSCCLK |           |
| t440b  | RAS# precharge time for 1/2/3WS read miss dirty cycles    |     | 3   |     | SYSCCLK |           |
| t441   | CAS# precharge time for DRAM cycles                       |     | 1   |     | SYSCCLK |           |
| t441a  | CAS# precharge time for 0WS write in read miss cycles     |     | 1   |     | SYSCCLK |           |
| t441b  | CAS# precharge time for 1/2/3WS write in read miss cycles |     | 1.5 |     | SYSCCLK |           |
| t442a  | CAS# precharge time for 0WS read in read miss cycles      |     | 0.5 |     | SYSCCLK |           |
| t442b  | CAS# precharge time for 1/2/3WS read in read miss cycles  |     | 1   |     | SYSCCLK |           |

| Symbol | Parameter                                   | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| t452   | MEMR# active to CAO# active delay           | 7   |     | 20  | ns   |           |
| t453   | MEMR# inactive to CAO# inactive delay       | 7   |     | 20  | ns   |           |
| t458   | MEMR#/MEMW# active to RAS# active delay     | 8   |     | 16  | ns   |           |
| t459   | MEMR#/MEMW# inactive to RAS# inactive delay | 10  |     | 20  | ns   |           |
| t460   | MEMR#/MEMW# inactive to CAS# active delay   | 10  |     | 20  | ns   |           |
| t461   | MEMR#/MEMW# inactive to CAS# inactive delay | 8   |     | 18  | ns   |           |
| t462   | MEMR#/MEMW# to column address valid delay   | 10  |     | 20  | ns   |           |
| t463   | MEMR#/MEMW# to row address hold delay       | 10  |     | 20  | ns   |           |
| t464   | MEMW# active to CAWE# active delay          | 7   |     | 20  | ns   |           |
| t465   | MEMW# active to DWE# active delay           | 8   |     | 18  | ns   |           |
| t466   | MEMW# inactive to DWE# inactive delay       | 8   |     | 18  | ns   |           |

| Symbol | Parameter                   | Min | Typ | Max | Unit | Condition |
|--------|-----------------------------|-----|-----|-----|------|-----------|
| t501   | BCLK↓ to ALE active delay   | 5   |     | 30  | ns   |           |
| t502   | BCLK↑ to ALE inactive delay | 5   |     | 30  | ns   |           |
| t503   | BCLK↓ to CMD active delay   | 5   |     | 30  | ns   |           |
| t504   | BCLK↑ to CMD inactive delay | 5   |     | 30  | ns   |           |
| t505   | BCLK↑ to CMD active delay   | 5   |     | 30  | ns   |           |
| t506   | M16# to BCLK↑ setup time    | 8   |     |     | ns   |           |
| t507   | M16# to BCLK↑ hold time     | 8   |     |     | ns   |           |
| t508   | IO16# to BCLK↑ setup time   | 10  |     |     | ns   |           |


## AC Characteristics - 33MHz (Cont.)

| Symbol | Parameter                             | Min | Typ | Max | Unit | Condition |
|--------|---------------------------------------|-----|-----|-----|------|-----------|
| t509   | IO16# to BCLK↑ hold time              | 10  |     |     | ns   |           |
| t510   | NOWS# to BCLK↑ setup time             | 10  |     |     | ns   |           |
| t511   | NOWS# to BCLK↑ hold time              | 10  |     |     | ns   |           |
| t512   | CHRDY to BCLK↑ setup time             | 12  |     |     | ns   |           |
| t513   | CHRDY to BCLK↑ hold time              | 12  |     |     | ns   |           |
| t515   | ATCLK↓ to HOLD active delay           | 5   |     | 16  | ns   |           |
| t516   | ATCLK↑ to HOLD inactive delay         | 5   |     | 16  | ns   |           |
| t517   | ATCLK↑ to REF# active delay           | 8   |     | 30  | ns   |           |
| t518   | ATCLK↑ to REF inactive delay          | 8   |     | 30  | ns   |           |
| t519   | ATCLK↑ to MEMR# active delay          | 5   |     | 25  | ns   |           |
| t520   | ATCLK↑ to MEMR# inactive delay        | 5   |     | 25  | ns   |           |
| t521   | HRQ1 setup time to ATCLK↑             | 10  |     |     | ns   |           |
| t522   | HRQ1 hold time to ATCLK↑              | 10  |     |     | ns   |           |
| t523   | HLDA active to HLDA1 active delay     | 8   |     | 18  | ns   |           |
| t524   | HLDA inactive to HLDA1 inactive delay | 8   |     | 18  | ns   |           |

- Notes:
1. ↑ means rising edge.
  2. ↓ means falling edge.
  3. DRAM access time = 20ns.

## 7.0 Mechanical Package Outline

Figure 7-1 160-Pin Plastic Quad Flat Pack (PQFP)



| Symbol | Millimeter |       |       | Inch  |       |       |
|--------|------------|-------|-------|-------|-------|-------|
|        | Min        | Nom   | Max   | Min   | Nom   | Max   |
| A1     | 0.05       | 0.25  | 0.50  | 0.002 | 0.010 | 0.020 |
| A2     | 3.17       | 3.32  | 3.47  | 0.125 | 0.131 | 0.137 |
| b      | 0.20       | 0.30  | 0.40  | 0.008 | 0.012 | 0.016 |
| c      | 0.10       | 0.15  | 0.20  | 0.004 | 0.006 | 0.008 |
| D      | 27.90      | 28.00 | 28.10 | 1.098 | 1.102 | 1.106 |
| E      | 27.90      | 28.00 | 28.10 | 1.098 | 1.102 | 1.106 |
| e      |            | 0.65  |       |       | 0.026 |       |
| Hd     | 31.65      | 31.90 | 32.15 | 1.246 | 1.256 | 1.266 |
| He     | 31.65      | 31.90 | 32.15 | 1.246 | 1.256 | 1.266 |
| L      | 0.65       | 0.80  | 0.95  | 0.025 | 0.031 | 0.037 |
| L1     |            | 1.95  |       |       | 0.077 |       |
| Y      |            |       | 0.08  |       |       | 0.003 |
| θ      | 0          |       | 10    | 0     |       | 10    |