
MEMORY DATABOOK 1986



First Edition: July 1986

MEMORY DATABOOK 1986

IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS

PACKAGING 2

RELIABILITY INFORMATION

MOS MEMORY

HANDLING PRECAUTIONS

EPROM WRITING AND ERASURE

MASK ROM CUSTOMER PROGRAM SPECIFICATIONS

MASK ROM DEVELOPMENT FLOWCHART

> TERMINOLOGY AND SYMBOLS

DATA SHEET

CROSS REFERENCE LIST

APPLICATIONS



CONTENTS

| | IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS | 3 |
|---|---|----|
| | • DYNAMIC RAMS | 5 |
| | SIP/SIMM MODULE | 6 |
| | NMOS STATIC RAMS | 7 |
| | CMOS STATIC RAMS | 7 |
| | • MASK ROMS | 8 |
| | • EPROMS | 9 |
| | • E ² P ROMS | 9 |
| 2 | PACKAGING | 13 |
| | • 16 PIN PLASTIC | 15 |
| | 16 PIN STACK PLASTIC | 16 |
| | • 18 PIN PLCC | 16 |
| | • 18 PIN PLASTIC | 17 |
| | • 18 PIN SIDE-BRAZED | 17 |
| | • 22 PIN PLCC | 18 |
| | • 22 PIN PLASTIC | 18 |
| | • 24 PIN PLASTIC | 19 |
| | • 24 PIN CERDIP | 19 |
| | 24 PIN PLASTIC FLAT | |
| | • 26 PIN SOJ | |
| | 28 PIN PLASTIC | |
| | • 28 PIN CERDIP | |
| | • 32 PIN PLCC | |
| | 40 PIN SIDE-BRAZED | |
| 3 | RELIABILITY INFORMATION | |
| | 1. INTRODUCTION | |
| | 2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS | |
| | 3. EXAMPLE OF RELIABILITY TEST RESULTS | |
| | 4. SEMICONDUCTOR MEMORY FAILURES | |
| 4 | MOS MEMORY HANDLING PRECAUTIONS | |
| | 1. STATIC ELECTRICITY COUNTERMEASURES | |
| | 2. POWER SUPPLY AND INPUT SIGNAL NOISE | |
| | 3. CMOS MEMORY OPERATING PRECAUTIONS | |
| 5 | EPROM WRITING AND ERASURE | |
| | 1. EPROM WRITING ERASURE | |
| _ | 2. EPROM HANDLING | |
| 6 | MASK ROM CUSTOMER PROGRAM SPECIFICATIONS | |
| | 1. USABLE MEDIA | |
| | 2. MAGNETIC TAPE SPECIFICATIONS | |
| | 3. EPROM SPECIFICATIONS | |
| | MASK ROM DEVELOPMENT FLOWCHART | 47 |

| 8 | TERM | IINOLOGY AND SYM | BOLS | 51 |
|---|------|------------------|---|-----|
| _ | | | | |
| | 2. | ABSOLUTE MAXIMU | IM RATINGS | 52 |
| | 3. | RECOMMENDED OF | ERATION CONDITIONS | 53 |
| | | | ICS | |
| | 5. | AC CHARACTERIST | cs | 55 |
| 9 | DATA | SHEET | | |
| | • | MOS DYNAMIC RAM | IS . | |
| | | MSM 3732AS/RS | 32,768-Word × 1-Bit RAM (NMOS) | 60 |
| | | MSM3764AS/RS | 65,536-Word × 1-Bit RAM (NMOS) | 76 |
| | | MSM3764AAS/ARS | 65,536-Word × 1-Bit RAM (NMOS) | |
| | | MSM41256AS/RS | 262,144-Word × 1-Bit RAM (NMOS) < Page Mode > | 108 |
| | | MSM41256JS | 262,144-Word × 1-Bit RAM (NMOS) < Page Mode > | |
| | | MSM41256AAS/RS | 262,144-Word × 1-Bit RAM (NMOS) < Page Mode > | 132 |
| | | MSM41257AAS/RS | 262,144-Word × 1-Bit RAM (NMOS) < Nibble Mode > | 147 |
| | | MSM41464RS | 65,536-Word × 4-Bit RAM (NMOS) | |
| | | MSM414256RS | 262,144-Word × 4-Bit RAM (NMOS) | 178 |
| | | MSM411000RS | 1,048,576-Word × 1-Bit RAM (NMOS) | 191 |
| | | MSM411001RS | 1,048,576-Word × 1-Bit RAM (NMOS) < Nibble Mode > | 204 |
| | | MSM511000RS | 1,048,576-Word × 1-Bit RAM (NMOS) <fast page=""></fast> | 217 |
| | | MSM511001RS | 1,048,576-Word × 1-Bit RAM (NMOS) < Static Column > | 218 |
| | | MSM514256RS | 262,144-Word × 4-Bit RAM (CMOS) <fast page=""></fast> | 219 |
| | | MSM514257RS | 262,144-Word × 4-Bit RAM (CMOS) < Static Column > | 220 |
| | | MSM37S64ARS/37 | S64RS 131,072-Word × 4-Bit RAM (NMOS) | 221 |
| | | MSC2301YS9/KS9 | 65,536-Word × 9-Bit RAM (NMOS) | 234 |
| | | MSC2304YS8/KS8 | 262,144-Word × 8-Bit RAM (NMOS) | 245 |
| | | MSC2304YS9/KS9 | 262,144-Word × 9-Bit RAM (NMOS) | 256 |
| | • | MOS STATIC RAMS | | |
| | | MSM5114RS | 4,096-Word \times 4-Bit RAM (CMOS) | 268 |
| | | MSM2128RS | 2,048-Word \times 8-Bit RAM (NMOS) | 273 |
| | | MSM5128RS | 2,048-Word \times 8-Bit RAM (CMOS) | 278 |
| | | MSM5128-20GSK | 2,048-Word \times 8-Bit RAM (CMOS) | 283 |
| | | MSM5126RS | 2,048-Word \times 8-Bit RAM (CMOS) | 289 |
| | | MSM5165RS/JS | 8,192-Word \times 8-Bit RAM (CMOS) | 294 |
| | | MSM5165LRS/JS | 8,192-Word \times 8-Bit RAM (CMOS) | 300 |
| | | MSM5188US | 16,384-Word \times 4-Bit RAM (CMOS) | 307 |
| | | MSM5127RS/JS | 32,768-Word \times 8-Bit RAM (CMOS) | 312 |
| | | MSM51257LRS/JS | 32,768-Word \times 8-Bit RAM (CMOS) | 318 |
| | • | MOS MASK ROMS | | |
| | | MSM3864RS | 8,192-Word \times 8-Bit MASK ROM (NMOS) | 326 |
| | | MSM38128ARS | 16,384-Word \times 8-Bit MASK ROM (NMOS) | 330 |
| | | MSM38256RS | 32,768-Word \times 8-Bit MASK ROM (NMOS) | |
| | | MSM38256ARS | 32,768-Word \times 8-Bit MASK ROM (NMOS) | 338 |
| | | MSM38512RS | 65,536-Word \times 8-Bit MASK ROM (NMOS) | 342 |
| | | MSM28101AAS | 1 M Bit MASK ROM (NMOS) | 346 |

| | | MSM28201AAS | 1M Bit MASK ROM (NMOS) | 351 |
|----|------|--------------------------|---|-------|
| | | MSM53256RS | 32,768-Word × 8-Bit MASK ROM (CMOS) | |
| | | MSK531000RS | 131,072-Word × 8-Bit MASK ROM (CMOS) | |
| | • | MOS EPROMS | Tot, or 2 Word A & Bit Miner (Total Contract) | |
| | | MSM2764AS | 8,192-Word × 8-Bit EPROM (NMOS) | 366 |
| | | MSM27128AS | 16.384-Word × 8-Bit EPROM (NMOS) | |
| | | MSM27256AS | 32,768-Word × 8-Bit EPROM (NMOS) | |
| | | MSM27512AS | 65,536-Word × 8-Bit EPROM (NMOS) | |
| | | MSM271000AS | 131,072-Word × 8-Bit EPROM (NMOS) | |
| | | MSM271024AS | 65.536-Word × 16-Bit EPROM (NMOS) | |
| | | MSM27C64AS | 8,192-Word × 8-Bit EPROM (CMOS) | |
| | | MSM27C128AS | 16,384-Word × 8-Bit EPROM (CMOS) | |
| | | MSM27C1024AS | 65,536-Word × 16-Bit EPROM (CMOS) | |
| | • | MOS E ² PROMS | co,see word × 10 Bit El Helin (elinee), | |
| | | MSM2816ARS | 2.048-Word × 8-Bit E ² PROM | 420 |
| Ti | CROS | SS REFERENCE LIST | • | |
| | | | | 431 |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| m | | ICATIONS | | |
| | | | PPLICATIONS NOTES | . 445 |
| | | | | |
| | | | ACITORS | |
| | | | BOARD | |
| | | | ROL CIRCUIT | |
| | | | ING 1MB MEMORY ON A BOARD | |
| | 6. | MEMORY SYSTEM | RELIABILITY | 449 |
| | 7. | MEMORY COMPAR | ISON STANDARD | 451 |
| | СМО | S RAM BATTERY BAG | CK-UP | 454 |
| | | | ND BATTERY SWITCHING CIRCUIT | |
| | 2. | SWITCHING CIRCU | IT MODIFICATIONS | 454 |
| | 3. | DATA RETENTION N | MODE | 456 |
| | | | | |
| | | | | |
| | MASH | K ROM KANJI GENER | ATION MEMORY DESCRIPTION | 457 |
| | 1. | KANJI GENERATIOI | N MEMORIES | 458 |
| | | MCM20256 SEDIES | | |




IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS


| IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS | 3 |
|---|---|
| DYNAMIC RAMS | 5 |
| SIP/SIMM MODULE | 6 |
| NMOS STATIC RAMS | 7 |
| CMOS STATIC RAMS | 7 |
| • MASK ROMS | 8 |
| • EPROMS | 9 |
| • E2D DOMS | ٥ |

IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS





^{*}Under development



*Under development

• DYNAMIC RAMS

| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (mw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device | |
|--------------|------------------------------|------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|--|
| MSM3732H-15 | 32k | 16 Pin Dynamic | 32,768×1 | 16 | 150 | 270 | 248/28 | +5 | | |
| MSM3732H-20 | SZK | A7 (Column)=H | 32,700x1 | 10 | 200 | 330 | 248/28 | 1.5 | | |
| MSM3732L-15 | 32k | 16 Pin Dynamic | 32,768×1 | 16 | 150 | 270 | 248/28 | +5 | | |
| MSM3732L-20 | 32K | A7 (Column)=L | 32,766X1 | 16 | 200 | 330 | 248/28 | +3 | | |
| MSM3764-15 | 64k | 16 Pin Dynamic | 65,536×1 | 16 | 150 | 270 | 248/28 | +5 | TMS4164-15 | |
| MSM3764-20 | 04K | 16 FIN Dynamic | 05,53681 | 16 | 200 | 330 | 248/28 | 75 | TMS4164-20 | |
| MSM3764A-12 | | | | | 120 | 230 | 330/28 | | | |
| MSM3764A-15 | 64k | 16 Pin Dynamic | 65,536×1 | 16 | 150 | 260 | 330/28 | +5 | | |
| MSM3764A-20 | | | | | 200 | 330 | 330/28 | | | |
| MSM41256-15 | 0501 | 40.0: 0 | 000 444 4 | 4.0 | 150 | 260 | 385/28 | | | |
| MSM41256-20 | 256k | 16 Pin Dynamic | 262,144×1 | 16 | 200 | 330 | 385/28 | +5 | | |
| MSM41256A-10 | | | | | 100 | 200 | 385/28 | | | |
| MSM41256A-12 | 250k | 16 Pin Dynamic | 262,144×1 | 16 | 120 | 220 | 385/28 | +5 | | |
| MSM41256A-15 | | | | | 150 | 260 | 385/28 | | | |
| MSM41257A-10 | | | | | 100 | 200 | 385/28 | | | |
| MSM41257A-12 | 256k | 256k | 16 Pin Dynamic | 262,144×1 | 16 | 120 | 220 | 385/28 | +5 | |
| MSM41257A-15 | | | | | 150 | 260 | 385/28 | | | |
| MSM41464-10 | | | | | 100 | 200 | 385/28 | | | |
| MSM41464-12 | 256k | 18 Pin Dynamic | 65,536×4 | 18 | 120 | 230 | 385/28 | +5 | | |
| MSM41464-15 | | | | | 150 | 260 | 385/28 | | | |
| MSM414256-10 | | | | | 100 | 200 | 413/28 | | | |
| MSM414256-12 | 256k | 20 Pin Dynamic | 262,144×4 | 20 | 120 | 230 | 385/28 | +5 | | |
| MSM411000-10 | | | | | 100 | 200 | 413/28 | | | |
| MSM411000-12 | 1M | 18 Pin Dynamic | 1,048,576×1 | 18 | 120 | 230 | 385/28 | +5 | | |
| MSM411001-10 | | | | | 100 | 200 | 413/28 | | | |
| MSM411001-12 | 1M | 18 Pin Dynamic | 1,048,576x1 | 18 | 120 | 230 | 385/28 | +5 | | |
| MSM511000-10 | | | | | 100 | 190 | 385/11 | | | |
| MSM511000-12 | 1M | 18 Pin Dynamic | 1,048,576×1 | 18 | 120 | 220 | 330/11 | +5 | | |
| MSM511001-10 | 4 | 40 B: B : | 1040570 | 10 | 100 | 190 | 385/11 | , - | | |
| MSM511001-12 | 1M | 18 Pin Dynamic | 1,048,576×1 | 18 | 120 | 220 | 330/11 | +5 | | |
| MSM514256-10 | 111 | 20 B:- D | 262 444 4 | 20 | 100 | 190 | 413/11 | 15 | | |
| MSM514256-12 | 1M | 20 Pin Dynamic | 262,144x4 | 20 | 120 | 220 | 385/11 | +5 | | |



| Model Name | Mem- ory Capac- ity | Circuit Function | | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (mw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device |
|--------------|------------------------------|------------------|-----------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|
| MSM514257-10 | 1M | 20 Pin Dynamia | 262.144×4 | 20 | 100 | 190 | 413/11 | +5 | |
| MSM514257-12 | IIVI | 20 Pin Dynamic | 202.14484 | | 120 | 220 | 385/11 | 13 | |
| MSM37S64-15 | 128k | k 16 Pin Dynamic | 131,072×1 | 16 | 150 | 270 | 360/55 | +5 | |
| MSM37S64-20 | 1288 | | | | 200 | 330 | 360/55 | +5 | |

• SIP/SIMM MODULE

| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (nw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device |
|-----------------------|------------------------------|-------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|
| MSC2301- 12YS9/KS9 | 576k | 30 Pin Socket | 65536×9 | 30 | 120 | 120 | - | +5 | |
| MSC2301- 15YS9/KS9 | 376K | Insertable Module | 0333089 | | 150 | 150 | _ | , 0 | |
| MSC2304- 12YS8/KS8 | | 30 Pin Socket | | 30 | 120 | 120 | _ | ٠. | |
| MSC2304- 15YS8/KS8 | 2M | Insertable Module | 262144x8 | | 150 | 150 | _ | +5 | |
| MSC2304- 12YS9/KS9 | 200 | 30 Pin Socket | | 20 | 120 | 120 | _ | +5 | |
| MSC2304- 15YS9/KS9 | 2M | Insertable Module | 262144x9 | 30 | 150 | 150 | _ | .5 | |

• NMOS STATIC RAMS

| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (mw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device |
|------------|------------------------------|------------------------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|
| MSM2128-12 | | | | | 120 | 120 | 660/110 | | |
| MSM2185-15 | 16k | Static, Common I/O with Power Down | 2048×8 | 24 | 150 | 150 | 550/110 | +5 | TMM2016 M58725 |
| MSM2128-20 | | Mode | | | 200 | 200 | 550/110 | | 11100720 |

• CMOS STATIC RAMS

| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (mw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device |
|---------------|------------------------------|-----------------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|
| MSM5114-2 | | | | | 200 | 200 | 192/0.04 | | |
| MSM5114-3 | 4k | Fully Static, Common I/O | 1024×4 | 18 | 300 | 300 | 192/0.04 | +5 | TC5514 μPD444 |
| MSM5114 | | | | | 450 | 450 | 192/0.04 | | |
| MSM5128-12 | | | | | 120 | 120 | 330/0.275 | | HM6116 |
| MSM5128-15 | 16k | Fully Static, Common I/O | 2048x8 | 24 | 150 | 150 | 300/0.275 | +5 | μPD446 TC5517 |
| MSM5128-20 | | | | | 200 | 200 | 275/0.275 | | |
| MSM5126-20 | | | 2040.0 | | 150 | 150 | 385/0.165 | _ | |
| MSM5126-25 | 16k | Fully Static Common I/O | 2048×8 | 24 | 200 | 200 | 385/0.165 | +5 | |
| MSM5165-12 | | | | | 120 | 120 | 248/5.5 | | |
| MSM5165-15 | 64k | Fully Static Common I/O | 8192x8 | 28 | 150 | 150 | 248/5.5 | +5 | |
| MSM5165-20 | | | | | 200 | 200 | 248/5.5 | | |
| MSM5165L-12 | | | | | 120 | 120 | 248/0.55 | | |
| MSM5165L-15 | 64k | Fully Static Common I/O | 8192x8 | 28 | 150 | 150 | 248/0.55 | +5 | |
| MSM5165L-20 | | | | | 200 | 200 | 248/0.55 | | |
| MSM5188-45 | | · | | | 45 | 45 | 605/11 | | 1000 |
| MSM5188-55 | 64k | Fully Static Common I/O | 16384×4 | 22 | 55 | 55 | 605/11 | +5 | |
| MSM5188-70 | | | | | 70 | 70 | 605/11 | | |
| MSM51257-85 | | | | | 85 | 85 | 385/5.5 | | |
| MSM51257-100 | 256k | Fully Static Common I/O | 32768×8 | 28 | 100 | 100 | 385/5.5 | +5 | |
| MSM51257-120 | | | | | 120 | 120 | 385/5.5 | | |
| MSM51257L-85 | | | | | 85 | 85 | 385/0.55 | | |
| MSM51257L-100 | 256k | Fully Static Common I/O | 32768x8 | 28 | 100 | 100 | 385/0.55 | +5 | |
| MSM51257L-120 | | | | | 120 | 120 | 385/0.55 | | |

■ IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS ■-



• MASK ROMS


| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (mw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device |
|------------|------------------------------|---------------------------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|---|
| MSM3864 | 64k | Fully Static | 8192×8 | 28 | 250 | 250 | 550/165 | +5 | |
| MSM38128A | 128k | Fully Static | 16384×8 | 28 | 250 | 250 | 550/165 | +5 | |
| MSM38256 | 256k | Fully Static | 32768×8 | 28 | 250 | 250 | 660/165 | +5 | |
| MSM38256A | 256k | Fully Static | 32768×8 | 28 | 150 | 150 | 330/33 | +5 | |
| MSM38512 | 512k | Fully Static | 65536×8 | 28 | 200 | 200 | _ | +5 | |
| MSM28101 | 1M | 40 Pin MASK RAM 18x16 Chinese-cha- | 3760×16 | 40 | 10 | | | +5 | JIS-Chinese- character coding sys- tem 0~7, 16~47 |
| MSM28201 | T IVI | racter font output | x 18 | 40 | 10μs | 22μs | 893 | | JIS-Chinese- character coding sys- tem 48~87 |
| MSM53256 | 256k | Fully Static | 32768×8 | 28 | 150 | 150 | 83/0.6 | +5 | |
| MSM531000 | 1M | Fully Static | 131072×8 | 28 | 250 | 250 | 83/0.6 | +5 | |

• EPROMS

| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (mw) Operating/ Standby | Power Supply Voitage (V) | Equivalent Device |
|------------|------------------------------|------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|
| MSM2764 | 64k | 28 Pin EPROM | 8192×8 | 28 | 200 | 200 | 790/185 | +5 | 2764 |
| MSM27128 | 128k | 28 Pin EPROM | 16,384x8 | 28 | 250 | 250 | 788/184 | +5 | 27128 |
| MSM27256 | 256k | 28 Pin EPROM | 32,768×8 | 28 | 150 | 150 | 525/184 | +5 | 27256 |
| MSM27512 | 512k | 28 Pin EPROM | 65,536×8 | 28 | 150 | 150 | 525/184 | +5 | 27512 |
| MSM271000 | 1M | 32 Pin EPROM | 131,072x8 | 32 | 120 | 120 | 525/184 | +5 | 271000 |
| MSM271024 | 1M | 40 Pin EPROM | 65,536×16 | 40 | 120 | 120 | 525/184 | +5 | 271024 |
| MSM27C64 | 64k | 28 Pin EPROM | 8,192×8 | 28 | 200 | 200 | 165/0.55 | +5 | 27C64 |
| MSM27C128 | 128k | 28 Pin EPROM | 16,384×8 | 28 | 200 | 200 | 165/0.55 | +5 | 27C128 |
| MSM27C1024 | 1M | 40 Pin EPROM | 65,536×16 | 40 | 100 | 100 | 175/0.55 | +5 | 27C1024 |

• E² P ROMS

| Model Name | Mem- ory Capac- ity | Circuit Function | Memory Configura- tion | Num- ber of Pins per Pack- age | Access Time MAX (ns) | Cycle Time MIN (ns) | Power Consump- tion MAX (nw) Operating/ Standby | Power Supply Voltage (V) | Equivalent Device |
|-------------|------------------------------|-------------------|------------------------------|---|-------------------------------|------------------------------|---|-----------------------------------|----------------------|
| MSM2816A-25 | | 24 Pin E²P ROM | 2048×8 | | 250 | 250 | | | |
| MSM2816A-30 | 16k | | | | 300 | 300 | _ | +5 | |
| MSM2816A-35 | IBK | | | 24 | 350 | 350 | _ | | |
| MSM2816A-45 | | | | | 450 | 450 | _ | +5 | |



2

PACKAGING


| 2 PACKAGIN | NG | 13 |
|------------|-------------------|--------|
| ● 16 P | PIN PLASTIC | 15 |
| • 16 P | PIN STACK PLASTIC | 16 |
| • 18 P | PIN PLCC | 16 |
| • 18 P | PIN PLASTIC | 17 |
| ● 18 P | PIN SIDE-BRAZED | 17 |
| • 22 P | PIN PLCC | 18 |
| • 22 P | PIN PLASTIC | 18 |
| ● 24 P | PIN PLASTIC | 19 |
| • 24 P | PIN CERDIP | 19 |
| | PIN PLASTIC FLAT | |
| ● 26 P | PIN SOJ | 20 |
| • 28 P | PIN PLASTIC | 21 |
| • 28 P | PIN CERDIP | 21 |
| • 32 P | PIN PLCC | 22 |
| ● 40 P | PIN SIDE-BRAZED | 22 |

PACKAGING


| | No. | RS | GS | JS | YS KS AS | | | | | |
|-----------------|------------|----------------|-----------------|----------------|--|--------|--------|-----------------|--|--|
| Name | of Pins | PLASTIC DIP | PLASTIC FLAT | PLASTIC LCC | PLASTIC SKINNY | MODULE | MODULE | SIDE- BRAZED | | |
| MSM3732 | 16 | 0 | | | | | | | | |
| 3764 | 16 | 0 | | | | | | | | |
| 3764A | 16 | 0 | | | | | | | | |
| 37S64 | 16 | 0 | | | | | | | | |
| 37S64A | 16 | 0 | | - | | | 1.00 | | | |
| | 16 | 0 | | | | | | | | |
| 41256 | 18 | | | 0 | | | | | | |
| | 16 | 0 | | | | | | | | |
| 41256A | 18 | | | 0 | | | | | | |
| 41257A | 16 | 0 | | | | | | 1-2-11-21 | | |
| 41257A | | 0 | | | | | | | | |
| 41464 | 18 | | | 0 | | | | | | |
| | 22 | | | | - | | | | | |
| 411000 | 18 | 0 | | - | | | | | | |
| | 26 | | | 0 | - | | | | | |
| 411001 | 18 | 0 | | | | | | | | |
| | 26 | | | 0 | | | | | | |
| 414256 | 20 | 0 | | _ | | | | | | |
| | 26 | | | 0 | | | | | | |
| 511000 | 18 | 0 | | | | | | | | |
| | 26 | | | 0 | | | | | | |
| 511001 | 18 | 0 | | | | | | | | |
| 311001 | 26 | | | 0 | | | | | | |
| 514256 | 20 | 0 | | | | | | | | |
| 514250 | 26 | | | 0 | | | | | | |
| E140E7 | 20 | 0 | | | | | | | | |
| 514257 | 26 | | | 0 | | | | | | |
| 2128 | 24 | 0 | | | | | | | | |
| 5114 | 18 | 0 | | | | | | | | |
| 5126 | 24 | 0 | | | | | | | | |
| 5128 | 24 | 0 | 0 | | | | | | | |
| | 28 | 0 | | | | | | | | |
| 5165 | 32 | | | 0 | | | | | | |
| | 28 | 0 | | | | | | | | |
| 5165L | 32 | | | 0 | | | | | | |
| 5188 | 22 | | | | Ó | | | | | |
| | 28 | 0 | | | | | | | | |
| 51257 | 32 | | | 0 | | | | | | |
| | 28 | 0 | | | | | | | | |
| 51257L | 32 | | | 0 | | | | | | |
| 3864 | 28 | 0 | | | | | | | | |
| 38128A | 28 | 0 | | | | | | | | |
| 38128A 38256 | | 0 | | | | | | | | |
| | 28 | 0 | | | | | | | | |
| 38256A | 28 | 0 | | | | | | | | |
| 28101A | 40 | | | | | | | 0 | | |
| 28201A | 40 | | | | | | | 0 | | |
| 38512 | 28 | 0 | | | | | | | | |
| 531000 | 28 | 0 | | | | | | | | |
| 53256 | 28 | 0 | | | | | | | | |
| 2764 | 28 | | | | | | | 0 | | |

| | | PACKAGES | | | | | | | | | |
|---------|------|----------------|-----------------|----------------|-------------------|--------|--------|-----------------|--|--|--|
| Name | No. | RS | GS | JS | US | YS | KS | AS | | | |
| | Pins | PLASTIC DIP | PLASTIC FLAT | PLASTIC LCC | PLASTIC SKINNY | MODULE | MODULE | SIDE- BRAZED | | | |
| 27128 | 28 | | | | | | | 0 | | | |
| 27256 | 28 | | | | | | | 0 | | | |
| 27512 | 28 | | | | | | | 0 | | | |
| 271000 | 32 | | | | | | | 0 | | | |
| 271024 | 40 | | | | | | | 0 | | | |
| 27C64 | 28 | | | | | | | 0 | | | |
| 27C128 | 28 | | | | | | | 0 | | | |
| 27C1024 | 40 | | | | | | | 0 | | | |
| 2816A | 24 | 0 | | | | | | | | | |
| 2301 | 30 | | | | | 0 | 0 | | | | |
| 2304 | 30 | | | | | 0 | 0 | | | | |

• 16 PIN PLASTIC




• 16 PIN PLASTIC




Note: All dimensions in millimeters.

• 16 PIN STACK PLASTIC




• 18 PIN PLCC




16

• 18 PIN PLASTIC




• 18 PIN SIDE-BRAZED




Note: All dimensions in millimeters.

• 22 PIN PLCC




• 22 PIN PLASTIC




18

• 24 PIN PLASTIC




• 24 PIN CERDIP




Note: All dimensions in millimeters.

• 24 PIN PLASTIC FLAT


2




• 26 PIN SOJ



• 28 PIN PLASTIC




• 28 PIN CERDIP




Note: All dimensions in millimeters.

• 32 PIN PLCC



• 40 PIN SIDE-BRAZED



3

RELABILITY

INFORMATION

| 3 | RELIABILITY INFORMATION | 25 |
|---|---|----|
| | 1. INTRODUCTION | 25 |
| | 2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS | 25 |
| | 3. EXAMPLE OF RELIABILITY TEST RESULTS | 27 |
| | 4 SEMICONDUCTOD MEMODY FAILURES | 21 |

RELIABILITY INFORMATION

1. INTRODUCTION

Semiconductor memories play a leading role in the explosive progress of semiconductor technology. They use some of the most advanced design and manufacturing technology developed to date. With greater integration, diversity and reliability, their applications have expanded enormously. Their use in large scale computers, control equipment, calculators, electronic games and in many other fields has increased at a fast rate.

A failure in electronic banking or telephone switching equipment, for example, could have far reaching effects and can cause incalculable losses. So, the demand, for stable high quality memory devices is strong.

We, at Oki Electric is fully aware of this demand. So we have adopted a comprehensive quality assurance system based on the concept of consistency in development, manufacturing and sales.

With the increasing demand for improvement in function, capability and reliability, we will expand our efforts in the future. Our quality assurance system and the underlying concepts are outlined briefy below.

2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS

The quality assurance system employed by Oki Electric can be divided into 4 major stages: device planning, developmental prototype, production prototype, and mass production. This system is outlined in the following block diagram (Fig. 1-1).

1) Device planning stage

To manufacture devices that meet the market demands and satisfy customer needs, we carefully consider functional and failure rate requirements, utilization form, environment and other conditions. Once we determine the proper type, material and structure, we check the design and manufacturing techniques and the line processing capacity. Then we prepare the development planning and time schedule.

2) Developmental prototype stage

We determine circuits, pattern design, process settings, assembly techniques and structural requirements during this stage. At the same time, we carry out actual prototype reliability testing.

Since device quality is largely determined during the designing stage, Oki Electric pays careful attention to quality confirmation during this stage.

This is how we do it:

- (1) After completion of circuit design (or pattern design), personnel from the design, process technology, production technology, installation technology and reliability departments get together for a thorough review to ensure design quality and to anticipate problems that may occur during mass production. Past experience and know-how guide these discussions.
- (2) Since many semiconductor memories involve new concepts and employ high level manufacturing technology, the TEG evaluation test is often used during this stage.
 - Note: TEG (Test Element Group) refers to the device group designed for stability evaluation of MOS transistors, diodes, resistors, capacitors and other circuit component element used in LSI memories.
- (3) Prototypes are subjected to repeated reliability and other special evaluation tests. In addition, the stability and capacity of the manufacturing process are checked.

3) Production prototype stage

During this stage, various tests check the reliability and other special features of the production prototype at the mass production factory level. After confirming the quality of device, we prepare the various standards required for mass production, and then start production. Although reliability and other special tests performed on the production prototype are much the same as those performed on the developmental prototype, the personnel, facilities and production site differ for the two prototypes, necessitating repeated confirmation tests.

4) Mass production

During the mass production stage, careful management of purchased materials, parts and facilities used during the manufacturing process, measuring equipment, manufacturing conditions and environment is necessary to ensure device quality first stipulated during the designing stages. The manufacturing process (including inspection of the completed device) is followed by a lot guarantee inspection to check that the specified quality is maintained under conditions identical to those under which a customer would actually use the device. This lot guarantee inspection is performed in 3 different forms as shown below.







Fig. 2 Defect Processing Flowchart



1) Group A tests: appearance, labels, dimensions

and electrical characteristics in-

spection

(2) Group B tests:

check of durability under thermal and mechanical environmental stresses, and operating life charac-

(3) Group C tests:

performed periodically to check operational life etc on long term

basis.

teristics

Note: Like the reliability tests, the group B tests conform to the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121

Devices which pass these lot guarantee inspections are stored in a warehouse awaiting shipment to customers. Standards are also set up for handling, storage and transportation during this period, thereby ensuring quality prior to delivery.

5) At Oki Electric, all devices are subjected to thorough quality checks. If, by chance, a failure does occur after delivery to the customer, defective devices are processed and the problem rectified immediately to minimize the inconvenience to the customer in accordance with the following flowchart.

3. EXAMPLE OF RELIABILITY TEST RESULTS

We have outlined the quality assurance system and the underlying concepts employed by Oki Electric. Now, we will give a few examples of the reliability tests performed during the developmental and production prototype stages. All reliability tests performed by Oki Electric conform with the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121

Since these reliability tests must determine performance under actual working conditions in a short period of time, they are performed under severe test conditions. For example, the 125° C high temperature continuous operation test performed for 1000 hours is equivalent to testing device life from 2 to 300 years of use at Ta = 40° C.

By repeating these accelerated reliability tests, device quality is checked and defects analyzed. The resulting information is extremely useful in improving the manufacturing processes. Some of the more common defects in memory LSI elements and their analysis are described below.

OKI MEMORY LSI LIFE TEST RESULTS

| | Device name | MSM41256-XXRS | | MSM | 13764A- | XXRS | MSM5165-XXRS | | | | |
|--------------------------------|-----------------------------------|--------------------------------------|-------------------------------|----------|--------------------------------------|------------------------------|--------------|--------------------------------------|----------------------------|----------|--|
| | Function | | 262144 x 1 bit DYNAMIC RAM | | | 65536 × 1 bit DYNAMIC RAM | | | 8192 x 8 bit STATIC RAM | | |
| | Structure | Si gate N-MOS 16P plastic package | | | Si gate N-MOS 16P plastic package | | | Si gate C-MOS 28P plastic package | | | |
| Test item | Test condition | Sample size | Test hours | Failures | Sample Size | Test hours | Failures | Sample size | Test hours | Failures | |
| Operating | Ta = 125°C Vcc = 5.5V | 300 | 2000 | 0 | 300 | 2000 | 0 | 88 | 2000 | 0 | |
| life test | Ta = 150° V Vcc = 5.5V | 40 | 6000 | 0 | 50 | 2000 | 0 | 50 | 2000 | 0 | |
| Temperature | 140°C 85% Vcc = 5.5V | 100 | 100 | 0 | 100 | 100 | 0 | 22 | 100 | 0 | |
| humidity test | 85° C 85% Vcc = 5.5V | 100 | 2000 | 0 | 150 | 2000 | 0 | 100 | 2000 | 0 | |
| Pressure cooker test | 121°C 100% No bias | 100 | 500 | 0 | 100 | 500 | 0 | 50 | 300 | 0 | |
| Low tempera- ture life test | $Ta = -10^{\circ} C$ $Vcc = 7.0V$ | 22 | 2000 | 0 | 22 | 2000 | 0 | 22 | 2000 | 0 | |
| Temperature cycling test | -55°C ~ 150°C | 100 | 500 cycles | 0 | 100 | 500 cycles | 0 | 100 | 500 cycles | 0 | |

| | Device name | MSM27256-AS | | MSN | /38256-> | XXRS | MSM531000-XXRS | | | | |
|--------------------------------|------------------------------------|----------------|-------------------------------------|----------|----------------|---------------------------|----------------|--------------------------------------|----------------------------|----------|--|
| | Function | | 32768 x 8 bit UV erasable EP ROM | | | 32768 x 8 bit Mask ROM | | | MSM531000-XXRS Mask ROM | | |
| | Structure | 11 | Si gate N-MOS 28P cerdip | | | gate N-M plastic pa | | Si gate C-MOS 28P plastic package | | | |
| Test item | Test condition | Sample size | Test hours | Failures | Sample Size | Test hours | Failures | Sample size | Test hours | Failures | |
| Operating | Ta = 125°C Vcc = 5.5V | 88 | 2000 | 0 | 55 | 2000 | 0 | 88 | 2000 | 0 | |
| life test | $Ta = 150^{\circ}C$ $Vcc = 5.5V$ | 40 | 2000 | 0 | | | | | | | |
| Temperature | 140°C 85% Vcc = 5.5V | | | | | | | 22 | 100 | 0 | |
| humidity test | 85°C 85% Vcc = 5.5V | 50 | 1000 | 0 | 50 | 2000 | 0 | 25 | 2000 | 0 | |
| Pressure cooker test | 121°C 100% No bias | 22 | 48 | 0 | 22 | 500 | 0 | 50 | 200 | 0 | |
| Low tempera- ture life test | $Ta = -10^{\circ} C$ Vcc = 7.0V | 22 | 2000 | 0 | | | | 22 | 2000 | 0 | |
| Temperature cycling test | -55°C ∼ 150°C | 100 | 500 cycles | 0 | 50 | 300 cycles | 0 | 50 | 300 | 0 | |

OKI MEMORY LSI ENVIRONMENTAL TEST RESULTS

| | | Device name | MSM41256-XXRS | | MSM376 | 4AXXRS | MSM5165-XXRS | |
|-------------------------------------|------------------------------------|---|----------------|----------|----------------|----------|----------------|----------|
| Test item | | Test condition | Sample size | Failures | Sample size | Failures | Sample size | Failures |
| | Soldering heat | 260° C 10 sec | | | 22 | O | 22 | |
| Thermal environmental | Thermal shock | 0°C~100°C 5 min 5 min 10 cycles | 22 | 2 0 | | | | 0 |
| test | Temperature cycling | -55° C∼RT∼150° C 30 min 30 min 20 cycles | | | | | | |
| | Variable frequency vibration | 100Hz~2000Hz 4 min per cycle 4 times in X, Y, Z | | 0 | 22 | 0 | 22 | |
| Mechanical environmental test | Shock | 1500G, 0.5 ms, 5 times in each X, Y, Z | 22 | | | | | 0 |
| | Constant acceleration | 10000G or 20000G 1 min in each X, Y, Z | | | | | | |
| Electrical Environmental test | ESD | 200pF, 0Ω, 5 times ±200V | 10 | 0 | 10 | 0 | 10 | 0 |

| | | Device name | MSM2 | 725-AS | MSM382 | 56-XXRS | MSM531 | 000-XXRS |
|-------------------------------------|------------------------------------|---|--------|----------|--------|----------|----------------|----------|
| Test item | | Test condition | Sample | Failures | Sample | Failures | Sample size | Failures |
| | Soldering heat | 260° C 10 sec | | | | | | |
| Thermal | Thermal shock | 0°C~100°C 5 min 5 min 10 cycles | | | | | | |
| environmental test | Temperature cycling | -55° C∼RT∼150° C 30 min 30 min 20 cycles | 22 | 0 | 22 | 0 | 22 | 0 |
| | Variable frequency vibration | 100Hz~2000Hz 4 min per cycle 4 times in X, Y, Z | | 0 | 22 | 0 | 22 | |
| Mechanical environmental test | Shock | 1500G, 0.5 ms, 5 times in each X, Y, Z | 22 | | | | | 0 |
| 1031 | Constant acceleration | 10000G or 20000G 1 min in each X, Y, Z | | | | | | |
| Electrical environmental test | ESD | 200pF, 0Ω, 5 times ±200V | 10 | 0 | 10 | 0 | 10 | 0 |


HIGH TEMPERATURE OPERATING LIFE TEST


 $(Ta = 125^{\circ}C, V_{CC} = 5.5V, t_{CVCle} = 3 \mu s)$


SAMPLE SIZE = 300 pcs.


MSM41256-12RS

| | | | 0Н | 168H | 500H | 1000H | 2000H | |
|------|------|------|--------|--------|--------|--------|--------|--|
| | | MAX. | 63.54 | 64.58 | 64.70 | 64.86 | 64.98 | |
| | | MIN. | 57.92 | 57.94 | 57.86 | 57.90 | 57.96 | |
| ICC1 | mA · | MEAN | 60.700 | 60.710 | 60.620 | 60.700 | 60.740 | |
| | | S.D. | 1.339 | 1.370 | 1.376 | 1.389 | 1.394 | |
| | | DEL. | 0.00 | 1.04 | 1.16 | 1.32 | 1.44 | |
| | | MAX. | 3.50 | 3.74 | 3.62 | 3.66 | 3.68 | |
| | | MIN. | 2.92 | 2.94 | 2.92 | 2.94 | 2.94 | |
| ICC2 | mA | MEAN | 3.083 | 3.097 | 3.068 | 3.084 | 3.084 | |
| | | S.D. | .113 | .144 | .119 | .119 | .120 | |
| | | DEL. | 0.00 | 0.68 | 0.20 | 0.24 | 0.26 | |
| | | MAX. | 112 | 112 | 112 | 112 | 113 | |
| | | MIN. | 109 | 109 | 109 | 109 | 110 | |
| TRAC | ns | MEAN | 110.9 | 110.9 | 111.1 | 110.9 | 111.0 | |
| | | S.D. | .7 | .7 | .8 | .7 | .8 | |
| | | DEL. | 0 | -1 | 1 | -1 | -1 | |
| | | MAX. | 52 | 52 | 52 | 52 | 53 | |
| TCAC | | MIN. | 49 | 49 | 49 | 49 | 49 | |
| | ns | MEAN | 50.8 | 50.6 | 51.0 | 50.6 | 50.6 | |
| | | S.D. | .7 | .6 | .7 | .6 | .7 | |
| | | DEL. | 0 | -1 | 1 | -1 | -1 | |










4. SEMICONDUCTOR MEMORY FAILURES

The life-span characteristics of semiconductor elements in general (not only semiconductor IC devices) is described by the curve shown in the diagram below. Although semiconductor memory failures are similar to those of ordinary integrated circuits, the degree of integration (miniaturization), manufacturing complexity and other circuit element factors influence their incidence.

< Semiconductor Element Failure Rate Curve >




1) Surge Destruction

This is destruction of the input/output stage circuits by external surge currents or static electricity. The accompanying photograph shows a point of contact between aluminum and poly-silicon that has been dissolved by a surge current. A hole has formed in the substrate silicon, leading to a short circuit. This kind of failure is traceable in about 30% of defective devices returned to the manufacturer. Despite miniaturization of semiconductor memory component elements (which means the elements themselves are less resistant), these failures usually occur during assembly and other handling operations.

At Oki Electric, all devices are subjected to static electricity intensity tests (under simulated operational conditions) in the development stage to reduce this type of failure. In addition to checking endurance against surge currents, special protective circuits are incorporated in the input and output sections.



Example of surge destruction



2) Oxide Film Insulation Destruction (Pin Holes)


Unlike surge destruction, this kind of failure is caused by manufacturing defects. Local weakened sections are ruptured when subjected to external electrical stress. Although this problem is accentuated by the miniaturization of circuit elements, it can be resolved by maintaining an ultra-clean manufacturing environment and through 100% burn-in screening.

3) Surface Deterioration due to Ionic Impurities

Under some temperature and electric field conditions, charged ionic impurities moving within the oxide film previously resulted in occasional deterioration of silicon surfaces. This problem has been eliminated by new surface stabilization techniques.

4) Photolithographic Defects

Integrated circuits are formed by repeated photographic etching processes. Dust and scratches on the mask (which corresponds to a photographic negative) can cause catastrophic defects. At present, component elements have been reduced in size to the order of 10 demonstrates through miniaturization. However, the size of dust and scratches stays the same. At Oki Electric, a high degree of automation, minimizing human intervention in the process, and unparalleled cleanliness solves this problem.




Photolithographic Defect

5) Aluminum Corrosion

Aluminum corrosion is due to electrolytic reactions caused by the presence of water and minute impurities. When aluminum dissolves, lines break. This problem is unique to the plastic capsules now used widely to reduce costs. Oki Electric has carefully studied the possible cause and effect relationship between structure and manufacturing conditions on the one hand, and the generation of aluminum corrosion on the other. Refinements incorporated in Oki LSIs permit superior endurance to even the most severe high humidity conditions.


6) Alpha-Particle Soft Failure

This problem occurs when devices are highly miniaturized, such as in 64-kilobit RAMs. The inversion of memory cell data by alpha-particle generated by radio-active elements like uranium and thorium (present in minute quantities, measured in ppb) in the ceramic package material causes defects. Since failure is only temporary and normal operation restored quickly, this is referred to as a "soft" failure. At Oki Electric we have eliminated the problem by coating the chip surface of 64-kilobit RAMs with a resin which effectively screens out these alpha-particle.



7) Degradation in Performance Characteristics Due to

With increased miniaturization of circuit elements, internal electric field strength in the channels increases since the applied voltage remains the same at 5 V. As a result, electrons flowing in the channels, as shown in the accompanying diagram, tend to enter into the oxide film near the drain, leading to degradation of performance. Although previous low-temperature operation tests have indicated an increase of this failure, we have confirmed by our low-temperature acceleration tests, including checks on test element groups, that no such problem exists in Oki LSIs.



Characteristic deterioration caused by hot electron

With further progress in the miniaturization of circuit components, failures related to pin hole oxide film destruction and photolithography have increased. To eliminate these defects during manufacturing, we at Oki Electric have been continually improving our production processes based on reliability tests and information gained from the field. And we subject all devices to high-temperature burn-in screening for 48 to 96 hours to ensure even greater reliability.

MOS MEMORY HANDLING PRECAUTIONS

| 4 | MOS MEMORY HANDLING PRECAUTIONS | 35 |
|---|--|----|
| | 1. STATIC ELECTRICITY COUNTERMEASURES | 35 |
| | 2. POWER SUPPLY AND INPUT SIGNAL NOISE | 35 |
| | 3. CMOS MEMORY OPERATING PRECAUTIONS | 35 |
| | | |

ė.

MOS MEMORY HANDLING PRECAUTIONS

1. STATIC ELECTRICITY COUNTER-MEASURES

Since voltage is generally controlled by means of the transistor gate oxide film in MOS memories, the input impedance is high and the insulation tends to be destroved more readily by static electricity.

Although Oki MOS memories incorporate built-in protector circuits to protect all input terminals from such destruction, it is not considered possible to give complete protection against heat destruction due to overcurrents and insulation film destruction due to irregular high voltages. It is, therefore, necessary to observe the following precautionary measures.

- 1) Under no circumstances must voltages or currents in excess of the specified ratings be applied to any input terminal
- 2) Always use an electrically conductive mat or shipping tubes for storage and transporting purposes.
- 3) Avoid wearing apparel made of synthetic fiber during operations. The wearing of cottons which do not readily generate static electricity is desirable. Also avoid handling devices with bare hands. If handling with bare hands cannot be avoided, make sure that the body is grounded, and that a $1M\Omega$ resistor is always connected between the body and ground in order to prevent the generation of static
- 4) Maintaining the relative humidity in the operation room at 50% helps to prevent static electricity. This should be remembered especially during dry
- 5) When using a soldering iron, the iron should be grounded from the tip. And as far as possible, use low power soldering irons (12 V or 24 V irons)

2. POWER SUPPLY AND INPUT SIGNAL NOISE

2.1 Power supply noise absorption

In dynamic memories, the flow of power supply current differs greatly between accessing and standby modes.

Although very little power is consumed by CMOS memories during standby mode, considerable current is drawn for charging and discharging (instantaneous current requirements) during access mode. In order to absorb the "spike noise" generated by these current requirements, the use of relatively large capacitance capacitors (about one 10 µF capacitor for every 8 to 10 RAMs) is recommended along with good high frequency response capacitors of about $0.1\mu F$ for each memory element. Power line wiring with as little line impedance as possible is also desirable.

2.2 Input signal noise absorption

Overshooting and undershooting of the input signal should be kept to a bare minimum. Undershooting in particular can result in loss of cell data stability within the memory. For this reason,

- (1) Avoid excessive undershooting when using an address common bus for memory board RAMs and
- (2) Since noise can be generated very easily when using direct drive for applying memory board RAM addresses from other driver boards, it is highly recommended that these addresses be first received by buffer.
- (3) Methods available for eliminating undershooting generated in the address line include
 - a) Clamping of the undershooting by including a diode
 - b) Connect $10 \sim 20\Omega$ in series with driver outputs.
 - c) Smooth the rising edge and falling edge wave-

3. CMOS MEMORY OPERATING **PRECAUTIONS**

3.1 Latch-Up

If the CMOS memory input signal level exceeds the Vcc power line voltage by +0.3 V, or drops below the ground potential by -0.3 V, the latch-up mechanism may be activated. And once this latch-up mode has been activated, the memory power has to be switched off before normal operating mode can be restored. Destruction of the memory element is also possible if the power is not switched off.

Although Oki CMOS memories have been designed to counter these tendencies, it is still recommended that input signal overshooting and undershooting by avoided.

3.2 Battery Back-Up

Take special note of the following 4 points when designing battery back-up systems.

- (1) Do not permit the input signal H level to exceed Vcc +0.3 V when the memory Vcc power is dropped. To achieve this, it is recommended that a CMOS driver using a Vcc power common with the CMOS memory, or an open collector buffer or open drain buffer pulled-up by a Vcc power common with the CMOS memory be used for driving purposes.
- (2) Set the chip select input signal CE to the same H level as the CMOS memory Vcc power line. And in order to minimize memory power consumption, set the write enable input WE level, the address input and the data input to either ground level or to the same H level as the CMOS memory Vcc power line.
- (3) Make sure that the CMOS memory Vcc power line is increased without "ringing" or temporary breaks when restoring the battery back-up mode.
- (4) When using synchronous type CMOS memories (MSM5115, MSM5104), make sure that accessing occurs after elapse of the chip enable off time (toc) prescribed in the catalog after the Vcc power line has reached the guaranteed operating voltage range. For further details, refer to "CMOS Memory Battery

Back-up" at the end of this manual.



EPROMENTAL STATES OF THE STATE

| 5 | EPROM WRITING AND ERASURE | 39 |
|---|---------------------------|----|
| | 1. EPROM WRITING ERASURE | 39 |
| | 2. EPROM HANDLING | 40 |




EPROM WRITING AND ERASURE

1. EPROM WRITING ERASURE

1.1 EPROM MSM 2764 writing

Writing in the MSM2764RS involves setting the drain and gate voltages of the floating gate stage to a high voltage. When the drain voltage exceeds 15 V and the gate voltage 20 V, the channel charge (electrons) becomes highly energized and flow over the oxide film barrier into the floating gate. And since the high gate voltage is positive polarity, electrons will flow into the floating gate very easily. When electrons build up in the floating gate, the memory element "threshold voltage" is changed, and subsequently stored as memory data. Once the charge has been built up, the surrounding oxide film (high insulation) prevents escape of electrons. The data is thus stored as "non-volatile" data.



When the MSM2764RS is shipped from the factory, the floating gate is left in discharged status (all bits "1"), i.e. "blank" status. During writing processes, $+25\,\mathrm{V}$ is applied to the Vpp terminal and VIH to the $\overline{\mathrm{OE}}$ input. The data to be programmed is applied in parallel to the outputs (O_0-7) . After the address and data have been set up, application of VIH level for $50\,\mathrm{ms}$ to the $\overline{\mathrm{CE}}$ input will enable writing of data. Since the $+25\,\mathrm{V}$ applied to Vpp is fairly close to the element's withstanding voltage, make sure that the voltage setting is maintained strictly within the $25\,\mathrm{V}\pm1\,\mathrm{V}$ range. Application of voltages in excess of the rated voltage, and overshooting, to the Vpp terminal can result in permanent damage to the element.

Although MSM2764RS rewriting should be checked about 100 times by sample testing, in actual practice 5 to 10 times is usually the limit. This will not likely result in any problem.


1.2 PROM programmer

Oki Electric employs a system whereby the various programmer available on the market are examined, and agreements reached with different programmer manufacturers. The purpose of this system is to check compatibility between programmer manufacturers and Oki Electric devices, and making modifications whenever required. Users are thus ensured trouble-free use.

In the event of EPROM trouble with Oki devices and approved programmer, problems will be handled by both Oki and driver manufacturer except where such problems have been caused purposely.

1.3 Erasure

Erasure of data written in the MSM2764RS can be effected by ultra-violet radiation of the memory element. In this case, the charge is discharged into the substrate or electrode by the ultra-violet energy, but note that the following erasure conditions must be met. If a memory which has not been properly erased is used, writing problems and operating failures are likely to arise. Also note that excessively long erasure times (of several hours duration) can also result in failure.



Lengthy exposure to direct sunlight can also result in loss of bits. Direct exposure of MSM2764 to the strong summer sun for a single day can result in bit changes. Although normal fluorescent lights have practically no effect, light rays beamed onto elements can cause special changes. It is therefore recommended that the glass face be covered with a screening label.

2. EPROM HANDLING

2.1 Defects caused by static electricity

The generation of static electricity on the EPROM glass face can result in changes in the memory contents. This, however, can be restored by brief exposure (several seconds) to ultra-violet radiation. But this exposure must be kept short. Exposure for 30 seconds or more can cause changes in the normal bits.

2.2 Handling precautions

- (1) Avoid carpets and clothes etc where static electricity is generated.
- (2) Make sure the programmer and mounting system are securely grounded.

- (3) Also make sure that any soldering iron employed is properly grounded.
- (4) Always carry in an electrically conductive plastic
- (5) Written ROMs are also to be kept in an electrically conductive plastic mat.
- (6) Do not touch the glass seal by hand since this can result in deterioration of the ultra-violet permeability required for erasure, and subsequently lead to poor erasure.

2.3 System debugging precautions

During system debugging, check operations with a voltage of $\pm 5\%$ (oscillating).

CUSTOMER PROGRAM SPECIFICATIONS

| 6 | MASK ROM CUSTOMER PROGRAM SPECIFICATIONS | 43 |
|---|--|----|
| | 1. USABLE MEDIA | 43 |
| | 2. MAGNETIC TAPE SPECIFICATIONS | 43 |
| | 3. EPROM SPECIFICATIONS | 44 |

MASK ROM CUSTOMER PROGRAM **SPECIFICATIONS**

The mask ROM custom program code programming method is outlined below.

1. USABLE MEDIA

- (1) Magnetic tape
- (2) EPROM

Magnetic tape and EPROM are used as standard

2. MAGNETIC TAPE SPECIFICATIONS

- 2.1 Use the following types of magnetic tape in magnetic tape units compatible with IBM magnetic tape units
 - (1) Length:
 - (2) No label
 - (3) Width:
 - 1/2 feet (4) Channels: 9 channels
 - (5) Bit density: 800BPL standard although 1600BPL can also be employed.
 - (6) Block size: Integer multiples of 256 bytes
 - possible with 256 bytes as standard. 1 block, 1 record is standard.

2400 feet, 1200 feet or 600 feet


2.2 Magnetic tape format

- (1) The data for a single chip should not extend into several tapes. Data for several chips are allowed to be included in a single magnetic tape, multiple file format being permitted. In this case, include the data of a single chip in one file.
- (2) Use tape marks for file partitions when employing multiple file formats.
- (3) Denote the completion of a magnetic tape file by two successive tape marks.

2.3 Magnetic tape data format

- (1) The data contained in a single file on magnetic tape must be inserted from the head address (0000) hey of the device up to the final address in succession for a single chip.
- (2) In this case, the LSB of the data should correspond to Do, and the MSB to Da.
- (3) "1" bits in the data denote high device output, while "0" denotes low output.

2.4 Magnetic tape examples



■ MASK ROM CUSTOMER PROGRAM SPECIFICATIONS ■-


3. EPROM SPECIFICATIONS

- (1) MSM2764, Intel 2764 or 27128 equivalent device may be used.
- (2) Prepare 2 EPROMs containing identical data.

MASK ROM DEVELOPMENT FLOWCHART

| 7 | MASK ROM DEVELOPMENT FLOWCHART | 47 |
|---|--------------------------------|----|
|---|--------------------------------|----|

MASK ROM DEVELOPMENT FLOWCHART





TERMINOLOGY AND SYMBOLS

| 8 | TERMINOLOGY AND SYMBOLS | 51 |
|---|-------------------------------------|----|
| | 1. PIN TERMINOLOGY | 51 |
| | 2. ABSOLUTE MAXIMUM RATINGS | 52 |
| | 3. RECOMMENDED OPERATION CONDITIONS | 53 |
| | 4. DC CHARACTERISTICS | 54 |
| | 5. AC CHARACTERISTICS | 55 |

TERMINOLOGY AND SYMBOLS

1. PIN TERMINOLOGY

| Term | EPROM | пом | Static RAM | Dynamic RAM |
|---------------------------|--|----------------------------------|-------------------------------------|----------------|
| Power Supply Voltage Pin | V _{DD} , V _{CC} V _{GG} , V _{BB} | Vcc | Vcc | VDD, VCC |
| Address Input Pin | A ₀ ~ A ₁₂ | A ₀ ~ A ₁₃ | A ₀ ~ A ₁₁ | $A_0 \sim A_7$ |
| Data Input Pin | | | DI | DIN |
| Data Output Pin | O ₀ ~ O ₇ | D ₀ ~ D ₁₅ | DO | р опт |
| Data Input/Output Pin | | | I/O ₁ ~ I/O ₈ | |
| Chip Enable Pin | CE | CE | CE | |
| Output Enable Pin | OE | OE | OE | |
| Address Enable Pin | | AE | | |
| Chip Select Pin | cs | | cs | |
| Write Enable Pin | WE | | WE | WE |
| Row Address Strobe Pin | | | | RAS |
| Column Address Strobe Pin | | | | CAS |
| Program Input Pin | Program, Vpp | | | |
| Data Valid Pin | | DV | | |
| Clock Input Pin | | ФΤ | | |
| Ground Pin | V _{SS} | V _{SS} | V _{SS} | Vss |
| Vacant Terminal | NC | NC | | |

2. ABSOLUTE MAXIMUM RATINGS

| Term | EPROM | ROM | Static RAM | Dynamic RAM |
|------------------------------|-----------------------------------|-----------------|-----------------|-----------------------------------|
| Power supply voltage | V _{DD} , V _{CC} | Vcc | Vcc | V _{DD} , V _{CC} |
| | V _{SS} | V _{SS} | V _{SS} | V _{SS} |
| Terminal voltage | VT | | VΤ | VT |
| Input voltage | V _I | V _I | V _I | V _I |
| Output voltage | v _o | v _o | v _o | v _o |
| Input current | | | | |
| Output current | | | 10 | |
| Output short circuit current | | | | los |
| Load capacitance | | | | |
| Power dissipation | PD | PD | PD | PD |
| Operating temperature | Topr | Topr | Topr | Topr |
| Storage temperature | Tstg | Tstg | Tstg | Tstg |

3. RECOMMENDED OPERATION CONDITIONS

| Term | EPROM | ROM | Static RAM | Dynamic RAM |
|-------------------------|--|-----------------|-----------------|-----------------------------------|
| Power Supply Voltage | V _{DD} , V _{CC} V _{GG} , V _{BB} | vcc . | Vcc | V _{DD} , V _{CC} |
| | V _{SS} | V _{SS} | V _{SS} | VSS |
| "H" Clock Input Voltage | | | | VIHC |
| "H" Input Voltage | VIH | V _{IH} | ViH | VIH |
| "L" Input Voltage | VIL | VIL | VIL | VIL |
| Data Pretention Voltage | | | Vссн | |
| Load Capacitance | | СГ | СĹ | |
| Fan-out | N | N | N | |
| Operating Temperature | Topr | Topr | Topr | Topr |

4. DC CHARACTERISTICS

| Term | EPROM | ROM | Static RAM | Dynamic RAM |
|--------------------------|-------------------------------------|-----------------|---|--|
| "H" output voltage | Vон | Vон | Voн | V _{OH} |
| "L" output voltage | V _{OL} | V _{OL} | V _{OL} | VOL |
| "H" output current | | | ІОН | |
| "L" output current | | | | |
| Input leakage current | I _{LI} | 161 | ILI | ILI |
| Output leakage current | lo | ILO | ¹ LO | I _{LO} |
| I/O leak current | | | ILO | |
| Program terminal current | I _{PP1} , I _{PP2} | | | |
| Peak power on current | | I _{PO} | IPO, ISBP | |
| Power supply current | IDD, ICC IBB, ICC1 ICC2 | ICC, ICCS | ICC, ICCA ICC1, ICC2 ICCS, ICCS1 ISB | DD1, CC1, BB1 DD2, CC2, BB2 DD3, CC3, BB3 DD4, CC4, BB4 |

5. AC CHARACTERISTICS

(1) Read cycle

| Term | EPROM | ROM | Static RAM | Dynamic RAM |
|----------------------------|-----------------|------------------|---|------------------|
| Read cycle time | | tc, tRC, tCYC | ^t RC | ^t RC |
| Address access time | tACC | tAA, tACC | ta, tac, tacc, taa | |
| Chip select access time | tco | ^t CS | tCO, tACS1, tACS2 | |
| Chip enable access time | ^t CE | ^t ACE | ^t AC | |
| Output enable access time | ^t OE | tco | ^t OE | |
| Output setting time | | ^t LZ | tCX, tLZ | |
| Output valid time | tОН | tон | tOH, tOHA | |
| Output disable time | [†] DF | ^t HZ | ^t OTD ^{, t} HZ [,] ^t OFF | [†] OFF |
| Address set-up time | | ^t AS | ^t AS | |
| Address hold time | | ^t AH | ^t AH | |
| Chip enable off time | | | tCC | |
| Chip enable pulse width | | | ^t CE | |
| Power-up time | | tPU | tPU | |
| Power-down time | | tPD | tPD | |
| Address enable pulse width | | ^t AE | | |
| Data valid access time | | tVA | | |
| Data valid delay time | | tVD | | |
| Clock delay time | | t∨H | | |
| Clock pule width | | tH | | |
| Clock delay time | | tL | | |
| Output delay time | | ^t DD | | |
| Output access time | | ^t DA | | |
| Output hold time | | ^t DH | | |
| Address enable set-up time | | †AES | | |

8

(2) Write Cycle

| Term | EPROM | ROM | Static RAM | Dynamic RAM |
|-----------------------------------|------------------|-----|-----------------|------------------|
| Write cycle time | | | tWC | tRC |
| Address set-up time | †AS | | tAS, tAW | |
| Write pulse width | tpW | | tw, twp | tWP |
| Write recovery time | | | twR | |
| Data set-up time | ^t DS | | tDS, tDW | tDS |
| Data hold time | ^t DH | | ^t DH | ^t DH |
| Output off time | ^t DF | | tOTW, tWZ | ^t OFF |
| Chip select set-up time | tCSS | | [†] CW | |
| Address hold time | ^t AH | | tAH, tWR | |
| Chip enable off time | | | tCC | |
| Chip enable pulse width | | | tCW, tCE | |
| Write enable set-up time | | | tws | |
| Write enable read time | | | tWCL | |
| Write enable hold time | | | twH | |
| Address/write enable setting time | | | ^t AW | |
| Write enable output activation | | | tow | |
| Output enable set-up time | tOES | | | |
| Output enable hold time | ^t OEH | | | |
| Program read delay time | ^t DPR | | | |
| Output enable delay time | ^t OE | | | |
| Chip enable data valid time | tDV | | | |
| Program pulse rising edge time | ^t PRT | | | |
| Program pulse falling edge time | tPFT | | | |
| Vpp restoration time | tVR | | | |
| Chip enable hold time | ^t CH | | | |

DATA SHEETS

Q


MOS DYNAMIC RAMS
 MSM 37324S/RS 3

MSM3764AS/RS

32.768-Word × 1-Bit RAM (NMOS) 60

65.536-Word × 1-Bit RAM (NMOS) 76

MSM3764AAS/ARS 65.536-Word × 1-Bit RAM (NMOS) 92



MSM3732 AS/RS

32 768-RIT DYNAMIC RANDOM ACCESS MEMORY

GENERAL DESCRIPTION

The Oki MSM3732H/L is a fully decoded, dynamic NMOS random access memory organized as 32,768 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3732 to be housed in a standard 16 pin DIP.

The MSM3732 is fabricated using silicon gate NMOS and Oki's advanced Double-Laver Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FFATURES

- 32,768 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.

150 ns max (MSM3732H/L-15)

200 ns max (MSM3732H/L-20)

Cvcle time.

270 ns min (MSM3732H/L-15)


330 ns min (MSM3732H/L-20)

• Low power: 248 mW active 28 mW max standby


• Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles/2 ms
- Common I/O capability using "Early Write"
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance







ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | -1 to +7 | V |
| Operating temperature | Topr | 0 to 70 | °C |
| Storage temperature | T _{stg} | -55 to +150 | °C |
| Power dissipation | PD | 1.0 | w |
| Short circuit output current | | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to Vss)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature | | |
|--------------------------------|--------|------|------|------|----------|--------------------------|--|--|
| | Vcc | 4.5 | 5.0 | 5.5 | > | | | |
| Supply Voltage | VSS | 0 | 0 | 0 | > | | | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C | | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | ٧ | | | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------------------------------|------|------|--------|-------|
| Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | lcc1 | | 45 | mA | |
| Standby Current Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 5.0 | mA | |
| Refresh Current* Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | ГССЗ | | 35 | mA | |
| Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.) | ICC4 | | 42 | mA | |
| Input Leakage Current Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V) | ILI | -10 | 10 | μА | |
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | ¹ L0 | -10 | 10 | μА | |
| Output Levels Output high voltage ($I_{OH} = -5 \text{ mA}$) Output low voltage ($I_{OL} = 4.2 \text{ mA}$) | V _{OH} V _{OL} | 2.4 | 0.4 | v v | |

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance (A ₀ ~ A ₇ , D _{IN}) | CIN1 | 4.5 | 5 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | 7 | 10 | pF |
| Output Capacitance (DOUT) | COUT | 5 | 7 | pF |

Capacitance measured with Boonton Meter.

9

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)


Note 1,2,3

| Parameter | Symbol | Units | MSM: | 3732-15 | MSM3732-20 | | N |
|--|------------------|-------|------|---------|------------|--------|------|
| | | | Min. | Max. | Min. | Max. | Note |
| Refresh period | tREF | ms | | 2 | | 2 | |
| Random read or write cycle time | tRC | ns | 270 | | 330 | | |
| Read-write cycle time | tRWC | ns | 270 | | 330 | | |
| Page mode cycle time | tPC | ns | 170 | | 225 | | |
| Access time from RAS | tRAC | ns | | 150 | | 200 | 4,6 |
| Access time from CAS | tCAC | ns | | 100 | | 135 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 50 | |
| Transition time | tT | ns | 3 | 35 | 3 | 50 | |
| RAS precharge time | tRP | ns | 100 | | 120 | | |
| RAS pulse width | tRAS | ns | 150 | 10,000 | 200 | 10,000 | |
| RAS hold time | tRSH | ns | 100 | | 135 | | |
| CAS precharge time | tCP | ns | 60 | | 80 | | |
| CAS pulse width | tCAS | ns | 100 | 10,000 | 135 | 10,000 | |
| CAS hold time | tcsH | ns | 150 | | 200 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 50 | 30 | 65 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | tASR | ns | 0 | | 0 | | |
| Row Address hold time | tRAH | ns | 15 | | 20 | | |
| Column Address set-up time | tASC | ns | 0 | | 0 | | |
| Column Address hold time | tCAH | ns | 45 | | 55 | | |
| Column Address hold time referenced to RAS | ^t AR | ns | 95 | | 120 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time | tRCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | -10 | | -10 | | 8 |
| Write command hold time | twcH | ns | 45 | | 55 | | |
| Write command hold time referenced to RAS | twcr | ns | 95 | | 120 | | |
| Write command pulse width | tWP | ns | 45 | | 55 | | |
| Write command to RAS lead time | tRWL | ns | 45 | | 55 | | |
| Write command to CAS lead time | tCWL | ns | 45 | | 55 | | |
| Data-in set-up time | tDS | ns | 0 | | 0 | | |
| Data-in hold time | tDH | ns | 45 | | 55 | | |
| Data-in hold time referenced to RAS | ^t DHR | ns | 95 | | 120 | | |
| CAS to WE delay | tCWD | ns | 60 | | 80 | | 8 |
| RAS to WE delay | tRWD | ns | 110 | | 145 | | 8 |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 25 | | |

NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume t_T = 5 ns.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5) Assumes that tRCD < tRCD (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
- 8) twcs, tcwD and trwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwD ≥ tcwD (min.) and trwD > trwD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH. WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of fifteen binary input address bits are required to decode any 1 of 32,768 storage cell locations within the MSM3732. Eight row-address bits are established on the input pins $(A_0 \sim A_\gamma)$ and latched with the Row Address Strobe (RAS). The seven column-address bits $(A_0 \text{ through } A_6)$ are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

One Column Address (A_7) has to be fixed at logic "0" (low level) for MSM3732L, and at logic "1" (high level) for MSM3732H.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM3732 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transistion. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with

a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM3732 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A_7 . \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each rwo to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{1L} from a previous memory read cycle.





9


TYPICAL CHARACTERISTICS




























































































MSM3732 Bit MAP (Physical-Decimal)

| MSM3732H BIT MAP | | |
|--|---|---|
| 193 196 | | |
| Second S | | 191 190 129 128 192 193 254 255 |
| 254 254 254 254 254 254 254 254 254 254 | 63 62 1 0 64 65 126 127 | 63 62 1 0 64 65 126 127 |
| 191 190 | 63 62 1 0 64 65 126 127 | 63 62 1 0 64 65 126 127 |
| 19 190 | 191 190 129 128 192 193 254 255 | 191 190 129 128 192 193 254 255 |
| September Sept | 191 190 129 128 192 193 254 255 | 191 190 129 128 192 193 254 255 |
| Column C | 63 62 1 0 64 65 126 127 | 63 62 1 0 64 65 126 127 |
| 191 190 129 128 252 | 63 62 1 0 64 65 126 127 | 63 62 1 0 64 65 126 127 |
| 191 190 129 128 | 191 190 129 128 192 193 254 255 | 191 190 129 128 192 193 254 255 |
| (Column) 191 190 129 128 | 191 190 129 128 192 193 254 255 | 191 190 129 128 307 192 193 254 255 |
| 191 190 129 128 132 132 132 132 132 132 132 132 132 132 | 251 251 251 251 251 251 251 | 123 123 123 123 123 123 123 123 123 123 |
| 132 133 131 | | (Column) |
| 131 | | |
| 131 | 191 190 129 128 192 193 254 255 131 131 131 131 131 | |
| 130 | | 3 3 3 3 2 3 |
| 130 | | |
| 129 129 129 129 129 129 129 129 129 129 | | 2 2 2 2 2 2 2 2 2 |
| 129 129 129 129 129 129 129 129 129 129 | | |
| 128 | | |
| 128 | 128 128 128 128 128 128 128 128 | |
| Refresh Address (63 - 0) Din Din Din (Negative) Refresh Address (64 - 127) Din (Negative) (Negative) Refresh Address (Address (Address (Bay Din (Negative) (Negative) Sense Amp | | |
| (63 - 0) (64 - 127) (63 - 0) (64 - 127) Din D ₂ D ₁ D ₂ D ₃ D ₄ D ₃ D ₃ D ₄ D ₃ D ₁₀ (Negative) Pin 8 (Row) A = Row Address (Decimal) Word Driver Sense Amp | | |
| Din D, | | |
| (Negative) (Negative) (Negative) (Negative) | (63 - 0) (64 - 127) | |
| A : Cell A = Row Address (Decimal) : Word Driver | (Positive) (Negative) | (Positive) (Negative) |
| | Pin 8 | (Row) |
| | | : Word Driver - : Sense Amp |
| C : Sub Amp (C = Number of Bus Line) | : Sub Amp (C = Number of Bus Line) | - - |

MSM3764 AS/RS

65.536-BIT DYNAMIC RANDOM ACCESS MEMORY

GENERAL DESCRIPTION

The Oki MSM3764 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MSM3764 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


FEATURES

- 65.536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
 150 ns max (MSM3764-15)
 200 ns max (MSM3764-20)
- Cycle time,
 270 ns min (MSM3764-15)
- 330 ns min (MSM3764-20)
 Low power: 248 mW active, 28 mW max standby
- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles/2 ms
- Common I/O capability using "Early Write"
 operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance







ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | -1 to +7 | V |
| Operating temperature | T _{opr} | 0 to 70 | °C |
| Storage temperature | T _{stg} | -55 to +150 | °C |
| Power dissipation | PD | 1.0 | w |
| Short circuit output current | | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature | | |
|--------------------------------|--------|------|------|------|------|--------------------------|--|--|
| Supply Voltage | VCC | 4.5 | 5.0 | 5.5 | V | | | |
| | Vss | 0 | 0 | 0 | V | 1 | | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C | | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | V | | | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------------------------------|------|------|--------|-------|
| Operating Current* Average power supply current (RAS, CAS cycling; tRC = min.) | ^I CC1 | | 45 | mA | |
| Standby Current Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 5.0 | mA | |
| Refresh Current* Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | lcc3 | | 35 | mA | |
| Page Mode Current* Average power supply current (RAS = V _I L, CAS cycling; tp _C = min.) | Icc4 | | 42 | mA | |
| Input Leakage Current Input leakage current, any input $(0V \le V_{IN} \le 5.5V$, all other pins not under test = 0V) | I _{LI} | -10 | 10 | μА | |
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | I _{L0} | -10 | 10 | μΑ | |
| Output Levels Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA) | V _{OH} V _{OL} | 2.4 | 0.4 | V V | |

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Тур. | Max. | Unit |
|--|--------|------|------|------|
| Input Capacitance (A ₀ ~ A ₇ , D _{IN}) | CIN1 | 4.5 | 5 | pF |
| Input Capacitance (RAS, CAS, WE) | CIN2 | 7 | 10 | pF |
| Output Capacitance (DOUT) | COUT | 5 | 7 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Note 1,2,3

| Paramatar | Symbol | Units | MSM3 | MSM3764-15 | | MSM3764-20 | |
|--|------------------|-------|------|------------|------|------------|------|
| Parameter | Symbol | Units | Min. | Max. | Min. | Max. | Note |
| Refresh period | tREF | ms | | 2 | | 2 | |
| Random read or write cycle time | tRC | ns | 270 | | 330 | | |
| Read-write cycle time | tRWC | ns | 270 | | 330 | | |
| Page mode cycle time | tPC | ns | 170 | | 225 | | |
| Access time from RAS | tRAC | ns | | 150 | | 200 | 4, 6 |
| Access time from CAS | tCAC | ns | | 100 | | 135 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 50 | |
| Transition time | tŢ | ns | 3 | 35 | 3 | 50 | |
| RAS precharge time | tRP | ns | 100 | | 120 | | |
| RAS pulse width | tRAS | ns | 150 | 10,000 | 200 | 10,000 | |
| RAS hold time | tRSH | ns | 100 | | 135 | | |
| CAS precharge time | tCP | ns | 60 | | 80 | | |
| CAS pulse width | tCAS | ns | 100 | 10,000 | 135 | 10,000 | |
| CAS hold time | tCSH | ns | 150 | | 200 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 50 | 30 | 65 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | t _{ASR} | ns | 0 | | 0 | | |
| Row Address hold time | ^t RAH | ns | 15 | | 20 | | |
| Column Address set-up time | t _{ASC} | ns | 0 | | 0 | | |
| Column Address hold time | ^t CAH | ns | 45 | | 55 | | |
| Column Address hold time referenced to RAS | ^t AR | ns | 95 | | 120 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time | ^t RCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | -10 | | -10 | | 8 |
| Write command hold time | ^t WCH | ns | 45 | | 55 | | |
| Write command hold time referenced to RAS | tWCR | ns | 95 | | 120 | | |
| Write command pulse width | tWP | ns | 45 | | 55 | | |
| Write command to RAS lead time | tRWL | ns | 45 | | 55 | | |
| Write command to CAS lead time | tCWL | ns | 45 | | 55 | | |
| Data-in set-up time | tDS | ns | 0 | | 0 | | |
| Data-in hold time | tDH | ns | 45 | | 55 | | |
| Data-in hold time referenced to RAS | ^t DHR | ns | 95 | | 120 | | |
| CAS to WE delay | tCWD | ns | 60 | | 80 | | 8 |
| RAS to WE delay | tRWD | ns | 110 | | 145 | | 8 |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 25 | | |


- 2) AC measurements assume t_T = 5 ns.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5) Assumes that tpcn < tpcn (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8) twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp ≥ tcwp (min.) and trwp > trwp (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING

(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




9


PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSM3764. Eight row-address bits are established on the input pins $(A_0 \sim A_7)$ and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (\overline{CAS}). All input addresses must be stable on or before the falling edge of \overline{RAS} . \overline{CAS} is internally inhibited (or "gated") by \overline{RAS} to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM3764 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (DIN) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , DIN is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transistion. Thus DIN is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the

same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM3764 while maintaining \overline{RAS} at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A_7 . \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each rwo to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.


Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding CAS as V_{IL} from a previous memory read cycle.


9


TYPICAL CHARACTERISTICS





























































































MSM3764 Bit MAP (Physical-Decimal)



MSM3764 AAS/RS

65 536-BIT DYNAMIC RANDOM ACCESS MEMORY (F3-S-004-32)

GENERAL DESCRIPTION

The Oki MSM3764A is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764A to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.


The MSM3764A is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process coupled with single-transistor memory storage cells permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


FEATURES

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.
 - 120 ns max (MSM3764A-12) 150 ns max (MSM3764A-15)
 - 200 ns max (MSM3764A-20)
- Cycle time.
 - 230 ns min (MSM3764A-12) 260 ns min (MSM3764A-15)
 - 330 ns min (MSM3764A-20)
- Low power: 330 mW active. 28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles/2 ms
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance



PIN CONFIGURATION (Top View) NC [16 Vss T_{CAS} Din Pin Names Function we [Address Inputs RAS Row Address Strobe RAS CAS Column Address Strobe WE Write Enable Din Data Input Data Output Dout Power Supply (+5V) Vcc ٧ss Ground (0V) Vcc * Refresh Address



ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | -1 to +7 | V |
| Operating temperature | Topr | 0 to 70 | °C |
| Storage temperature | T _{stg} | -55 to +150 | °c |
| Power dissipation | PD | 1.0 | w |
| Short circuit output current | | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature | |
|--------------------------------|--------|------|------|------|------|--------------------------|--|
| | Vcc | 4.5 | 5.0 | 5.5 | V | | |
| Supply Voltage | VSS | 0 | 0 | 0 | V |] | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C | |
| Input Low Voltage, all inputs | VIL | 1.0 | | 0.8 | , V | | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------------------------------|------|------|--------|-------|
| Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | I _{CC1} | | 60 | mA | |
| Standby Current Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 5.0 | mA | |
| Refresh Current* Average power supply current (RAS cycling, CAS = VIH; tRC = min.) | lcc3 | | 40 | mA | |
| Page Mode Current* Average power supply current (RAS = V _{1L} , CAS cycling; tp _C = min.) | ICC4 | | 60 | mA | |
| Input Leakage Current Input leakage current, any input (0V \leq VIN \leq 5.5V, all other pins not under test = 0V) | I _{LI} | -10 | 10 | μА | |
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | I _{L0} | -10 | 10 | μА | |
| Output Levels Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA) | V _{OH} V _{OL} | 2.4 | 0.4 | V V | |

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Тур. | Max. | Unit |
|---|------------------|------|------|------|
| Input Capacitance ($A_0 \sim A_7$, D_{IN}) | CIN1 | _ | 5 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | _ | 8 | pF |
| Output Capacitance (DOUT) | COUT | _ | 7 | pF |

Capacitance measured with Boonton Meter.

9

AC CHARACTERISTICS


(Recommended operating conditions unless otherwise noted.)

Note 1.2.3

| Parameter | Symbol | Units | MSM3 | 764A-12 | мѕмз | 764A-15 | MSM3764A-20 | | Ness |
|--|------------------|-------|------|---------|------|---------|-------------|--------|------|
| Parameter | Symbol | Units | Min. | Max. | Min. | Max. | Min. | Max. | Note |
| Refresh period | †REF | ms | | 2 | | 2 | | 2 | |
| Random read or write cycle time | tRC | ns | 220 | | 260 | | 330 | | |
| Read-write cycle time | tRWC | ns | 245 | | 280 | | 345 | | |
| Page mode cycle time | tPC | ns | 120 | | 145 | | 190 | | |
| Access time from RAS | †RAC | ns | | 120 | | 150 | | 200 | 4,6 |
| Access time from CAS | †CAC | ns | | 60 | | 75 | | 100 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 35 | 0 | 40 | 0 | 50 | |
| Transition time | t _T | ns | 3 | 35 | 3 | 35 | 3 | 50 | |
| RAS precharge time | tRP | ns | 90 | | 100 | | 120 | | |
| RAS pulse width | tRAS | ns | 120 | 10,000 | 150 | 10,000 | 200 | 10,000 | |
| RAS hold time | tRSH | ns | 60 | | 75 | | 100 | | |
| CAS precharge time (Page cycle) | tCP | ns | 50 | | 60 | | 80 | | |
| CAS pulse width | tCAS | ns | 60 | 10,000 | 75 | 10,000 | 100 | 10,000 | |
| CAS hold time | tCSH | ns | 120 | | 150 | | 200 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 60 | 25 | 75 | 30 | 100 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | 0 | | |
| Row Address set-up time | tASR | ns | 0 | | 0 | | 0 | | |
| Row Address hold time | ^t RAH | ns | 15 | | 15 | | 20 | | |
| Column Address set-up time | tASC | ns | 0 | | 0 | | 0 | | |
| Column Address hold time | tCAH | ns | 20 | | 20 | | 25 | | |
| Column Address hold time referenced to RAS | ^t AR | ns | 80 | | 95 | | 125 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | 0 | | |
| Read command hold time | tRCH | ns | 0 | | 0 | | 0 | | |
| Write command set-up time | twcs | ns | -10 | | -10 | | -10 | | 8 |
| Write command hold time | tWCH | ns | 40 | | 45 | | 55 | | |
| Write command hold time referenced to RAS | tWCR | ns | 100 | | 120 | | 155 | | |
| Write command pulse width | tWP | ns | 40 | | 45 | | 55 | | |
| Write command to RAS lead time | tRWL | ns | 40 | | 45 | | 55 | | |
| Write command to CAS lead time | tCWL | ns | 40 | | 45 | | 55 | | |
| Data-in set-up time | tDS | ns | 0 | | 0 | | 0 | | |
| Data-in hold time | t _{DH} | ns | 40 | 1 | 45 | | 55 | | |
| Data-in hold time referenced to RAS | ^t DHR | ns | 100 | | 120 | | 155 | | |
| CAS to WE delay | tCWD | ns | 40 | | 45 | | 55 | | 8 |
| RAS to WE delay | tRWD | ns | 100 | | 120 | | 155 | | 8 |
| Read command hold time referenced to RAS | tRRH | ns | 0 | | 0 | | 0 | | |
| CAS precharge time | tCPN | ns | 30 | | 35 | | 45 | | |


- NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.
 - AC measurements assume t = 5 ns.
 - 3) VIH (Min.) and VIL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
 - 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
 - 5) Assumes that tRCD < tRCD (max.)
 - 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
 - 8) twcs, tcwD and tRwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwD ≥ tcwD (min.) and tRwD > tRwD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE





DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSM3764A. Eight row-address bits are established on the input pins $(A_0 \sim A_2)$ and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM3764A during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data In (DIN) register. In a write cycle, if WE is brought low (write mode) before CAS. DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE will be delayed until CAS has made its negative transistion. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle. or read-write cycle, the output is valid after tRAC from transition of RAS when tRCD (max.) is satisfied, or after tCAC from transition of CAS when the transition occurs after tRCD (max.). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM3764A while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 rowaddresses $(A_0 \sim A_6)$ at least every two milliseconds. During refresh, either VIL or VIH is permitted for A2. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each rwo to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.


Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding CAS as VII from a previous memory read cycle.


9


TYPICAL CHARACTERISTICS































































































MSM3764A Bit MAP (Physical-Decimal)



MSM41256AS/RS

262144-BIT DYNAMIC RANDOM ACCESS MEMORY < Page Mode Type >

GENERAL DESCRIPTION

The Oki MSM41256 is a fully decoded, dynamic NMOS random access memory organized as 262144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM41256 to be housed in a standard 16-pin DIP, Pin-outs conform to the JEDEC approved pin out.


The MSM41256 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 262144 x 1 RAM, 16-pin package.
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.
 - 120 ns max. (MSM41256-12AS/RS)
 - 150 ns max. (MSM41256-15AS/RS)
 - 200 ns max. (MSM41256-20AS/RS)
- Cvcle time.
 - 230 ns min. (MSM41256-12AS/RS)
 - 260 ns min. (MSM41256-15AS/RS)
 - 330 ns min. (MSM41256-20AS/RS)
- Low power:
 - 385 mW active (MSM41256-12AS/RS)
 - 360 mW active (MSM41256-15AS/RS)
 - 305 mW active (MSM41256-20AS/RS)
 - 28 mW max, standby

- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 4 ms/256 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance





ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit V | |
|---|------------------------------------|-------------|-----------|--|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1 to +7 | | |
| Voltage on V _{CC} supply relative to V _{SS} | V _{CC} -1 to +7 | | V | |
| Operating temperature | Topr | 0 to 70 | °c | |
| Storage temperature | T _{stg} | -55 to +150 | °C | |
| Power dissipation | PD | 1.0 | w | |
| Short circuit output current | | 50 | mA | |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Respect to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature |
|--------------------------------|--------|------|------|------|------|--------------------------|
| | VCC | 4.5 | 5.0 | 5.5 | V | |
| Supply Voltage | Vss | 0 | 0 | 0 | V |] |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | V | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Parameter | | | Max. | Unit |
|--|---|------------------|-----|----------------|--------|
| OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | MSM41256-12 MSM41256-15 MSM41256-20 | lcc1 | | 70 65 60 | mA |
| STANDBY CURRENT Power supply current (RAS = CAS = V _{IH}) | | I _{CC2} | | 5.0 | mA |
| REFRESH CURRENT Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | MSM41256-12 MSM41256-15 MSM41256-20 | I _{CC3} | | 60 55 50 | mA |
| PAGE MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.) | MSM41256-12 MSM41256-15 MSM41256-20 | I _{CC4} | | 60 55 50 | mA |
| INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{1N} \leq 5.5V, all other pins not under test = 0V) | | ILI | -10 | 10 | μΑ |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $(0V \le V_{OUT} \le 5.5V)$ | | lLO | -10 | 10 | μΑ |
| OUTPUT LEVELS Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA) | | Voh Vol | 2.4 | 0.4 | V V |

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Max. | Unit |
|--|------------------|--------------------|------|
| Input Capacitance (A _o ~ A _s , D _{IN}) | C _{IN1} | C _{IN1} 6 | |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | 7 | pF |
| Output Capacitance (DOUT) | COUT | 7 | pF |

Note: Capacitance measured with Boonton Meter.


AC CHARACTERISTICS

Notes 1, 2, 3 Under Recommended Operating conditions

| | 1 | Γ | MSM41256-12 MSM41256-1 | | | | MSM41256-20 | | | |
|--|------------------|-------|------------------------|----------|------|----------|-------------|----------|---|--|
| Parameter | Symbol | Units | Min. | Max. | Min. | Max. | Min. | Max. | Note | |
| Refresh period | tREF | ms | | 4 | | 4 | | 4 | | |
| Random read or write cycle time | tRC | ns | 230 | <u> </u> | 260 | <u> </u> | 330 | | | |
| Read-write cycle time | tRWC | ns | 255 | | 325 | | 410 | † | | |
| Page mode cycle time | tPC | ns | 130 | | 145 | | 190 | | | |
| Access time from RAS | tRAC | ns | | 120 | | 150 | | 200 | 4, 6 | |
| Access time from CAS | tCAC | ns | | 60 | | 75 | | 100 | 5, 6 | |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 40 | 0 | 50 | | |
| Transition time | tT | ns | 3. | 50 | 3 | 50 | 3 | 50 | | |
| RAS precharge time | tRP | ns | 100 | | 100 | | 120 | | | |
| RAS pulse width | tRAS | ns | 120 | 10,000 | 150 | 10,000 | 200 | 10,000 | | |
| RAS hold time | tRSH | ns | 60 | -, | 75 | | 100 | -, | | |
| CAS precharge time | tCP | ns | 60 | | 60 | | 80 | | | |
| CAS pulse width | tCAS | ns | 60 | 10,000 | 75 | 10,000 | 100 | 10,000 | | |
| CAS hold time | | ns | 120 | , | 150 | -,,,,,, | 200 | -, | | |
| RAS to CAS delay time | tCSH tRCD | ns | 25 | 60 | 25 | 75 | 30 | 100 | 7 | |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | 0 | | - | |
| Row Address set-up time | tASR | ns | 0 | | 0 | | 0 | | | |
| Row Address hold time | tRAH | ns | 20 | | 20 | | 25 | | *************************************** | |
| Column Address set-up time | tASC | ns | 0 | | 0 | | 0 | | | |
| Column Address hold time | tCAH | ns | 35 | | 45 | | 55 | | | |
| Column Address hold time referenced to RAS | tAR | ns | 95 | | 120 | | 155 | | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | 0 | | | |
| Read command hold time | tRCH | ns | 0 | | 0 | | 0 | | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | 0 | | 8 | |
| Write command hold time | twch | ns | 40 | | 45 | | 55 | | | |
| Write command hold time referenced to RAS | twcr | ns | 100 | | 120 | | 155 | | | |
| Write command pulse width | tWP | ns | 40 | | 45 | | 55 | | ~ | |
| Write command to RAS lead time | tRWL | ns | 40 | | 60 | | 80 | | | |
| Write command to CAS lead time | tCWL | ns | 40 | | 60 | | 80 | | | |
| Data-in set-up time | tDS | ns | 0 | | 0 | | 0 | | | |
| Data-in hold time | ^t DH | ns | 40 | | 45 | | 55 | | | |
| Data-in hold time referenced to RAS | ^t DHR | ns | 100 | | 120 | | 155 | | | |
| CAS to WE delay | tCWD | ns | 40 | | 75 | | 100 | | 8 | |
| RAS to WE delay | tRWD | ns | 100 | | 150 | | 200 | | 8 | |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 20 | | 25 | | | |


- 2) AC measurements assume t_T = 5 ns.
- 3) VIH (Min.) and VIL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VII.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that tpcn < tpcn (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8) twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp ≥ tcwp (min.) and tryp > tryp (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits is required to decode any 1 of 262144 storage cell locations within the MSM41256 Nine row-address bits are established on the input pins $(A_0 \sim A_8)$ and latched with the Row Address Strobe (RAS). The Nine columnaddress bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM41256 during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data In (DIN) register. In a write cycle, if WE is brought low (write mode) before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE will be delayed until CAS has made its negative transition. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle. or read-write cycle, the output is valid after tRAC from transition of RAS when tRCD (max.) is satisfied, or after tCAC from transition of CAS when the transition occurs after tRCD (max.). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM41256 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.


Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 rowaddresses $(A_0 \sim A_7)$ at least every four milliseconds. During refresh, either VIL or VIH is permitted for As. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 256 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS as VII from a previous memory read cycle.








V_{CC} [V]


Ta [°C]


























MSM41256JS

262144-BIT DYNAMIC RANDOM ACCESS MEMORY < Page Mode Type >

GENERAL DESCRIPTION

The Oki MSM41256 is a fully decoded, dynamic NMOS random access memory organized as 262144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM41256 to be housed in a standard 18-pin PLCC. Pin-outs conform to the JEDEC approved pin out.

The MSM41256 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


FEATURES

- 262144 x 1 RAM, 18-pin PLCC package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.
 - 120 ns max. (MSM41256-12JS)
 - 150 ns max. (MSM41256-15JS)
- Cycle time
 - 230 ns min. (MSM41256-12JS) 260 ns min. (MSM41256-15JS)
- Low power: 385 mW/360 mW active
- 28 mW max, standby Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load.
- Three-state TTL compatible output
- "Gated" CAS
- 4 ms/256 refresh cycles
- Common I/O capability using "Early Write"
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance







ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Rating Symbol | | Unit | |
|---|------------------|-------------|------|--|
| Voltage on any pin relative to V _{SS} | VIN, VOUT | -1 to +7 | V | |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | -1 to +7 | | |
| Operating temperature | Topr | 0 to 70 | °C | |
| Storage temperature | T _{stg} | -55 to +150 | °C | |
| Power dissipation | PD | 1.0 | W | |
| Short circuit output current | | 50 | mA | |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Respect to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature | | |
|--------------------------------|--------|------|------|------|------|--------------------------|--|--|
| | VCC | 4.5 | 5.0 | 5.5 | V | | | |
| Supply Voltage | VSS | 0 | 0 | 0 | V |] | | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70° | | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | V | 1 | | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | | Symbol | Min. | Max. | Unit |
|---|-------------|------------------------------------|------|------|--------|
| OPERATING CURRENT* Average power supply current | MSM41256-12 | I _{CC1} | | 70 | |
| (RAS, CAS cycling; t _{RC} = min.) | MSM41256-15 | .001 | | 65 | mA |
| STANDBY CURRENT Power supply current (RAS = CAS = V _{IH}) | | I _{CC2} | | 5.0 | mA |
| REFRESH CURRENT Average power supply current | MSM41256-12 | lec3 | | 60 | mA |
| (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | MSM41256-15 | .603 | | 55 | |
| PAGE MODE CURRENT* Average power supply current | MSM41256-12 | I _{CC4} | | 60 | mA |
| (RAS = V _{IL} , CAS cycling; t _{PC} = min.) | MSM41256-15 | 1004 | | 55 | |
| INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V IN \leq 5.5V, all other pins not under test = 0V) | | ונו | -10 | 10 | μΑ |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $(0V \le V_{OUT} \le 5.5V)$ | | lLO | -10 | 10 | μΑ |
| OUTPUT LEVELS Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA) | | V _{OH} V _{OL} | 2.4 | 0.4 | V V |

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open,

CAPACITANCE (T_a = 25°C, f = 1 MHz)

| Parameter | Symbol | Max. | Unit |
|--|------------------|------|------|
| Input Capacitance (A ₀ ~ A ₈ , D _{IN}) | C _{IN1} | 6 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | 7 | pF |
| Output Capacitance (DOUT) | соит | 7 | pF |

Note: Capacitance measured with Boonton Meter.


AC CHARACTERISTICS

Notes 1, 2, 3 Under Recommended Operating conditions

| Operating co | | | | | | | |
|--|-----------------|-------|-------------|--------|------|---------|------|
| Parameter | Symbol | Units | MSM41256-12 | | MSM4 | 1256-15 | Note |
| | | | Min. | Max. | Min. | Max. | |
| Refresh period | tREF | ms | | 4 | | 4 | |
| Random read or write cycle time | tRC | ns | 230 | | 260 | | |
| Read-write cycle time | tRWC | ns | 255 | | 325 | | |
| Page mode cycle time | ^t PC | ns | 130 | | 145 | | |
| Access time from RAS | tRAC | ns | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 60 | | 75 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 40 | |
| Transition time | tŢ | ns | 3 | 50 | 3 | 50 | |
| RAS precharge time | tRP | ns | 100 | | 100 | | |
| RAS pulse width | tRAS | ns | 120 | 10,000 | 150 | 10,000 | |
| RAS hold time | tRSH | ns | 60 | | 75 | | |
| CAS precharge time | tCP | ns | 60 | | 60 | | |
| CAS pulse width | tCAS | ns | 60 | 10,000 | 75 | 10,000 | |
| CAS hold time | tCSH | ns | 120 | | 150 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 60 | 25 | 75 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | tASR | ns | 0 | | 0 | | |
| Row Address hold time | tRAH | ns | 20 | | 20 | | |
| Column Address set-up time | tASC | ns | 0 | | 0 | | |
| Column Address hold time | tCAH | ns | 35 | | 45 | | |
| Column Address hold time referenced to RAS | t _{AR} | ns | 95 | | 120 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time | tRCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | 8 |
| Write command hold time | twch | ns | 40 | | 45 | | |
| Write command hold time referenced to RAS | tWCR | ns | 100 | | 120 | | |
| Write command pulse width | tWP | ns | 40 | | 45 | | |
| Write command to RAS lead time | tRWL | ns | 40 | | 60 | | |
| Write command to CAS lead time | tCWL | ns | 40 | | 60 | | |
| Data-in set-up time | tDS | ns | 0 | | 0 | | |
| Data-in hold time | ^t DH | ns | 40 | | 45 | | |
| Data-in hold time referenced to RAS | tDHR | ns | 100 | | 120 | | |
| CAS to WE delay | tCWD | ns | 40 | | 75 | | 8 |
| RAS to WE delay | tRWD | ns | 100 | | 150 | | 8 |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 20 | | |


- 2) AC measurements assume t_T = 5 ns.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that tRCD < tRCD (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8) twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp ≥ tcwp (min.) and trwp > trwp (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262144 storage cell locations within the MSM41256. Nine row-address bits are established on the input pins $(A_0 \sim A_8)$ and latched with the Row Address Strobe (\overline{RAS}) . The Nine column-address bits are established on the input pins and latched with the Column Address Strobe (\overline{CAS}) . All input addresses must be stable on or before the falling edge of \overline{RAS} , \overline{CAS} is internally inhibited (or "gated") by RAS to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM41256 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the

same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM41256 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.


Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A $_0 \sim A_7$) at least every four milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A $_8$. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 256 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{1L} from a previous memory read cycle.



MSM41256AAS/RS

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY < Page Mode Type>

GENERAL DESCRIPTION

The Oki MSM41256A is a fully decoded, dynamic NMOS random access memory organized as 262144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM41256A to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out. Additionally, the MSM41256A offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability.

The MSM41256A is fabricated using silicon gate NMOS and Oki's advanced VLSI Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 262,144 × 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time:

100 ns max (MSM41256A-10AS/RS) 120 ns max (MSM41256A-12AS/RS) 150 ns max (MSM41256A-15AS/RS)


Cvcle time:


200 ns min (MSM41256A-10AS/RS) 220 ns min (MSM41256A-12AS/RS) 260 ns min (MSM41256A-15AS/RS)

- Low power:
 - 385 mW active, 28 mW max standby
- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 256 refresh cycles/4 ms
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance
- CAS-before-RAS refresh capability
- "Page Mode" capability







ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | −1 to +7 | ٧ |
| Voltage on V _{CC} supply relative to V _{SS} | VCC | −1 to +7 | ٧ |
| Operating temperature | Topr | 0 to 70 | °C |
| Storage temperature | Tstg | -55 to +150 | °C |
| Power dissipation | P _D | 1.0 | W |
| Short circuit output current | | 50 | mA |

Note: Parmanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature |
|--------------------------------|-----------------|------|------|------|------|--------------------------|
| Cumply Voltage | Vcc | 4.5 | 5.0 | 5.5 | ٧ | |
| Supply Voltage | V _{SS} | 0 | 0 | 0 | ٧ | 0°C to +70°C |
| Input High Voltage, all inputs | ViH | 2.4 | | 6.5 | ٧ | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | ٧ | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------------------------------|------|------|--------|-------|
| OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | l _{CC1} | | 70 | mA | |
| STANDBY CURRENT Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 5.0 | mA | |
| REFRESH CURRENT 1* Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | lCC3 | | 60 | mA | |
| PAGE MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.) | I _{CC4} | | 40 | mA | |
| REFRESH CURRENT 2* Average power supply current (CAS before RAS; t _{RC} = min.) | I _{CC5} | | 65 | mA | |
| INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V) | lLI | -10 | 10 | μΑ | |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | ILO | -10 | 10 | μΑ | |
| OUTPUT LEVELS Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA) | V _{OH} V _{OL} | 2.4 | 0.4 | V V | |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input capacitance (A $_0$ \sim A $_8$, D $_{\mbox{IN}}$) | C _{IN1} | _ | 7 | pF |
| Input capacitance (RAS, CAS, WE) | C _{IN2} | _ | 10 | pF |
| Output capacitance (D _{OUT}) | COUT | _ | 7 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3

| Parameter | Symbol | Unit | MSM41256A- 10 | | MSM41256A- 12 | | MSM41256A- 15 | | Notes |
|--|------------------|------|------------------|------|------------------|------|------------------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Refresh period | tREF | ms | | 4 | | 4 | | . 4 | |
| Random read or write cycle time | ^t RC | ns | 200 | | 220 | | 260 | | |
| Read-write cycle time | ^t RWC | ns | 200 | | 220 | | 260 | | |
| Access time from RAS | tRAC | ns | | 100 | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 50 | | 60 | | 75 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 30 | 0 | 30 | 0 | 30 | |
| Transition time | tŢ | ns | 3 | 50 | 3 | 50 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 85 | | 90 | | 100 | | |
| RAS pulse width | tRAS | ns | 105 | 10μs | 120 | 10μs | 150 | 10μs | |
| RAS hold time | tRSH | ns | 55 | | 60 | | 75 | | |
| CAS pulse width | tCAS | ns | 55 | 10μs | 60 | 10μs | 75 | 10μs | |
| CAS hold time | tcsH | ns | 105 | | 120 | | 150 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 50 | 25 | 60 | 25 | 75 | 7 |
| CAS to RAS set-up time | tCRS | ns | 20 | | 20 | | 20 | | |
| Row address set-up time | tASR | ns | 0 | | 0 | | 0 | | |
| Row address hold time | tRAH | ns | 15 | | 15 | | 15 | | |
| Column address set-up time | tASC | ns | 0 | | 0 | | 0 | | |
| Column address hold time | tCAH | ns | 20 | | 20 | | 25 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | 0 | | |
| Read command hold time referenced to CAS | tRCH | ns | 0 | | 0 | | 0 | | |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 20 | | 20 | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | О | | 8 |

AC CHARACTERISTICS (Continued)


(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Unit | MSM41256A- 10 | | MSM41256A- 12 | | MSM41256A- 15 | | Notes |
|---|------------------|------|------------------|------|------------------|------|------------------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Write command pulse width | tWP | ns | 15 | | 20 | | 25 | | |
| Write command hold time | twch | ns | 15 | | 20 | | 25 | | |
| Write command to RAS lead time | tRWL | ns | 35 | | 40 | | 45 | | |
| Write command to CAS lead time | tCWL | ns | 35 | | 40 | | 45 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | 0 | | |
| Data-in hold time | ^t DH | ns | 20 | | 20 | | 25 | | |
| CAS to WE delay time | tCWD | ns | 15 | | 20 | | 25 | | 8 |
| Refresh set-up time for CAS referenced to RAS | t _{FCS} | ns | 20 | | 25 | | 30 | | |
| Refresh hold time for CAS referenced to RAS | tFCH | ns | 20 | | 25 | | 30 | | |
| CAS precharge time (C before R cycle) | tCPR | ns | 20 | | 25 | | 30 | | |
| RAS precharge to CAS active time | tRPC | ns | 20 | | 20 | | 20 | | |
| Page mode cycle time | tPC | ns | 100 | | 120 | | 150 | | 9 |
| Page mode read write cycle time | tPRWC | ns | 100 | | 120 | | 150 | | 9 |
| Page mode CAS precharge time | t _{CP} | ns | 40 | | 50 | | 65 | | 9 |
| Refresh counter test cycle time | ^t RTC | ns | 340 | | 375 | | 430 | | 10 |
| Refresh counter test RAS pulse width | tTRAS | ns | 230 | 10μs | 265 | 10μ | 320 | 10μs | 10 |
| Refresh counter test CAS precharge time | tCPT | ns | 50 | | 60 | | 70 | | 10 |


Notes:

- 1 An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (Example: RAS only) before proper device operation is achieved.
- 2 The AC measurements assume $t_{T} = 5 \text{ ns}$
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring of input signals. Also transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that t_{RCD} ≤ t_{RCD} (Max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- **5** Assumes that $t_{RCD} \ge t_{RCD}$ (Max.).
- 6 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8 t_{WCS} and t_{CWD} are not restrictive operating parameters. They are included in the data sheet as electrical charcteristics only; if $t_{WCS} \ge t_{WCS}$ (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (min.), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 9 Page mode cycle.
- 10 CAS before RAS Refresh Counter Test Cycle only.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ/WRITE/READ-MODIFY-WRITE CYCLE




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




PAGE MODE, READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



ONOTIONAL DESCRIPTION

Simple Timing Requirements:

The MSM41256A has the circuit considerations for easy operational timing requirements for high speed access time operations. The MSM41256A can operate under the condition of tRCD (max) = tCAC which provides an optimal time space for address multiplexing. In addition. the MSM41256A has the minimal hold time of Address (tCAH), WE (tWCH) and DIN (tDH). And the MSM41256A can commit better memory system through-put during operations in an interleaved system. Furthermore. Oki has made timing requirements referenced to RAS nonrestrictive and deleted from the data sheet. which includes tAB, tWCB, tDHB and tBWD. Therefore, the hold times of the Column Address DIN and WE as well as town (CAS to WE Delay) are not restricted by tpcn.

Fast Read- While-Write Cycle:

The MSM41256A has the fast read while write cycle which is achieved by excellent control of the three-state output buffer in addition to the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low the MSM41256A goes to early write mode where the output becomes floating and common I/O bus can be used on the system level. Whereas, when WE goes low after town following CAS transition to low, the MSM41256A goes to delayed write mode where the output contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, very fast read write cycle becomes available.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 storage cell location within the MSM41256A. Nine rowaddress bits are established on the input pins (Ao through Ae) and latched with the Row Address Strobe (RAS). Then nine column address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trans) specification has been satisfied and the address inputs have been changed from rowaddresses to column-addresses.

Write Enable:

The read or write mode is selected with the WE input. A logic "high" on WE dictates read mode, logic "low" dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM41256A during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data in (DIN) register. In a write cycle, if \overline{WE} is brought "low" (write mode) before \overline{CAS} , DIN is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus DIN is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until \overline{CAS} is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remain valid until \overline{CAS} is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address while maintaining \overline{RAS} at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS Only Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 to A_7) at least every 4 milliseconds. \overline{AAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of the 256 row-addresses (A_0 to A_7) with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} only refresh results in a substantial reduction in power dissipation.

CAS Before RAS Refresh:

CAS before RAS refreshing available on the MSM41256A offers an alternate refresh method. If CAS is held on low for the specified period (tFCS) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending \overline{CAS} active time from the previous memory read cycle. In MSM41256A hidden refresh means \overline{CAS} before \overline{RAS} refresh and the internal refresh addresses from the counter are used to refresh addresses, because \overline{CAS} is always low when \overline{RAS} goes to low in this mode.

CAS Before RAS Refresh Counter Test Cycle:

A special timing sequence using CAS before RAS counter test cycle provides a convenient method of verifying the functionality of CAS before RAS refresh activated circuitry. As shown in CAS before RAS Counter Test Cycle, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be acceded can be defined as follows:

* A ROW ADDRESS

 Bits A₀ through A₇ are defined by the refresh counter. The other bit A₈ is set "high" internally.

* A COLUMN ADDRESS

- All the bits A_0 through A_8 are defined by latching levels on A_0 through A_8 at the second falling edge of CAS.

Suggested CAS before RAS Counter Test Procedure:

The timing, as shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle, is used for all the operations described as follows:

- Initialize the internal refresh counter. For this operaton, 8 cycles are required.
- (2) Write a test pattern of lows into memory cells at a single column address and 256 row addresses.
- (3) By using read-modify-write cycle, read the low written at the last operation (Step (2)) and write a new high in the same cycle. This cycle is repeated 256 times, and highs are written into the 256 memory cells.
- (4) Read the high written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat the steps (2), (3) and (4).

MSM41256A Bit Map (Physical-Decimal)

□ Pin 16

| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
|---|---|---|---|------|--|---|---|---|----------------|---|---|--|--|------|--|--|---|---|
| 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | 1 1 | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 256 | 256 | 256 | 256 | | 256 | 256 | 256 | 256 | | 256 | 256 | 256 | 256 | | 256 | 256 | 256 | 256 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | 1 1 | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | m | 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 257 | 257 | 257 | 257 | | 257 | 257 | 257 | 257 | 8 | 257 | 257 | 257 | 257 | | 257 | 257 | 257 | 257 |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | ' | z | | | | | | | | | |
| | | | | | | | | | COLUMN DECODER | | | | | | | | | |
| 252 | 253 | 254 | 255 | Ī | 3 | 2 | 1 | 0 | G | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 126 | 126 | 126 | 126 | | 126 | 126 | 126 | 126 | 0 | 126 | 126 | 126 | 126 | | 126 | 126 | 126 | 126 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 382 | 382 | 382 | 382 | | 382 | 382 | 382 | 382 | | 382 | 382 | 382 | 382 | | 382 | 382 | 382 | 382 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 127 | 127 | 127 | 127 | | 127 | 127 | 127 | 127 | 1 | 127 | 127 | 127 | 127 | | 127 | 127 | 127 | 127 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 383 | 383 | 383 | 383 | | 383 | 383 | 383 | 383 | | 383 | 383 | 383 | 383 | | 383 | 383 | 383 | 383 |
| | | | | | | | | | | | | | | | | | | |
| Г | | | | | | | | | | | | | | | | | | |
| | *************************************** | | DOW/ | DECC | 2050 | | * | | | | | | DOW. | DEC | ODED | | | |
| | | | ROW | DECC | DDER | | *************************************** | | | | | | ROW | DEC | ODER | | | |
| | | | ROW | DECC | DDER | | | | | | | | ROW | DEC | ODER | ! | | |
| 252 | 253 | 254 | ROW 255 | DECC | DDER 3 | 2 | 1 | 0 | | 256 | 257 | 258 | ROW 259 | DEC | ODER | 510 | 509 | 508 |
| 252 511 | 253 511 | | | DECC | | 2 511 | 1 511 | 0 511 | | 256 511 | 257 511 | 258 511 | | DEC | | | 509 511 | 508 511 |
| | | 254 | 255 | DECC | 3 | | | | | | | | 259 | DEC | 511 | 510 | | 1 |
| 511 | 511 | 254 511 | 255 511 | DECC | 3 511 | 511 | 511 | 511 | | 511 | 511 | 511 | 259 511 | DEC | 511 511 | 510 511 | 511 | 511 |
| 511 252 | 511 253 | 254 511 254 | 255 511 255 | DECC | 3 511 3 | 511 2 | 511 1 | 511 0 | | 511 256 | 511 257 | 511 258 | 259 511 259 | DEC | 511 511 511 | 510 511 510 | 511 509 | 511 508 |
| 511 252 255 | 511 253 255 | 254 511 254 255 | 255 511 255 255 | DECC | 3 511 3 255 | 511 2 255 | 511 1 255 | 511 0 255 | | 511 256 255 | 511 257 255 | 511 258 255 | 259 511 259 255 | DEC | 511 511 511 255 | 510 511 510 255 | 511 509 255 | 511 508 255 |
| 511 252 255 252 | 511 253 255 253 | 254 511 254 255 254 | 255 511 255 255 255 | DECC | 3 511 3 255 3 | 511 2 255 2 | 511 1 255 1 | 511 0 255 0 | <u>«</u> | 511 256 255 256 | 511 257 255 257 | 511 258 255 258 | 259 511 259 255 259 | DEC | 511 511 511 255 511 | 510 511 510 255 510 | 511 509 255 509 | 511 508 255 508 |
| 511 252 255 252 510 | 511 253 255 253 510 | 254 511 254 255 254 510 | 255 511 255 255 255 510 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 | 511 1 255 1 510 | 511 0 255 0 510 | ODER | 511 256 255 256 510 | 511 257 255 257 510 | 511 258 255 258 510 | 259 511 259 255 259 510 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 | 511 508 255 508 510 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 | ECODER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 | DECODER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 | MN DECODER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 | ILUMN DECODER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DECC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 252 254 | 511 253 255 253 510 253 254 | 254 511 254 255 254 510 254 254 | 255 511 255 255 255 510 255 254 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 | 511 1 255 1 510 1 254 | 511 0 255 0 510 0 254 | COLUMN DECODER | 511 256 255 256 510 256 254 | 511 257 255 257 510 257 254 | 511 258 255 258 510 258 254 | 259 511 259 255 259 510 259 254 | DECC | 511 511 511 255 511 510 511 254 | 510 511 510 255 510 510 510 254 | 511 509 255 509 510 509 254 | 511 508 255 508 510 508 254 |
| 511 252 255 252 510 252 254 | 511 253 255 253 510 253 254 | 254 511 254 255 254 510 254 254 | 255 511 255 255 510 255 254 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 | 511 1 255 1 510 1 254 | 511 0 255 0 510 0 254 | COLUMN DECODER | 511 256 255 256 510 256 254 | 511 257 255 257 510 257 254 | 511 258 255 258 510 258 254 | 259 511 259 255 259 510 259 254 | DECC | 511 511 255 511 510 511 254 | 510 511 510 255 510 510 510 254 | 511 509 255 509 510 509 254 | 511 508 255 508 510 508 254 |
| 511 252 255 252 510 252 254 252 385 | 511 253 255 253 510 253 254 253 385 | 254 511 254 255 254 510 254 254 254 | 255 511 255 255 510 255 254 255 385 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 2 385 | 511 1 255 1 510 1 254 | 511 0 255 0 510 0 254 | COLUMN DECODER | 511 256 255 256 510 256 254 256 385 | 511 257 255 257 510 257 254 257 385 | 511 258 255 258 510 258 254 254 | 259 511 259 255 259 510 259 254 259 385 | DECC | 511 511 255 511 510 511 254 | 510 511 510 255 510 510 510 254 | 511 509 255 509 510 509 254 509 385 | 511 508 255 508 510 508 254 508 385 |

A8 ROW = "L"

> A8 ROW = "H" **REFRESH ADDRESS**

> > (0 - 255)

REFRESH ADDRESS (0 - 255)

В

Pin 8 : CELL

A = ROW ADDRESS (DECIMAL)

B = COLUMN ADDRESS (DECIMAL)

MSM41257AAS/RS

262,144-BIT DYNAMIC RANDOM ACCESS MEMORY < Nibble Mode Type >

GENERAL DESCRIPTION

The Oki MSM41257A is a fully decoded, dynamic NMOS random access memory organized as 262144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM41257A to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out. Additionally, the MSM41257A offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability, also features "nibble mode" which allows high speed serial access to up to 4 bits of data.

The MSM41257A is fabricated using silicon gate NMOS and Oki's advanced VLSI Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 262,144 × 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time:

100 ns max (MSM41257A-10AS/RS) 120 ns max (MSM41257A-12AS/RS) 150 ns max (MSM41257A-15AS/RS)

Cvcle time:

200 ns min (MSM41257A-10AS/RS) 220 ns min (MSM41257A-12AS/RS) 260 ns min (MSM41257A-15AS/RS)

Low power:

385 mW active, 28 mW max standby

- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 256 refresh cycles/4 ms
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance
- CAS-before-RAS refresh capability
- "Nibble Mode" capability

PIN CONFIGURATION (TOP VIEW)

| Pin Names | Function |
|--------------------------------|-----------------------|
| A ₀ ~A ₈ | Address Inputs |
| RAS | Row Address Strobe |
| CAS | Column Address Strobe |
| WE | Write Enable |
| D _{IN} | Data Input |
| DOUT | Data Output |
| vcc | Power Supply (+5V) |
| V _{SS} | Ground (0V) |
| * Refresh Add | Iress |

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | -1 to +7 | ٧ |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | -1 to +7 | ٧ |
| Operating temperature | Topr | 0 to 70 | °C |
| Storage temperature | Tstg | -55 to +150 | °C |
| Power dissipation | PD | 1.0 | w |
| Short circuit output current | | 50 | mA |

Note: Parmanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature |
|--------------------------------|--------|------|------|------|------|--------------------------|
| Cumply Voltage | Vcc | 4.5 | 5.0 | 5.5 | ٧ | |
| Supply Voltage | VSS | 0 | 0 | 0 | V | 0°C to +70°C |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | ٧ | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------------|------|------|--------|-------|
| OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | I _{CC1} | | 70 | mA | |
| STANDBY CURRENT Power supply current (RAS = CAS = V _{IH}) | lCC2 | | 5.0 | mA | |
| REFRESH CURRENT 1 Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | Іссз | | 60 | mA | |
| NIBBLE MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling; t _{NC} = min.) | ICC4 | | 30 | mA | |
| REFRESH CURRENT 2 Average power supply current (CAS before RAS; t _{RC} = min.) | I _{CC5} | | 65 | mA | |
| INPUT LEAKAGE CURRENT Input leakage current, any input (0V ≤ V _{IN} ≤ 5.5V, all other pins not under test = 0V) | ILI | -10 | 10 | μΑ | |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | lLO | -10 | 10 | μΑ | |
| OUTPUT LEVELS Output high voltage ($I_{OH} = -5 \text{ mA}$) Output low voltage ($I_{OL} = 4.2 \text{ mA}$) | V _{OH} | 2.4 | 0.4 | V V | |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input capacitance ($A_0 \sim A_8$, D_{IN}) | C _{IN1} | | 7 | pF |
| Input capacitance (RAS, CAS, WE) | C _{IN2} | _ | 10 | pF |
| Output capacitance (D _{OUT}) | COUT | _ | 7 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3

| Parameter | Symbol | Unit | | 1257A- 0 | | 1257A- 2 | | 1257A- 5 | Notes |
|--|------------------|------|------|-------------|------|-------------|------|-------------|-------|
| | , | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Refresh period | tREF | ms | | 4 | | 4 | | 4 | |
| Random read or write cycle time | tRC | ns | 200 | | 220 | | 260 | | |
| Read-write cycle time | ^t RWC | ns | 200 | | 220 | | 260 | | |
| Access time from RAS | ^t RAC | ns | | 100 | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 50 | | 60 | | 75 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 30 | 0 | 30 | 0 | 30 | |
| Transition time | tŢ | ns | 3 | 50 | 3 | 50 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 85 | | 90 | | 100 | | |
| RAS pulse width | tRAS | ns | 105 | 10μs | 120 | 10μs | 150 | 10μs | |
| RAS hold time | tRSH | ns | 55 | | 60 | | 75 | | |
| CAS pulse width | tCAS | ns | 55 | 10μs | 60 | 10μs | 75 | 10μs | |
| CAS hold time | tcsH | ns | 105 | | 120 | | 150 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 50 | 25 | 60 | 25 | 75 | 7 |
| CAS to RAS set-up time | tCRS | ns | 20 | | 20 | | 20 | | |
| Row address set-up time | tasr | ns | 0 | | 0 | | 0 | | |
| Row address hold time | tRAH | ns | 15 | | 15 | | 15 | | |
| Column address set-up time | tASC | ns | 0 | | 0 | | 0 | | |
| Column address hold time | tCAH | ns | 20 | | 20 | | 25 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | 0 | | |
| Read command hold time referenced to CAS | tRCH | ns | 0 | | . 0 | | 0 | | |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 20 | | 20 | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | 0 | | 8 |

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Unit | | 1257A- 0 | | 1257A- 2 | į. | 1257A- 5 | Notes |
|---|-----------------|------|------|-------------|------|-------------|------|-------------|-------|
| | - | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Write command pulse width | twp | ns | 15 | | 20 | | 25 | | |
| Write command hold time | twch | ns | 15 | | 20 | | 25 | | |
| Write command to RAS lead time | tRWL | ns | 35 | | 40 | | 45 | | |
| Write command to CAS lead time | tCWL | ns | 35 | | 40 | | 45 | | |
| Data-in set-up time | t _{DS} | ns | 0 | 37.00 | 0 | | 0 | | |
| Data-in hold time | ^t DH | ns | 20 | | 20 | | 25 | | |
| CAS to WE delay time | tcwD | ns | 15 | | 20 | | 25 | | 8 |
| Refresh set-up time for CAS referenced to RAS | tFCS | ns | 20 | | 25 | - | 30 | | |
| Refresh hold time for CAS referenced to RAS | tFCH | ns | 20 | | 25 | | 30 | | |
| CAS precharge time (C before R cycle) | tCPR | ns | 20 | | 25 | | 30 | | |
| RAS precharge to CAS active time | tRPC | ns | 20 | | 20 | | 20 | | |
| Nibble mode read/write cycle time | tNC | ns | 55 | | 60 | | 70 | | 9 |
| Nibble mode read-write cycle time | tNRWC | ns | 55 | | 60 | - | 70 | | 9 |
| Nibble mode access time | tNCAC | ns | | 25 | | 30 | | 35 | 9 |
| Nibble mode CAS pulse width | tNCAS | ns | 25 | | 30 | | 35 | | 9 |
| Nibble mode CAS precharge time | tNCP | ns | 20 | | 25 | | 30 | | 9 |
| Nibble mode read RAS hold time | tNRRSH | ns | 25 | | 30 | | 40 | | 9 |
| Nibble mode write RAS hold time | tNWRSH | ns | 45 | | 50 | | 60 | | 9 |
| Nibble mode CAS hold time referenced to RAS | tRNH | ns | 20 | | 20 | | 20 | - | 9 |

AC CHARACTERISTICS (Continued)


(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Unit | | 1257A- 0 | | 1 257A- 2 | | 1257A- 5 | Notes |
|--|------------------|------|------|-------------|------|--------------|------|-------------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Refresh counter test cycle time | ^t RTC | ns | 340 | | 375 | | 430 | | 10 |
| Refresh counter test RAS pulse width | tTRAS | ns | 230 | 10μs | 265 | 10μs | 320 | 10μs | 10 |
| Refresh counter test CAS precharge time | tCPT | ns | 50 | | 60 | | 70 | | 10 |


Notes:

- 1 An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (Example: RAS only) before proper device operation is achieved.
- 2 The AC characteristics assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring of input signals. Also transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that t_{RCD} ≤ t_{RCD} (Max.). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (Max.).
- 6 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8 twcs and tcwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwd ≥ tcwd (min.), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 9 Nibble mode cycle.
- 10 CAS before RAS Refresh Counter Test Cycle only.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE




NIBBLE MODE WRITE CYCLE




NIBBLE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



FUNCTIONAL DESCRIPTION

Simple Timing Requirements:

The MSM41257A has the circuit considerations for easy operational timing requirements for high speed access time operations. The MSM41257A can operate under the condition of t_{RCD} (max) = t_{CAC} which provides an optimal time space for address multiplexing. In addition. the MSM41257A has the minimal hold time of Address (tCAH), WE (tWCH) and DIN (tDH). And the MSM41257A can commit better memory system through-put during operations in an interleaved system. Furthermore. Oki has made timing requirements referenced to RAS nonrestrictive and deleted from the data sheet. which includes tAR, tWCR, tDHR and tRWD. Therefore, the hold times of the Column Address DIN and WE as well as town (CAS to WE Delay) are not restricted by tRCD.

Fast Read- While-Write Cycle:

The MSM41257A has the fast read while write cycle which is achieved by excellent control of the three-state output buffer in addition to the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low, the MSM41257A goes to early write mode where the output becomes floating and common I/O bus can be used on the system level. Whereas, when WE goes low after town following CAS transition to low, the MSM41257A goes to delayed write mode where the output contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, very fast read write cycle becomes available.

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262,144 storage cell location within the MSM41257A. Nine rowaddress bits are established on the input pins (Ao through Aa) and latched with the Row Address Strobe (RAS). Then nine column address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from rowaddresses to column-addresses.

Write Enable:

The read or write mode is selected with the $\overline{\text{WE}}$ input. A logic "high" on $\overline{\text{WE}}$ dictates read mode, logic "low" dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM41257A during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data in (D_{IN}) register. In a write cycle, if \overline{WE} is brought "low" (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until \overline{CAS} is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remain valid until \overline{CAS} is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Nibble Mode:

Nibble mode allows high speed serial read, write or read-modify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA_B RA_B) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA_B and CA_B to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See Table 1)

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation may be executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the three-state control of D_{OUT} Pin is determined by the first normal access cycle.

The data output is controlled by only WE state referenced at CAS negative transition of the normal cycle (first Nibble bit). That is, when twcs > twcs (min) is met, the data output will remain open circuit throughout the succeeding Nibble cycle regardless of WE state. Whereas, when $t_{CWD} > t_{CWD}$ (min) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of WE state. The write operation is done during the period where WE and CAS clocks are low. Therefore, write operation can be done bit by bit during each nibble operation at any timing conditions of WE (twcs and tcwp) at the normal cycle (first Nibble bit). 159

| SEQUENCE | NIBBI BIT | -E RA₃ | ROW ADDRESS CA ₈ | COLUMN ADDRESS | |
|-------------------------|--------------|-----------|--------------------------------|-------------------|------------------------------------|
| RAS/CAS (normal mode) | 1 | 0 | 10101010 0 | 10101010 | input addresses |
| toggle CAS (nibble mode |) 2 | 1 | 10101010 0 | 10101010 | |
| toggle CAS (nibble mode |) 3 | 0 | 10101010 1 | 10101010 | generated inter- nally sequence |
| toggle CAS (nibble mode |) 4 | 1 | 10101010 1 | 10101010 | repeats |
| toggle CAS (nibble mode |) 1 | 0 | 10101010 0 | 10101010 | |

RAS Only Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 to A_7) at least every 4 milliseconds. \overline{AAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of the 256 row-addresses (A_0 to A_7) with \overline{AAS} will cause all bits in each row to be refreshed. Further \overline{AAS} only refresh results in a substantial reduction in power dissipation.

CAS Before RAS Refresh:

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the MSM41257A offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (tFCS) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending \overline{CAS} active time from the previous memory read cycle. In MSM41257A hidden refresh means \overline{CAS} before \overline{RAS} refresh and the internal refresh addresses from the counter are used to refresh addresses, because \overline{CAS} is always low when \overline{RAS} goes to low in this mode.

CAS Before RAS Refresh Counter Test Cycle:

A special timing sequence using CAS before RAS counter test cycle provides a convenient method of verifying the functionality of CAS before RAS refresh activated circuitry. As shown in CAS before RAS Counter Test Cycle, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be acceded can be defined as follows:

* A ROW ADDRESS

 Bits A₀ through A₇ are defined by the refresh counter. The other bit A₈ is set "high" internally.

* A COLUMN ADDRESS

 All the bits A₀ through A₈ are defined by latching levels on A₀ through A₈ at the second falling edge of CAS.

Suggested CAS before RAS Counter Test Procedure:

The timing, as shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle, is used for all the operations described as follows:

- (1) Initialize the internal refresh counter. For this operaton, 8 cycles are required.
- (2) Write a test pattern of lows into memory cells at a single column address and 256 row addresses.
- (3) By using read-modify-write cycle, read the low written at the last operation (Step (2)) and write a new high in the same cycle. This cycle is repeated 256 times, and highs are written into the 256 memory cells.
- (4) Read the high written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat the steps (2), (3) and (4).

252 253 254 255

MSM41257A Bit Map (Physical-Decimal)

256 257 258 259

o I

☐ Pin 16

511 510 509 508

| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | 1 1 | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
|--|--|---|--|------|--|--|---|---|----------------|--|--|---|---|------|--|---|--|--|
| 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 | | 0 | 0 | 0 | 0 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 256 | 256 | 256 | 256 | | 256 | 256 | 256 | 256 | | 256 | 256 | 256 | 256 | | 256 | 256 | 256 | 256 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 | m | 1 | 1 | 1 | 1 | | 1 | 1 | 1 | 1 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | E | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 257 | 257 | 257 | 257 | | 257 | 257 | 257 | 257 | 8 | 257 | 257 | 257 | 257 | | 257 | 257 | 257 | 257 |
| | | | | | | | | | DE DE | | | | | | | | | |
| | | | | | | | | ' | Z | | | | | | | | | |
| | | | | | | | | | COLUMN DECODER | | | | | | | | | |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | Į į | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 126 | 126 | 126 | 126 | | 126 | 126 | 126 | 126 | | 126 | 126 | 126 | 126 | | 126 | 126 | 126 | 126 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 382 | 382 | 382 | 382 | | 382 | 382 | 382 | 382 | | 382 | 382 | 382 | 382 | | 382 | 382 | 382 | 382 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 127 | 127 | 127 | 127 | | 127 | 127 | 127 | 127 | | 127 | 127 | 127 | 127 | | 127 | 127 | 127 | 127 |
| 252 | 253 | 254 | 255 | | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | | 511 | 510 | 509 | 508 |
| 383 | 383 | 383 | 383 | | 383 | 383 | 383 | 383 | | 383 | 383 | 383 | 383 | | 383 | 383 | 383 | 383 |
| | | | | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | | | | |
| | | | ROW | DECC | DER | 414 | | | | | | | ROW | DEC | ODER | | | |
| | | | | DECC | | | | | | | | | | DEC | | | | |
| 252 | 253 | 254 | 255 | DECC | 3 | 2 | 1 | 0 | | 256 | 257 | 258 | 259 | DEC | 511 | 510 | 509 | 508 |
| 511 | 511 | 254 511 | 255 511 | DECC | 3 511 | 511 | 511 | 511 | | 511 | 511 | 511 | 259 511 | DEC | 511 | 510 511 | 511 | 511 |
| 511 252 | 511 253 | 254 511 254 | 255 511 255 | DECC | 3 511 3 | 511 2 | 511 1 | 511 0 | | 511 256 | 511 257 | 511 258 | 259 511 259 | DEC | 511 511 511 | 510 511 510 | 511 509 | 511 508 |
| 511 252 255 | 511 253 255 | 254 511 254 255 | 255 511 255 255 | DECC | 3 511 3 255 | 511 2 255 | 511 1 255 | 511 0 255 | | 511 256 255 | 511 257 255 | 511 258 255 | 259 511 259 255 | DEC | 511 511 511 255 | 510 511 510 255 | 511 509 255 | 511 508 255 |
| 511 252 255 252 | 511 253 255 253 | 254 511 254 255 254 | 255 511 255 255 255 | DECC | 3 511 3 255 3 | 511 2 255 2 | 511 1 255 1 | 511 0 255 0 | | 511 256 255 256 | 511 257 255 257 | 511 258 255 258 | 259 511 259 255 259 | DEC | 511 511 511 255 511 | 510 511 510 255 510 | 511 509 255 509 | 511 508 255 508 |
| 511 252 255 252 510 | 511 253 255 253 510 | 254 511 254 255 254 510 | 255 511 255 255 255 510 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 | 511 1 255 1 510 | 511 0 255 0 510 | | 511 256 255 256 510 | 511 257 255 257 510 | 511 258 255 258 510 | 259 511 259 255 259 510 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 | 511 508 255 508 510 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 |)ER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 | 511 253 255 253 510 | 254 511 254 255 254 510 | 255 511 255 255 255 510 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 | 511 1 255 1 510 | 511 0 255 0 510 | CODER | 511 256 255 256 510 | 511 257 255 257 510 | 511 258 255 258 510 | 259 511 259 255 259 510 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 | 511 508 255 508 510 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 | DECODER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 252 | 511 253 255 253 510 253 | 254 511 254 255 254 510 254 | 255 511 255 255 255 510 255 | DECC | 3 511 3 255 3 510 | 511 2 255 2 510 2 | 511 1 255 1 510 | 511 0 255 0 510 | IN DECODER | 511 256 255 256 510 256 | 511 257 255 257 510 257 | 511 258 255 258 510 258 | 259 511 259 255 259 510 259 | DEC | 511 511 511 255 511 510 | 510 511 510 255 510 510 | 511 509 255 509 510 509 | 511 508 255 508 510 508 |
| 511 252 255 252 510 252 254 | 511 253 255 253 510 253 254 | 254 511 254 255 254 510 254 254 | 255 511 255 255 255 510 255 254 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 | 511 1 255 1 510 1 254 | 511 0 255 0 510 0 254 | UMN DECODER | 511 256 255 256 510 256 254 | 511 257 255 257 510 257 254 | 511 258 255 258 510 258 254 | 259 511 259 255 259 510 259 254 | DEC | 511 511 511 255 511 510 511 254 | 510 511 510 255 510 510 510 254 | 511 509 255 509 510 509 254 | 511 508 255 508 510 508 254 |
| 511 252 255 252 510 252 254 | 511 253 255 253 510 253 254 | 254 511 254 255 254 510 254 254 | 255 511 255 255 510 255 254 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 | 511 1 255 1 510 1 254 | 511 0 255 0 510 0 254 | COLUMN DECODER | 511 256 255 256 510 256 254 | 511 257 255 257 510 257 254 | 511 258 255 258 510 258 254 | 259 511 259 255 269 510 259 254 | DECO | 511 511 511 255 511 510 511 254 | 510 511 510 255 510 510 510 254 | 511 509 255 509 510 509 254 | 511 508 255 508 510 508 254 |
| 511 252 255 252 510 252 254 252 385 | 511 253 255 253 510 253 254 253 385 | 254 511 254 255 254 510 254 254 254 | 255 511 255 255 510 255 254 255 385 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 2 385 | 511 1 255 1 510 1 254 1 385 | 511 0 255 0 510 0 254 | COLUMN DECODER | 511 256 255 256 510 256 254 256 385 | 511 257 255 257 510 257 254 254 | 511 258 255 258 510 258 254 254 | 259 511 259 255 259 510 259 254 259 385 | DECC | 511 511 255 511 510 511 254 | 510 511 510 255 510 510 254 | 511 509 255 509 510 509 254 509 385 | 511 508 255 508 510 508 254 508 385 |
| 511 252 255 252 510 252 254 252 385 252 | 511 253 255 253 510 253 254 253 385 253 | 254 511 254 255 254 510 254 254 254 385 254 | 255 511 255 255 510 255 510 255 254 255 385 255 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 2 385 2 | 511 1 255 1 510 1 254 1 385 | 511 0 255 0 510 0 254 0 385 | COLUMN DECODER | 511 256 255 256 510 256 254 256 385 256 | 511 257 255 257 510 257 254 257 385 257 | 511 258 255 258 510 258 254 254 258 385 258 | 259 511 259 255 259 510 259 254 259 385 259 | DECC | 511 511 255 511 510 511 254 | 510 511 510 255 510 510 510 254 510 385 510 | 511 509 255 509 510 509 254 509 385 509 | 511 508 255 508 510 508 254 508 385 508 |
| 511 252 255 252 510 252 254 252 385 | 511 253 255 253 510 253 254 253 385 | 254 511 254 255 254 510 254 254 254 | 255 511 255 255 510 255 254 255 385 | DECC | 3 511 3 255 3 510 3 254 | 511 2 255 2 510 2 254 2 385 | 511 1 255 1 510 1 254 1 385 | 511 0 255 0 510 0 254 | COLUMN DECODER | 511 256 255 256 510 256 254 256 385 | 511 257 255 257 510 257 254 254 | 511 258 255 258 510 258 254 254 | 259 511 259 255 259 510 259 254 259 385 | DECC | 511 511 255 511 510 511 254 | 510 511 510 255 510 510 254 | 511 509 255 509 510 509 254 509 385 | 511 508 255 508 510 508 254 508 385 |

A8 ROW = "L" REFRESH ADDRESS

A8 ROW = "H" REFRESH ADDRESS

(0 - 255)

Pin 8

(0 - 255)

384 384

: CELL В

A = ROW ADDRESS (DECIMAL)

B = COLUMN ADDRESS (DECIMAL)

MSM41464RS

65,536-WORD imes 4-BITS DYNAMIC RANDOM ACCESS MEMORY

GENERAL DESCRIPTION

The Oki MSM41464 is a fully decoded, dynamic NMOS random access memory organized as 65,536 words by 4 bits. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM41464 to be housed in a standard 18 pin DIP. Pin-outs conform to the JEDEC approved pin out. Additionally, the MSM41464 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability.

The MSM41464 is fabricated using silicon gate NMOS and Oki's advanced VLSI Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 65,536 × 4 RAM, 18 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time:

100 ns max (MSM41464-10RS) 120 ns max (MSM41464-12RS)

120 IIS Max (MSM41464-12RS)

150 ns max (MSM41464-15RS)


Cycle time:

200 ns min (MSM41464-10RS) 230 ns min (MSM41464-12RS) 260 ns min (MSM41464-15RS)

- Low power:
 - 385 mW active, 28 mW max standby
- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 256 refresh cycles/4 ms
- Output impedance controllable through early write and OE operations
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance
- CAS-before-RAS refresh capability
- "Page Mode" capability

PIN CONFIGURATION (TOP VIEW) OE 1 18 V_{SS} Pin Names Function DQ₁ 2 17 DQ4 A0 ~ A7 Address Inputs DQ₂ 3 16 CAS RAS Row Address Strobe WE 4 15 DQ₃ CAS Column Address Strobe RAS 5 14 Ao $DQ_1 \sim DQ_4$ Data In/Data Out OE Output Enable 13 A₁ WF Write Enable 12 A₂ V_{CC} Power Supply (+5V) 11 Aз Ground (OV) ٧ss V_{CC} 9 10 A-



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|----------|
| Voltage on any pin relative to VSS | V _{IN} , V _{OUT} | −1 to +7 | ٧ |
| Voltage on V _{CC} supply relative to V _{SS} | VCC | -1 to +7 | V |
| Operating temperature | Topr | 0 to 70 | °C |
| Storage temperature | Tstg | -55 to +150 | °C |
| Power dissipation | PD | 1.0 | w |
| Short circuit output current | , | 50 | mA |

Note: Parmanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature |
|--------------------------------|--------|------|------|------|------|--------------------------|
| Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | ٧ | |
| | VSS | 0 | 0 | 0 | ٧ | 0°C to +70°C |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | ٧ | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | ٧ | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|------------------------------------|------|------|--------|-------|
| OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | I _{CC1} | | 70 | mA | |
| STANDBY CURRENT* Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 5.0 | mA | |
| REFRESH CURRENT 1* Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | I _{CC3} | | 55 | mA | |
| PAGE MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.) | I _{CC4} | | 60 | mA | |
| REFRESH CURRENT 2* Average power supply current (CAS before RAS; t _{RC} = min.) | I _{CC5} | | 60 | mA | |
| INPUT LEAKAGE CURRENT Input leakage current, any input (OV \leq V _{IN} \leq 5.5V, all other pins not under test = OV) | lLI | -10 | 10 | μΑ | |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | lLO | -10 | 10 | μΑ | |
| OUTPUT LEVELS Output high voltage ($I_{OH} = -5 \text{ mA}$) Output low voltage ($I_{OL} = 4.2 \text{ mA}$) | V _{OH} V _{OL} | 2.4 | 0.4 | V V | |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input capacitance (A ₀ ~ A ₇) | C _{IN1} | _ | 7 | pF |
| Input capacitance (RAS, CAS, WE, OE) | C _{IN2} | | 10 | pF |
| Data I/O capacitance (DQ 1 ~ DQ 4) | C _D | _ | 7 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3

| Parameter | Symbol | Unit | MSM41464- 10 | | MSM41464- 12 | | MSM41464- 15 | | Notes |
|--|------------------|------|-----------------|------|-----------------|------|-----------------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| Refresh period | tREF | ms | | 4 | | 4 | | 4 | |
| Random read or write cycle time | tRC | ns | 200 | | 230 | | 260 | | |
| Read-write cycle time | t _{RWC} | ns | 275 | | 320 | | 360 | | |
| Page mode cycle time | tPC | ns | 100 | | 120 | | 145 | | |
| Access time from RAS | ^t RAC | ns | | 100 | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 50 | | 60 | | 75 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 30 | 0 | 35 | 0 | 40 | |
| Transition time | t⊤ | ns | 3 | 50 | 3 | 50 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 90 | | 100 | | 100 | | |
| RAS pulse width | tRAS | ns | 100 | 10μs | 120 | 10μs | 150 | 10μs | |
| RAS hold time | tRSH | ns | 50 | | 60 | | 75 | | |
| CAS precharge time (Page mode cycle only) | t _{CP} | ns | 40 | | 50 | | 60 | | |
| CAS pulse width | tCAS | ns | 50 | 10μs | 60 | 10μs | 75 | 10μs | |
| CAS hold time | tcsh | ns | 100 | | 120 | | 150 | | |
| RAS to CAS delay time | ^t RCD | ns | 22 | 50 | 22 | 60 | 25 | 75 | 7,8 |
| CAS to RAS set-up time | tCRS | ns | 20 | | 25 | | 30 | | |
| Row address set-up time | t _{ASR} | ns | 0 | | 0 | | 0 | | |
| Row address hold time | ^t RAH | ns | 12 | | 12 | | 15 | | |
| Column address set-up time | t _{ASC} | ns | 0 | | 0 | | 0 | | |
| Column address hold time | tCAH | ns | 15 | | 15 | | 20 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | 0 | | |
| Read command hold time | tRCH | ns | 0 | | 0 | | 0 | | 10 |
| Write command set-up time | twcs | ns | -5 | | -5 | | -5 | | 9 |


(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Unit | MSM41464- 10 | | MSM41454- 12 | | MSM41464- 15 | | Notes |
|--|-----------------|------|-----------------|------|-----------------|------|-----------------|------|-------|
| · aramotor | | | Min. | Max. | Min. | Max. | Min. | Max. | 1 |
| Write command pulse width | twp | ns | 20 | | 25 | | 30 | | |
| Write command hold time | twcH | ns | 20 | | 25 | | 30 | | |
| Write command to RAS lead time | tRWL | ns | 35 | | 45 | | 50 | | |
| Write command to CAS lead time | tCWL | ns | 35 | | 45 | | 50 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | 0 | | |
| Data-in hold time | tDH | ns | 20 | | 25 | | 30 | | |
| CAS to WE delay | tCWD | ns | 85 | | 100 | | 120 | | 9 |
| RAS to WE delay | tRWD | ns | 135 | | 160 | | 195 | | 9 |
| Read command hold time reference to RAS | tRRH | ns | 20 | | 20 | | 25 | | 10 |
| Access time from OE | tOEA | ns | | 25 | | 30 | | 40 | |
| OE data delay time | tOED | ns | 30 | | 35 | | 40 | | |
| OE hold time | tOEH | ns | 0 | | 0 | | 0 | | |
| Turn-off delay time from OE | tOEZ | ns | 0 | 30 | 0 | 35 | 0 | 40 | |
| RAS to CAS set-up time (CAS before RAS) | tFCS | ns | 20 | | 25 | | 30 | | |
| RAS to CAS hold time (CAS before RAS) | tFCH | ns | 20 | | 25 | | 30 | | |
| CAS active delay from RAS precharge | tRPC | ns | 20 | | 20 | | 20 | , | |
| CAS precharge time (CAS before RAS) | tCPR | ns | 20 | | 25 | | 30 | | |
| Read/write cycle (Refresh counter test) | tRTC | ns | 385 | | 450 | | 515 | | 11 |
| RAS pulse width (Refresh counter test) | tTRAS | ns | 285 | 10μs | 340 | 10μs | 405 | 10μs | 11 |
| CAS precharge time (Refresh counter test) | tCPT | ns | 50 | | 60 | | 70 | | 11 |
| Read/write cycle time (Page mode) | tPRWC | ns | 175 | | 210 | | 245 | | |


Notes:

- 1 An initial pause of 100 μ s is required after power-up followed by any 8 \overline{AAS} cycles (Example: \overline{AAS} only) before proper device operation is achieved.
- 2 The AC characteristics assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring of input signals. Also transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that $t_{RCD} \le t_{RCD}$ (Max.) If $t_{RCD} > t_{RCD}$ (Max.), t_{RAC} will increase by $\{t_{RCD} t_{RCD}$ (Max.)}.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (Max.).
- 6 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8 Assumes that t_{RCD} (Min.) = t_{RAH} (Min.) + $2t_T + t_{ASC}$ (Min.)
- **9** twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical charcteristics only; if twcs > twcs (Min.), the cycle is an early write cycle and the data in/data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp \geq tcwp (Min.) and trwp \geq trwp (Min.) the cycle is read-write cycle and the data in/data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 10 Either tart or tach must be satisfied for a read cycle.
- 11 CAS before RAS refresh counter test cycle only.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




OE WRITE CYCLE




READ/WRITE AND READ MODIFY WRITE CYCLE




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE




PAGE MODE OF WRITE CYCLE




9


PAGE MODE READ/WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS BEFORE BAS REFRESH COUNTER TEST CYCLE



FUNCTIONAL DESCRIPTION

Address Inputs:

16 bits of binary address input are required to decode any one of the 65,536 words by 4 bit storage cell locations.

8 row-address bits are set up on address input pins A_0 through A_7 and latched onto the chip by the row address strobe (RAS). Then 8 column-address bits are set up on pins A_0 through A_7 and latched onto the chip by the column address strobe (CAS).

All addresses must be stable on or before the falling edges of RAS. CAS is internally inhibited (gated) by the RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Therefore specifications permit column addresses to be input immediately after the row address hold time (t_{RAH}).

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. The logic high of the \overline{WE} input selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. Data-out will remain in the high-impedance state allowing a write cycle with \overline{WE} grounded.

Data Input:

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{WE} strobes data into the on-chip data latches. In an early-write cycle, \overline{WE} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{WE} with setup and hold times referenced to this signal. In delayed or read-modify-write, \overline{OE} must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

The three-state output buffer provides direct TTL compatibility with a fan-out of two standard TTI loads Data-out is the same polarity as datain. The output is in the high-impedance (floating) state until CAS is brought low. In a read cycle the output goes active after the access time interval tCAC that begins with the negative transition of CAS as long as trac and tora are satisfied. The output becomes valid after the access time has elapsed and remains valid while CAS or OE are low, \overline{CAS} or \overline{OE} going high returns it to a high impedance state. In an early-write cycle, the output is always in the high impedance state. In a delayed-write or read-modify-write cycle, the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing \overline{OE} high prior to applying data, thus satisfy toFD.

Output Enable:

The \overline{OE} controls the impedance of the output buffers. When \overline{OE} is high, the buffers will remain in the high impedance state. Bringing \overline{OE} low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until \overline{OE} or \overline{CAS} is brought high.

Page Mode:

Page-mode operation permits strobing the row-address while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated

RAS Only Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 to A_7) at least every four milliseconds. \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 256 (A_0 to A_7) row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

CAS Before RAS Refresh:

CAS before RAS refreshing offers an alternate refresh method. If CAS is held on low for the

specified period (t_{FCS}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending \overline{CAS} active time. Hidden refresh means \overline{CAS} before \overline{RAS} refresh and the internal refresh addresses from the counter are used to refresh addresses, because \overline{CAS} is always low when \overline{RAS} goes to low in this mode.

CAS Before RAS Refresh Counter Test Cycle:

A special timing sequence using \overline{CAS} before \overline{RAS} counter test cycle provides a convenient method of verifying the functionality of \overline{CAS} before \overline{RAS} refresh activated circuitry. As shown in \overline{CAS} before \overline{RAS} Counter Test Cycle, if \overline{CAS} goes to high and goes to low again while \overline{RAS} is held low, the read and write operation are enabled. This is shown in the \overline{CAS} before \overline{RAS} counter test cycle. A memory cell address, consisting of a row address (8 bits) and a column address (8 bits), to be acceded can be defined as follows:

* A ROW ADDRESS

 Bits A₀ through A₇ are defined by the refresh counter.


* A COLUMN ADDRESS

 All the bits A₀ through A₇ are defined by latching levels on A₀ through A₇ at the second falling edge of CAS.

Suggested CAS before RAS Counter Test Procedure:

The timing, as shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle, is used for all the operations described as follows:

- Initialize the internal refresh counter. For this operaton, 8 cycles are required.
- (2) Write a test pattern of lows into memory cells at a single column address and 256 row addresses.
- (3) By using read-modify-write cycle, read the low written at the last operation (Step (2)) and write a new high in the same cycle. This cycle is repeated 256 times, and highs are written into the 256 memory cells.
- (4) Read the high written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat the steps (2), (3) and (4).



MSM414256RS

262,144-WORD imes 4-BITS DYNAMIC RAM

GENERAL DESCRIPTION

The MSM414256RS is a new generation dynamic RAM organized as 262,144 words by 4 bits. The technology used to fabricate the MSM414256RS is OKI's N channel silicon gate MOS process technology. The device operates at a single +5V power supply. Its I/O pins are TTL compatible.

FEATURES

- Silicon gate, tripple polysilicon NMOS, 1-transistor memory cell
- 262,144 words by 4 bits


- Standard 20-pin plastic DIP
- Family organization


| | Access Time | Cycle Time | Power Dissipation | | | |
|----------------|-------------|------------|-------------------|-------------------|--|--|
| Family | (MAX) | (MIN) | Operating (MAX) | Stand By (MAX) | | |
| MSM414256-10RS | 100 ns | 200 ns | 413 mW | 00 | | |
| MSM414256-12RS | 120 ns | 230 ns | 385 mW | 28 mW | | |

- Single +5V supply, ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms
- Output impedance controllable through early write and OE operations
- Page mode, read modify write capability
- CAS before RAS refresh, CAS before RAS hidden refresh, RAS only refresh capability

Preliminary

- "Gated" CAS
- Built-in V_{BB} generator circuit





ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Conditions | Value | Unit |
|------------------------------------|--------|------------|--------------|------|
| Voltage on any pin relative to VSS | VT | Ta = 25°C | -1.0 to +7.0 | ٧ |
| Short circuit output current | los | Ta = 25°C | 50 | mA |
| Power dissipation | PD | Ta = 25°C | 1 | w |
| Operating temperature | Topr | _ | 0 to +70 | °C |
| Storage temperature | Tstg | | -55 to +150 | °C |

RECOMMENDED OPERATING CONDITIONS

 $(Ta = 0 \text{ to } +70^\circ)$

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
|--------------------|------------------|------------|------|-----|-----|------|
| Supply Voltage | Vcc | _ | 4.5 | 5.0 | 5.5 | V |
| | VSS | _ | 0 | 0 | 0 | V |
| Input high voltage | V _{IH} | _ | 2.4 | | 6.5 | V |
| Input low voltage | V _I L | _ | -1.0 | _ | 0.8 | V |

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \text{ to } +70^{\circ}C)$

| Parameter | Symbol | Conditions | MSM 414256-10 | | MSM 414256-12 | | Unit | Note |
|--|------------------|---|------------------|------|------------------|-----|------|------|
| | | | MIN | MAX | MIN | MAX | | |
| Output high voltage | V _{OH} | I _{OH} = −5.0 mA | 2.4 | _ | 2.4 | _ | > | |
| Output low voltage | V _{OL} | I _{OL} = 4.2 mA | | -0.4 | | 0.4 | > | |
| Input leakage current | ^I LI | $0V \le VI \le 6.5V$; all other pins not under test = $0V$ | -10 | 10 | -10 | 10 | μΑ | |
| Output leakage current | lLO | D _{OUT} disable 0V ≦ VO ≦ 5.5V | -10 | 10 | -10 | 10 | μΑ | |
| Average power supply current* (Operating) | lCC1 | RAS, CAS cycling, t _{RC} = min | | 75 | _ | 70 | mA | |
| Power supply current* (Standby) | lCC2 | RAS = V _{IH} CAS = V _{IH} | _ | 5 | _ | 5 | mA | |
| Average power supply current* (RAS only refresh) | Іссз | RAS cycling, CAS = V _{IH} t _{RC} = min | _ | 65 | _ | 60 | mA | |
| Average power supply current* (Page mode) | ICC4 | RAS = V _{IL} , CAS cycling t _{PC} = min | _ | 70 | _ | 65 | mA | |
| Average power supply current* (CAS before RAS refresh) | I _{CC5} | RAS cycling, CAS before RAS | _ | 70 | _ | 65 | mA | |

*Note: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Conditions | TYP | MAX | Unit |
|---|------------------|------------|-----|-----|------|
| Input capacitance (A0 to A8) | C _{IN1} | - | _ | 5 | pF |
| Input capacitance (RAS, CAS, WE, OE) | C _{IN2} | _ | _ | 10 | pF |
| I/O capacitance (DQ1 to DQ4) | С | _ | _ | 7 | pF |

AC CHARACTERISTICS

Note 1, 2, 3 ($V_{CC} = 5V \pm 10\%$, Ta = 0 to +70°C)

| | 1 | | | | | | Т |
|--|-----------------|-------|---------|-------|---------|------|-------|
| Parameter | Symbol | MSM41 | 4256-10 | MSM41 | 4256-12 | Unit | Note |
| - aramotol | Cymbol | MIN | MAX | MIN | MAX | Omt | 11010 |
| Refresh period | tREF | - | 8 | _ | 8 | ms | |
| Random read/write cycle time | tRC | 200 | _ | 230 | _ | ns | |
| Read/write cycle time | tRWC | 275 | _ | 305 | _ | ns | |
| Page mode cycle time | tPC | 100 | _ | 120 | _ | ns | |
| Access time from RAS | tRAC | _ | 100 | _ | 120 | ns | 4, 6 |
| Access time from CAS | tCAC | _ | 50 | _ | 60 | ns | 5, 6 |
| Output buffer turn-off delay | tOFF | 0 | 25 | 0 | 25 | ns | |
| Transition time | tŢ | 3 | 50 | 3 | 50 | ns | |
| RAS precharge time | t _{RP} | 90 | _ | 100 | _ | ns | |
| RAS pulse width | tRAS | 100 | 10000 | 120 | 10000 | ns | |
| RAS hold time | tRSH | 50 | _ | 60 | _ | ns | |
| CAS precharge time (Page mode cycle only) | t _{CP} | 40 | _ | 50 | _ | ns | |
| CAS pulse width | tCAS | 50 | 10000 | 60 | 10000 | ns | |
| CAS hold time | tCSH | 100 | _ | 120 | _ | ns | |
| RAS to CAS delay time | tRCD | 25 | 50 | 25 | 60 | ns | 7,8 |
| CAS and RAS set-up time | tCRS | 15 | _ | 20 | _ | ns | |
| Row address set-up time | tASR | 0 | _ | 0 | _ | ns | |
| Row address hold time | tRAH | 15 | - | 15 | _ | ns | |
| Column address set-up time | tASC | 0 | - | 0 | _ | ns | |
| Column address hold time | tCAH | 20 | _ | 20 | _ | ns | |
| Column address hold time from \overline{RAS} , | tAR | 70 | _ | 80 | _ | ns | |
| Read command set-up time | tRCS | 0 | _ | 0 | _ | ns | |
| Read command hold time | tRCH | 0 | _ | 0 | _ | ns | 10 |
| Write command hold time from RAS | twcr | 80 | _• | 95 | _ | ns | |
| Write command set-up time | twcs | 0 | _ | 0 | _ | ns | 9 |
| Write command hold time | twch | 30 | _ | 35 | _ | ns | |


AC CHARACTERISTICS (CONT.)

| D | | MSM414 | 1256-10 | MSM414 | 1256-12 | | |
|--|------------------|--------|---------|--------|---------|------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | Unit | Note |
| Write command pulse width | twp | 30 | _ | 35 | _ | ns | |
| Write command to RAS lead time | ^t RWL | 40 | _ | 40 | | ns | |
| Write command to CAS lead time | tCWL | 40 | _ | 40 | _ | ns | |
| Data-in set-up time | t _{DS} | 0 | _ | 0 | | ns | |
| Data-in hold time | t _{DH} | 30 | _ | 35 | _ | ns | |
| Data-in hold time from RAS | tDHR | 80 | _ | 95 | | ns | |
| CAS to WE delay | tcwD | 80 | _ | 90 | _ | ns | 9 |
| RAS to WE delay | tRWD | 130 | _ | 150 | _ | ns | 9 |
| Read command hold time reference to RAS | tRRH | 20 | _ | 20 | _ | ns | 10 |
| Access time from OE | tOEA | _ | 30 | _ | 30 | ns | |
| OE data delay time | tOED | 25 | _ | 25 | _ | ns | |
| OE hold time | tOEH | 0 | _ | 0 | _ | ns | 11 |
| Turn-off delay time from OE | tOEZ | 0 | 25 | 0 | 25 | ns | |
| OE set-up time | toes | 30 | _ | 30 | _ | ns | |
| RAS to CAS set-up time (CAS before RAS) | tFCS | 20 | _ | 25 | _ | ns | |
| RAS to CAS hold time (CAS before RAS) | ^t FCH | 30 | _ | 30 | _ | ns | |
| CAS active delay from RAS precharge | tRPC | 20 | _ | 20 | _ | ns | |
| CAS precharge time (CAS before RAS) | tCPR | 20 | _ | 25 | _ | ns | |
| Read/write cycle (Refresh counter test) | tRTC | 385 | _ | 435 | _ | ns | 11 |
| RAS pulse width (Refresh counter test) | tTRAS | 285 | 10000 | 325 | 10000 | ns | 11 |
| CAS precharge time (Refresh counter test) | tCPT | 50 | _ | 60 | _ | ns | 11 |
| Read/write cycle time (Page mode) | tPRWC | 175 | _ | 195 | _ | ns | |


Notes:

- 1 An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles (Example: \overline{RAS} only) before proper device operation is achieved.
- 2 The AC characteristics assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that t_{RCD} ≤ t_{RCD} (Max.). If t_{RCD} > t_{RCD} (Max.), t_{RAC} will increase by {t_{RCD} t_{RCD} (Max.)}.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (Max.).
- 6 Measured with a load circuit equivalent to 2TTL + 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8 Assumes that t_{BCD} (Min.) = t_{BAH} (Min.) + $2t_T + t_{ASC}$ (Min.).
- 9 t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical charcteristics only; if $t_{WCS} \ge t_{WCS}$ (Min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (Min.) and $t_{RWD} \ge t_{RWD}$ (Min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 10 Either tRRH or tRCH must be satisfied for a read cycle.
- 11 CAS before RAS refresh counter test cycle only.

READ CYCLE




WRITE CYCLE (EARLY WRITE)






9


READ/WRITE AND READ MODIFY WRITE CYCLE




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




PAGE MODE READ/WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



•

FUNCTIONAL DESCRIPTION

Address Innuts

18 bits of binary address input are required to decode any one of the 262,144 words by 4 bits storage cell locations.

9 row-address bits are set up on address input pins A0 through A8 and latched onto the chip by the row address strobe (RAS). Then 9 column-address bits are set up on pins A0 through A8 and latched onto the chip by the column address strobe (CAS).

All addresses must be stable on or before the falling edges of \overline{RAS} . \overline{CAS} is internally inhibited (gated) by the \overline{RAS} to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Therefore specifications permit column addresses to be input immediately after the row address hold time (trah).

Write Enable:

The read mode or write mode is selected with the WE input. The logic high of the WE input selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected. Data-out will remain in the high-impedance state allowing a write cycle with WE grounded.

Data Input:

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{WE} strobes data into the on-chip data latches. In an early-write cycle, \overline{WE} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{WE} with setup and hold times referenced to this signal. In delayed or read-modify-write, \overline{OE} must be high to bring the output buffers to high impedance prior to impressing data on the I/O lines.

Data Output:

The three-state output buffer provides direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until \overline{CAS} is brought low. In a read cycle the output goes active after the access time interval tCAC that begins with the negative transition of \overline{CAS} as long as tRAC and tOEA are satisfied. The output becomes valid after the access time has elapsed and remains valid while \overline{CAS} and \overline{OE} is low. \overline{CAS} or \overline{OE} going high returns it to a high impedance state. In an early-write cycle, the output is always in the high impedance state. In a delayed-write or read-modify-write cycle,

the output must be put in the high impedance state prior to applying data to the DQ input. This is accomplished by bringing \overline{OE} high prior to applying data, thus satisfy t_{OED} .

Output Enable:

The \overline{OE} controls the impedance of the output buffers. When \overline{OE} is high, the buffers will remain in the high impedance state. Bringing \overline{OE} low during a normal cycle will activate the output buffers putting them in the low impedance state. It is necessary for both \overline{RAS} and \overline{CAS} to be brought low for the output buffers to go into the low impedance state. Once in the low impedance state, they will remain in the low impedance state until \overline{CAS} or \overline{OE} is brought high.

Page Mode:

Page-mode operation permits strobing the row-address while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS Only Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 512 row-addresses (A_0 to A_0) at least every eight milliseconds. \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 512 (A_0 to A_0) row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

CAS Before RAS Refresh:

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (tFCS) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending CAS active time. Hidden refresh means CAS before RAS refresh and the internal refresh addresses from the counter are used to refresh addresses, because CAS is always low when RAS goes to low in this mode.

CAS Before **RAS** Refresh Counter Test Cycle:

A special timing sequence using CAS before RAS counter test cycle provides a convenient method of verifying the functionality of CAS before RAS refresh activated circuitry. As shown in CAS before RAS Counter Test Cycle, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS before RAS counter test cycle. A memory cell address, consisting of a row address (9 bits) and a column address (9 bits), to be acceded can be defined as follows:

* A ROW ADDRESS

 Bits A₀ through A₈ are defined by the refresh counter.

* A COLUMN ADDRESS

 All the bits A₀ through A₈ are defined by latching levels on A₀ through A₈ at the second falling edge of CAS.

Suggested CAS before RAS Counter Test

The timing, as shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle, is used for all the operations described as follows:

- (1) Initialize the internal refresh counter. For this operaton, 8 cycles are required.
- (2) Write a test pattern of lows into memory cells at a single column address and 512 row addresses.
- (3) By using read-modify-write cycle, read the low written at the last operation (Step (2)) and write a new high in the same cycle. This cycle is repeated 512 times, and highs are written into the 512 memory cells.
- (4) Read the high written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat the steps (2), (3) and (4).

OKI semiconductor

MSM411000RS

$1,048,576-WORD \times 1-BITS$ DYNAMIC RAM

GENERAL DESCRIPTION

The MSM411000RS is a new generation dynamic RAM organized as 1,048,576 words by 1 bit. The technology used to fabricate the MSM411000RS is OKI's N channel silicon gate MOS process technology. The device operates at a single +5V power supply. Its I/O pins are TTL compatible.


FEATURES

- Silicon gate, tripple polysilicon NMOS, 1-transistor memory cell
- 1,048,576 words by 1 bit

- Standard 18-pin plastic DIP
- Family organization

| | Access Time Cycle Time | | Power Di | ssipation | |
|----------------|------------------------|--------|-----------------|-------------------|--|
| Family | (MAX) | (MIN) | Operating (MAX) | Stand By (MAX) | |
| MSM411000-10RS | 100 ns | 200 ns | 413 mW | 00 | |
| MSM411000-12RS | 120 ns | 230 ns | 385 mW | 28 mW | |

- Single +5V supply, ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms
- Common I/O capability using "Early Write" operation
- Page mode, read modify write capability
- CAS before RAS refresh, CAS before RAS hidden refresh, RAS only refresh capability
- "Gated" CAS
- Built-in V_{BB} generator circuit



ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Conditions | Value | Unit |
|------------------------------------|--------|------------|--------------|------|
| Voltage on any pin relative to VSS | VT | Ta = 25°C | -1.0 to +7.0 | V |
| Short circuit output current | los | Ta = 25°C | 50 | mA |
| Power dissipation | PD | Ta = 25°C | 1 | w |
| Operating temperature | Topr | _ | 0 to +70 | °C |
| Storage temperature | Tstg | _ | -55 to +150 | °C |

RECOMMENDED OPERATING CONDITIONS

 $(Ta = 0 \text{ to } +70^{\circ})$

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
|--------------------|--------|------------|------|-----|-----|------|
| Supply Voltage | Vcc | _ | 4.5 | 5.0 | 5.5 | V |
| | VSS | _ | 0 | 0 | 0 | V |
| Input high voltage | VIH | _ | 2.4 | _ | 6.5 | v |
| Input low voltage | VIL | - | -1.0 | _ | 0.8 | V |

9

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Ta = 0 \text{ to } +70^{\circ}\text{C})$

| Parameter | Symbol | Conditions | MSM 411000-10 | | MSM 411000-12 | | Unit | Note |
|--|------------------|---|------------------|-----|------------------|-----|------|------|
| | | | MIN | мах | MIN | MAX | | |
| Output high voltage | Voн | I _{OH} = -5.0 mA | 2.4 | _ | 2.4 | | V | |
| Output low voltage | V _{OL} | I _{OL} = 4.2 mA | _ | 0.4 | _ | 0.4 | V | |
| Input leakage current | ال | $0V \le VI \le 6.5V$; all other pins not under test = $0V$ | -10 | 10 | -10 | 10 | μΑ | |
| Output leakage current | lLO | D _{OUT} disable 0V ≦ VO ≦ 5.5V | -10 | 10 | -10 | 10 | μΑ | |
| Average power supply current* (Operating) | I _{CC1} | RAS, CAS cycling, t _{RC} = min | _ | 75 | _ | 70 | mA | |
| Power supply current* (Standby) | ICC2 | RAS = V _{IH} CAS = V _{IH} | _ | 5 | _ | 5 | mA | |
| Average power supply current* (RAS only refresh) | Іссз | RAS cycling, CAS = V _{IH} t _{RC} = min | _ | 65 | _ | 60 | mA | |
| Average power supply current* (Page mode) | I _{CC4} | RAS = V _{IL} , CAS cycling t _{PC} = min | _ | 70 | _ | 65 | mA | |
| Average power supply current* (CAS before RAS refresh) | I _{CC5} | RAS cycling, CAS before RAS | _ | 70 | _ | 65 | mA | |

^{*}Note: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Conditions | TYP | MAX | Unit |
|--|------------------|------------|-----|-----|------|
| Input capacitance (A0 to A9, D _{IN}) | C _{IN1} | _ | _ | 5 | pF |
| Input capacitance (RAS, CAS, WE) | C _{IN2} | _ | _ | 10 | pF |
| Output capacitance (D _{OUT}) | COUT | - | - | 7 | pF |

AC CHARACTERISTICS

Note 1, 2, 3 ($V_{CC} = 5V \pm 10\%$, Ta = 0 to +70°C)

| Danamatan | O. mahad | MSM41 | 1000-10 | MSM41 | 1000-12 | 1121 | N-1- |
|--|------------------|-------|---------|-------|---------|------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | Unit | Note |
| Refresh period | tREF | _ | 8 | - | 8 | ms | |
| Random read/write cycle time | tRC | 200 | _ | 230 | _ | ns | |
| Read/write cycle time | tRWC | 235 | _ | 255 | _ | ns | |
| Page mode cycle time | t _{PC} | 100 | - | 120 | _ | ns | |
| Access time from RAS | ^t RAC | _ | 100 | _ | 120 | ns | 4, 6 |
| Access time from CAS | tCAC | _ | 50 | _ | 60 | ns | 5, 6 |
| Output buffer turn-off delay | tOFF | 0 | 25 | 0 | 25 | ns | |
| Transition time | tŢ | 3 | 50 | 3 | 50 | ns | |
| RAS precharge time | t _{RP} | 90 | _ | 100 | - | ns | |
| RAS pulse width | tRAS | 100 | 10000 | 120 | 10000 | ns | |
| RAS hold time | ^t RSH | 50 | _ | 60 | _ | ns | |
| CAS precharge time (Page mode cycle only) | tCP | 40 | _ | 50 | _ | ns | |
| CAS pulse width | tCAS | 50 | 10000 | 60 | 10000 | ns | |
| CAS hold time | tcsH | 100 | _ | 120 | _ | ns | |
| RAS to CAS delay time | ^t RCD | 25 | 50 | 25 | .60 | ns | 7, 8 |
| CAS and RAS set-up time | tCRS | 15 | _ | 20 | | ns | |
| Row address set-up time | ^t ASR | 0 | _ | 0 | _ | ns | |
| Row address hold time | ^t RAH | 15 | _ | 15 | _ | ns | |
| Column address set-up time | ^t ASC | 0 | _ | 0 | _ | ns | |
| Column address hold time | ^t CAH | 20 | _ | 20 | _ | ns | |
| Column address hold time from RAS, | tAR | 70 | _ | 80 | _ | ns | |
| Read command set-up time | tRCS | 0 | _ | 0 | _ | ns | |
| Read command hold time | tRCH | 0 | | 0 | _ | ns | 10 |
| Write command hold time from RAS | twcr | 80 | _ | 95 | _ | ns | |
| Write command set-up time | twcs | 0 | _ | 0 | _ | ns | 9 |
| Write command hold time | twch | 30 | - | 35 | _ | ns | |

9


AC CHARACTERISTICS (CONT.)

| Doromotor | Symbol | MSM41 | 1000-10 | MSM41 | 1000-12 | Umit | Note |
|--|------------------|-------|---------|-------|---------|------|------|
| Parameter | Symbol | MIN | MAX | MIN | MAX | Unit | Note |
| Write command pulse width | t _{WP} | 30 | _ | 35 | _ | ns | |
| Write command to RAS lead time | tRWL | 40 | _ | 40 | _ | ns | |
| Write command to CAS lead time | tCWL | 40 | _ | 40 | _ | ns | |
| Data-in set-up time | tDS | 0 | _ | 0 | _ | ns | |
| Data-in hold time | ^t DH | 30 | _ | 35 | _ | ns | |
| Data-in hold time from RAS | ^t DHR | 80 | _ | 95 | _ | ns | |
| CAS to WE delay | tCWD | 40 | _ | 40 | _ | ns | 9 |
| RAS to WE delay | tRWD | 90 | _ | 100 | _ | ns | 9 |
| Read command hold time reference to RAS | tRRH | 20 | - | 20 | _ | ns | 10 |
| RAS to CAS set-up time (CAS before RAS) | tFCS | 20 | _ | 25 | _ | ns | |
| RAS to CAS hold time (CAS before RAS) | ^t FCH | 30 | _ | 30 | _ | ns | |
| CAS active delay from RAS precharge | tRPC | 20 | _ | 20 | _ | ns | |
| CAS precharge time (CAS before RAS) | tCPR | 20 | _ | 25 | _ | ns | |
| Read/write cycle (Refresh counter test) | ^t RTC | 355 | _ | 385 | _ | ns | 11 |
| RAS pulse width (Refresh counter test) | tTRAS | 255 | 10000 | 275 | 10000 | ns | 11 |
| CAS precharge time (Refresh counter test) | tCPT | 50 | _ | 60 | _ | ns | 11 |
| Read/write cycle time (Page mode) | tPRWC | 135 | | 145 | _ | ns | |


Notes:

- An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles (Example: \overline{RAS} only) before proper device operation is achieved.
- 2 The AC characteristics assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that t_{RCD} ≤ t_{RCD} (Max.). If t_{RCD} > t_{RCD} (Max.), t_{RAC} will increase by { t_{RCD} t_{RCD} (Max.)}.
- 5 Assumes that $t_{RCD} \ge t_{RCD}$ (Max.).
- 6 Measured with a load circuit equivalent to 2TTL + 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8 Assumes that t_{BCD} (Min.) = t_{BAH} (Min.) + $2t_{T} + t_{ASC}$ (Min.).
- 9 t_{WCS} , t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical charcteristics only; if $t_{WCS} \ge t_{WCS}$ (Min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{CWD} \ge t_{CWD}$ (Min.) and $t_{RWD} \ge t_{RWD}$ (Min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 10 Either tRRH or tRCH must be satisfied for a read cycle.
- 11 CAS before RAS refresh counter test cycle only.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ/WRITE AND READ MODIFY WRITE CYCLE




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE




PAGE MODE READ/WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



FUNCTIONAL DESCRIPTION

Address Inputs:

20 bits of binary address input are required to decode any one of the 1,048,576 words by 1 bit storage cell locations.

10 row-address bits are set up on address input pins A0 through A9 and latched onto the chip by the row address strobe (RAS). Then 10 column-address bits are set up on pins A0 through A9 and latched onto the chip by the column address strobe (CAS).

All addresses <u>must be</u> stable on or before the falling edges of \overline{RAS} . \overline{CAS} is internally inhibited (gated) by the \overline{RAS} to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Therefore specifications permit column addresses to be input immediately after the row address hold time (t_{BAH}).

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. The logic high of the \overline{WE} input selects the read mode and a logic low selects the write mode. The data input is disabled when the read mode is selected.

Data Input:

Data is written during a write or read-modify write cycle. Depending on the mode of operation, the falling edge of \overline{CAS} or \overline{WE} strobes data into the on-chip data latches. In an early-write cycle, \overline{WE} is brought low prior to \overline{CAS} and the data is strobed in by \overline{CAS} with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, \overline{CAS} will already be low, thus the data will be strobed in by \overline{WE} with setup and hold times referenced to this signal.

Data Output:

The three-state output buffer provides direct TTL compatibility with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in the high-impedance (floating) state until $\overline{\text{CAS}}$ is brought low. In a read cycle the output goes active after the access time interval $\underline{\text{CAC}}$ that begins with the negative transition of $\overline{\text{CAS}}$ as long as $\underline{\text{TRAC}}$ is satisfied. The output becomes valid after the access time has elapsed and remains valid while $\overline{\text{CAS}}$ is low. $\overline{\text{CAS}}$ going high returns it to a high impedance state. In an early-write cycle, the output is always in the high impedance state.

Page Mode:

Page-mode operation permits strobing the row-address while maintaining RAS at a logic low (0) throughout all successive memory

operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS Only Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 512 row-addresses (A_0 to A_0) at least every 8 milliseconds. \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 512 (A_0 to A_0) row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

CAS Before RAS Refresh:

CAS before RAS refreshing offers an alternate refresh method. If CAS is held on low for the specified period (tFCS) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

Hidden Refresh:

Hidden refresh cycle may take place while maintaining latest valid data at the output by extending CAS active time. Hidden refresh means CAS before RAS refresh and the internal refresh addresses from the counter are used to refresh addresses, because CAS is always low when RAS goes to low in this mode.

CAS Before **RAS** Refresh Counter Test Cycle:

A special timing sequence using CAS before RAS counter test cycle provides a convenient method of verifying the functionality of CAS before RAS refresh activated circuitry. As shown in CAS before RAS Counter Test Cycle, if CAS goes to high and goes to low again while RAS is held low, the read and write operation are enabled. This is shown in the CAS before RAS counter test cycle. A memory cell address, consisting of a row address (9 bits) and a column address (10 bits), to be acceded can be defined as follows:

* A ROW ADDRESS

 Bits A₀ through A₈ are defined by the refresh counter.

* A COLUMN ADDRESS

 All the bits A₀ through A₉ are defined by latching levels on A₀ through A₉ at the second falling edge of CAS.

Suggested CAS before RAS Counter Test Procedure:

The timing, as shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle, is used for all the operations described as follows:

- Initialize the internal refresh counter. For this operaton, 8 cycles are required.
- (2) Write a test pattern of lows into memory cells at a single column address and 512 row addresses.
- (3) By using read-modify-write cycle, read the low written at the last operation (Step (2)) and write a new high in the same cycle. This cycle is repeated 512 times, and highs are written into the 512 memory cells.
- (4) Read the high written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat the steps (2), (3) and (4).

MSM411001RS

1048576-BIT DYNAMIC RANDOM ACCESS MEMORY < Nibble Mode Type >

GENERAL DESCRIPTION

The Oki MSM411001 is a fully decoded dynamic NMOS random access memory organized as 1048576 one-bit words The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM411001 to be housed in a standard 18 pin DIP. Pin-outs conform to the JEDEC approved pin out. Additionally, the MSM411001 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability, also features "nibble mode" which allows high speed serial access to up to 4 bits of data.

The MSM411001 is fabricated using silicon gate NMOS and Oki's advanced VLSI Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 1048576 x 1 RAM, 18 pin package
- Silicon-gate, Tripple Poly NMOS, single transistor cell
- Row access time 100 ns max (MSM411001-10RS) 120 ns max (MSM411001-12RS)
- Cycle time 200 ns min (MSM411001-10RS) 230 ns min (MSM411001-12RS)
- Low power: 411001-12RS 413 mW/28 mW (MSM411001-10RS) 385 mW/28 mW (MSM411001-12RS)
- Single+5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output

- Gated CAS
- 8ms/512 refresh cycles
- Common I/O capability using "Early Write"
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance


* Refresh Address

- CAS-before-RAS refresh capability
- "Nibble Mode" capability

PIN CONFIGURATION 18 Vss WE DOUT RAS CAS Pin Names 16 **Function** $A_0 \sim A_9$ Address Inputs MANA nc I RAS **Row Address Strobe** CAS Column Address Strobe WE Write Enable DIN Data Input DOUT Data Output Vсс Power (+5V) ٧ss Ground (OV)

10

Vcc



ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to VSS | V _{IN} , V _{OUT} | -1 to +7 | ٧ |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | -1 to +7 | V |
| Operating temperature | T _{opr} | 0 to 70 | °C |
| Storage temperature | T _{stg} | -55 to +150 | °C |
| Power dissipation | PD | 1.0 | w |
| Short circuit output current | los | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating Temperature |
|--------------------------------|--------|------|------|------|------|--------------------------|
| | Vcc | 4.5 | 5.0 | 5.5 | V | 0°C to +70°C |
| Supply Voltage | VSS | 0 | 0 | 0 | V | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | .V | 1 |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | MSM41 | 001-10 | MSM41 | 1001-12 | 11-14 | Notes |
|--|------------------------------------|-------|----------|----------|----------|--------|-------|
| i alametei | Symbol | Min | Max | Min | Max | Unit | Notes |
| OPERATING CURRENT* Average power supply current (RAS, CAS cycling; tRC = min.) | I _{CC1} | | 75 | _ | 70 | mA | |
| STANDBY CURRENT* Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | _ | 5 | _ | 5 | mA | |
| REFRESH CURRENT 1* Average power supply current (\overline{RAS} cycling, \overline{CAS} = $\overline{V_{IH}}$; $\overline{t_{RC}}$ = min.) | I _{CC3} | _ | 65 | | 60 | mA | |
| Nibble MODE CURRENT* Average power supply current (RAS = V _{1L} , CAS cycling; t _{NC} = min.) | I _{CC4} | _ | 70 | _ | 65 | mA | |
| REFRESH CURRENT 2* Average power supply current (CAS before RAS; t _{RC} = min.) | I _{CC5} | _ | 70 | _ | 65 | mA | |
| INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq VIN \leq 5.5V, all other pins not under test = 0V) | ונו | -10 | 10 | -10 | 10 | μΑ | |
| OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | ILO | -10 | 10 | -10 | 10 | μΑ | |
| OUTPUT LEVELS Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA) | V _{OH} V _{OL} | 2.4 | _ 0.4 | 2.4 _ | _ 0.4 | V V | |

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE (T_a = 25°C, f = 1 MHz)

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance $(A_0 \sim A_9, D_{1N})$ | CIN1 | | 5 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | _ | 10 | pF |
| Output Capacitance (DOUT) | COUT | _ | 7 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noded.)

| Parameter | Symbol | Unit | MSM4 | | MSM411001 12 | | Notes |
|---|------------------|-------|------|-------|-----------------|-------|--------|
| raidinetei | Symbol | Oiiit | Min | Max | Min | Max | 140103 |
| Refresh period | tREF | ms | | 8 | | 8 | |
| Random read or write cycle time | tRC | ns | 200 | | 230 | | |
| Read-write cycle time | tRWC | ns | 235 | | 255 | | |
| Access time from RAS | tRAC | ns | | 100 | | 120 | 4,6 |
| Access time from CAS | tCAC | ns | | 50 | | 60 | 5,6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 25 | 0 | 25 | |
| Transition time | t _T | ns | 3 | 50 | 3 | 50 | |
| RAS precharge time | tRP | ns | 90 | | 100 | | |
| RAS pulse width | tRAS | ns | 100 | 10 μs | 120 | 10 μs | |
| RAS hold time | tRSH | ns | 50 | | 60 | | |
| CAS pulse width | tCAS | ns | 50 | 10 μs | 60 | 10 μs | |
| CAS hold time | tCSH | ns | 100 | | 120 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 50 | 25 | 60 | 7 |
| CAS to RAS set-up time | tCRS | ns | 15 | | 20 | | |
| Row address set-up time | t _{ASR} | ns | 0 | | 0 | | |
| Row address hold time | tRAH | ns | 15 | | 15 | | |
| Column address set-up time | tASC | ns | 0 | | 0 | | - |
| Column address hold time | tCAH | ns | 20 | | 20 | | |
| Column address hold time from RAS | tAR | ns | 70 | | 80 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time referenced to CAS | tRCH | ns | 0 | | 0 | | |
| Read command hold time referenced to RAS | tRRH | ns | 20 | | 20 | | |
| Write command hold time from RAS | twcR | ns | 80 | | 95 ¹ | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | 8 |
| Write command pulse width | tWP | ns | 30 | | 35 | | |
| Write command hold time | twcH | ns | 30 | | 35 | | |
| Write command to RAS lead time | tRWL | ns | 40 | | 40 | | |
| Write command to CAS lead time | tCWL | ns | 40 | | 40 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | |
| Data-in hold time | ^t DH | ns | 30 | | 35 | | |
| Data-in hold time from RAS | ^t DHR | ns | 80 | | 95 | | |
| CAS to WE delay time | tCWD | ns | 40 | | 40 | | 8 |
| RAS to WE delay time | tRWD | ns | 90 | | 100 | | , |
| Refresh set-up time for $\overline{\text{CAS}}$ referenced to $\overline{\text{RAS}}$ | tFCS | ns | 20 | | 25 | | |
| Refresh hold time for \overline{CAS} referenced to \overline{RAS} | ^t FCH | ns | 30 | ĺ | 30 | | |
| CAS precharge time (C before R cycle) | ^t CPR | ns | 20 | | 25 | | |
| RAS precharge to CAS active time | tRPC | ns | 20 | | 20 | | |
| Nibble mode read/write cycle time | tNC | ns | 65 | | 70 | | 9 |
| Nibble mode read-write cycle time | tNRWC | ns | 65 | | 70 | | 9 |
| Nibble mode access time | tNCAC | ns | | 30 | | 35 | 9 |
| Nibble mode CAS pulse width | tNCAS | ns | 30 | | 35 | | 9 |

AC CHARACTERISTICS (Continued)


(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Unit | | MSM411001 10 | | MSM411001 12 | |
|---|------------------|------|-----|-----------------|-----|-----------------|----|
| | | | Min | Max | Min | lin Max | |
| Nibble mode CAS precharge time | [†] NCP | ns | 25 | | 25 | | 9 |
| Nibble mode read RAS hold time | tNRRSH | ns | 40 | | 40 | | 9 |
| Nibble mode write RAS hold time | tNWRSH | ns | 40 | | 40 | | 9 |
| Nibble mode CAS hold time referenced to RAS | tRNH | ns | 20 | | 20 | | 9 |
| Refresh counter test cycle time | tRTC | ns | 355 | | 385 | | 10 |
| Refresh counter test RAS pulse width | tTRAS | ns | 255 | 10,000 | 275 | 10,000 | 10 |
| Refresh counter test CAS precharge time | †CPT | ns | 50 | | 60 | | 10 |


NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.

- 2) AC measurements assume t_T = 5 ns.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{II}.
- 4) Assumes that t_{RCD} ≤ t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that t_{RCD} ≥ t_{RCD} (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
- 8) tWCS, tCWD and tRWD are not restrictive operating parameters. They are included in the data dheet as electrical characteristics only; if twCS \geq twCS (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD \geq tCWD(min.), and tRWD \geq tRWD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
- 9) Nibble mode cycle.
- 10) CAS before RAS Refresh Counter Test Cycle only.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE




NIBBLE MODE WRITE CYCLE




NIBBLE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE



HIDDEN REFRESH CYCLE



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



DESCRIPTION

Simple Timing Requirement

The MSM411001 has the circuit considerations for easy operational timing requirements for high speed access time operations. The MSM411001 can operate under the condition of t_{RCD} (max) = t_{CAC} which provides an optimal time space for address multiplexing. In addition, the MSM411001 has the minimal hold times of Address (t_{CAH}), \overline{WE} (t_{WCH}) and t_{DIN} (t_{DH}). And the MSM411001 can commit better memory system through-out during operations in an inter-leaved system.

Fast Read- While-Write cycle

The MSM411001 has the fast read while write cycle which is achieved by excellent control of the three-state output buffer in addition to the simplified timings described in the previous section. The output buffer is controlled by the state of $\overline{\text{WE}}$ when $\overline{\text{CAS}}$ goes low. When $\overline{\text{WE}}$ is low during $\overline{\text{CAS}}$ transition to low, the MSM411001 goes to early write mode where the output becomes floating and common I/O bus can be used on the system level. Whereas, when $\overline{\text{WE}}$ goes low after tCWD following $\overline{\text{CAS}}$ transition to low, the MSM411001 goes to delayed write mode where the output contains the data from the cell selected and the data from DIN is written into the cell selected. Therefore, very fast read write cycle becomes available.

Address Inputs

A total of twenty binary input address bits are required to decode any 1 of 1048576 storage cell locations within the MSM411001. Nine row-address bits are established on the input pins (Ao through Ao) and latched with the Row Address Strobe (RAS). Then ten column address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trah) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read or write mode is selected with the \overline{WE} input. A logic "high" on \overline{WE} dictates read mode, logic "low" dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MSM411001 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data in (D_{IN}) register. In a write cycle, if \overline{WE} is brought "low" (write mode) before \overline{CAS} , D_{IN}

is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until \overline{CAS} is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transistion of \overline{RAS} when $t_{RCD}(max)$ is satisfied, or after t_{RCD} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max). Data remain valid until \overline{CAS} is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Nibble Mode

Nibble mode allows high speed serial read, write or readmodify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 9 row addresses and the 9 column addresses. The 2 bits of addresses (CA₉ RA₉) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA₉ and CA₉ to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See Table 1)

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation may be executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the three-state control of D_{OUT} Pin is determined by the first normal access cycle.

The data output is controlled by only \overline{WE} state referenced at \overline{CAS} negative transition of the normal cycle (first Nibble bit). That is, when $t_{WCS} > t_{WCS}$ (min) is met, the data output will remain open circuit throughout the succeeding Nibble cycle regardless of \overline{WE} state. Whereas, when $t_{CWD} > t_{CWD}$ (min) is met, the data output will contain data from the cell selected during the succeeding nibble cycle regardless of \overline{WE} state. The write operation is done during the period where \overline{WE} and \overline{CAS} clocks are low. Therefore, write operation can be done bit by bit during each nibble operation at any timing conditions of \overline{WE} (twcs and tcwd) at the normal cycle (first Nibble bit).

Table 1 NIRRLE MODE ADDRESS SEQUENCE EXAMPLE

| | NIBBLE | | ROW ADDRESS | _ | OLUMN ADDI | RESS |
|--------------------------|--------|--------|-------------|-----|------------|------------------|
| SEQUENCE | | RA_9 | | CA, | | |
| RAS/CAS (normal mode) | 1 | 0 | 101010101 | 0 | 101010101 | input addresses |
| toggle CAS (nibble mode) | 2 | 1 | 101010101 | 0 | 101010101 |) |
| toggle CAS (nibble mode) | 3 | 0 | 101010101 | 1 | 101010101 | generated inter- |
| toggle CAS (nibble mode) | 4 | 1 | 101010101 | 1 | 101010101 | nally |
| toggle CAS (nibble mode) | 1 | 0 | 101010101 | 0 | 101010101 | sequence repeats |

RAS only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 512 row-addresses (A $_{\rm 0}$ through A $_{\rm 8}$) at least every 8 millisecond. $\overline{\rm RAS}$ only refresh avoids any output during refresh because the buffer is in the high impedance state unless $\overline{\rm CAS}$ is brought "low". Strobing each of the 512 row-addresses (A $_{\rm 0}$ through A $_{\rm 8}$) with $\overline{\rm RAS}$ will cause all bits in each row to be refreshed. Further $\overline{\rm RAS}$ only refresh results in a substantial reduction in power dissipation.

CAS before RAS Refresh

CAS before RAS refreshing available on the MSM411001 offers an alternate refresh method. If CAS is held on "low" for the specified period (tFCS) before RAS goes to "low", on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

Hidden Refresh

Hidden refresh cycle may takes place while maintaining latest valid data at the output by extending \overline{CAS} active time from the previous memory read cycle. In MSM411001 hidden refresh means \overline{CAS} before \overline{RAS} refresh and the internal refresh addresses from the counter are used to refresh addresses, because \overline{CAS} is always "low" when \overline{RAS} goes to "low" in hidden refresh.

CAS before RAS Refresh Counter Test Cycle

A special timing sequence using \overline{CAS} before \overline{RAS} counter test cycle provides a convenient method of verifying the functionality of \overline{CAS} before \overline{RAS} refresh activted circuitry.

As shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle, if $\overline{\text{CAS}}$ goes to "high" and goes to "low" again while $\overline{\text{RAS}}$ is held "low", the read and write operations are enabled. A memory cell address (consisting of a row address (10 bits) and a column address (10 bits) to be accessed can be defined as follows:


- * A ROW ADDRESS Bits A_0 through A_8 are defined by the refresh counter.
 - The other bit A_a is set "high" internally.
- * A COLUMN ADDRESS All the bits A₀ through A₉ are defined by latching levels on A₀ throgh A₉ at the second falling edge of CAS.

Suggested CAS before RAS Counter Test Procedure

The timing as shown in CAS before RAS Counter Test Cycle is used for all the operations described as follows:

- Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2) Write a test pattern of data "low" into memory cells at a single column address and 512 row addresses
- (3) By using read-modify-write cycle, read the "low" written at the last operation (Step (2)) and write a new data "high" in the same cycle. This cycle is repeated 512 times, and data "high" are written into the 512 memory cells.
- (4) Read the data "high" written at the last operation (Step (3)).
- (5) Complement the test pattern and repeat the steps (2), (3) and (4).

NIBBLE MODE



FUNCTIONAL TRUTH TABLE

| RAS | CAS | WE | DIN | DOUT | Read | Write | Refresh | Note |
|-----|-----|------------|------------|------------|------|-------|---------|--|
| Н | Н | Don't Care | Don't Care | High-Z | No | No | No | Standby |
| L | L | н | Don't Care | Valid Data | Yes | No | Yes | Read |
| L | L | L | Valid Data | High-Z | No | Yes | Yes | Early Write $tWCS \stackrel{\geq}{=} tWCS$ (min) |
| L | L | L | Valid Data | Valid Data | Yes | Yes | Yes | Delayed Write or Read-Write $t_{CWD} \stackrel{>}{=} t_{CWD}$ (min) |
| L | Н | Don't Care | Don't Care | High-Z | No | No | Yes | RAS Only Refresh |
| L | L | Don't Care | Don't Care | Valid Data | No | No | Yes | CAS-before-RAS Refresh Valid data selected at previous Read or Read-Write cycle is held. |
| Н | L | Don't Care | Don't Care | High-Z | No | No | No | CAS disturb. |

MSM511000RS

1,048,576-WORD × 1-BIT DYNAMIC RAM < Fast Page >

GENERAL DESCRIPTION

The MSM511000RS is a new generation dynamic RAM organized as 1,048,576 words by 1 bit. The technology used to fabricate the MSM511000RS is OKI's silicon gate CMOS process technology. The device operates from a single +5V power supply. Its I/O pins are TTL compatible.


FEATURES

- Silicon gate, N-well CMOS, 1-transistor memory cell
- 1,048,576 words by 1 bit

- Standard 18-pin plastic DIP
- Family organization

| | Access Time | Cycle Time | Power Di | ssipation |
|----------------|------------------------|------------|--------------------|------------------|
| Family | Family (MAX) Cycle (MI | | Operating (MAX) | Standby (MAX) |
| MSM511000-10RS | 100 ns | 190 ns | 385 mW | 4.4 \\ |
| MSM511000-12RS | 120 ns | 220 ns | 330 mW | 11 mW |

- Single +5V supply. ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms
- Common I/O capability using "Early Write" operation
- Fast page mode, read modify write capability
- CAS before RAS refresh, CAS before RAS hidden refresh, RAS only refresh capability
- "Gated" CAS
- Built-in V_{BB} generator circuit



MSM511001RS

1.048.576-WORD × 1-BIT DYNAMIC RAM < Static Column>

GENERAL DESCRIPTION

The MSM511001RS is a new generation dynamic RAM organized as 1,048,576 words by 1 bit. The technology used to fabricate the MSM511001RS is OKI's silicon gate CMOS process technology. The device operates from a single +5V power supply. Its I/O pins are TTL compatible.

FEATURES


- Silicon gate, N-well CMOS, 1-transistor memory cell
- 1,048,576 words by 1 bit

- Standard 18-pin plastic DIP
- Family organization

| | Access Time | Cycle Time | Power Dis | ssipation |
|----------------|--|------------|--------------------|------------------|
| Family | amily Access Time Cycle Time (MAX) (MIN) | | Operating (MAX) | Standby (MAX) |
| MSM511001-10RS | 100 ns | 190 ns | 385 mW | 44 \ |
| MSM511001-12RS | 120 ns | 220 ns | 330 mW | 11 mW |

- Single +5V supply, ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms

- Common I/O capability using "Early Write" operation
- Static column mode, read modify write capability
- RAS only refresh capability
- Built-in VBB generator circuit



MSM514256RS

262.144-WORD × 4-BIT DYNAMIC RAM <Fast Page>

GENERAL DESCRIPTION

The MSM514256RS is a new generation dynamic RAM organized as 262,144 words by 4 bits. The technology used to fabricate the MSM514256RS is OKI's silicon gate CMOS process technology. The device operates from a single +5V power supply. Its I/O pins are TTL compatible.


FEATURES

- Silicon gate, N-well CMOS, 1-transistor memory cell
- 262.144 words by 4 bits

- Standard 20-pin plastic DIP
- Family organization

| | Access Time | Cycle Time | Power Di | ssipation |
|----------------|-------------|------------|-----------------|------------------|
| Family (MAX) | | (MIN) | Operating (MAX) | Standby (MAX) |
| MSM514256-10RS | 100 ns | 190 ns | 413 mW | 4418/ |
| MSM514256-12RS | 120 ns | 220 ns | 385 mW | 11 mW |

- Single +5V supply, ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms
- Output impedance controllable through early write and OE operations
- Fast page mode, read modify write capability
- CAS before RAS refresh, CAS before RAS hidden refresh, RAS only refresh capability
- "Gated" CAS
- Built-in V_{BB} generator circuit



MSM514257RS

262.144-WORD × 4-BIT DYNAMIC RAM < Static Column>

GENERAL DESCRIPTION

The MSM514257RS is a new generation dynamic RAM organized as 262,144 words by 4 bits. The technology used to fabricate the MSM514257RS is OKI's silicon gate CMOS process technology. The device operates from a single +5V power supply. Its I/O pins are TTL compatible.

FEATURES


- Silicon gate, N-well CMOS, 1-transistor memory cell
- 262,144 words by 4 bits

- Standard 20-pin plastic DIP
- Family organization

| | Access Time | | Power Di | ssipation |
|----------------|-------------|---------------------|-----------------|------------------|
| Family | (MAX) | Cycle Time (MIN) | Operating (MAX) | Standby (MAX) |
| MSM514257-10RS | 100 ns | 190 ns | 413 mW | 44 \\ |
| MSM514257-12RS | 120 ns | 220 ns | 385 mW | 11 mW |

- Single +5V supply, ±10% tolerance
- Input: TTL compatible, address input, data input latch
- Output: TTL compatible, tristate, nonlatch
- Refresh: 512 cycles/8 ms

- Output impedance controllable through early write and OE operations
- Static column mode, read modify write capability
- RAS only refresh capability
- Built-in VBB generator circuit



MSM37S64ARS/37S64RS

131,072-BIT DYNAMIC RANDOM ACCESS MEMORY

GENERAL DESCRIPTION

The Oki MSM37S64 is a fully decoded dynamic NMOS random access memory organized as 131,072 one-bit words using 65,536 bit stacked. The design is optimized for high-speed, high performance applications such as main-frame memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM37S64 to be housed in a standard 16 pin DIP.

The MSM37S64 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 131,072 × 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- · Row access time:


150 ns max (MSM37S64-15) 200 ns max (MSM37S64-20)

- Cvcle time:
 - 270 ns min (MSM37S64-15) 330 ns min (MSM37S64-20)
- Low power:
 - 360 mW active, 55 mW max standby
- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles/2 ms
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance

PIN CONFIGURATION (TOP VIEW) Pin Names Function An~A7 Address Inputs ٧ss DIN 16 RAS1, RAS2 Row Address Strobe CAS WE [15 CAS Column Address Strobe RAS1 **]** DOUT 14 WE Write Enable RAS2 13 DIN Data Input A₀* 12 DOUT Data Output 11 Vcc Power Supply (+5V) 10 Vss Ground (OV) * Refresh Address V_{CC} Designates Bottom Module 2. Designates Top Module

FUNCTIONAL BLOCK DIAGRAM (ONE MODULE)



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (See Note)

(TA = 25°C, unless otherwise noted)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | −1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | −1 to +7 | V |
| Operating temperature | T _{opr} | 0 to 70 | °C |
| Storage temperature | T _{stg} | -55 to +150 | °C |
| Power dissipation | PD | 2 | w |
| Short circuit output current | los | 50 | mA |



Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating temperature |
|-----------------------------------|--------|------|------|------|------|-----------------------|
| Supply Voltage | VCC | 4.5 | 5.0 | 5.5 | V | |
| | VSS | 0 | 0 | 0 | ٧ | 0004- 47000 |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | ٧ | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Min. | Max. | Unit | Note |
|--|------------------|------|------|--------|------|
| Operating Current* — One Module Selected Average power supply current (RAS, CAS cycling; t _{RC} = min.) | ICC1 | | 65 | mA | 1 |
| Standby Current Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 10 | mA | |
| Refresh Current* – One Module Selected Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} =min.) | lcc3 | | 45 | mA | |
| Page Mode Current* – One Module Selected Average power supply current (RAS = V _{IL} , CAS cycling; t _{PC} =min.) | ICC4 | | 65 | mA | 1 |
| Refresh Current* — Two Module Selected Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.) | ICC5 | | 80 | mA | |
| Input Leakage Current Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V) | lL1 | -10 | 10 | μΑ | |
| Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V) | lLO | -10 | 10 | μΑ | |
| Output Levels Output high voltage (IOH = -5mA) Output low voltage (IOL = 4.2mA) | V _{OH} | 2.4 | 0.4 | v v | |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Max. | Unit |
|--|------------------|------|------|
| Input Capacitance (A ₀ ~ A ₇ , D _{IN}) | C _{IN1} | 10 | pF |
| Input Capacitance (RAS1, RAS2) | C _{IN2} | 10 | pF |
| Input Capacitance (CAS) | C _{IN3} | 15 | pF |
| Input Capacitance (WE) | C _{IN4} | 12 | pF |
| Output Capacitance (DOUT) | COUT | 14 | pF |

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3

| Parameter | Symbol | Units | 15 20 | | MSM37S64- 20 | | |
|---------------------------------|------------------|-------|-------|--------|-----------------|--------|------|
| | - | | Min. | Max. | Min. | Max. | |
| Refresh period | tREF | ms | | 2 | | 2 | |
| Random read or write cycle time | ^t RC | ns | 270 | | 330 | | |
| Read-write cycle time | tRWC | ns | 270 | | 330 | | |
| Page mode cycle time | tPC | ns | 170 | | 225 | | |
| Access time from RAS | ^t RAC | ns | | 150 | | 200 | 4, 6 |
| Access time from CAS | ^t CAC | ns | | 100 | | 135 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 50 | |
| Transition time | t _T | ns | 3 | 35 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 100 | | 120 | | |
| RAS pulse width | ^t RAS | ns | 150 | 10,000 | 200 | 10,000 | |
| RAS hold time | ^t RSH | ns | 100 | | 135 | | |
| CAS precharge time | t _{CP} | ns | 60 | | 80 | | |
| CAS pulse width | tCAS | ns | 100 | 10,000 | 135 | 10,000 | |
| CAS hold time | tcsH | ns | 150 | | 200 | | |
| RAS to CAS delay time | ^t RCD | ns | 25 | 50 | 30 | 65 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | ^t ASR | ns | 0 | | 0 | | |



AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Units | | 37S64- 5 | | 37S64- | Note |
|---|------------------|-------|------|-------------|------|--------|------|
| | , | | Min. | Max. | Min. | Max. | |
| Row Address hold time | ^t RAH | ns | 15 | | 20 | | |
| Column Address set-up time | tASC | ns | 0 | | 0 | | |
| Column Address hold time | ^t CAH | ns | 45 | | 55 | | |
| Column Address <u>hold</u> time reference to RAS | t _{AR} | ns | 95 | | 120 | | |
| Read command set-up time | ^t RCS | ns | 0 | | 0 | | |
| Read command hold time | ^t RCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | -10 | | -10 | | 8 |
| Write command hold time | twch | ns | 45 | | 55 | | |
| Write command hold time referenced to RAS | twcr | ns | 95 | | 120 | | |
| Write command pulse width | twp | ns | 45 | | 55 | | |
| Write command to RAS lead time | tRWL | ns | 45 | | 55 | | |
| Write command to CAS lead time | tCWL | ns | 45 | | 55 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | |
| Data-in hold time | ^t DH | ns | 45 | | 55 | | |
| Data-in hold time referenced to RAS | ^t DHR | ns | 95 | | 120 | | |
| CAS to WE delay | tCWD | ns | 60 | | 80 | | 8 |
| RAS to WE delay | tRWD | ns | 110 | | 145 | | 8 |
| Read command h <u>old</u> time reference to RAS | ^t RRH | ns | 20 | | 25 | | |

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3

| Parameter | Symbol | Units | | 37S64A- 15 | MSM | Note | |
|---|------------------|-------|------|---------------|------|--------|-----|
| | - | | Min. | Max. | Min. | Max. | |
| Refresh period | tREF | ms | | 2 | | 2 | |
| Random read or write cycle time | tRC | ns | 260 | | 330 | | |
| Read-write cycle time | tRWC | ns | 280 | | 345 | | |
| Page mode cycle time | tPC | ns | 145 | | 190 | | |
| Access time from RAS | tRAC | ns | | 150 | | 200 | 4,6 |
| Access time from CAS | ^t CAC | ns | | 75 | | 100 | 5,6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 50 | |
| Transition time | t _T | ns | 3 | 35 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 100 | | 120 | | |
| RAS pulse width | t _{RAS} | ns | 150 | 10,000 | 200 | 10,000 | |
| RAS hold time | ^t RSH | ns | 75 | | 100 | | |
| CAS precharge time (page mode only) | tCP | ns | 60 | | 80 | | |
| CAS precharge time | tCPN | ns | 35 | | 45 | | |
| CAS pulse width | tCAS | ns | 75 | 10,000 | 100 | 10,000 | |
| CAS hold time | tcsh | ns | 150 | | 200 | | |
| RAS to CAS delay time | ^t RCD | ns | 25 | 75 | 30 | 100 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | ^t ASR | ns | 0 | | 0 | | |
| Row Address hold time | ^t RAH | ns | 15 | | 20 | | |
| Column Address-set-up time | ^t ASC | ns | 0 | | 0 | | |
| Column Address hold time | ^t CAH | ns | 20 | | 25 | | |
| Column Address hold time reference to RAS | ^t AR | ns | 95 | | 125 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |

9

AC CHARACTERISTICS (Continued)


(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | Units | | 7 S 64A- 15 | MSM37S64A- 20 | | Note |
|--|------------------|-------|------|-----------------------|------------------|------|------|
| | - | | Min. | Max. | Min. | Max. | |
| Read command hold time | ^t RCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | -10 | | -10 | | 8 |
| Write command hold time | twcH | ns | 45 | | 55 | | |
| Write comman <u>d ho</u> ld time referenced to RAS | tWCR | ns | 120 | | 155 | | |
| Write command pulse width | twp | ns | 45 | | 55 | | |
| Write command to RAS lead time | tRWL | ns | 45 | | 55 | | |
| Write command to CAS lead time | ^t CWL | ns | 45 | | 55 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | |
| Data-in hold time | ^t DH | ns | 45 | | 55 | | |
| Data-in hold time referenced to RAS | ^t DHR | ns | 120 | | 155 | | |
| CAS to WE delay | tCWD | ns | 45 | | 55 | | 8 |
| RAS to WE delay | ^t RWD | ns | 120 | | 155 | | 8 |
| Read command h <u>old</u> time reference to RAS | ^t RRH | ns | 0 | | 0 | | |

Notes:


- 1 An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles (Example: \overline{RAS} only) before proper device operation is achieved.
- 2 AC measurements assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that $t_{RCD} < t_{RCD}$ (Max.)
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5 Assumes that t_{BCD} < t_{BCD} (Max.).
- 6 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8 t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t_{WCS} ≥ t_{WCS} (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min.) and t_{RWD} > t_{RWD} (min.) the cycle is readwrite cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(FARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH. WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE





FUNCTIONAL DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the one module. Eight rowaddress bits are established on the input pins $(A_0 \sim A_7)$ and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses. The top module or bottom module is selected with RAS1 input and RAS2 input.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM37S64 during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data In (DIN) register. In a write cycle, if WE is brought low (write mode) before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE will be delayed until CAS has made its negative transition. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or read-write cycle, the output is valid after tRAC from transition of RAS when tRCD (Max.) is satisfied, or after tCAC from transition of CAS when the transition occurs after t_{RCD} (Max.). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM37S64 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the rowaddress doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at

each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A_7 . \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as $V_{\parallel L}$ from a previous memory read cycle.

MSC2301YS9/KS9


65.536 BY 9 BIT DYNAMIC RAM MODULE

GENERAL DESCRIPTION


The Oki MSC2301YS9/KS9 is a fully decoded, 65,536 words \times 9 bit NMOS dynamic random access memory composed of nine 64K DRAMs in plastic leaded chip carrier. The mounting of nine PLCCs together with nine 0.2μ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package provides any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2301YS9/KS9 are quite same as the original MSM3764A; each timing requirements are noncritical, and power supply tolerance is very wide.

FEATURES

- 65,536 word × 9 bit Organization
- Single +5V Supply (10% Tolerance)
- 30-Pin Socket Insertable Module
- Refresh Period ... 2ms (128 cycles)
- All Inputs, Outputs, Clocks Fully TTL compatible
- 3-States Outputs
- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Row Access Time:
 - 120ns max. (MSC2301-12YS9/KS9) 150ns max. (MSC2301-15YS9/KS9)
- Low Power Dissipation:
 - 2970mW max. (MSC2301-12YS9/KS9) 2725mW max. (MSC2301-15YS9/KS9)
- Operating Temperature ... 0°C to 70°C



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | −1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | −1 to +7 | V |
| Operating temperature | T _{opr} | 0 to 70 | °C |
| Storage temperature | T _{stg} | -40 to +125 | °C |
| Power dissipation | PD | 9 | w |
| Short circuit output current | | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating temperature |
|-----------------------------------|--------|------|------|------|------|-----------------------|
| Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | V | |
| Supply voltage | ٧ss | 0 | 0 | 0 | V | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C |
| Input Low Voltage, all inputs | VIL | 1.0 | | 0.8 | V | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Comple of | 120ns N | MODULE | 150ns N | MODULE | Unit | |
|--|------------------------------------|---------|--------|---------|--------|------|--|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Unit | |
| Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | ICC1 | | 540 | | 495 | mA | |
| Standby Current* Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 45 | | 45 | mA | |
| Refresh Current* Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} =min.) | l _{CC3} | | 360 | | 360 | mA | |
| Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; t _{PC} =min.) | I _{CC4} | | 450 | | 405 | mA | |
| Input Leakage Current Input leakage current, any input $(OV \le V_{ N } \le 5.5V$, all other pins not under test = OV) | l _{L1} | -90 | 90 | -90 | 90 | μΑ | |
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | lLO | -10 | 10 | -10 | 10 | μΑ | |
| Output Levels Output high voltage (IOH = -5mA) Output low voltage (IOL = 4.2mA) | V _{OH} V _{OL} | 2.4 | 0.4 | 2.4 | 0.4 | V | |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance (A ₀ ~ A ₇) | C _{IN1} | 40 | 70 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | 40 | 75 | pF |
| Data Input/Output Capacitance (DQ) | C _{DQ} | 7 | 20 | pF |
| Input Capacitance (CAS9) | C _{IN3} | 5 | 10 | pF |
| Input Capacitance (D9) | C _{IN4} | 4 | 10 | pF |
| Output Capacitance (Q9) | COUT | 4 | 15 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3

| Parameter | Symbol | Units | | 2301- S/KS | | 2301- S/KS | Note |
|---------------------------------|------------------|-------|------|---------------|------|---------------|------|
| | | | Min. | Max. | Min. | Max. | |
| Refresh period | t _{REF} | ms | | 2 | | 2 | |
| Random read or write cycle time | tRC | ns | 220 | | 260 | | |
| Page mode cycle time | t _{PC} | ns | 120 | | 145 | | |
| Access time from RAS | tRAC | ns | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 60 | | 75 | 5, 6 |
| Output buffer turn-off delay | ^t OFF | ns | 0 | 35 | 0 | 40 | |
| Transition time | t _T | ns | 3 | 35 | 3 | 35 | |
| RAS precharge time | t _{RP} | ns | 90 | | 100 | | |
| RAS pulse width | tRAS | ns | 120 | 10,000 | 150 | 10,000 | |
| RAS hold time | tRSH | ns | 60 | - | 75 | | |
| CAS precharge time | t _{CP} | ns | 50 | | 60 | | |
| CAS pulse width | tCAS | ns | 60 | 10,000 | 75 | 10,000 | |
| CAS hold time | tCSH | ns | 120 | | 150 | | |

AC CHARACTERISTICS (Continued)

(Recommended operating conditions unless otherwise noted.)

Note 1, 2, 3


| Parameter | Symbol | Units | | 2301- S/KS | | 2301- S/KS | Note |
|---|------------------|-------|------|---------------|------|---------------|------|
| | | | Min. | Max. | Min. | Max. | |
| RAS to CAS delay time | ^t RCD | ns | 25 | 60 | 25 | 75 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | t _{ASR} | ns | 0 | | 0 | | |
| Row Address hold time | ^t RAH | ns | 15 | | 15 | | |
| Column Address set-up time | ^t ASC | ns | 0 | | 0 | | |
| Column Address hold time | ^t CAH | ns | 20 | | 20 | | |
| Column Address <u>hold</u> time reference to RAS | tAR | ns | 80 | | 95 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time | ^t RCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | -10 | | -10 | | |
| Write command hold time | tWCH | ns | 40 | | 45 | | |
| Write comman <u>d hold time</u> referenced to RAS | twcr | ns | 100 | | 120 | | |
| Write command pulse width | tWP | ns | 40 | | 45 | | |
| Write command to RAS lead time | t _{RWL} | ns | 40 | | 45 | | |
| Write command to CAS lead time | tCWL | ns | 40 | | 45 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | |
| Data-in hold time | tDH | ns | 40 | | 45 | | |
| Data-in hold time referenced to RAS | t _{DHR} | ns | 100 | | 120 | | |

Notes:

- 1 An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles (Example: \overline{RAS} only) before proper device operation is achieved.
- 2 AC measurements assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that t_{RCD} < t_{RCD} (Max.)


 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5 Assumes that t_{BCD} < t_{BCD} (Max.).
- 6 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



HIDDEN REFRESH



FUNCTIONAL DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSC2301. Eight rowaddress bits are established on the input pins $(A_0 \sim A_7)$ and latched with the Row Address Strobe $(\overline{R}A\overline{S})$. The eight column-address bits are established on the input pins and latched with the Column Address Strobe $(\overline{C}A\overline{S})$. All input addresses must be stable on or before the falling edge of $\overline{R}A\overline{S}$, $\overline{C}A\overline{S}$ is internally inhibited (or "gated") by $\overline{R}A\overline{S}$ to permit triggering of $\overline{C}A\overline{S}$ as soon as the Row Address Hold Time $(t_{R}A_{H})$ specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSC2301 during a write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, the output is valid after trace from transition of \overline{RAS} when transition of \overline{CAS} when the transition occurs after trace (Max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSC2301 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses (A $_0 \sim A_6$) at least every two milliseconds. During refresh, either V $_{IL}$ or V $_{IH}$ is permitted for A $_7$. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in

9

each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{II} from a previous memory read cycle.



MSC2304YS8/KS8

262.144 BY 8 BIT DYNAMIC RAM MODULE


GENERAL DESCRIPTION

The Oki MSC2304YS8/KS8 is a fully decoded, 262,144 words \times 8 bit NMOS dynamic random access memory composed of eight 256K DRAMs in plastic leaded chip carrier (MSM41256JS). The mounting of eight PLCCs together with eight 0.2 μ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package provides any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2304YS8/KS8 are quite same as the original MSM41256JS; each timing requirements are noncritical, and power supply tolerance is very wide


FEATURES

- 262.144 word × 8 bit Organization
- Single +5V Supply (10% Tolerance)
- 30-Pin Socket Insertable Module
- Refresh Period ... 4ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL compatible
- 3-States Outputs
- Common CAS Control for Eight Common Data-In and Data-Out Lines

- Row Access Time:
 - 120ns max. (MSC2304-12YS8/KS8) 150ns max. (MSC2304-15YS8/KS8)
- Low Power Dissipation:
 - 3080mW max. (MSC2304-12YS8/KS8) 2860mW max. (MSC2304-15YS8/KS8)
- Operating Temperature ... 0°C to 70°C



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | −1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | −1 to +7 | V |
| Operating temperature | T _{opr} | 0 to 70 | °C |
| Storage temperature | T _{stg} | -40 to +125 | °C |
| Power dissipation | PD | 8 | w |
| Short circuit output current | | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

9

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating temperature |
|-----------------------------------|-----------------|------|------|------|------|-----------------------|
| Supply Voltage | VCC | 4.5 | 5.0 | 5.5 | ٧ | |
| Supply voltage | V _{SS} | 0 | 0 | 0 | V | 0004-17000 |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | ٧ | 0°C to +70°C |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | ٧ | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | 120ns N | IODULE | 150ns N | MODULE | Unit |
|---|------------------|---------|---------------|---------|--------|--------|
| raiailletei | Symbol | Min. | Max. | Min. | Max. | Offic |
| Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | ICC1 | | 560 | | 520 | mA |
| Standby Current Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 40 | | 40 | mA |
| Refresh Current Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} =min.) | I _{CC3} | | 440 | | 400 | mA |
| Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C =min.) | I _{CC4} | | 440 | | 400 | mA |
| Input Leakage Current Input leakage current, any input $(0V \le V_{\text{IN}} \le 5.5V$, all other pins not under test = 0V) | I _{L1} | -80 | 80 | -80 | 80 | μΑ |
| Output Leakage Current (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V) | lLO | -10 | 10 | -10 | 10 | μΑ |
| Output Levels Output high voltage (IOH = -5mA) Output low voltage (IOL = 4.2mA) | V _{OH} | 2.4 | 0.4 | 2.4 | 0.4 | v v |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Тур. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance (A ₀ ~ A ₈) | C _{IN1} | 37 | 60 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | 35 | 65 | pF |
| Data Input/Output Capacitance (DQ) | C _{DQ} | 7 | 20 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

| Parameter | Symbol | Units | | 2304- S/KS | | MSC2304- 15YS/KS | |
|---------------------------------|------------------|-------|------|---------------|------|---------------------|------|
| | | | Min. | Max. | Min. | Max. | |
| Refresh period | t _{REF} | ms | | 4 | | 4 | |
| Random read or write cycle time | tRC | ns | 230 | | 260 | | |
| Page mode cycle time | t _{PC} | ns | 125 | | 145 | | |
| Access time from RAS | tRAC | ns | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 60 | | 75 | 5, 6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 40 | |
| Transition time | t _T | ns | 3 | 50 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 100 | | 100 | | |
| RAS pulse width | ^t RAS | ns | 120 | 10,000 | 150 | 10,000 | |
| RAS hold time | ^t RSH | ns | 60 | | 75 | | |
| CAS precharge time | t _{CP} | ns | 55 | | 60 | | |
| CAS pulse width | tCAS | ns | 60 | 10,000 | 75 | 10,000 | |
| CAS hold time | tcsH | ns | 120 | | 150 | | |
| RAS to CAS delay time | tRCD | ns | 25 | 60 | 25 | 75 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |

9

AC CHARACTERISTICS (CONT.)

| Parameter | Symbol | Units | | 2304- S/KS | | 2304- S/KS | Note |
|---|------------------|-------|------|---------------|------|---------------|------|
| | , | | Min. | Max. | Min. | Max. | |
| Row Address set-up time | t _{ASR} | ns | 0 | | 0 | | |
| Row Address hold time | ^t RAH | ns | 15 | | 20 | | |
| Column Address set-up time | tasc | ns | 0 | | 0 | | |
| Column Address hold time | tCAH | ns | 30 | | 35 | | |
| Column Address hold time reference to RAS | tAR | ns | 90 | | 110 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time | tRCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | |
| Write command hold time | twch | ns | 40 | | 45 | | |
| Write command hold time referenced to RAS | twcr | ns | 100 | | 120 | | |
| Write command pulse width | t _{WP} | ns | 40 | | 45 | | |
| Write command to RAS lead time | tRWL | ns | 40 | | 45 | | |
| Write command to CAS lead time | tCWL | ns | 40 | | 45 | | |
| Data-in set-up time | t _{DS} | ns | 0 | | 0 | | |
| Data-in hold time | t _{DH} | ns | 40 | | 45 | | |
| Data-in hold time referenced to RAS | tDHR | ns | 100 | | 120 | | |


Note 1, 2, 3: Under recommended operating conditions

Notes:

- 1 An initial pause of 100 μ s is required after power-up followed by any 8 \overline{RAS} cycles (Fxample: \overline{RAS} only) before proper device operation is achieved.
- 2 AC measurements assume at $t_T = 5$ ns
- 3 V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also transition times are measured between V_{IH} and V_{II}.
- 4 Assumes that t_{RCD} < t_{RCD} (Max.)


 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5 Assumes that tRCD < tRCD (Max.).
- 6 Measured with a load circuit equivalent to 2TTL loads and 100 pF.
- 7 Operation within the t_{RCD} (Max.) limit insures that t_{RAC} (Max.) can be met. t_{RCD} (Max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (Max.) limit, then access time is controlled exclusively by t_{CAC}.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



HIDDEN REFRESH



FUNCTIONAL DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262144 storage cell locations within the MSC2304. Nine rowaddress bits are established on the input pins $(A_0 \sim A_8)$ and latched with the Row Address Strobe (\overline{RAS}) . The Nine column-address bits are established on the input pins and latched with the Column Address Strobe (\overline{CAS}) . All input addresses must be stable on or before the falling edge of \overline{RAS} , \overline{CAS} is internally inhibited (or "gated") by \overline{RAS} to permit triggering of \overline{CAS} as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSC2304 during a write. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In $(D_{|N})$ register. In a write cycle, if \overline{WE} is brought \overline{LOM} (write mode) before \overline{CAS} , $D_{|N}$ is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until $\overline{\text{CAS}}$ is

brought low. In a read cycle, the output is valid after trace from transition of RAS when trace (Max.) is satisfied, or after trace from transition of CAS when the transition occurs after trace (Max.). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSC2304 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A $_0 \sim A_7$) at least every four milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A $_8$. \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 256 row-addresses with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.


Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as $V_{\parallel L}$ from a previous memory read cycle.

9

MSC2304YS8/KS8 (SIP/SIM) DERATING CURVE



MSC2304YS9/KS9

262.144 BY 9 BIT DYNAMIC RAM MODULE


GENERAL DESCRIPTION

The Oki MSC2304YS9/KS9 is a fully decoded, 262,144 words \times 9 bit NMOS dynamic random access memory composed of nine 256K DRAMs in plastic leaded chip carrier (MSM41256JS). The mounting of nine PLCCs together with nine 0.2 μ F decoupling capacitors on a 30 pin glass epoxy Single-In-Line Package provides any application where high density and large capacity of storage memory are required. The electrical characteristics of the MSC2304YS9/KS9 are quite same as the original MSM41256JS; each timing requirements are noncritical, and power supply tolerance is very wide


FEATURES

- 262,144 word × 9 bit Organization
- Single +5V Supply (10% Tolerance)
- 30-Pin Socket Insertable Module
- Refresh Period ... 4ms (256 cycles)
- All Inputs, Outputs, Clocks Fully TTL compatible
- 3-States Outputs
- Common CAS Control for Eight Common Data-In and Data-Out Lines
- Separate CAS Control for One Separate Pair of Data-In and Data-Out Lines
- Row Access Time;
 120ns max. (MSC2304-12YS9/KS9)
 150ns max. (MSC2304-15YS9/KS9)
- Low Power Dissipation;
 3465mW max. (MSC2304-12YS9/KS9)
 3218mW max. (MSC2304-15YS9/KS9)
- Operating Temperature ... 0°C to 70°C

FUNCTIONAL BLOCK DIAGRAM



PIN ASSIGNMENT



ABSOLUTE MAXIMUM RATINGS (See Note)

| Rating | Symbol | Value | Unit |
|---|------------------------------------|-------------|------|
| Voltage on any pin relative to V _{SS} | V _{IN} , V _{OUT} | −1 to +7 | V |
| Voltage on V _{CC} supply relative to V _{SS} | Vcc | −1 to +7 | V |
| Operating temperature | T _{opr} | 0 to 70 | °C |
| Storage temperature | T _{stg} | -40 to +125 | °C |
| Power dissipation | PD | 9 | w |
| Short circuit output current | | 50 | mA |

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Referenced to VSS)

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Operating temperature |
|-----------------------------------|-----------------|------|------|------|------|-----------------------|
| Supply Voltage | vcc | 4.5 | 5.0 | 5.5 | V | |
| Supply voltage | V _{SS} | 0 | 0 | 0 | ٧ | |
| Input High Voltage, all inputs | VIH | 2.4 | | 6.5 | V | 0°C to +70°C |
| Input Low Voltage, all inputs | VIL | -1.0 | | 0.8 | V | |

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

| Parameter | Symbol | 120ns N | ODULE | 150ns N | ODULE | Unit |
|---|------------------------------------|---------|-------|---------|-------|--------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Unit |
| Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.) | I _{CC1} | | 630 | | 585 | mA |
| Standby Current Power supply current (RAS = CAS = V _{IH}) | I _{CC2} | | 45 | | 45 | mA |
| Refresh Current Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} =min.) | l _{CC3} | | 495 | | 450 | mA |
| Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; t _{PC} =min.) | I _{CC4} | | 495 | | 450 | mA |
| Input Leakage Current Input leakage current, any input $(0V \le V_{ N } \le 5.5V$, all other pins not under test = 0V) | I _{L1} | -90 | 90 | -90 | 90 | μΑ |
| Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$) | ILO | -10 | 10 | -10 | 10 | μΑ |
| Output Levels Output high voltage (IOH = -5mA) Output low voltage (IOL = 4.2mA) | V _{OH} V _{OL} | 2.4 | 0.4 | 2.4 | 0.4 | v v |

Note*: I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with the output open.



CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Typ. | Max. | Unit |
|--|------------------|------|------|------|
| Input Capacitance (A ₀ ~ A ₈) | C _{IN1} | 40 | 70 | pF |
| Input Capacitance (RAS, CAS, WE) | C _{IN2} | 40 | 75 | pF |
| Data Input/Output Capacitance (DQ) | C _{DQ} | 7 | 20 | pF |
| Input Capacitance (CAS9) | C _{IN3} | 5 | 10 | pF |
| Input Capacitance (D9) | C _{IN4} | 4 | 10 | pF |
| Output Capacitance (Q9) | Соит | 4 | 15 | pF |

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

| Parameter | Symbol | Units | | 4-12YS/ (S | MSC2304-15YS/ KS | | Note |
|---------------------------------|------------------|--------|------|---------------|---------------------|--------|------|
| raiametei | Symbol | Offics | Min. | Max. | Min. | Max. | Note |
| Refresh period | tREF | ms | | 4 | | 4 | |
| Random read or write cycle time | ^t RC | ns | 230 | | 260 | | |
| Page mode cycle time | tPC | ns | 125 | | 145 | | |
| Access time from RAS | tRAC | ns | | 120 | | 150 | 4, 6 |
| Access time from CAS | tCAC | ns | | 60 | | 75 | 5,6 |
| Output buffer turn-off delay | tOFF | ns | 0 | 40 | 0 | 40 | |
| Transition time | t _T | ns | 3 | 50 | 3 | 50 | |
| RAS precharge time | t _{RP} | ns | 100 | | 100 | | |
| RAS pulse width | t _{RAS} | ns | 120 | 10,000 | 150 | 10,000 | |
| RAS hold time | t _{RSH} | ns | 60 | | 75 | | |
| CAS precharge time | tCP | ns | 55 | | 60 | | |
| CAS pulse width | tCAS | ns | 60 | 10,000 | 75 | 10,000 | |
| CAS hold time | tcsh | ns | 120 | | 150 | | |


AC CHARACTERISTICS (CONT.)

| Parameter | Symbol | Units | ı | 2304- S/KS | | 2304- S/KS | Note |
|---|------------------|-------|------|---------------|------|---------------|------|
| | | | Min. | Max. | Min. | Max. | |
| RAS to CAS delay time | ^t RCD | ns | 25 | 60 | 25 | 75 | 7 |
| CAS to RAS precharge time | tCRP | ns | 0 | | 0 | | |
| Row Address set-up time | t _{ASR} | ns | 0 | | 0 | | |
| Row Address hold time | ^t RAH | ns | 15 | | 20 | | |
| Column Address set-up time | †ASC | ns | 0 | | 0 | | |
| Column Address hold time | ^t CAH | ns | 30 | | 35 | | |
| Column Address hold time reference to RAS | t _{AR} | ns | 90 | | 110 | | |
| Read command set-up time | tRCS | ns | 0 | | 0 | | |
| Read command hold time | ^t RCH | ns | 0 | | 0 | | |
| Write command set-up time | twcs | ns | 0 | | 0 | | |
| Write command hold time | twcH | ns | 40 | | 45 | | |
| Write command hold time referenced to RAS | tWCR | ns | 100 | | 120 | | |
| Write command pulse width | tWP | ns | 40 | | 45 | | |
| Write command to RAS lead time | t _{RWL} | ns | 40 | | 45 | | |
| Write command to CAS lead time | [†] CWL | ns | 40 | | 45 | | |
| Data-in set-up time | tDS | ns | 0 | | 0 | | |
| Data-in hold time | t _{DH} | ns | 40 | | 45 | | |
| Data-in hold time referenced to RAS | t _{DHR} | ns | 100 | | 120 | | |

- NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.
 - 2) AC measurements assume t = 5 ns.
 - 3) VIH (Min.) and VIL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
 - 4) Assumes that tRCD < tRCD (max.).


 If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the values shown.
 - 5) Assumes that tRCD < tRCD (max.)
 - 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



Read Cycle-RAS only cycle _tep-VIH_ RAS VIL tRAH tCAH. TRAH t_{ASR} **tASR tASC** VIH_ Addresses ^tRCH ^tCAC tOFF VoH-DOUT VOL-

FUNCTIONAL DESCRIPTION

Address Inputs:

A total of eighteen binary input address bits are required to decode any 1 of 262144 storage cell locations within the MSC2304. Nine rowaddress bits are established on the input pins $(A_0 \sim A_8)$ and latched with the Row Address Strobe (RAS). The Nine column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS, CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

OPEN

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSC2304 during a write. The last falling edge of WE or CAS is a strobe for the Data In (DIN) register. In a write cycle, if WE is brought low (write mode) before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, the output is valid after tRAC from transition of RAS when tRCD (Max.) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after tRCD (Max.). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

"H", "L" = Don't Care

Page Mode:

Valid Data

Page-mode operation permits strobing the row-address into the MSC2304 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.


Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses ($A_0 \sim A_7$) at least every four milliseconds. During refresh, either VII or VIH is permitted for As. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 256 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.


Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS as V_{II} from a previous memory read cycle.



MSC2304YS9/KS9 (SIP/SIM) DERATING CURVE





MSM5114RS

4096-BIT (1024 x 4) CMOS STATIC RAM

GENERAL DESCRIPTION


The Oki MSM5114 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable Silicon Gate CMOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Microwatt power dissipation typical of all CMOS is exhibited in all static states. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM5114 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0°C to 70°C and over a 4V to 6V power supply range.

FEATURES

- Fully Static Operation
- Low Power Dissipation
 40μW Max. Standby Power
 192 mW/MHz Max. Operating Power
- Data Retention to Vcc=2V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- Common I/O Capability using Three-State Outputs
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Interchangeable with Intel 2114L Devices

| | 5114-2 | 5114-3 | 5114 |
|-------------------------------|--------|--------|------|
| Max. Access Time (NS) | 200 | 300 | 450 |
| Max. Operating Power (MW/MHz) | 192 | 192 | 192 |
| Max. Standby Power (μW) | 40 | 40 | 40 |



ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions |
|---------------------|------------------|-------------------------------|------|----------------|
| Supply Voltage | Vcc | -0.3 to 7.0 | V | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | Respect to VSS |
| Data I/O Voltage | V _D | -0.3 to V _{CC} + 0.3 | V | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | |

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operations of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|-----------------------|--------|------|------|------|------|-------------|
| Supply Voltage | Vcc | 4 | 5 | 6 | V | |
| | VIH | 2.4 | 5 | Vcc | ٧ | E) (+ 400) |
| Input Signal Level | VIL | -0.3 | 0 | 0.8 | V | 5V ±10% |
| Operating Temperature | Topr | 0 | | 70 | °C | |

DC CHARACTERISTICS

(V_{CC} = 5V \pm 10%; Ta = 0°C to +70°C, unless otherwise noted.)


| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|--------------------------|--------|------|------|------|------|--|
| Input Load Current | ILI | -1 | | 1 | μΑ | V _{IN} = 0 to V _{CC} |
| Data I/O Leakage Current | lLO | -1 | | 1 | μА | V _{I/O} = 0 to V _{CC} |
| Output High Voltage | ∨он | 2.4 | | | V | I _{OUT} = -1.0 mA |
| Output Low Voltage | VOL | | | 0.4 | . ٧ | I _{OUT} = 1.6 mA |
| Standby Supply Current | Iccs | | 0.2 | 50 | μА | $V_{IN} = 0 \text{ or } V_{CC},$ $V_{\overline{CS}} = V_{CC}$ |
| Operating Supply Current | Icc | | 19 | 35 | mA | V _{IN} = 0 or V _{CC} , t _{RC} = 1 μs |

AC CHARACTERISTICS READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| | | 511 | 14-2 | 5114-3 | | 5114 | | Unit |
|------------------------------------|------------------|------|------|--------|------|------|------|------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | tRC | 200 | | 300 | | 450 | | ns |
| Access Time | †AC | | 200 | | 300 | | 450 | ns |
| Chip Selection to Output Valid | tco | | 200 | | 300 | | 450 | ns |
| Chip Selection to Output Active | tcx | 20 | | 20 | | 20 | | ns |
| Output 3-state from Deselection | ^t OTD | | 60 | | 80 | | 100 | ns |
| Output Hold from Address Change | tOHA | 10 | | 10 | | 10 | | ns |

READ CYCLE




WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| • | | 5114-2 | | 511 | 14-3 | 51 | Unit | |
|---------------------------|--------|--------|------|------|------|------|------|------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | tWC | 200 | | 300 | | 450 | | ns |
| Write Time | tw | 150 | | 190 | | 250 | | ns |
| Write Release Time | twr | 20 | | 30 | | 50 | | ns |
| Address Setup Time | tAS | 20 | | 20 | | 20 | | ns |
| Data Setup Time | †DS | 120 | | 150 | | 200 | | ns |
| Data Hold From Write Time | tDH | 10 | | 10 | | 10 | | ns |

9

WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted.})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------------------|----------------|------|------|------|------|---|
| V _{CC} for Data Retention | Vccн | 2 | | | V | VIN = 0 or VCC, VCS = VCC |
| Data Retention Current | І ссн | | 0.1 | 20 | μА | V _{CC} = 2V V _{CS} = V _{CC} V _{IN} = 0V or V _{CC} |
| CS to Data Retention Time | tsu | 0 | | | ns | |
| Operation Recovery Time | t _R | tRC | | | ns | |

LOW VCC DATA RETENTION WAVEFORM



 $(T_a = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|--------|------|------|------|------|
| Input/Output Capacitance | C1/O | | | 10 | pF |
| Input Capacitance | CIN | | | 8 | pF |

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM2128RS

2 KW x 8 BIT STATIC RAM

GENERAL DESCRIPTION

The OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry throughout and no clocks or refresh are required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. The 24 pin package is pin compatible with standard 16 K UV Erasable Programmable ROM.

FFATURES

Single power supply

External clock and refresh operation not required

Access time

MSM2128-12RS . . . 120ns (max) MSM2128-15RS . . . 150ns (max) MSM2128-20RS . . . 200ns (max)

Low power dissipation

during operation . . . MSM2128-15RS/20RS

. . . 550 mW (max)

. . . MSM2128-12RS

. . . 660 mW (max)

during standby . . . 110 mW (max)


TTL compatible I/O

• Three-state I/O

Common data I/O capability

Power down mode using chip select signal

• Convertibility of pins used in 16KEPROM MSM2716



ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|------------|------|------------------------------|--|
| Supply Voltage | V _{cc} | -0.5 to 7 | V | - Respect to V _{SS} | |
| Input Voltage | VIN | -0.5 to 7 | V | | |
| Operating Temperature | Topr | 0 to 70 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | |
| Power Dissipation | PD | 1.0 | w | | |

DC AND OPERATING CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to} + 70^{\circ} C, V_{CC} = 5V \pm 10\%, \text{ unless otherwise notes.})$

| Parameter | Complete | 2 | 128-12R | s | 21 | 28-15/20 | ORS | Unit | Conditions |
|---------------------------|------------------|------|---------|-----------------|------|----------|-----------------|------|--|
| rarameter | Symbol | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit | Conditions |
| Input Load Current | lLi | -10 | | 10 | -10 | | 10 | μА | V _{cc} = Max. V _{IN} = GND to V _{cc} |
| Output Leakage Current | lLO | -10 | | 10 | -10 | | 10 | μА | CS = OE = V _{IH} , V _{CC} = Max. V _{out} = GND to V _{CC} |
| Operating Current | Icc | | | 120 | | | 100 | mA | $V_{CC} = Max. \overline{CS} = V_{IL}$ I I/O = 0 mA $t_{CYC} = Min.$ |
| Standby Current | I _{SB} | | | 15 | | | 15 | mA | V _{CC} = Min. to Max. CS = V _{IH} |
| Peak Power-on Current | I _{SBP} | | | 20 | | | 20 | mA | V_{CC} = GND to V_{CC} = Min. \overline{CS} = Lower of V_{CC} or V_{IH} |
| Innut Valtors | VIH | 2 | 5 | 6 | 2 | 5 | 6 | V | Demost to V |
| Input Voltage | VIL | -0.5 | 0 | 0.8 | -0.5 | 0 | 0.8 | V | Respect to Vss |
| Output Voltage | Voн | 2.4 | | V _{cc} | 2.4 | | V _{cc} | V | I _{OH} = -1.0 mA |
| | VoL | | | 0.4 | | | 0.4 | V | I _{OL} = 2.1 mA |

Notes 1. Typical limits are at $V_{CC} = 5V$, $T_a = 25^{\circ}C$, and specified loading.

9

AC CHARACTERISTICS

($T_a = 0^{\circ}$ C to + 70° C, $V_{CC} = 5$ V ± 10%, unless otherwise noted.)


AC TEST CONDITIONS

| Parameter | Conditions | |
|--------------------------------|------------------------------------|--|
| Input High Level | 2.0V | |
| Input Low Level | 0.8V | |
| Input Rise and Fall Times | 10 ns | |
| Input and Output Timing Levels | 1.5V | |
| Output Load | C _L = 100 pF, 1TTL Gate | |


READ CYCLE (1)

| Dawaranton | | 2128 | -12RS | 212 | 3-15RS | 2128 | 3-20RS | 11-74 | 0 |
|---------------------------------------|---------------------------------|------|-------|------|--------|------|--------|-------|------------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit | Conditions |
| Read Cycle Time | tRC | 120 | | 150 | | 200 | | ns | |
| Address Access Time | tAC | | 120 | | 150 | | 200 | ns | |
| Output Enable to Output Delay | ^t OE | | 50 | | 60 | | 70 | ns | |
| Chip Select Access Time | tco | | 120 | | 150 | | 200 | ns | |
| Chip Selection to Output in Low Z | tcx ⁽²⁾ | 10 | | 10 | | 10 | | ns | |
| Chip Selection to Output in High Z | ^t OTD ⁽³⁾ | 0 | 40 | 0 | 50 | 0 | 60 | ns | |
| Output Hold from Address Time | tOHA | 10 | | 10 | | 10 | | ns | |
| Chip Select to Power Up Time | tpU | 0 | | 0 | | 0 | | ns | |
| Chip Select to Power Down Time | tPD | | 50 | | 60 | | 80 | ns | |

READ CYCLE NO. 1(8)(9)



READ CYCLE NO. 2^{(8) (10)}




WRITE CYCLE (4)(5)


| | | 2128 | 3-12RS | 2128 | -15RS | 2128 | 3-20RS | | |
|------------------------------------|---------------------------------|------|--------|------|-------|------|--------|------|------------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit | Conditions |
| Write Cycle Time | twc | 120 | | 150 | | 200 | | ns | |
| Chip Selection to End of Write | tcw | 90 | | 120 | | 150 | | ns | |
| Address Setup Time | †AS | 20 | | 20 | | 20 | | ns | |
| Write Pulse Width | tWP | 60 | | 80 | | 100 | | ns | |
| Write Recovery Time | tWR (6) | 10 | | 10 | | 10 | | ns | |
| Data Valid to End of Write | t _{DS} (6) | 50 | | 70 | | 90 | | ns | |
| Data Hold Time | tDH(6) | 10 | | 15 | | 15 | | ns | |
| Write Enabled to Output in High Z | ^t OTW ⁽⁷⁾ | 0 | 40 | 0 | 50 | 0 | 60 | ns | |
| Output Active from End of White | twx | 5 | | 5 | | 5 | | ns | |

- **Notes** 1. A read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .
 - 2. tCX is specified from CS or OE, whichever occurs last.
 - 3. tOTD is specified from $\overline{\text{CS}}$ or $\overline{\text{OE}}$, whichever occurs first.
 - 4. A write occurs during the overlap of a low CS and a low WE.
 - 5. OE may be allowed in a Write Cycle both high and low.
 - 6. twp, tps, and tph are specified from CS or WE, whichever occurs first.
 - 7. to Tw is specified by the time when DATA OUT is floating, not defined by output level.

WRITE CYCLE NO. 1(11)(13)



WRITE CYCLE NO. 2(12)(13)



FUNCTION TRUTH TABLE

| CS | WE | ŌĒ | Mode | Output | Power |
|----|----|----|--------------|--------|---------|
| н | × | × | Not Selected | High Z | Standby |
| L | L | X | Write | High Z | Active |
| L | Н | L | Read | POUT | Active |
| L | Н | Н | Not Selected | High Z | Active |

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Min. | Max. | Unit | Conditions |
|--------------------------|------------------|------|------|------|-----------------------|
| Input/Output Capacitance | C _{1/O} | | 8 | pF | V _{I/O} = 0V |
| Input Capacitance | CIN | | 6 | pF | V _{IN} = 0V |

Note: This parameter is periodically sampled and not 100% tested.

MSM5128RS

2048-WORD x 8-BIT C-MOS STATIC RAM

GENERAL DESCRIPTION

The MSM5128RS is a 2048-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5128RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50µA) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FFATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = -40°C to +85°C
- Low Power Dissipation

Standby:

5128-20

5128-12/15

1.0 μA MAX Ta = 25° C

 $0.3 \mu A MAX Ta = 25^{\circ} C$ $1.0 \mu A MAX Ta = 60^{\circ} C$

 $10 \mu A MAX Ta = 60^{\circ} C$ $50 \mu A MAX Ta = 85^{\circ} C$ Operation:

200 mW TYP

- High Speed (Equal Access and Cycle Time)
 - MSM5128-12/15/20; 120 ns/150 ns/200 ns MAX
- Direct TTL Compatible. (Input and Output)
 3-State Output
- Pin Compatible with


16K EPROM

(MSM2716)

16K NMOS SRAM (MSM2128)



PIN CONFIGURATION




 $A_0 \sim A_{10}$: Address INPUTS I/O₁ \sim I/O₈: Data Input/Output

CS: Chip Select
WE: Write Enable
OE: Output Enable

V_{CC}, V_{SS}: Supply Voltage

FUNCTIONAL BLOCK DIAGRAM





TRUTH TABLE

| Mode | CS | WE | OE | I/O Operation |
|---------|----|----|----|---------------|
| Standby | н | × | x | High Z |
| | L | н | н | High Z |
| Read | L | н | L | DOUT |
| Write | L | L | x | DIN |

X: Hor L

ABSOLUTE MAXIMUM RATINGS

| Rating Symbol | | Value | Unit | Conditions | | |
|-----------------------|------------------|-------------------------------|------|----------------|--|--|
| Supply Voltage | Vcc | -0.3 to 7.0 | V | D CND | | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | Respect to GND | | |
| Operating Temperature | Topr | -40 to 85 | °C | | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | | |
| Power Dissipation | PD | 1.0 | w | Ta = 25° C | | |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
|------------------------|--------|------|------|-----------------------|------|------------|
| Supply Voltagë | Vcc | 4.5 | 5 | 5.5 | V | 5V ± 10% |
| Supply Voltage | VSS | | 0 | | ٧ | |
| Data Retention Voltage | Vccн | 2 | 5 | 5.5 | ٧ | |
| Innut Valtana | ViH | 2.2 | | V _{CC} + 0.3 | V | 5V ± 10% |
| Input Voltage | VIL | -0.3 | | 0.8 | V | 5V ± 10% |
| Output Load | CL | | | 100 | рF | |
| Output Load | TTL | | | 1 | | 1 |

DC CHARACTERISTICS

 $(V_{cc} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

| Param- | | -11 | MS | M5128 | 3-12 | MS | M5128 | 3-15 | MS | M5128 | 3-20 | I be to | | |
|------------------------------|----------------|------------|------|-------|------|------|-------|------|------|-------|------|---------|---|---------------------------------------|
| eter | Syr | nbol | Min. | Тур. | Max. | Min. | Тур. | Max. | Min. | Тур. | Max. | Unit | $\begin{array}{c} V_{IN} : \\ \hline CS = \\ OE = \\ V_{I/O} \\ \hline I_{OH} : \\ \hline I_{OL} = \\ (5) \\ \hline I_{OL} = \\ (5) \\ \hline CS \ge \\ V_{IN} : \\ \hline CS = \\ \end{array}$ | t Condition |
| Input Leakage Current | ı | LI | -1 | | 1 | -1 | | 1 | -1 | | 1 | μΑ | VIN = | 0 to V _{CC} |
| Output Leakage Current | l ₁ | LO | -1 | | 1 | -1 | | 1 | -1 | | 1 | μΑ | CS = \ OE = \ V _{I/O} : | |
| | V | ОН | 2.4 | | | 2.4 | | | 2.4 | | | ٧ | IOH = | -1 mA |
| Output Voltage | V | OL | | | 0.4 | | | 0.4 | | | 0.4 | v | IOL = | 4 mA 28-12) 2.1 mA 28-15/20) |
| | | Ta 25°C | | | 0.2 | | | 0.2 | | 0.1 | 1.0 | | | |
| Standby Supply | Iccs | 60° C | | | 1.0 | | | 1.0 | | | 10 | μА | | V _{CC} - 0.2V |
| Current | | 85° C | | | | | | | | | 50 | μA | VIN - | o to ACC |
| | IC | CS1 | | 0.3 | 1 | | 0.3 | 1 | | 0.3 | 1 | mA | CS = \ | IH Min. cycle |
| Oper- ating | | | | 40 | 60 | | 37 | 55 | | 35 | 50 | mA | Min Ta = 0~85° | |
| Supply Current | lc | CA | | 40 | 72 | | 37 | 66 | | 35 | 60 | mA | cycle | Ta=-40~85°C |

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|---|--|
| Input Pulse Level | V _{IH} =2.2V, V _{IL} =0.8V |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | C _L =100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{cc} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

| D | Complete | MSM5 | 128-12 | MSM5 | 128-15 | MSM5 | 128-20 | |
|---|------------------|------|--------|------|--------|------|--------|------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | tRC | 120 | | 150 | | 200 | | ns |
| Address Access Time | tAC | | 120 | | 150 | | 200 | ns |
| Chip Select Access Time | tco | | 120 | | 150 | | 200 | ns |
| Output Enable to Output Valid | tOE | | 80 | | 100 | | 120 | ns |
| Chip Selection to Output Active | tcx | 10 | | 15 | | 20 | | ns |
| Output Hold Time From Address Change | ^t OHA | 10 | | 15 | | 20 | | ns |
| Output 3-state from Deselection | tOTD | 0 | 50 | 0 | 50 | 0 | 60 | ns |

READ CYCLE



WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

| D | 0 | MSM5 | 128-12 | MSM5 | 128-15 | MSM5 | 128-20 | 1.1-14 |
|-----------------------------|--------|------|--------|------|--------|------|--------|--------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | tWC | 120 | | 150 | | 200 | | ns |
| Address to Write Setup Time | tAS | 15 | | 20 | | 20 | | ns |
| Write Time | tw | 70 | | 90 | | 120 | | ns |
| Write Recovery Time | twR | 15 | | 20 | | 20 | | ns |
| Data Setup Time | tDS | 50 | | 60 | | 80 | | ns |
| Data Hold from Write Time | tDH | 5 | | 10 | | 10 | | ns |
| Output 3-State from Write | toTW | | 50 | | 50 | | 60 | ns |

Notes: 1. A Write Cycle occurs during the overlap of a low CS and a low WE.

2. OE may be both high and low in a Write Cycle.

3. tas is specified from CS or WE, whichever occurs last.


4. tw is an overlap time of a low CS and a low WE.

5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.

6. toTW is specified by the time when DATA OUT is floating, not defined by output level.

7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -40^{\circ} \text{C to } +85^{\circ} \text{C, unless otherwise noted})$

| D | C | - 1 1 | 5128 | 12/15 | 512 | 8-20 | Llmin | Quantity in a second | |
|------------------------------------|----------------|-------|------|-------|-----|------|-------|--|--|
| Parameter | Sym | nbol | MIN | MAX | MIN | MAX | Unit | Conditions | |
| V _{CC} for Data Retention | Vccн | | 2 | | 2 | | ٧ | V _{IN} = 0V to V _{CC} , CS = V _{CC} | |
| | | 25° C | | 0.2 | | 0.5 | | V 0V 00 V | |
| Data Retention Current | ССН | 60° C | | 1.0 | | | μΑ | $V_{CC} = 2V CS = V_{CC}$ $V_{IN} = 0V \text{ to } V_{CC}$ | |
| | İ | 85° C | | | | 20 | | AIN = AA to ACC | |
| CS to Data Retention Time | tsu | | 0 | | 0 | | ns | | |
| Operation Recovery Time | t _R | | tRC | | tRC | | ns | | |



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{1/O} | | | 8 | pF |
| Input Capacitance | CIN | | | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM5128-20GSK

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-013-32)

GENERAL DESCRIPTION

The MSM5128GS is a 2048-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5128GS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50µA) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, $\overline{\text{CS}}$ and $\overline{\text{OE}}$ signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc

FFATURES


- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = −40°C to +85°C
- Low Power Dissipation

Standby:

 $1.0 \mu A MAX Ta = 25^{\circ}C$ $10 \mu A MAX Ta = 60^{\circ} C$

50 µA MAX Ta = 85°C Operation: 200 mW TYP

- High Speed (Equal Access and Cycle Time)
- MSM5128-20: 200 ns MAX Direct TTL Compatible, (Input and Output)
- 3-State Output
- 24 Pin Flat PKG



TRUTH TABLE

| Mode | CS | WE | ŌĒ | I/O Operation |
|---------|----|----|----|-----------------|
| Standby | н | × | x | High Z |
| | L | н | Н | High Z |
| Read | L | н | L | DOUT |
| Write | L | L | X | D _{IN} |

X: Hor L

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|-------------------------------|------|----------------|--|
| Supply Voltage | Vcc | -0.3 to 7.0 | V | Respect to GND | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | | |
| Operating Temperature | Topr | -40 to 85 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | |
| Power Dissipation | PD | 1.0 | w | Ta = 25°C | |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------|--------|------|------|-----------------------|------|------------|
| Supply Valence | Vcc | 4.5 | 5 | 5.5 | V | 5V ± 10% |
| Supply Voltage | VSS | | 0 | | V | |
| Data Retention Voltage | Vccн | 2 | 5 | 5.5 | ٧ . | |
| Innut Valtage | VIH | 2.2 | | V _{CC} + 0.3 | V | 5V ± 10% |
| Input Voltage | VIL | -0.3 | | 0.8 | V | 5V ± 10% |
| Output Load | CL | | | 100 | pF | |
| Output Load | TTL | | | 1 | | 1 |

9

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

| Parameter | | | | /SM5128- | 20 | | _ | |
|---------------------------|------|-------------------------------|------|----------|-----------------|------|--|--|
| Parameter | Syn | lode | Min. | Тур. | Max. | Unit | | Test Condition |
| Input Leakage Current | 11 | LI | -1 | | 1 | μА | VIN = | 0 to V _{CC} |
| Output Leakage Current | ել | .0 | -1 | | 1 | μА | CS = V _{IH} or OE = V _{IH} V _{I/O} = 0 to V _{CC} | |
| | Vo | ЭН | 2.4 | | | V | I _{OH} = | –1 mA |
| Output Voltage | V | OL | | | 0.4 | V | I _{OL} = 2 | 2.1 mA |
| Standby Supply Current | Iccs | Ta 25° C 60° C 85° C | | 0.1 | 1.0 10 50 | μΑ | | / _{CC} – 0.2V 0 to V _{CC} |
| | lco | CS1 | | 0.3 | 1 | mA | CS = V | IH Min. cycle |
| Operating | lo. | • | | 35 | 50 | · mA | Min. | Ta = 0 ~ 85° C |
| Supply Current | 10 | CA | | 35 | 60 | mA | cycle | Ta = -40 ~ 85°C |

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|--|--|
| Input Pulse Level | V _{IH} =2.2V, V _{IL} =0.8V |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | CL=100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

| | | MSM5 | 128-20 | 11-:4 | |
|--------------------------------------|-----------------|------|--------|-------|--|
| Parameter | Symbol | Min. | Max. | Unit | |
| Read Cycle Time | ^t RC | 200 | | ns | |
| Address Access Time | ^t AC | | 200 | ns | |
| Chip Select Access Time | t _{CO} | | 200 | ns | |
| Output Enable to Output Valid | ^t OE | | 120 | ns | |
| Chip Selection to Output Active | tcx | 20 | | ns | |
| Output Hold Time from Address Change | tOHA | 20 | | ns | |
| Output 3-state from Deselection | tOTD | 0 | 60 | ns | |

READ CYCLE



WRITE CYCLE


 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

| D | 0 | MSM5 | 128-20 | 11 | |
|-----------------------------|-----------------|------|--------|------|--|
| Parameter | Symbol | Min. | Max. | Unit | |
| Write Cycle Time | tWC | 200 | | ns | |
| Address to Write Setup Time | tAS | 20 | | ns | |
| Write Time | tW | 120 | | ns | |
| Write Recovery Time | twR | 20 | | ns | |
| Data Setup Time | t _{DS} | 80 | | ns | |
| Data Hold from Write Time | · tDH | 10 | | ns | |
| Output 3-State from Write | tOTW | | 60 | ns | |

- Notes: 1. A Write Cycle occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 2. OE may be both high and low in a Write Cycle.
 - 3. t_{AS} is specified from \overline{CS} or \overline{WE} , whichever occurs last.
 - 4. tw is an overlap time of a low CS and a low WE.
 - 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.
 - 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
 - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.

9


WRITE CYCLE



LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------------------|--------|------|------|------|------|---|
| V _{CC} for Data Retention | Vccн | 2 | | | V | V _{IN} = 0V to V _{CC} , \overline{CS} = V _{CC} |
| Data Retention Current | Іссн | | 0.05 | 20 | μΑ | V _{CC} = 2V \overline{CS} = V _{CC} V _{IN} = 0V to V _{CC} |
| CS to Data Retention Time | tsu | 0 | | | ns | |
| Operation Recovery Time | tR | tRC | | | ns | |



(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{1/O} | | | 8 | pF |
| Input Capacitance | CIN | | | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM5126RS

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-014-32)

GENERAL DESCRIPTION

The MSM5126RS is a 2048-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5126RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 30 μ A) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = -30°C to +85°C
- Low Power Dissipation

WE: Write Enable
OE: Output Enable
VCC, VSS: Supply Voltage


Standby; $1.0 \mu A MAX T_a = 25^{\circ} C$

 $5.0 \,\mu A \,MAX \,T_a = 60^{\circ} C$

30 μ A MAX $T_a = 85^{\circ}$ C

- High Speed (Equal Access and Cycle Time)
 MSM5126-20/25: 200 ns/250 ns MAX
- Direct TTL Compatible, (Input and Output)
- 3-State Output
- Pin Compatible with

16K EPROM (MSM2716) 16K NMOS SRAM (MSM2128)



TRUTH TABLE

| Mode | <u>cs</u> | WE | ŌĒ | I/O Operation |
|---------|-----------|----|----|-----------------|
| Standby | н | × | x | High Z |
| | L | Н | н | High Z |
| Read | L | Н | L | DOUT |
| Write | L | L | x | D _{IN} |

X: Hor L

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|-------------------------------|------|----------------|--|
| Supply Voltage | Vcc | -0.3 to 7.0 | ٧ | D CND | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | Respect to GND | |
| Operating Temperature | Topr | -30 to 85 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °c | | |
| Power Dissipation | PD | 1.0 | w | Ta = 25° C | |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions | |
|------------------------|--------|------|------|-----------------------|------|------------|--|
| Summly Valence | Vcc | 4.5 | 5 | 5.5 | ٧ | 5V ± 10% | |
| Supply Voltage | VSS | | 0 | | V | | |
| Data Retention Voltage | Vccн | 2 | 5 | 5.5 | V | | |
| I Vala | . VIH | 2.2 | | V _{CC} + 0.3 | ٧ | 5)/ . 100/ | |
| Input Voltage | VIL | -0.3 | | 0.8 | ٧ | 5V ±10% | |
| Output Load | CL | | | 100 | pF | | |
| Output Load | TTL | | | 1 | | 1 | |

9

DC CHARACTERISTICS

 $(V_{cc} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$

| | | T . 0 | Total Constitution | | | /25 | 11-1- |
|------------------------------|-----------------|--|--------------------|--|------|-----|-------|
| Parameter | Symbol | l est Cond | Test Condition | | | | Unit |
| Input Leakage Current | l _{LI} | V _{IN} = 0 to V _{CC} | -1 | | 1 | μΑ | |
| Output Leakage Current | ¹ LO | $\frac{\overline{CS}}{\overline{OE}} = V_{IH} \text{ or}$ $\frac{\overline{OE}}{V_{I/O}} = 0 \text{ to } V_{CC}$ | -5 | | 5 | μА | |
| Output | Voн | I _{OH} = -1 mA | 2.4 | | | V | |
| Voltage | VOL | I _{OL} = 2.0 mA | | | | 0.4 | V |
| | | CS ≥ V _{CC} - 0.5V | Ta = 25°C | | 0.05 | 1.0 | |
| Standby | Iccs | V _{CC} = 2V to 5.5V | Ta = 60°C | | | 5.0 | μΑ |
| Supply | | $V_I = 0$ to V_{CC} | Ta = 85°C | | | 30 | |
| Current | ICCS, | CS = V _{IH} t _{CYC} = Min. cycle | | | 1 | 3 | mA |
| Operating | | CS = 0V, VIN = VIH/V | IL IOUT = 0 mA | | 40 | 70 | mA |
| Supply Current | ICCA | CS = 0V, V _{IN} = V _{CC} /0 | iND, IOUT = 0 mA | | 30 | 55 | mA |

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|---|--|
| Input Pulse Level | V _{IH} = 2.4V, V _{IL} = 0.6V |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Reference Level | 2.2V 0.8V |
| Output Load | C _L =100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$

| D | C | MSM5 | 126-20 | MSM5 | 126-25 | Unit |
|---|--------|------|--------|------|--------|------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | tRC | 200 | | 250 | | ns |
| Address Access Time | tAC | | 200 | | 250 | ns |
| Chip Select Access Time | tco | | 200 | | 250 | ns |
| Output Enable to Output Valid | tOE | | 100 | | 100 | ns |
| Chip Selection to Output Active | tCX | 10 | | 10 | | ns |
| Output Hold Time From Address Change | tOHA | 10 | | 10 | | ns |
| Output 3-state from Deselection | tOTD | 0 | 80 | 0 | 80 | ns |

READ CYCLE




WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$

| D | | MSM5 | 126-20 | MSM5 | 126-25 | 11. 1. |
|-----------------------------|--------|------|--------|------|--------|--------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | tWC | 200 | | 250 | | ns |
| Address to Write Setup Time | tAS. | 0 | | 0 | | ns |
| Write Time | tw | 160 | | 200 | | ns |
| Write Recovery Time | twR | 10 | | 10 | | ns |
| Data Setup Time | tDS | 80 | | 120 | | ns |
| Data Hold from Write Time | tDH | 0 | | 0 | | ns |
| Output 3-State from Write | toTW | | 80 | | 80 | ns |

- Notes: 1. A Write Cycle occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 2. OE may be both high and low in a Write Cycle.
 - 3. tas is specified from CS or WE, whichever occurs last.
 - tw is an overlap time of a low CS and a low WE.
 - 5. tWR, tDS and tDH are specified from $\overline{\text{CS}}$ or $\overline{\text{WE}}$, whichever occurs first.
 - 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
 - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -30^{\circ} \text{C to } +85^{\circ} \text{C}, \text{ unless otherwise noted})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------------------|----------------|------|------|------|------|--|
| V _{CC} for Data Retention | Vccн | 2 | | | V | V _{IN} = 0V to V _{CC} , CS = V _{CC} |
| Data Retention Current | Іссн | | 0.05 | 30 | μΑ | $V_{CC} = 2V \text{ to } 5.5V, V_1 = 0V \text{ to } V_{CC}$ $CS \ge V_{CC} = 0.5V$ |
| CS to Data Retention Time | tsu | 0 | | | ns | |
| Operation Recovery Time | t _R | tRC | | | ns | |



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{I/O} | | 5 | 10 | pF |
| Input Capacitance | CIN | | 5 | 10 | pF |

Note: This parameter is periodically sampled and not 100% tested.

MSM5165RS/JS

8.192-WORD x 8-BIT CMOS STATIC RAM (E3-S-017-32)

GENERAL DESCRIPTION

The MSM5165RS/JS is a 8192-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5165RS/JS is also a CMOS silicon gate device which requires very low power during standby (standby current of 1mA) when there is no chip selection.


A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CE}_1 \overline{CE}_2 and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.


FEATURES

- Single 5V Supply
- 0° C ~ 70° C
- Low Power Dissipation
 Standby; 5.5 mW MAX
 Operation; 248 mW MAX
- High Speed (Equal Access and Cycle Time)
 120 200 ns MAX
- Direct TTL Compatible. (Input and Output)

(MSM2764)

- 3-State Output
- Pin Compatible with
- 64K EPROM
 28-pin DIP PKG
- 32-pin PLCC





TRUTH TABLE

| Mode | CE, | CE ₂ | WE | ŌĒ | I/O Operation | |
|---------|-----|-----------------|----|----|-----------------|--|
| | н | × | X | × | High 7 | |
| Standby | X | L | × | × | High Z | |
| - | L | Н | Н | н | High Z | |
| Read | L | Н | Н | L | DOUT | |
| Wreite | L | Н | L | × | D _{IN} | |

X : H or L

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|-------------------------------|------|----------------|--|
| Supply Voltage | Vcc | -0.3 to 7.0 | V | | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | Respect to GND | |
| Operating Temperature | Topr | 0 to 70 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | |
| Power Dissipation | PD | 1.0 | w | Ta = 25° C | |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions | |
|----------------|--------|------|------|-----------------------|------|------------|--|
| Constant Males | Vcc | 4.5 | 5 | 5.5 | V | 5V ± 10% | |
| Supply Voltage | Vss | | 0 | | V | | |
| | ViH | 2.2 | | V _{CC} + 0.3 | V | 5V ± 10% | |
| Input Voltage | VIL | -0.3 | | 0.8 | V | 1 5V ± 10% | |
| Output Load | CL | | | 100 | pF | | |
| Output Load | TTL | | | 1 | |] | |

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| Dawassasa | S | | MSM5165 | 5 | 11-1- | Total Occupied |
|------------------------------|-----------------|------|---------|------|-------|--|
| Paramter | Symbol | Min. | Тур. | Max. | Unit | Test Condition |
| Input Leakage Current | 1 _{L1} | -1 | | 1 | μА | V _{IN} = 0 to V _{CC} |
| Output Leakage Current | ILO | -1 | | 1 | μΑ | $\overline{CE}_1 = V_{1H} \text{ or } CE_2 = V_{1L} \text{ or }$ $\overline{OE} = V_{1H}$ $V_{1/O} = 0 \text{ to } V_{CC}$ |
| Output | ∨он | 2.4 | | | V | I _{OH} = -1 mA |
| Voltage | VoL | | | 0.4 | ٧ | I _{OL} = 2.1 mA |
| Standby Supply | Iccs | | 0.02 | 1 | mA | $\overline{CE}_1 \stackrel{>}{=} V_{CC} - 0.2V, CE_2 \stackrel{>}{=} V_{CC} - 0.2V$ $V_{IN} = 0 \text{ to } V_{CC}$ $CE_2 \stackrel{\leq}{=} 0.2V$ $V_{IN} = 0 \text{ to } V_{CC}$ |
| Current | Iccs1 | | | 3 | mA | $\overline{CE}_1 = V_{1H}, CE_2 = V_{1L}$ $t_{cyc} = Min, cycle$ |
| Operating Supply | ICCA | | | 1 | mA. | T _{CYC} = Min, cycle |
| Current | | | | 15 | ^ | T _{CYC} = 1 μs |

5165-12 55 mA 5165-15 50 mA 5165-20 45 mA

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|---|--|
| Input Pulse Level | V _{IH} =2.4V, V _{IL} =0.6V |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | C _L =100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$

| B | Country and | MSM5 | 165-12 | MSM5 | MSM5165-15 | | 165-20 | l lada |
|---|--------------------|------|--------|------|------------|------|--------|--------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | ^t RC | 120 | | 150 | | 200 | | ns |
| Address Access Time | ^t AC | | 120 | | 150 | | 200 | ns |
| Chip Enable Access Time | tco | | 120 | | 150 | | 200 | ns |
| Output Enable to Output Valid | ^t OE | | 60 | | 70 | | 90 | ns |
| Chip Selection to Output Active | tCX | 10 | | 10 | | 10 | | ns |
| Output Hold Time From Address Change | ^t OHA | 10 | | 15 | | 20 | | ns |
| Output Enable to Output Active | tox | 5 | | 5 | | 5 | | ns |
| Output 3-state from Output Disable | tOTD | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| Output 3-state from Chip Deselectio | n ^t CTD | 0 | 60 | 0 | 70 | 0 | 80 | ns |

READ CYCLE




WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| | | MSM5 | 165-12 | MSM5 | MSM5165-15 | | 165-20 | Unit |
|---------------------------------|-----------------|------|--------|------|------------|------|--------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | twc | 120 | | 150 | | 200 | | ns |
| Address to Write Setup Time | t _{AS} | 0 | | 0 | | 0 | | ns |
| Write Time | tw | 70 | | 90 | | 120 | | ns |
| Write Recovery Time | twR | 15 | | 15 | | 15 | | ns |
| Data Setup Time | tDS | 50 | | 60 | | 80 | | ns |
| Data Hold from Write Time | ^t DH | 0 | | 0 | | 0 | | ns |
| Output 3-State from Write | tOTW | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| Chip Selection to End of Write | tCW | 100 | | 120 | | 150 | | ns |
| Address Valid to End of Write | tAW | 100 | | 120 | | 150 | | ns |
| Output Active from End of Write | twx | 5 | | 5 | | 5 | | ns |

- Notes: 1. A Write Cycle occurs during the overlap of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
 - 2. OE may be both high and low in a Write Cycle.
 - 3. t_{AS} is specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs last.
 - 4. t_W is an overlap time of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
 - 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs first.
 - 6. tOTW is specified by the time when DATA OUT is floating, not defined by output level.
 - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.

WRITE CYCLE



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{I/O} | | | 8 | pF |
| Input Capacitance | CIN | | | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.

MSM5165LRS/JS

8.192-WORD x 8-BIT CMOS STATIC RAM (E3-S-017-32)

GENERAL DESCRIPTION

The MSM5165LRS/JS is a 8192-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM5165LRS/JS is also a CMOS silicon gate device which requires very low power during standby (standby current of 100 \$\mu\$A) when there is no chip selection.

A byte system is adopted, and since there is pin compatibility with standard ultra-violet EPROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, CE, CE, and OE signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.


FEATURES


- Single 5V Supply
- \bullet 0° C \sim 70° C
- Low Power Dissipation Standby; 0.55 mW MAX Operation: 248 mW MAX
- High Speed (Equal Access and Cycle Time) 120 - 200 ns MAX
- Direct TTL Compatible. (Input and Output)

(MSM2764)

- 3-State Output
- Pin Compatible with
- 64K EPROM • 28-pin DIP PKG
- 32-pin PLCC







TRUTH TABLE

| Mode | CE, | CE ₂ | WE | ŌĒ | I/O Operation | |
|---------|-----|-----------------|----|----|---------------|--|
| | Н | × | X | × | High 7 | |
| Standby | × | L | × | x | High Z | |
| | L | н | Н | Н | High Z | |
| Read | L | н | Н | L | DOUT | |
| Wreite | L | н | L | × | DIN | |

X : H or L

ABSOLUTE MAXIMUM RATINGS

| Rating Symbol Va | | Value | Unit | Conditions | | |
|--------------------------------------|------|-------------------------------|------|----------------|--|--|
| Supply Voltage V _{CC} | | -0.3 to 7.0 | V | D 011D | | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | Respect to GND | | |
| Operating Temperature | Topr | 0 to 70 | °C | | | |
| Storage Temperature T _{stg} | | -55 to 150 | °C | | | |
| Power Dissipation | PD | 1.0 | W | Ta = 25°C | | |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------|--------|------|------|-----------------------|------|------------|
| Supply Voltage | Vcc | 4.5 | 5 | 5.5 | V | 5V ± 10% |
| Supply Voltage | VSS | | 0 | | ٧ | |
| Data Retention Voltage | Vccн | 2 | 5 | 5.5 | V | |
| 1 W-1 | VIH | 2.2 | | V _{CC} + 0.3 | V | 5V ± 10% |
| Input Voltage | VIL | -0.3 | | 0.8 | V | 5V ± 10% |
| Outrout Load | CL | | | 100 | pF | |
| Output Load | TTL | | | 1 | | 1 |

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| Da | S | | MSM5165 | L | 11 | T . 0 . mi |
|------------------------------|-------------------|------|---------|------|------|--|
| Paramter | Symbol | Min. | Тур. | Max. | Unit | Test Condition |
| Input Leakage Current | ILI | -1 | | 1 | μА | V _{IN} = 0 to V _{CC} |
| Output Leakage Current | ILO | -1 | | 1 | μА | $\overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL} \text{ or }$ $\overline{OE} = V_{IH}$ $V_{I/O} = 0 \text{ to } V_{CC}$ |
| Output | ∨он | 2.4 | | | V | I _{OH} = -1 mA |
| Voltage | VOL | | | 0.4 | V | I _{OL} = 2.1 mA |
| Standby Supply | Iccs | | 2 | 100 | μΑ | $\overline{CE}_1 \geqq V_{CC} - 0.2V, CE_2 \geqq V_{CC} - 0.2V \text{ or}$ $V_{1N} = 0 \text{ to } V_{CC}$ $CE_2 \leqq 0.2V$ $V_{1N} = 0 \text{ to } V_{CC}$ |
| Current | I _{CCS1} | | | 3 | mA | $\overline{CE}_1 = V_{1H}, CE_2 = V_{1L}$ $t_{Cyc} = Min, cycle$ |
| Operating Supply | ICCA | | | 1 | m A | T _{CYC} = Min, cycle |
| Current | | | | 15 | | T _{CYC} = 1 μs |

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|--|--|
| Input Pulse Level | V _{IH} =2.4V, V _{IL} =0.6V |
| Input Rise and Fall Times | 10 ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | C _L =100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$

| | Constant | MSM5 | 165-12 | MSM5 | 165-15 | MSM5 | 165-20 | Unit |
|---|-----------------|------|--------|------|--------|------|--------|------|
| Parameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Onit |
| Read Cycle Time | ^t RC | 120 | | 150 | | 200 | | ns |
| Address Access Time | tAC | | 120 | | 150 | | 200 | ns |
| Chip Enable Access Time | tco | | 120 | | 150 | | 200 | ns |
| Output Enable to Output Valid | ^t OE | | 60 | | 70 | | 90 | ns |
| Chip Selection to Output Active | tCX | 10 | | 10 | | 10 | | ns |
| Output Hold Time From Address Change | tOHA | 10 | | 15 | | 20 | | ns |
| Output Enable to Output Active | tox | 5 | | 5 | | 5 | | ns |
| Output 3-state from Output Disable | tOTD | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| Output 3-state from Chip Deselectio | n tCTD | 0 | 60 | 0 | 70 | 0 | 80 | ns |

READ CYCLE



Notes: 1. A Read occurs during the overlap of a low \overline{CE}_1 , a high CE_2 , a low \overline{OE} and a high \overline{WE} .

- t_{CX} is specified from CE₁, CE₂ or OE, whichever occurs last.
 t_{OTD} is specified from CE₁, CE₂ or OE, whichever occurs first.
- 4. toha and toto are specified by the time when DATA OUT is floating.


WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| | 0 | MSM5 | 165L-12 | MSM51 | 65L-15 | MSM51 | 165L-20 | Unit |
|---------------------------------|-----------------|------|---------|-------|--------|-------|---------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | twc | 120 | | 150 | | 200 | | ns |
| Address to Write Setup Time | tAS | 0 | | 0 | | 0 | | ns |
| Write Time | tw | 70 | | 90 | | 120 | | ns |
| Write Recovery Time | twR | 15 | | 15 | | 15 | | ns |
| Data Setup Time | tDS | 50 | | 60 | | 80 | | ns |
| Data Hold from Write Time | ^t DH | 0 | | 0 | | 0 | | ns |
| Output 3-State from Write | toTW | 0 | 40 | 0 | 50 | 0 | 60 | ns |
| Chip Selection to End of Write | tCW | 100 | | 120 | | 150 | | ns |
| Address Valid to End of Write | tAW | 100 | | 120 | | 150 | | ns |
| Output Active from End of Write | twx | 5 | | 5 | | 5 | | ns |

- Notes: 1. A Write Cycle occurs during the overlap of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
 - 2. OE may be both high and low in a Write Cycle.
 - 3. t_{AS} is specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs last.
 - 4. tw is an overlap time of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
 - 5. twR, tDS and tDH are specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs first.
 - 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
 - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.

WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS


 $(T_a = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|---------------------------|----------------|-----------------|------|------|------|---|
| VCC for Data Retention | Vccн | 2 | | | V | $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \ge V_{CC} - 0.2V$ |
| | 00.1 | | | | | CE₂ ≤ 0.2V |
| Data Retention Current | Іссн | | 1 | 50 | μА | $V_{CC} = 3V$, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \ge V_{CC} - 0.2V$ |
| | | | | | | V _{CC} = 3V, CE ₂ ≤0.2V |
| CS to Data Retention Time | ts∪ | 0 | | | ns | |
| Operation Recovery Time | t _R | ^t RC | | | ns | |

CE, CONTROL



CE, CONTROL



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{I/O} | | | 8 | pF |
| Input Capacitance | CIN | | | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.



OKI semiconductor

MSM5188US

16.384-WORD × 4-BIT HIGH SPEED STATIC CMOS RAM

GENERAL DESCRIPTION


The MSM5188 is a static CMOS RAM organized as 16384 words by 4 bits. It features 5V single power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary which makes this device very easy to use.

The MSM5188 is offered in a 22-pin slim package.

FEATURES

- Single 5V supply (±10%)
- Completely static operation
- Operating temperature range Ta = 0 to 70°C
- Low power dissipation

- Access time 45/55/70 ns MAX
- Direct TTL compatible (Input and output)
- 3-State output
- 22 pin DIP PKG (300 mil width)



-o Vcc

⊸ v_{ss}

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Condition | Value | Unit |
|-----------------------|-----------------|--------------------------|-------------|------|
| Supply Voltage | VCC | To 05%C Decreet to Vala | -0.3 to 7.0 | V |
| Input Voltage | V _{IN} | Ta = 25°C Respect to VSS | -0.3 to 7.0 | V |
| Power Dissipation | PD | Ta = 25°C | 1.0 | W |
| Operating Temperature | Topr | _ | 0 to +70 | °C |
| Storage Temperature | Tstg | - | −55 to +150 | °C |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol Conditions | | Min. | Тур. | Max. | Unit |
|-------------------|-------------------|------------------------|------|------|----------------------|------|
| Supply Voltage | VCC | _ | 4.5 | 5.0 | 5.5 | ٧ |
| "H" Input Voltage | V _{IH} | V 5V 1 100/ | 2.2 | _ | V _{CC} +0.3 | ٧ |
| "L" Input Voltage | VIL | $V_{CC} = 5V \pm 10\%$ | -0.3 | _ | 0.8 | ٧ |
| Output Load | CL | _ | _ | _ | 30 | pF |
| Output Load | N . | TTL Load | - | _ | 1 | |

^{*} When pulse width is equal to or smaller than 20 ns, V_{IH} max = V_{CC} + 1.0V, V_{IL} min = -1.0V.

DC CHARACTERISTICS

(V_{CC} = 5V \pm 10%, Ta = 0°C to 70°C)

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
|--------------------------|-------------------|---|------|------|------|------|
| Input Leakage Current | اتا | $VI = 0$ to V_{CC} | -1 | | 1 | μΑ |
| Output Leakage Current | LO | $\overline{CS} = V_{IH}$ VI/O = 0 to V_{CC} | -1 | | 1 | μΑ |
| "H" Output Voltage | V _{OH} | I _{OH} = -4 mA | 2.4 | | | ٧ |
| "L" Output Voltage | V _{OL} | I _{OL} = 8 mA | | | 0.4 | ٧ |
| Standby Supply Current | lccs | $ \overline{\text{CS}} \geqq \text{V}_{\text{CC}} - \text{0.2V} \\ \text{VIN} \leqq \text{0.2V OR} \\ \text{VIN} \geqq \text{V}_{\text{CC}} - \text{0.2V} $ | | | 2 | mA |
| | Iccs ₁ | $\overline{CS} = V_{IH}$ $T_{CYC} = \min \text{ cycle}$ | | | 18 | mA |
| Operating Supply Current | ICCA | Min cycle | | | 110 | mA |

CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|-------------------|------------------|-----------------------|------|------|------|
| Input Capacitance | CI | $V_{\parallel} = 0V$ | | 6 | pF |
| I/O Capacitance | C _{I/O} | V _{I/O} = 0V | | 8 | pF |

AC CHARACTERISTICS TEST CONDITIONS


| Parameter | Conditions |
|-------------------------------------|---------------------------------|
| Input Pulse Level | $V_{IH} = 3.0V$, $V_{IL} = 0V$ |
| Input Rise and Fall Times | 5 ns |
| Input/Output Timing Reference Level | 1.5V |
| Output Load | CL = 30 pF, 1TTL GATE |


READ CYCLE

 $(V_{CC} = 5V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

| Parameter | Symbol | 518 | 8-45 | 518 | 5188-55 | | 5188-70 | |
|---|-----------------|------|------|------|---------|------|---------|------|
| rarameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | TRC | | 45 | | 55 | | 70 | ns |
| Address Access Time | T _{AC} | | 45 | | 55 | | 70 | ns |
| Chip Select Access Time | T _{CO} | | 45 | | 55 | | 70 | ns |
| Chip Selection to Output Active | T _{CX} | 5 | | 5 | | 5 | | ns |
| Output Hold Time from Address Change | ТОНА | 5 | | 5 | | 5 | | ns |
| Output 3-state from Deselection | TOTD | 0 | 25 | 0 | 30 | 0 | 30 | ns |
| Chip Selection to Power up Time | T _{PU} | 0 | | 0 | | 0 | | ns |
| Chip Deselection to Power Down Time | T _{PD} | 0 | 45 | 0 | 55 | 0 | 70 | ns |

Notes: 1. Read Condition: During the overlap of a low CS and a high WE.
 T_{CX} and T_{OTD} are measured ±200 mV from steady state voltage with specified loading in Figure 2.





Note: Cl includes scope and jig.

Figure 1 **Output Load**

Figure 2 Output Load

WRITE CYCLE


 $(V_{CC} = 5V \pm 10\%, Ta = 0^{\circ}C \text{ to } 70^{\circ}C)$

| Parameter | Symbol | 5188 | 3-45 | 518 | 8-55 | 518 | 8-70 | Limit |
|---------------------------------|-----------------|------|------|------|------|------|------|-------|
| rarameter | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | Twc | 45 | | 55 | | 70 | | ns |
| Chip Selection to End of Write | T _{CW} | 40 | | 45 | | 55 | | ns |
| Address Valid to End of Write | T _{AW} | 40 | | 45 | | 55 | | ns |
| Address to Write Setup Time | TAS | 0 | | 0 | | 0 | | ns |
| Write Time | TW | 30 | | 35 | | 40 | | ns |
| Write Recovery Time | T _{WR} | 5 | | 10 | | 10 | | ns |
| Data Setup Time | TDS | 25 | | 25 | | 30 | | ns |
| Data Hold from Write Time | T _{DH} | 0 | | 0 | | 0 | | ns |
| Output 3-state from Write | TOTW | 0 | 25 | 0 | 25 | 0 | 30 | ns |
| Output Active from End of Write | T _{OW} | 0 | | 0 | | 0 | | ns |


Notes: 1. Write condition: During the overlap of a low \overline{CS} and a low \overline{WE} .

- 2. T_{AS} is specified from a low \overline{CS} or a low \overline{WE} , whichever occurs last after the address is set.
- T_W is an overlap time of a low CS and a low WE.
 T_{WR}, T_{DS} and T_{DH} are specified from a high CS or a high WE, whichever occurs first.
- 5. T_{OTW} and T_{OW} are measured ± 200 mV from steady state voltage with specified loading in Figure 2.
- 6. When I/O pins are Data output mode, don't force inverse input signals to those pins.

READ CYCLE TIMING 1







MSM51257RS/JS

32.768-WORD x 8-BIT CMOS STATIC RAM

GENERAL DESCRIPTION

The MSM51257RS/JS is a 32768-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM51257RS/JS is also a CMOS silicon gate device which requires very low power during standby (standby current of 1mA) when there is no chip selection.

TS and OE signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expan-

FFATURES


- Single 5V Supply
- \bullet 0°C \sim 70°C
- Low Power Dissipation
 Standby; 5.5 mW MAX
 Operation; 385mW MAX


sion and bus line control etc.

- High Speed (Equal Access and Cycle Time)
 85-120 ns MAX
- Direct TTL Compatible, (Input and Output)

Teliminary

- 3-State Output
- 28-pin DIP PKG
- 32-pin PLCC





TRUTH TABLE

| Mode | cs | WE | ŌĒ | I/O Operation |
|---------|---------------|----|----|---------------|
| Standby | Н | x | × | High Z |
| | L | н | н | High Z |
| Read | L | Н | L | POUT |
| Wreite | L | L | x | DIN |

X:HorL

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|-------------------------------|------|----------------|--|
| Supply Voltage | Vcc | -0.3 to 7.0 | V | | |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | ٧ | Respect to GND | |
| Operating Temperature | Topr | 0 to 70 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | |
| Power Dissipation | PD | 1.0 | w | Ta = 25°C | |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|----------------|--------|------|------|-----------------------|------|------------|
| Supply Voltage | Vcc | 4.5 | 5 | 5.5 | ٧ | 5V ± 10% |
| Supply Voltage | Vss | | 0 | | ٧ | |
| | ViH | 2.2 | | V _{CC} + 0.3 | V | 5V ± 10% |
| Input Voltage | VIL | -0.3 | | 0.8 | ٧ | 30 ± 10% |
| Output Load | CL | | | 100 | pF | |
| Output Load | TTL | | | 1 | | |

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| Paramter | S | | MSM5128 | 57 | | T . 0 |
|--------------------------------|-------------------|------|---------|------|------|--|
| raramter | Symbol | Min. | Typ. | Max. | Unit | Test Condition |
| Input Leakage Current | ¹ LI | -1 | | 1 | μΑ | V _{IN} = 0 to V _{CC} |
| Output Leakage Current | ILO | -1 | | 1 | μА | CS = V _{IH} or OE = V _{IH} V _{I/O} = 0 to V _{CC} |
| Output | Voн | 2.4 | | | V | I _{OH} = -1 mA |
| Voltage | VOL | | | 0.4 | V | I _{OL} = 2.1 mA |
| Standby Supply | lccs | | 0.02 | 1 | mA | $\overline{CS} \stackrel{\geq}{\geq} V_{CC} - 0.2V$ $V_{IN} = 0 \text{ to } V_{CC}$ |
| Current | I _{CCS1} | | | 3 | mA | CS = V _{IH} t _{cyc} = Min, cycle |
| Operating Supply Current | ICCA | | | 70 | mA | MIN CYCLE |

AC CHARACTERISTICS

Test Condition


| Parameter | Conditions |
|--|--|
| Input Pulse Level | V _{IH} = 2.4V, V _{IL} = 0.6V |
| Input Rise and Fall Times | 5ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | C _L =100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$

| Parameter | Symbol | MSM51257-85 | | MSM51257-10 | | MSM51257-12 | | Unit |
|---|--------|-------------|------|-------------|------|-------------|------|------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | tRC | 85 | | 100 | | 120 | | ns |
| Address Access Time | tAC | | 85 | | 100 | | 120 | ns |
| Chip Enable Access Time | tco | | 85 | | 100 | | 120 | ns |
| Output Enable to Output Valid | tOE | | 45 | | 50 | | 60 | ns |
| Chip Selection to Output Active | tcx | 10 | | 10 | | 10 | | ns |
| Output Hold Time From Address Change | tOHA | 5 | | 10 | | 10 | | ns |
| Output 3-state from Deselection | tOTD | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Output Enable to Output Active | tox | 5 | | 5 | | 5 | | ns |

READ CYCLE



WRITE CYCLE

 $(V_{cc} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| ltem | Sumb at | MSM51257-85 | | MSM51257-10 | | MSM51257-12 | | |
|---------------------------------|-----------------|-------------|------|-------------|------|-------------|------|------|
| | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | twc | 85 | | 100 | | 120 | | ns |
| Address to Write Setup Time | tAS | 0 | | 0 | | 0 | | ns |
| Write Time | tw | 65 | | 75 | | 90 | | ns |
| Write Recovery Time | twR | 5 | | 10 | | 10 | | ns |
| Data Setup Time | t _{DS} | 35 | | 40 | | 50 | | ns |
| Data Hold from Write Time | tDH | 0 | | 0 | | 0 | | ns |
| Output 3-State from Write | toTW | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Chip Selection to End of Write | tcw | 75 | | 90 | | 100 | | ns |
| Address Valid to End of Write | ^t AW | 75 | | 90 | | 100 | | ns |
| Output Active from End of Write | twx | 5 | | 5 | | 15 | | ns |


-

Notes:

- 1. A Write Cycle occurs during the overlap of a low CS, and a low WE.
- 2. $\overline{\text{OE}}$ may be both high and low in a Write Cycle.
- 3. tas is specified from CS or WE, whichever occurs last.
- 4. tw is an overlap time of a low CS, and a low WE.
- 5. twn tps and tph are specified from CS or WE, whichever occurs first.
- 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are Data output mode, don't force inverse signal to those pins.



WRITE CYCLE



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{I/O} | | | 8 | pF |
| Input Capacitance | CIN | | | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.

MSM51257LRS/JS

32.768-WORD x 8-BIT CMOS STATIC RAM

GENERAL DESCRIPTION

The MSM51257LRS/JS is a 32768-word by 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL input/output compatibility. Since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to use. The MSM51257LRS/JS is also a CMOS silicon gate device which requires very low power during standby (standby current of 100μ A) when there is no chip selection.


 $\overline{\text{CS}}$ and $\overline{\text{OE}}$ signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.


FEATURES

- Single 5V Supply
- 0°C ~ 70°C
- Low Power Dissipation
 Standby: 0.55 mW MAX
 - Operation; 385 mW MAX
- High Speed (Equal Access and Cycle Time)
 85-120 ns MAX
- Direct TTL Compatible. (Input and Output)

Preliminary

- 3-State Output
- 28-nin DIP PKG
- 32-pin PLCC





TRUTH TABLE

| Mode | cs | WE | ŌĒ | I/O Operation |
|---------|----|----|----|---------------|
| Standby | Н | × | х | High Z |
| | L | Н | н | High Z |
| Read | L | н | L | DOUT |
| Wreite | L | L | х | DIN |

X : H or L

ABSOLUTE MAXIMUM RATINGS

| Rating | Symbol | Value | Unit | Conditions |
|-----------------------|------------------|-------------------------------|------|----------------|
| Supply Voltage | Vcc | -0.3 to 7.0 | V | 5 6115 |
| Input Voltage | VIN | -0.3 to V _{CC} + 0.3 | V | Respect to GND |
| Operating Temperature | Topr | 0 to 70 | °C | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | |
| Power Dissipation | PD | 1.0 | W | Ta = 25°C |

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------|------------------|------|------|-----------------------|------|------------|
| 0 | Vcc | 4.5 | 5 | 5.5 | ٧ | 5V ± 10% |
| Supply Voltage | VSS | | 0 | | ٧ | |
| Data Retention Voltage | V _{ccH} | 2 | 5 | 5.5 | ٧ | |
| I Vales | VIH | 2.2 | | V _{CC} + 0.3 | V | 5V ± 10% |
| Input Voltage | VIL | -0.3 | | 0.8 | V | 30 ± 10% |
| Output Load | CL | | | 100 | pF | |
| Output Load | TTL | | | 1 | | 1 |

9

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

| Paramter | Sumbal | | MSM5125 | 57 | 11-1 | T . 0 |
|--------------------------------|-----------------|------|---------|------|------|--|
| ratatitet | Symbol | Min. | Тур. | Max. | Unit | Test Condition |
| Input Leakage Current | l _{Ll} | -1 | | 1 | μΑ | V _{IN} = 0 to V _{CC} |
| Output Leakage Current | ILO | -1 | | 1 | μА | CS = V _{IH} or OE = V _{IH} V _{I/O} = 0 to V _{CC} |
| Output | ∨он | 2.4 | | | V | I _{OH} = -1 mA |
| Voltage | VOL | | | 0.4 | V | I _{OL} = 2.1 mA |
| Standby Supply | ¹ccs | | 2 | 100 | μΑ | $\overline{CS} \ge V_{CC} - 0.2V$ $V_{IN} = 0 \text{ to } V_{CC}$ |
| Current | ICCS1 | | | 3 | mA | CS = V _{IH} , |
| Operating Supply Current | ICCA | | | 70 | mA | MIN CYCLE |

AC CHARACTERISTICS

Test Condition

| Parameter | Conditions |
|--|--|
| Input Pulse Level | V _{IH} = 2.4V, V _{IL} = 0.6V |
| Input Rise and Fall Times | 5ns |
| Input and Output Timing Reference Level | 1.5V |
| Output Load | C _L =100 pF, 1 TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$

| Parameter | Combat | MSM51 | 257L-85 | MSM51257L-10 | | MSM51257L-12 | | Unit |
|---|--------|-------|---------|--------------|------|--------------|------|------|
| | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Read Cycle Time | tRC | 85 | | 100 | | 120 | | ns |
| Address Access Time | tAC | | 85 | | 100 | | 120 | ns |
| Chip Enable Access Time | tCO | | 85 | | 100 | | 120 | ns |
| Output Enable to Output Valid | tOE | | 45 | | 50 | | 60 | ns |
| Chip Selection to Output Active | tcx | 10 | | 10 | | 10 | | ns |
| Output Hold Time From Address Change | tOHA | 5 | | 10 | | 10 | | ns |
| Output 3-state from Deselection | tOTD | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Output Enable to Output Active | tox | 5 | | 5 | | 5 | | ns |

Notes: 1. A Read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and ahigh \overline{WE} .

DATA OUT VALID

- 2. tCX is specified from $\overline{\text{CS}}$ or $\overline{\text{OE}}$, whichever occurs last.
- 3. tOTD is specified from \overline{CS} or \overline{OE} , whichever occurs first.
- 4. toha and toto are specified by the time when DATA OUT is floating.

WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$


| | | MSM51 | MSM51257L-85 MSM51257L-10 | | | MSM51 | 257L-12 | |
|---------------------------------|------------------|-------|---------------------------|------|------|-------|---------|------|
| Item | Symbol | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Write Cycle Time | twc | 85 | | 100 | | 120 | | ns |
| Address to Write Setup Time | tAS | 0 | | 0 | | 0 | | ns |
| Write Time | tw | 65 | | 75 | | 90 | | ns |
| Write Recovery Time | twR | 5 | | 10 | | 10 | | ns |
| Data Setup Time | t _D S | 35 | | 40 | | 50 | | ns |
| Data Hold from Write Time | †DH | 0 | | 0 | | 0 | | ns |
| Output 3-State from Write | toTW | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Chip Selection to End of Write | tcw | 75 | | 90 | | 100 | | ns |
| Address Valid to End of Write | tAW | 75 | | 90 | | 100 | | ns |
| Output Active from End of Write | twx | 5 | | 5 | | ∣5 | | ns |

Notes:

- 1. A Write Cycle occurs during the overlap of a low \overline{CS} , and a low \overline{WE} .
- 2. OE may be both high and low in a Write Cycle.
- 3. t_{AS} is specified from \overline{CS} or \overline{WE} , whichever occurs last.
- tw is an overlap time of a low CS, and a low WE.
- 5. tWR, tDS and tDH are specified from CS or WE, whichever occurs first.
- 6. toTw is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are Data output mode, don't force inverse signal to those pins.



WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted})$

| Parameter | Symbol | Min. | Тур. | Max. | Unit | Conditions |
|------------------------------------|----------------|------|------|------|------|---|
| V _{CC} for Data Retention | Vссн | 2 | | | v | $\overline{CS} \ge V_{CC} - 0.2V$ |
| Data Retention Current | ГССН | | 1 | 50 | μА | $V_{CC} = 3V$, $\overline{CS} \ge V_{CC} - 0.2V$ |
| CS to Data Retention Time | tsu | 0 | | | ns | |
| Operation Recovery Time | t _R | tRC | | | ns | |

CS CONTROL




CAPACITANCE

(Ta = 25°C, f = 1MHz)

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------------|------------------|------|------|------|------|
| Input/Output Capacitance | C _{I/O} | | | 8 | pF |
| Input Capacitance | CIN | | | 6 | pF |

Note: This parameter is periodically sampled and not 100% tested.



MSM3864RS

8.192 WORD x 8 BIT MASK ROM

GENERAL DESCRIPTION


The MSM3864RS is an N-channel silicon gate MOS device MASK ROM with a 8,192 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

As it provides CE, OE, and CS as the control signal, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expansion of memory and bus line control.

FEATURES

- 5V single power supply
- 8,192 words x 8 bits
- Access time: 250 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| Rating | Symbol | Value | Unit | Conditions |
|-----------------------|------------------|------------|------|----------------------------|
| Power Supply Voltage | Vcc | -0.5 to 7 | V | Respect to V _{ss} |
| Input Voltage | VI | -0.5 to 7 | V | Respect to V _{ss} |
| Output Voltage | v _O | -0.5 to 7 | V | Respect to V _{ss} |
| Power Dissipation | PD | 1 | w | Per package |
| Operating Temperature | T _{opr} | 0 to 70 | °C | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | |

OPERATING CONDITION AND DC CHARACTERISTICS

| D | C | Managarian Constitution | | Rating | | 1.1 | |
|------------------------|-----------------|---|------|--------|------|------|--|
| Parameter | Symbol | Symbol Measuring Condition | | Тур. | Max. | Unit | |
| Bauer Supply Valtage | V _{cc} | _ | 4.5 | 5 | 5.5 | ٧ | |
| Power Supply Voltage | V _{ss} | _ | 0 | 0 | 0 | ٧ | |
| Innut Cinnal Laval | VIH | _ | 2 | 5 | 6 | ٧ | |
| Input Signal Level | ViL | _ | -0.5 | 0 | 0.8 | ٧ | |
| Output Signal Level | Voн | I _{OH} = -400 μA | 2.4 | _ | Vcc | V | |
| Output Signal Level | VOL | I _{OL} = 2.1 mA | | _ | 0.4 | ٧ | |
| Input Leakage Current | 1LI | V _I = 0V or V _{CC} | -10 | - | 10 | μА | |
| Output Leakage Current | ILO | V _O = 0V or Vcc Chip not selected | -10 | _ | 10 | μА | |
| Power Supply Current | Icc | Vcc = Max. I _O = 0 mA | - | _ | 100 | mA | |
| rower Supply Current | Iccs | Vcc = Max. CE = V _{IH} , I _O = 0 mA | _ | - | 30 | mA | |
| Peak Power ON Current | lpo | Vcc = GND ~ Vcc Min. CE = V _{cc} or V _{IH} | _ | _ | 60 | mA | |
| Operating Temperature | Topr | _ | 0 | - | 70 | °c | |

AC CHARACTERISTICS

TIMING CONDITIONS


| Parameter | Conditions | | |
|--------------------------------|---|--|--|
| Input Signal Level | V _{IH} =2.4V V _{IL} =0.6V | | |
| Input Rising, Falling Time | tr=tf=15 ns | | |
| T | Input Voltage=1.5V | | |
| Timing Measuring Point Voltage | Output Voltage=0.8V & 2.0V | | |
| Loading Condition | C _L =100 pF + 1 TTL | | |

READ CYCLE


 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

| _ | | Spec | ification \ | √alue | | |
|-------------------------|----------------|------|-------------|-------|------|---------|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | t _c | 250 | _ | | ns | |
| Address Access Time | tAA | _ | - | 250 | ns | |
| Chip Enable Access Time | †ACE | _ | | 250 | ns | |
| Output Delay Time | tco | - | _ | 100 | ns | |
| Output Setting Time | tLZ | 10 | _ | _ | ns | |
| Output Disable Time | tHZ | 10 | _ | 100 | ns | |
| Output Retaining Time | tOH | 10 | _ | - | ns | |
| Power Up Time | tPU | 0 | _ | | ns | |
| Power Down Time | tPD | _ | _ | 100 | ns | |

1) READ CYCLE-1 (1)



2) READ CYCLE-2⁽²⁾





Notes: (1) \overline{CE} is "L" level.

- (2) The address is decided at the same time as or ahead of \overline{CE} "L" level.
- (3) The OE and CS are shown in the negative logic here, however the active level is freely selected.
- (4) t_{1 7} is determined by the later level, \overline{CE} "L"/ \overline{CS} "L" or \overline{OE} "L". t_{Hz} is determined by the earlier \overline{CE} "H" or \overline{OE} "H".

While, the shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Specification Value | | Unit | Remarks | |
|--------------------|--------|------------------------|------|------|--------------------|--|
| | | Min. | Max. | | | |
| Input Capacitance | CI | | 8 | pF | V _I =0V | |
| Output Capacitance | co | | 10 | pF | V _O =0V | |

MSM38128ARS

16.384 WORD x 8 BIT MASK ROM (E3-S-028-32)

GENERAL DESCRIPTION


The MSM38128ARS is an N-channel silicon gate MOS device MASK ROM with a 16,384 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

As it provides CE, OE, and CS as the control signal, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 5V single power supply
- 16384 words x 8 bits
- Access time: 250 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



9

ABSOLUTE MAXIMUM RATINGS

 $(Ta = 25^{\circ}C)$

| Rating | Symbol | Value | Unit | Conditions |
|-----------------------|------------------|------------|------|----------------------------|
| Power Supply Voltage | Vcc | -0.5 to 7 | V | Respect to V _{ss} |
| Input Voltage | V _I | -0.5 to 7 | V | Respect to V _{ss} |
| Output Voltage | v _o | -0.5 to 7 | V | Respect to V _{ss} |
| Power Dissipation | PD | 1 | w | Per package |
| Operating Temperature | T _{opr} | 0 to 70 | °C | |
| Storage Temperature | T _{stg} | ~55 to 150 | °C | |

OPERATING CONDITION AND DC CHARACTERISTICS

| D | 0 | Symbol Measuring Condition | | Unit | | |
|------------------------|----------------------------|---|------|-----------|-----|------|
| Parameter | Symbol Measuring Condition | | Min. | Typ. Max. | | Unit |
| D C | V _{cc} | _ | 4.5 | 5 | 5.5 | V |
| Power Supply Voltage | V _{ss} | _ | 0 | 0 | 0 | V |
| | VIH | _ | 2 | 5 | 6 | V |
| Input Signal Level | VIL | _ | -0.5 | 0 | 0.8 | V |
| 0 | Voн | Ι _{ΟΗ} = -400 μΑ | 2.4 | | Vcc | V |
| Output Signal Level | VOL | I _{OL} = 2.1 mA | | - | 0.4 | ٧ |
| Input Leakage Current | ILI | V _I = 0V or V _{cc} | -10 | - | 10 | μА |
| Output Leakage Current | lLO | V _O = 0V or Vcc Chip not selected | -10 | - | 10 | μА |
| Danier Complex Comment | Icc | Vcc = Max. IO = 0 mA | _ | _ | 100 | mA |
| Power Supply Current | Iccs | Vcc = Max. | - | _ | 30 | mA |
| Peak Power ON Current | lpo | $Vcc = GND \sim Vcc Min.$ $\overline{CE} = V_{cc} \text{ or } V_{IH}$ | - | _ | 60 | mA |
| Operating Temperature | Topr | _ | 0 | _ | 70 | °c |

AC CHARACTERISTICS

TIMING CONDITIONS


| Parameter | Conditions | |
|--------------------------------|---|--|
| Input Signal Level | V _{IH} =2.4V V _{IL} =0.6V | |
| Input Rising, Falling Time | tr=tf=15 ns | |
| Timing | Input Voltage=1.5V | |
| Timing Measuring Point Voltage | Output Voltage=0.8V & 2.0\ | |
| Loading Condition | C _L =100 pF + 1 TTL | |

READ CYCLE


 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

| | | Spec | ification \ | /alue | | |
|----------------------------|----------------|------|-------------|-------|------|---------|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | t _c | 250 | _ | | ns | |
| Address Access Time | tAA | _ | _ | 250 | ns | |
| Chip Enable Access Time | †ACE | - | - | 250 | ns | |
| Output Delay Time | tco | - | - | 100 | ns | |
| Output Setting Time | tLZ | 10 | _ | _ | ns | |
| Output Disable Time | tHZ | 10 | _ | 100 | ns | |
| Output Retaining Time | tOH | 10 | _ | - | ns | |
| Power Up Time | tpU | 0 | _ | | ns | |
| Power Down Time | tPD | _ | _ | 100 | ns | |

1) READ CYCLE-1(1)



2) READ CYCLE-2⁽²⁾



9

Notes: (1) CE is "L" level.

- (2) The address is decided at the same time as or ahead of CE "L" level.
- (3) The OE and CS are shown in the negative logic here, however the active level is freely selected.
- (4) t_{Lz} is determined by the later level, \overline{CE} "L"/ \overline{CS} "L" or \overline{OE} "L".

thz is determined by the earlier CE "H"/CS "H" or OE "H".

While, tHz shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Specification Value | | Unit | Remarks |
|--------------------|--------|------------------------|------|------|--------------------|
| | | Min. | Max. | | |
| Input Capacitance | CI | | 8 | pF | V _I =0V |
| Output Capacitance | co | | 10 | pF | VO=0V |

MSM38256RS

32768 WORD x 8 BIT MASK ROM (E3-S-029-32)


GENERAL DESCRIPTION

The MSM38256RS is an N-channel silicon gate MOS device ROM with a 32,768 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides CE, CS and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 32768 words x 8 bits
- 5V single power supply
- Access time: 250 ns MAX
- Input/output TTL compatible
 - 3-state output
- Power down mode
- 28-pin DIP



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|------------|------|----------------------------|--|
| Power Supply Voltage | Vcc | -0.5 to 7 | V | | |
| Input Voltage | VI | -0.5 to 7 | V | Respect to V _{SS} | |
| Output Voltage | v _o | -0.5 to 7 | V | | |
| Operating Temperature | Topr | 0 to 70 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | |

OPERATING CONDITION AND DC CHARACTERISTICS

| D | | Sumbal Manusias Condition | | 11-14 | | |
|------------------------|----------------------------|---|------|-------|------|------|
| Parameter | Symbol Measuring Condition | | Min. | Тур. | Max. | Unit |
| Daniel Caralia Malaaa | V _{cc} | | 4.5 | 5 | 5.5 | V |
| Power Supply Voltage | V _{ss} | | 0 | 0 | 0 | V |
| I Ci I I | VIH | | 2 | 5 | 6 | V |
| Input Signal Level | VIL | | -0.5 | 0 | 0.8 | V |
| Output Signal Level | Voн | I _{OH} = -400 μA | 2.4 | | Vcc | V |
| | VOL | I _{OL} = 2.1 mA | | | 0.4 | V |
| Input Leakage Current | ILI | V _I = 0V or V _{CC} | -10 | | 10 | μΑ |
| Output Leakage Current | ILO | V _O = 0V or Vcc Chip not selected | -10 | | 10 | μА |
| Barrow Supply Correct | Icc | Vcc = Max. IO = 0 mA | | | 120 | mA |
| Power Supply Current | Iccs | Vcc = Max. | | | 30 | mA |
| Peak Power ON Current | lpo | Vcc = GND ~ Vcc Min. CE = V _{CC} or V _{IH} | | | 60 | mA |
| Operating Temperature | Topr | | 0 | | 70 | °c |

AC CHARACTERISTICS

TIMING CONDITIONS


| Parameter | Conditions | | |
|--------------------------------|---|--|--|
| Input Signal Level | V _{IH} =2.4V V _{IL} =0.6V | | |
| Input Rising, Falling Time | tr=tf=15 ns | | |
| Timing Manusing Daine Walter | Input Voltage=1.5V | | |
| Timing Measuring Point Voltage | Output Voltage=0.8 & 2.0V | | |
| Loading Condition | C _L =100 pF + 1 TTL | | |

READ CYCLE


 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

| | 0 | Specification Value | | 11-14 | Dame auto | |
|-----------------------|----------------|---------------------|------|-------|-----------|---------|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | t _c | 250 | | | ns | |
| Address Access Time | tAA | | | 250 | ns | |
| Chip Enable | | | | 250 | ns | |
| Access Time | †ACE | | | 250 | 115 | |
| Output Delay Time | tco | | | 100 | ns | |
| Output Setting Time | tLZ | 10 | | | ns | |
| Output Disable Time | tHZ | 10 | | 100 | ns | |
| Output Retaining Time | tОН | 10 | | | ns | |
| Power Up Time | tPU | 0 | | | ns | |
| Power Down Time | tPD | | | 100 | ns | |

1) READ CYCLE-1 (1)



2) READ CYCLE-2⁽²⁾



9

Notes: (1) CE is "L" level.

(2) The address is decided at the same time as or ahead of $\overline{\text{CE}}$ "L" level.

(3) \overline{OE} and \overline{CS} are shown in the negative logic here, however the active level is freely selected.

(4) tco and tLZ are determined by the later CE "L", OE "L" or CS "L".

the is determined by the earlier \overline{CE} "H", \overline{OE} "H" or \overline{CS} "H".

tHz shows time until floating therefore it is not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Specification Value | | Unit | Remarks |
|--------------------|--------|------------------------|------|------|--------------------|
| | | Min. | Max. | 1 | |
| Input Capacitance | CI | | 8 | pF | V _I =0V |
| Output Capacitance | co | | 10 | pF | V _O =0V |

MSM38256ARS

32768 WORD x 8 BIT MASK ROM (E3-S-030-32)

GENERAL DESCRIPTION


The MSM38256ARS is an N-channel silicon gate E/DMOS device ROM with a 32,768 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 6mA (max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides CE, OE, CS signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 32768 words x 8 bits
- 5V single power supply
- Access time: 150 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



9

Note: CS active level is specified by customers.

ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| Rating | Symbol | Value | Unit | Conditions | |
|-----------------------|------------------|------------|------|----------------------------|--|
| Power Supply Voltage | Vcc | -0.5 to 7 | V | Respect to V _{SS} | |
| Input Voltage | V _I | -0.5 to 7 | V | | |
| Output Voltage | v _o | -0.5 to 7 | V | | |
| Operating Temperature | Topr | 0 to 70 | °C | | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | | |
| Power Dissipation | PD | 1.0 | w | Per package | |

OPERATING CONDITION AND DC CHARACTERISTICS

| Parameter | Cumahasi | Manageria Conditions | | | 11.2 | | |
|-------------------------|-----------------------------|--|------|------|-----------------|-------|--|
| i arameter | Symbol Measuring Conditions | | Min. | Тур. | Max. | Unit | |
| Boune Supply Voltage | V _{cc} | | 4.5 | 5 | 5.5 | ٧ | |
| Power Supply Voltage | V _{ss} | | 0 | 0 | 0 | ٧ | |
| "H" Input Signal Level | VIH | | 2.2 | 5 | 6 | V | |
| "L" Input Signal Level | VIL | | -0.5 | 0 | 0.8 | V | |
| "H" Output Signal Level | Voн | I _{OH} = -400 μA | 2.4 | | V _{cc} | ٧ | |
| "L" Output Signal Level | VOL | I _{OL} = 2.1 mA | | | 0.4 | V | |
| Input Leakage Current | ILI | V _I = 0V or V _{CC} | -10 | | 10 | μΑ | |
| Output Leakage Current | ILO | V _O = 0V or V _{cc} Chip not selected | -10 | | 10 | μΑ | |
| Barrey Create Create | I _{cc} | V _{cc} = Max. I _O = 0 mA | | | 60 | mA | |
| Power Supply Current | I _{ccs} | V _{CC} = Max. | | | 6 | mA | |
| Peak Power On Current | Ipo | V_{CC} = GND $\sim V_{CC}$ Min. CE = V_{CC} or V_{IH} | | | 60 | mA | |
| Operating Temperature | Topr | | 0 | | 70 | °C | |
| Load Capacitance | CL | | | | 100 | pF | |
| Fan Out | N | TTL Load | | | 1 | Piece | |

AC CHARACTERISTICS

TIMING CONDITIONS


| Parameter | Conditions | |
|--------------------------------|---|--|
| Input Signal Level | V _{IH} =2.4V V _{IL} =0.6V | |
| Input Rising, Falling Time | tr=tf=15 ns | |
| Timing Managing Paint Valence | Input Voltage=1.5V | |
| Timing Measuring Point Voltage | Output Voltage=0.8 & 2.0V | |
| Loading Condition | C _L =100 pF + 1 TTL | |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$


| Parameter | 0 | Spec | ification \ | Value | Unit | Domonto. |
|-----------------------|----------------|------|-------------|-------|------|----------|
| | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | t _c | 150 | | | ns | |
| Address Access Time | tAA | | | 150 | ns | |
| Chip Enable | 1 | | | 150 | ns | |
| Access Time | tACE | | | 100 | 113 | |
| Output Delay Time | tco | | | 50 | ns | |
| Output Setting Time | tLZ | 10 | | | ns | |
| Output Disable Time | tHZ | 10 | | 50 | ns | |
| Output Retaining Time | tон | 10 | | | ns | |
| Power Up Time | tPU | 0 | | | ns | |
| Power Down Time | tPD | | | 100 | ns | |

1) READ CYCLE-1 (1)



2) READ CYCLE-2⁽²⁾





- Notes: (1) CE is "L" level.
 - (2) The address is decided at the same time as or ahead of CE "L" level.
 - (3) $\overline{\text{CS}}$ are shown in the negative logic here, however the active level is freely selected.
 - (4) tco and tLZ are determined by the later CE "L", OE "L" or CS "L".

thz is determined by the earlier \overline{CE} "H", \overline{OE} "H" or \overline{CS} "H".

tHz shows time until floating therefore it is not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter Symbo | Symbol | | fication alue | Unit | Remarks | |
|--------------------|--------|------|------------------|------|--------------------|--|
| | | Min. | Max. | | | |
| Input Capacitance | CI | | 8 | pF | V _I =0V | |
| Output Capacitance | co | | 6 | pF | V0=0V | |

OKI semiconductor

MSM38512RS

65536 WORD x 8 BIT MASK ROM

GENERAL DESCRIPTION

The MSM38512RS is an N-channel silicon gate E/DMOS device ROM with a 65,536 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 10mA(max) when the chip is not selected. The application of a byte system and the pin compatibility with standard UV EPROMs make the device most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.


Since it provides \overline{CE} , \overline{OE} , signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

512k bits: 65,536 words x 8 bit
high speed: access time 200 ns max
low power: active current 60 mA max

standby current 10 mA max

- wide tolerance operating: Vcc = 5 V ± 10 %
- fully static operating: using no clock
- fully TTL compatible
- pin compatible to 512k EPROM
- packaged to 28 pins plastic
- fabricated with 2um NMOS silicon gate technology





ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| Rating | Symbol | Value | Unit | Conditions |
|-----------------------|------------------|------------|------|----------------|
| Power Supply Voltage | Vcc | -0.5 to 7 | V | Respect to VSS |
| Input Voltage | VI | -0.5 to 7 | V | Respect to VSS |
| Output Voltage | Vo | -0.5 to 7 | V | Respect to VSS |
| Power Dissipation | PD | 1 | w | Par package |
| Operating Temperature | Topr | 0 to 70 | °c | |
| Storage Temperature | T _{stg} | -55 to 150 | °C | |

OPERATING CONDITION AND DC CHARACTERISTICS

| Parameter | Constant | Manager Constitution | | Rating | | | |
|----------------------|----------------------------|-------------------------------------|------|--------|------|------|--|
| rarameter | Symbol Measuring Condition | | Min. | Тур. | Max. | Unit | |
| Power Supply Voltage | Vcc | _ | 4.5 | 5 | 5.5 | V | |
| | Vss | _ | 0 | 0 | 0 | V | |
| Innut Cincal I and | VIH | | 2.2 | _ | 6 | V | |
| Input Signal Level | VIL | _ | -0.3 | _ | 0.8 | ٧ | |
| Output Signal Lavel | Voн | IOH = -400 μA | 2.4 | _ | _ | ٧ | |
| Output Signal Level | VoL | IOL = 2.1 mA | _ | - | 0.4 | V | |
| Input Leak Current | I _{LI} | VI = 0V or VCC | -10 | _ | 10 | μΑ | |
| Output Leak Current | lro | VO = 0V or VCC Chip not selected | -10 | _ | 10 | μΑ | |
| Danier Supply Compan | lcc | | _ | _ | 60 | mA | |
| Power Supply Current | Iccs | | _ | _ | 10 | mA | |

AC CHARACTERISTICS


TIMING CONDITIONS

| Parameter | Conditions | | |
|--------------------------------|---|--|--|
| Input Signal Level | V _{IH} 2.4V, V _{IL} 0.6 V | | |
| Input Rising, Falling Time | tr = tf = 15 ns | | |
| Timing Manusius Daine Valence | Input Voltage = 1.5V | | |
| Timing Measuring Point Voltage | Output Voltage = 0.8V & 2.0V | | |
| Loading Condition | C _L = 100 pF + 1 TTL | | |


READ CYCLE

| Parameter | Symbol | × | xxxxVal | ne | | D |
|----------------------------|----------------|------|---------|------|------|---------|
| | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | t _c | 200 | _ | _ | ns | |
| Address Access Time | tAA | _ | _ | 200 | ns | |
| Chip Enable Access Time | tACE | _ | _ | 200 | ns | |
| Output Delay Time | tco | _ | _ | 50 | ns | |
| Output Setting Time | tLZ | 10 | _ | _ | ns | |
| Output Disable Time | tHZ | 10 | _ | 50 | ns | |
| Output Retaining Time | tОН | 10 | _ | _ | ns | |
| Power Up Time | tPU | 0 | _ | _ | ns | |
| Power Down Time | tPD | _ | _ | 100 | ns | |

1) READ CYCLE-1 (1)



2) READ CYCLE-2⁽²⁾



Notes: (1) \overline{CE} is "L" level

- (2) The address is decided at the same time as or ahead of \overline{CE} "L" level.
- (3) tLZ is determined by the later level, CE "L" or OE "L".

 (4) tHZ is determined by the earlier CE "H" or OE "H".

While, tHZ shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ} C. f = 1MHz)$

| Parameter Symbol | Symbol | | ication Iue | Unit | Remarks | |
|--------------------|--------|------|----------------|------|---------|--|
| | | Min. | Max. | | | |
| Input Capacitance | Cı | | 8 | pF | VI = 0V | |
| Output Capacitance | co | | 10 | pF | VO = 0♥ | |

DKI semiconductor

MSM28101AAS

JAPANESE-CHARACTER GENERATING 1M BIT MASK ROM (E3-S-032-32)

GENERAL DESCRIPTION

The MSM 28101AAS is a 1M Bit Mask ROM using the N-channel silicon gate MOS process which stores 3,760 characters of numeric characters. Japanese cursive and square syllabarys. JIS 1st standard Japanese-characters, etc., in one

Because of its large capacity, Japanese-character pattern of 3,760 characters can be generated with only one chip. Furthermore, since the dot matrix character form of 18 lines x 16 strings is available from the data out pin by only inputting the JIS Japanese-character code into the address pin, the MSM28101AAS is efficient and optimum for constituting the Japanese-character terminal.

The power supply voltage is of 5 V single power supply, the input level is of TTL compatible, the data output is of 3-state output, the data valid is the output of the open collector and is packaged on the 40-pin DIP.

FEATURES

Function

18 x 16 chinese-character font

Configuration

Duplex configuration of cell-

array using the defect permissible

technique

Storage capacity 1082880 Bits

 Number of generating

3,418 characters

characters Storage

character range

Partition $0 \sim 7$ and partition 16 ~ 47 of Japanese-character

code system for JIS information

processing

Address input

Data output

14 Bits $(A_0 \sim A_{13})$ 16 Bits $(\overline{D}_0 \sim \overline{D}_{15})$, 3-state) 16 Bits x 18 times transfer

Output mode

Address enable 1 each (AE)

Data valid

1 each (DV, open collector output)

Clock Used tempera1 each $(\phi \tau)$ DC ~ 1.5 MHz $Ta = 0 \sim 70^{\circ}C$

ture

Access time

Data transfer

10 us MAX 22 us/character

rata Interface

TTL level

 Power supply 5V single power supply (±5%)

voltage

700 mW TYP Power con-


sumption Package


Side-brazed 40-pin DIP

Memory cell

Multi-gate ROM

This specification is subject to change without notice





ABSOLUTE MAXIMUM RATINGS

 $(Ta = 25^{\circ}C)$

| Rating | Symbol | Conditions | Value | Unit |
|-------------------------|------------------|----------------|------------------|------|
| Power Supply Voltage | Vcc | Respect to Vss | -0.5 ~7 • | V |
| Input Terminal Voltage | VIN | Respect to Vss | - 0.5 ∼7 | V |
| Output Terminal Voltage | Vout | Respect to Vss | -0.5 ~7 | V |
| Power Dissipation | PD | | 2 | w |
| Operating Temperature | T _{opr} | | 0 ~70 | °c |
| Storage Temperature | T _{stg} | | −35 ~ 125 | °C |

RECOMMENDED OPERATING CONDITIONS

| _ | Symbol | Conditions | Spec | l lade | | |
|-----------------------|--------|----------------|------|--------|------|------|
| Parameter | | | Min. | Тур. | Max. | Unit |
| Power Supply Voltage | Vcc | 5V ± 5% | 4.75 | 5 | 5.25 | V |
| Power Supply Voltage | Vss | | 0 | 0 | 0 | V |
| | VIH | Respect to Vss | 2.0 | 5 | 6 | ٧ |
| Input Signal Level | VIL | Respect to Vss | -0.5 | 0 | 0.8 | V |
| Operating Temperature | Topr | | 0 | | 70 | °C |

DC CHARACTERISTICS

 $(Vcc = 5V \pm 5\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

| | C | Conditions | Spe | Unit | | |
|-----------------------------------|--------|--|------|------|--|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Outrus Signal Laugh | Voн | I _{OH} =-0.2 mA | 2.4 | | Vcc | V |
| Output Signal Level | VOL | IOL =1.6 mA | | | | V |
| Input Leakage Current | ILI | V _{IN} =0 ~Vcc | -10 | | 10 | μΑ |
| Output Leakage Current | lo | VOUT=0 ~Vcc V _{AE} =0.8V | -10 | | 10 | μА |
| Average Power Supply Current | ICCA | t _{RC} =22μs t _C =650 ms t _{AR} =300 ns | | | 170 | mA |
| Steady State Power Supply Current | Iccs | V _{AE} =0.8V | | | 170 | mA |

AC CHARACTERISTICS


TIMING CONDITIONS

| Parameter | Conditions |
|----------------------------|--|
| Input Signal Level | V _{IH} = 2.0V, V _{IL} = 0.8V |
| Input Rising, Falling Time | t _r = t _f = 15 ns |
| Input Timing Level | 1.5V |
| Loading Condition | C _L = 50 pF, 1TTL Gate |

READ CYCLE

 $(Vcc = 5V \pm 5\%, T_a = 0^{\circ}C to + 70^{\circ}C)$

| | | 0 1111 | Şp | Specification Value | | | |
|----------------------------|-----------------|------------|------|---------------------|------|------|--|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit | |
| Read Cycle Time | tRC | | 22 | | | μS | |
| Address Setting Time | tAS | | 0 | | | ns | |
| AE Pulse Width | †AE | | 300 | | | ns | |
| Address Retaining Time | ^t AH | | 100 | | | ns | |
| DV Access Time | tVA | | | | 10 | μS | |
| DV Delay Time | tVD | | | | 150 | ns | |
| DV Retaining Time | t∨H | | | | 100 | ns | |
| φ _T Pulse Width | tн | | 200 | | | ns | |
| ϕ_{T} Delay Time | t∟ | | 450 | | | ns | |
| Output Retaining Time | ^t DH | | 50 | | | ns | |
| AE Setting Time | †AES | | 0 | | | ns | |



INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$


| Parameter | Symbol | Conditions | Spe | 11 | | |
|----------------------------------|--------|-----------------------|------|------|------|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Input Capacitance (excluding AE) | CIN | V _{IN} = OV | | | 8 | pF |
| Input Capacitance (AE terminal) | CIN | V _{IN} = OV | | | 15 | pF |
| Output Capacitance | COUT | V _{OUT} = OV | | | 8 | pF |


FUNCTIONAL CHARACTERISTICS

| Parameter | Specification | Unit | Remarks |
|---------------------------------|--|-----------|----------|
| Font Type | 18 lines x 16 strings dot matrix | | |
| Output Mode | 16 bits x 18 times transfer | | (Note 1) |
| Number of Generating characters | 3418 | Word | |
| Storage Character Range | 0 ~ 7 (Non chinese-character area) 16 ~ 47 (JIS 1st standard) | Partition | (Note 2) |

(Note 1) The correspondence of the 18 lines x 16 strings matrix and the data out pins are as shown in the diagram below.

Output for the character portion will be Low (V_{OL}) and the output for the background portion will be High (V_{OH}).





(Note 2) The correspondence of the 1st and 2nd bytes of JIS C 6226 and the address pins are as shown below.

| US C 6226 | | | Seco | nd by | te | | | | | Fi | rst byte | , | | |
|-------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| JIS C 6226 | b ₇ | b ₆ | b _s | b ₄ | b ₃ | b ₂ | b ₁ | b ₇ | b ₆ | b₅ | b ₄ | b ₃ | b ₂ | b ₁ |
| Address Pin | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A, | A ₈ | A, | A ₆ | As | A ₄ | A ₃ | A ₂ | A ₁ | Ao |

OKI semiconductor MSM28201AAS

1M BIT MASK ROM FOR JAPANESE-CHARACTER PATTERN (E3-S-033-32)

GENERAL DESCRIPTION


The MSM28201AAS is a 1M-bit mask ROM employing an N-channel silicon gate MOS process, and with 3760 Japanese-characters (kanji conforming with JIS No. 2 standards) incorporated in single chip.


With this large capacity, 3760 Japanese-character patterns can be generated in a single chip. And by only a single input of JIS Japanese-character code via the address pin, 18-row x 16-column dot matrix character forms can be obtained from the data output pin, making this device ideal for construction of functionally versatile Japanese-character terminals.

The power supply voltage is 5V single, the input level TTL compatible, outputs are tri-state data out, and data valid is denoted by open collector. The device is mounted in a 40-pin DIP.

FEATURES

| • Function 18 x 16 chinese-character font output | Address enable 1 (AE) Data valid 1 (DV, open collector output) |
|---|---|
| Configuration Duplex configuration employing | • Clock |
| defect permissible technique | Operating tempera- |
| • Storage capacity 1082880 bits | ture Ta=0°C to 70°C |
| Number of generated | Access time 10 μs MAX. |
| characters 3384 characters | Data transfer rate 22 μs/character |
| Accommodation Japanese-character encoded | Interface TTL level |
| character region partitions 48 to 87 for JIS | Power supply voltage 5V single (±5%) |
| data processing. | Power consumption 700 mW TYP |
| • Address input 14 bits (A ₀ to A ₁₃) | Package Side-brazed 40-pin DIP |
| • Data output 16 bits (\overline{D}_0 to \overline{D}_{15} , tristate) | Memory cell Multi-gate ROM |
| 40 100 40 400 400 | |





ABSOLUTE MAXIMUM RATINGS

 $(Ta = 25^{\circ}C)$

| Rating | Symbol | Conditions | Value | Unit |
|-----------------------|--------|----------------|---------|------|
| Power Supply Voltage | Vcc | Respect to Vss | -0.5~7 | V |
| Input Voltage | Vı | Respect to Vss | -0.5~7 | V |
| Output Voltage | Vo | Respect to Vss | -0.5~7 | V |
| Power Dissipation | PD | | 2 | w |
| Operating Temperature | Topr | | 0 ~ 70 | °c |
| Storage Temperature | Tstg | | -35~125 | °c |

RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Conditions | R | Unit | | |
|-----------------------|--------|----------------|------|------|------|-------|
| | Symbol | Conditions | Min | Тур | Max | Oiiit |
| Power Supply Voltage | Vcc | 5 V ± 5% ' | 4.75 | 5 | 5.25 | V |
| Power Supply Voltage | Vss | | 0 | 0 | 0 | V |
| "H" Input Voltage | VIH | Respect to Vss | 2.0 | 5 | 6 | V |
| "L" Input Voltage | VIL | Respect to Vss | -0.5 | 0 | 0.8 | ٧ |
| Operating Temperature | Topr | | 0 | | 70 | °C |

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Ta = 0^{\circ} C \text{ to } +70^{\circ} C)$

| Parameter | Comments and | Conditions | i | 11-14 | | |
|------------------------------|--------------|--|------|-------|------|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| "H" Output Voltage | Voн | I _{OH} 0.2 mA | 2.4 | | Vcc | ٧ |
| "L" Output Voltage | VOL | I _{OL} = 1.6 mA | | | 0.4 | ٧ |
| Input Leakage Current | ILI | V _I = 0 ~ V _{CC} | -10 | | 10 | μА |
| Output Leakage Current | llo | V _O = 0 ~ V _{CC} V _{AE} = 0.8V | -10 | | 10 | μΑ |
| Average Power Supply Current | ICCA | tRC = 22μS, tC = 650 ns tAE = 300ns | | | 170 | mA |
| Rated Power Supply Current | Iccs | VAE = 0.8V | | | 170 | mA |


AC CHARACTERISTICS TIMING CONDITIONS

| Parameter | Conditions |
|----------------------|--|
| Input Signal Level | V _{IH} =2.0 V, V _{IL} =0.8 V |
| Input Rise/Fall Time | tr=tf=15ns |
| Input Timing Level | 1.5V |
| Output Load | C _L =50pF, 1TTL Gate |

READ CYCLE

 $(V_{CC} = 5V \pm 5\%, Ta = 0^{\circ} C \text{ to } +70^{\circ} C)$

| D | S | C | Sp | ecification Va | lue | |
|----------------------------|--------|------------|------|----------------|------|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Read Cycle Time | tRC | | 22 | | | μS |
| Address Setting Time | tAS | | 0 | | | ns |
| AE Pulse Width | tAE | | 300 | | | ns |
| Address Retaining Time | tAH | | 100 | | | ns |
| DV Access Time | tVA | | | | 10 | μS |
| DV Delay Time | tVD | | | | 150 | ns |
| DV Retaining Time | tvH | | | | 100 | ns |
| φ _T Pulse Width | tH | | 200 | | | ns |
| ϕ_{T} Delay Time | tL | | 450 | | | ns |
| Output Retaining Time | tDH | | 50 | | | ns |
| AE Setting Time | tAES | | 0 | | | ns |



Notes:

- 1. \overline{DV} is determined by the ϕT falling edge.
- 2. \overrightarrow{DV} is changed by the ϕT falling edge.
- 3. ϕ T and DnDATA are repeated 18 times when \overline{DV} is low.
- 4. Dn timing levels of 2.0V and 0.8V.
- Normal operation may not be possible unless there is at least one AE dummy input after the power is switched on.
- 6. $\overline{\text{DV}}$ denotes open collector output, and $\overline{\text{Dn}}$ the tristate output.

1

INPUT/OUTPUT CAPACITANCE


(Ta=25°C, f=1 MHz)


| Parameter | | 0 | F | | | |
|----------------------------------|--------|---------------------|------|------|------|------|
| | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Input Capacitance (excluding AE) | CI | V _I =0 V | | | 15 | pF |
| Input Capacitance (AE pin) | CI | V _I =0 V | | | 35 | pF |
| Output Capacitance | co | V _O =0 V | | | 10 | pF |

FUNCTIONAL CHARACTERISTICS

| Parameter | Range | Unit | Remarks |
|--------------------------------|-------------------------------|-----------|----------|
| Font Format | 18-row x 16-column dot matrix | | |
| Output Mode | 16 bit x 18 transfers | | (Note 1) |
| Number of Characters Generated | 3384 | Word | |
| Character Accommodation Region | 48~87 (JIS No.2 standard) | Partition | (Note 2) |

Note 1. The relation between the 18-row x 16-column matrix and the data output pins is outlined below. The output is low (VOI) for the character portion, and high (VOH) for the background area.





Note 2. The address pins are related to the JIS C6226 no.1 and no.2 bytes in the following way.

| | No.2 byte | | | | | | N | o.1 byt | e | | | | | |
|-------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| JIS C 6226 | b ₇ | b ₆ | b ₅ | b ₄ | b ₃ | b ₂ | b ₁ | b ₇ | b ₆ | b, | b ₄ | b ₃ | b ₂ | b ₁ |
| Address Pin | A ₁₃ | A ₁₂ | A ₁₁ | A10 | Α, | A ₈ | A, | A ₆ | A _s | A ₄ | A ₃ | A ₂ | A | A _o |

MSM53256RS

32.768 WORD x 8 BIT MASK ROM

GENERAL DESCRIPTION

The MSM53256RS is a silicon gate CMOS device ROM with 32,768 words x 8 bit capacity. It operates on a 5V single power supply and all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation when the chip is not selected. The application of a byte system is most suitable for use as a large capacity fixed memory for microcomputers and data terminals.

Since it provides signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

256k bits: 32,768 words x 8 bits
High speed: access time 150 ns max
Low power: active current 15 mA max

standby current 0.1 mA max


Wide tolerance operating: Vcc = 5V ± 10%
Fully static operating: using no clock

Fully TTL compatible

Pin compatible to 256k EPROM


Packaged to 28 pins plastic

• Fabricated with CMOS silicon gate technology



CE : CHip enable

Note: CS active level is specified by customer.



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| Rating | Symbol | Value | Unit | Conditions |
|-----------------------|------------------|-------------------|------|----------------------------|
| Power Supply Voltage | Vcc | -0.3 to 7 | V | Respect to V _{ss} |
| Input Voltage | V ₁ | -0.3 to Vcc + 0.3 | V | Respect to V _{ss} |
| Output Voltage | ٧o | -0.3 to Vcc + 0.3 | V | Respect to V _{SS} |
| Power Dissipation | PD | 1 | w | Per package |
| Operating Temperature | Topr | 0 to 70 | °C | _ |
| Storage Temperature | T _{stg} | -55 to 150 | °C | _ |

OPERATING CONDITION AND DC CHARACTERISTICS

| | 0 | Manager Orandinian | | Rating | | Unit |
|------------------------|-----------------|---|------|---------------|----------|------|
| Parameter | Symbol | Symbol Measuring Condition | | in. Typ. Max. | | Onit |
| D. C. C. L. Valle | V _{cc} | _ | 4.5 | 5 | 5.5 | ٧ |
| Power Supply Voltage | V _{ss} | _ | 0 | 0 | 0 | ٧ |
| I + CiI II | ViH | _ | 2.2 | 5 | Vcc +0.3 | ٧ |
| Input Signal Level | VIL | - | -0.3 | 0 | 0.8 | ٧ |
| Outros Sinnel Level | Voн | ΙΟΗ = -400 μΑ | 2.4 | - | - | ٧ |
| Output Signal Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.4 | V |
| Input Leakage Current | ILI | V _I = 0V or V _{CC} | -10 | _ | 10 | μΑ |
| Output Leakage Current | ILO | V _O = 0V or Vcc Chip not selected | | - | 10 | μΑ |
| | ICCA | $V_{CC} = Max. I_{O} = 0 mA,$ $t_{C} = 150 ns$ | _ | - | 15 | mA |
| Power Supply Current | Iccs | Vcc = Max. \overline{CE} = Vcc - 0.2V | 1 | | 0.1 | mA |
| | ICCS1 | Vcc = Max. CE = V _{IH} min. | _ | _ | 0.5 | mA |
| Operating Temperature | Topr | _ | 0 | _ | 70 | °C |

AC CHARACTERISTICS

TIMING CONDITIONS


| Parameter | Conditions |
|--------------------------------|--|
| Input Signal Level | V _{IH} = 2.4V, V _{IL} = 0.6V |
| Input Rising, Falling Time | tr=tf=15 ns |
| Timina | Input Voltage=1.5V |
| Timing Measuring Point Voltage | Output Voltage=0.8V & 2.0V |
| Loading Condition | C _L =100 pF + 1 TTL |

READ CYCLE


 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

| D | | Spec | ification \ | √alue | 11-:4 | D |
|-------------------------|--------|------|-------------|-------|-------|---------|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | tc | 150 | | | ns | |
| Address Access Time | tAA | | | 150 | ns | |
| Chip Enable Access Time | †ACE | | | 150 | ns | |
| Output Delay Time | tco | | | 50 | ns | |
| Output Setting Time | tLZ | 10 | | | ns | |
| Output Disable Time | tHZ | 10 | | 50 | ns | |
| Output Retaining Time | tOH | 10 | | | ns | |

1) READ CYCLE-1(1)



2) READ CYCLE-2⁽²⁾



Notes:

- (1) CE is "L" level.
- (2) The address is decided at the same time as or ahead of CE "L" level.
- (3) $\overline{\text{CS}}$ are shown in the negative logic here, however the active level is freely selected.
- (4) too and tild are determined by the later CE "L", OE "L" or CS "L".

tHz is determined by the earlier CE "H", OE "H" or CS "H".

the shows time until floating therefore it is not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter Symbol | Symbol | Specification Value | | Unit | Remarks |
|--------------------|--------|------------------------|------|------|--------------------|
| | | Min. | Max. | 1 | |
| Input Capacitance | CI | | 8 | pF | V _I =0V |
| Output Capacitance | co | | 6 | pF | V _O =0V |

MSM531000RS

131.072 WORD x 8 BIT MASK ROM (E3-S-031-32)

GENERAL DESCRIPTION


The MSM531000RS is a silicon gate CMOS device ROM with 131,072 words x 8 bit capacity. It operates on a 5V single power supply and all inputs and outputs are TTL compatible. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation when the chip is not selected. The application of a byte system is most suitable for use as a large capacity fixed memory for microcomputers and data terminals.

Since it provides signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 131.072 words x 8 bits
- 5V single power supply
- Access time: 250 ns MAX
- Input/output TTL compatible
- 3-state output

• 28-pin DIP



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

| Rating | Symbol | Value | Unit | Conditions |
|-----------------------|------------------|-------------------|------|----------------------------|
| Power Supply Voltage | Vcc | -0.3 to 7 | V | Respect to V _{ss} |
| Input Voltage | VI | -0.3 to Vcc + 0.3 | V | Respect to V _{ss} |
| Output Voltage | v _o | -0.3 to Vcc + 0.3 | V | Respect to V _{ss} |
| Power Dissipation | PD | 1 | w | Per package |
| Operating Temperature | Topr | 0 to 70 | °C | - |
| Storage Temperature | T _{stg} | -55 to 150 | °c | _ |

OPERATING CONDITION AND DC CHARACTERISTICS

| | 01 -1 | Manager Consider | | Rating | | Unit | |
|------------------------|----------------------------|---|---------------|--------|----------|---------|--|
| Parameter | Symbol Measuring Condition | | Min. Typ. Max | | Max. | - 01111 | |
| D C | V _{cc} | _ | 4.5 | 5 | 5.5 | ٧ | |
| Power Supply Voltage | V _{ss} | _ | 0 | 0 | 0 | ٧ | |
| L | VIH | - | 2.2 | 5 | Vcc +0.3 | ٧ | |
| Input Signal Level | VIL | _ | -0.3 | 0 | 0.8 | ٧ | |
| Output Signal Laura | Voн | I _{OH} = -400 μA | 2.4 | - | - | ٧ | |
| Output Signal Level | VOL | I _{OL} = 2.1 mA | _ | - | 0.4 | ٧ | |
| Input Leakage Current | 1LI | V _I = 0V or V _{CC} | -10 | _ | 10 | μΑ | |
| Output Leakage Current | ILO - | VO = 0V or Vcc Chip not selected | -10 | - | 10 | μΑ | |
| | ICCA | $V_{CC} = Max. I_{O} = 0 mA,$ $t_{C} = 250 ns$ | _ | _ | 15 | mA | |
| Power Supply Current | Iccs | Vcc = Max. \overline{CE} = Vcc - 0.2V | - | _ | 0.1 | mA | |
| | lccs1 | Vcc = Max. CE = V _{IH} min. | _ | _ | 0.5 | mA | |
| Operating Temperature | Topr | - | 0 | - | 70 | °C | |

AC CHARACTERISTICS

TIMING CONDITIONS


| Parameter | Conditions |
|--------------------------------|--|
| Input Signal Level | V _{IH} = 2.4V, V _{IL} = 0.6V |
| Input Rising, Falling Time | tr=tf=15 ns |
| Timing Mary 1 | Input Voltage=1.5V |
| Timing Measuring Point Voltage | Output Voltage=0.8V & 2.0V |
| Loading Condition | C _L =100 pF + 1 TTL |

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, V_{SS} = 0V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

| D | 0 | Spec | ification \ | √alue | 11 | D ! |
|-----------------------|------------------|------|-------------|-------|------|---------|
| Parameter | Symbol | Min. | Тур. | Max. | Unit | Remarks |
| Cycle Time | t _c | 250 | - | _ | ns | |
| Address Access Time | tAA | _ | _ | 250 | ns | |
| Chip Enable | teor | | | 250 | ns | |
| Access Time | ^t ACE | | _ | 250 | 115 | |
| Address Setting Time | †AS | 0 | _ | - | ns | |
| Output Setting Time | tLZ | 10 | _ | _ | ns | |
| Output Disable Time | tHZ | 10 | _ | 80 | ns | |
| Output Retaining Time | tOH. | 10 | _ | _ | ns | |

READ CYCLE





Note: t_{HZ} shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | | ication lue | Unit | Remarks |
|--------------------|--------|------|----------------|------|--------------------|
| | | Min. | Max. | | 1 |
| Input Capacitance | CI | _ | 8 | pF | V _I =0V |
| Output Capacitance | co | _ | 6 | pF | V _O =0V |





MSM2764AS

8192×8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION

The MSM2764 is a 8192 words \times 8 bit ultraviolet erasable and electrically programmable readonly memory. Users can freely prepare the memory content, which can be easily changed, so the MSM2764 is ideal for microprocessor programs, etc. The MSM2764 is manufactured by the N channel double silicon gate MOS technology and is contained in the 28 pin package.

FFATURES


- +5V single power supply
- 8192 words × 8 bit configuration
- Access time:

MAX200 ns (MSM2764-20) MAX250 ns (MSM2764-25) MAX300 ns (MSM2764-30) Power consumption:

MAX525 mW (during operation)

MAX184 mW (during stand-by)

- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (20) | ŌĒ (22) | PGM (27) | Vpp (1) | V _{CC} (28) | Outputs |
|-----------------|-----------------|------------|-----------------|------------|----------------------|-----------------|
| Read | VIL | VIL | VIH | +5V | +5V | Dout |
| Output Disable | VIL | VIH | VIH | +5V | +5V | High impedance |
| Stand-by | V _{IH} | _ | _ | +5V | +5V | High impedance |
| Program | VIL | _ | V _{IL} | +21V | +6V | D _{IN} |
| Program Verify | VIL | VIL | V _{IH} | +21V | +6V | Dout |
| Program Inhibit | VIH | _ | _ | +21V | +6V | High impedance |

⁻; Can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | Ta−10°C ~ 80°C |
|--------------------------------|--|
| Storage Temperature | Tstg−55°C ~ 125°C |
| All Input/Output Voltages | $V_{IN}, V_{OUT} \dots -0.6V \sim 13.5V$ |
| V _{CC} Supply Voltage | V _{CC} 0.3V ~ 7V |
| Program Voltage | Vpp−0.6V ~ 23V |
| Power Assembly Voltage | P _D 1.5W |

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION

| Parameter | Cumbal | Limit | | | Operating | Remarks | Symbol | |
|---|--------|-------|----------|------|-------------|--|--------|--|
| Parameter | Symbol | Min. | Тур. | Max. | Temperature | nemarks | Symbol | |
| V _{CC} Power Supply Voltage | Vcc | 4.75 | 5.0 | 5.25 | | | V | |
| Vpp Voltage | Vpp | 4.15 | 5.0 | 5.85 | | V = = - EV + 0.2EV | V | |
| "H" Level Input Voltage | VIH | 2.00 | <u>-</u> | 6.25 | 0°C ~ 70°C | V _{CC} =5V±0.25V Vpp=V _{CC} ±0.6V | V | |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | | V | |

The voltage with respect to GND

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC} \pm 0.6V, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | Conditions | | | Unit | | |
|---|-------------------|--------------------------|------|------|--------------------|-------|--|
| | 1 - 3 | | Min. | Тур. | Max. | Oille | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | - | _ | 10 | μΑ | |
| Output Leakage Current | JLO | V _{OUT} = 5.25V | _ | _ | 10 | μΑ | |
| V _{CC} Power Current (Stand-by) | I _{CC} 1 | CE = VIH | _ | _ | 35 | mA | |
| V _{CC} Power Current (Operation) | I _{CC2} | CE = VIL | _ | _ | 100 | mA | |
| Program Power Current | lpp ₁ | $Vpp = V_{CC} \pm 0.6V$ | _ | _ | 5 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu A$ | 2.4 | _ | _ | ٧ | |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ | |


AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC} \pm 0.6V, Ta = 0°C \sim 70°C)$

| Parameter | Symbol | Conditions | 2764-20 | | 2764-25 | | 2764-30 | | Unit | |
|---------------------|--------|--|---------|------|---------|------|---------|------|------|--|
| | Symbol | Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Unit | |
| Address Access Time | tACC | $\overline{CE} = \overline{OE} = V_{IL},$ $\overline{PGM} = V_{IH}$ | _ | 200 | _ | 250 | - | 300 | ns | |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 200 | _ | 250 | - | 300 | ns | |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | _ | 70 | _ | 100 | _ | 120 | ns | |
| Output Disable Time | tDF | CE = V _{IL} , PGM = V _{IH} | 0 | 60 | 0 | 85 | 0 | 105 | ns | |

Measurement condition

TIME CHART



<PROGRAMMING OPERATION>

DC CHARACTERISTICS


 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | | Unit | |
|-------------------------------|-----------------|---|------|------|--------------------|------|
| rarameter | 7, | | Min. | Тур. | Max. | Unit |
| Input Leakage Current | ^I LI | V _{IN} = 5.25V | _ | _ | 10 | μΑ |
| Vpp Power Current | lpp | $\overline{CE} = \overline{PGM} = V_{IL}$ | _ | _ | 30 | mA |
| V _{CC} Power Current | Icc | _ | _ | _ | 100 | mA |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | V |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | V |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | ٧ |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | Limits | | | |
|--|-----------------|------------|--------|------|------|------|
| rarameter | Syllibol | Conditions | Min. | Тур. | Max. | Unit |
| Address Set-up Time | tAS | _ | 2 | _ | _ | μS |
| OE Set-up Time | tOES | _ | 2 | _ | _ | μS |
| Data Set-up Time | t _{DS} | _ | 2 | _ | _ | μS |
| Address Hold Time | tAH | _ | 0 | - | _ | μS |
| Data Hold Time | tDH | _ | 2 | _ | - | μS |
| Output Enable to Output Float Delay | tDFP | _ | 0 | _ | 130 | ns |
| Vpp Power Set-up Time | tvs | <u> </u> | 2 | _ | _ | μS |
| PGM Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms |
| PGM Overprogram Pulse Width | tOPW | _ | 3.8 | _ | 63 | ms |
| CE Set-up Time | tCES | _ | 2 | _ | _ | μs |
| Data Valid from OE | tOE | _ | _ | _ | 150 | ns |



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

MSM27128AS

16384 imes 8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION


The MSM27128 is a 16834 words × 8 bit ultraviolet erasable and electrically programmable readonly memory. Users can freely prepare the memory content, which can be easily changed, so the MSM27128 is ideal for microprocessor programs, etc. The MSM27128 is manufactured by the N channel double silicon gate MOS technology and is contained in the 28 pin package.

FEATURES

- +5V single power supply
- 13834 words × 8 bit configuration
- Access time:

MAX200 ns (MSM27128-20) MAX250 ns (MSM27128-25) MAX300 ns (MSM27128-30)

- Power consumption: MAX525 mW (during operation) MAX184 mW (during stand-by)
- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (20) | <u>OE</u> (22) | PGM (27) | Vpp (1) | V _{CC} (28) | Outputs |
|-----------------|-----------------|-------------------|-----------------|------------|----------------------|-----------------|
| Read | VIL | VIL | V _{IH} | +5V | +5V | Dout |
| Output Disable | V _{IL} | VIH | V _{IH} | +5V | +5V | High impedance |
| Stand-by | V _{IH} | _ | _ | +5V | +5V | High impedance |
| Program | VIL | _ | VIL | +21V | +6V | D _{IN} |
| Program Verify | V _{IL} | VIL | VIH | +21V | +6V | Dout |
| Program Inhibit | V _{IH} | _ | _ | +21V | +6V | High impedance |

^{-;} Can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | Ta | −10°C ~ 80°C |
|--------------------------------|------------------------------------|---------------|
| Storage Temperature | Tstg | −55°C ~ 125°C |
| All Input/Output Voltages | V _{IN} , V _{OUT} | −0.6V ~ 13.5V |
| V _{CC} Supply Voltage | VCC | −0.3V ~ 7V |
| Program Voltage | Vpp | −0.6V ~ 23V |
| Power Assembly Voltage | P _D | 1.5W |

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS <READ OPERATION>

RECOMMENDED OPERATION CONDITION

| Donomoton | Symbol | Limit | | | Operating | Remarks | Symbol |
|---|--------|-------|------|------|-------------|---|----------|
| Parameter | Symbol | Min. | Тур. | Max. | Temperature | nemarks | Syllibol |
| V _{CC} Power Supply Voltage | Vcc | 4.75 | 5.0 | 5.25 | | V _{CC} =5V±5% Vpp=V _{CC} ±0.6V | V |
| Vpp Voltage | Vpp | 4.75 | 5.0 | 5.25 | | | V |
| "H" Level Input Voltage | VIH | 2.00 | _ | 6.25 | 0°C ~ 70°C | | V |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | · | V |

The voltage with respect to GND

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC} \pm 0.6V, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | ool Conditions | | Limits | | | |
|---|------------------|-----------------------------|------|--------|--------------------|------|--|
| Farameter | - 3 | | Min. | Тур. | Max. | Unit | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ | |
| Output Leakage Current | ILO | V _{OUT} = 5.25V | _ | _ | 10 | μΑ | |
| V _{CC} Power Current (Stand-by) | ICC ₁ | CE = VIH | _ | _ | 35 | mA | |
| V _{CC} Power Current (Operation) | ICC2 | CE = V _{IL} | _ | _ | 100 | mA | |
| Program Power Current | lpp ₁ | $Vpp = V_{CC} \pm 0.6V$ | _ | _ | 5 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | ٧ | |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ | |


AC CHARACTERISTICS

(V_{CC} = 5V \pm 5%, Vpp = V_{CC} \pm 0.6V, Ta = 0°C \sim 70°C)

| Parameter | Symbol | Conditions | 27128-20 | | 27128-25 | | 2712 | 11=:4 | |
|---------------------|--------|--|----------|------|----------|------|------|-------|------|
| Parameter | Symbol | Conditions | Min. | Мах. | Min. | Max. | Min. | Max. | Unit |
| Address Access Time | tACC | CE = OE = V _{IL} , PGM = V _{IH} | _ | 200 | _ | 250 | _ | 300 | ns |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 200 | _ | 250 | _ | 300 | ns |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | _ | 75 | _ | 100 | _ | 120. | ns |
| Output Disable Time | tDF | CE = V _{IL} , PGM = V _{IH} | 0 | 60 | 0 | 60 | 0 | 105 | ns |

Measurement condition

TIME CHART



 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$


| Parameter | Symbol | Conditions | | Limits | | Unit |
|-------------------------------|--------|---|------|--------|--------------------|------|
| | Symbol | Conditions | Min. | Тур. | Max. | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ |
| Vpp Power Current | lpp | $\overline{CE} = \overline{PGM} = V_{IL}$ | - | _ | 30 | mA |
| V _{CC} Power Current | Icc | _ | _ | _ | 100 | mA |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu\text{A}$ | 2.4 | | _ | V |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | V |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | Limits | | Unit |
|--|-----------------|------------|------|--------|------|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Address Set-up Time | tAS | · — | 2 | _ | _ | μS |
| OE Set-up Time | tOES | _ | 2 | _ | _ | μS |
| Data Set-up Time | t _{DS} | _ | 2 | _ | _ | μS |
| Address Hold Time | tAH | _ | 0 | _ | _ | μS |
| Data Hold Time | t _{DH} | _ | 2 | _ | _ | μS |
| Output Enable to Output Float Delay | tDFP | _ | 0 | - | 130 | ns |
| Vpp Power Set-up Time | tvs | _ | 2 | _ | _ | μS |
| PGM Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms |
| PGM Overprogram Pulse Width | tOPW | _ | 3.8 | _ | 63 | ms |
| CE Set-up Time | tCES | _ | 2 | _ | _ | μs |
| Data Valid from OE | toE | | _ | | 150 | ns |

TIME CHART



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

MSM27256AS

32768×8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION


The MSM27256 is a 32768 words × 8 bit ultraviolet erasable and electrically programmable readonly memory. Users can freely prepare the memory content, which can be easily changed, so the MSM27256 is ideal for microprocessor programs, etc. The MSM27256 is manufactured by the N channel double silicon gate MOS technology and is contained in the 28 pin package.

FEATURES

- +5V single power supply
- 32768 words × 8 bit configuration
- Access time:

MAX150 ns (MSM27256-15) MAX200 ns (MSM27256-20) MAX250 ns (MSM27256-25)

- Power consumption:
 MAX525 mW (during operation)
 MAX184 mW (during stand-by)
- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (20) | ŌĒ (22) | Vpp (1) | V _{CC} (28) | Outputs |
|-----------------|-----------------|------------|------------|----------------------|-----------------|
| Read | ٧ _{IL} | VIL | +5V | +5V | Dout |
| Output Disable | ۷ _{IL} | VIH | +5V | +5V | High impedance |
| Stand-by | V _{IH} | _ | +5V | +5V | High impedance |
| Program | V _{IL} | VIH | +12.5V | +6V | D _{IN} |
| Program Verify | v _{IH} | VIL | +12.5V | +6V | Dout |
| Program Inhibit | VIH | VIH | +12.5V | +6V | High impedance |

^{-;} Can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | Та | -10° C $\sim 80^{\circ}$ C |
|--------------------------------|------------------------------------|-------------------------------------|
| Storage Temperature | | |
| Storage reinperature | Tstg | −55°C ~ 125°C |
| All Input/Output Voltages | V _{IN} , V _{OUT} | $-0.6V \sim 13.5V$ |
| V _{CC} Supply Voltage | V _{CC} | |
| | | |
| Program Voltage | Vpp | $-0.6V \sim 13.5V$ |
| Power Assembly Voltage | P _D | |

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION

| Parameter | Symbol | Limit | | | Operating | D | 0 | |
|---|--------|-------|------|------|-------------|---|--------|--|
| - arameter | Symbol | Min. | Тур. | Max. | Temperature | Remarks | Symbol | |
| V _{CC} Power Supply Voltage | Vcc | 4.75 | 5.0 | 5.25 | | | V | |
| Vpp Voltage | Vpp | 4.75 | 5.0 | 5.25 | | V _{CC} =5V±5% Vpp=V _{CC} | V | |
| "H" Level Input Voltage | ViH | 2.00 | _ | 6.25 | 0°C ~ 70°C | | V | |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | | V | |

The voltage with respect to GND

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC}, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | Conditions | | | Unit | |
|---|-------------------|--------------------------|------|------|--------------------|-------|
| rai ailletei | Symbol | Conditions | Min. | Тур. | Max. | Oilit |
| Input Leakage Current | ILI | V _{IN} = 5.25V | | - | 10 | μΑ |
| Output Leakage Current | ¹ LO | V _{OUT} = 5.25V | - | _ | 10 | μΑ |
| V _{CC} Power Current (Stand-by) | I _{CC} 1 | CE = VIH | _ | _ | 35 | mA |
| V _{CC} Power Current (Operation) | I _{CC2} | CE = VIL | _ | _ | 100 | mA |
| Program Power Current | lpp ₁ | $Vpp = V_{CC}$ | _ | _ | 5 | mA |
| Input Voltage "H" Level | VIH | - | 2.0 | - | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu A$ | 2.4 | _ | _ | ٧ |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | V |

AC CHARACTERISTICS

(V_{CC} = 5V \pm 5%, Vpp = V_{CC}, Ta = 0°C \sim 70°C)


| Parameter | Symbol Conditions | | 27256-15 | | 27256-20 | | 2725 | Unit | |
|---------------------|-------------------|---------------------------|----------|------|----------|------|------|------|------|
| raiametei | Symbol | Conditions | Min. | Max. | Min. | Мах. | Min. | Max. | Unit |
| Address Access Time | tACC | CE = OE = V _{IL} | _ | 150 | _ | 200 | _ | 250 | ns |
| CE Access Time | ^t CE | OE = VIL | _ | 150 | _ | 200 | _ | 250 | ns |
| OE Access Time | ^t OE | CE = V _{IL} | _ | 70 | _ | 75 | - | 100 | ns |
| Output Disable Time | t _{DF} | CE = V _{IL} | 0 | 50 | 0 | 55 | 0 | 60 | ns |

Measurement condition



9

TIME CHART



 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$


| Parameter | Symbol | Conditions | | | Unit | |
|-------------------------------|-----------------|--|------|------|--------------------|-------|
| Parameter | Syllibol | Conditions | Min. | Тур. | Max. | Oille |
| Input Leakage Current | ILI | V _{IN} = 5.25V | - | - | 10 | μΑ |
| Vpp Power Current | lpp | $\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ | - | - | 50 | mA |
| V _{CC} Power Current | lcc | _ | _ | _ | 100 | mA |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | V |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | Limits | | Unit |
|--|-----------------|--------------|------|--------|-------|------|
| rarameter | Symbol | Conditions | Min. | Тур. | Max. | |
| Address Set-up Time | t _{AS} | _ | 2 | _ | - | μs |
| OE Set-up Time | tOES | - | 2 | _ | _ | μs |
| Data Set-up Time | t _{DS} | _ | 2 | _ | _ | μs |
| Address Hold Time | t _{AH} | _ | 0 | _ | _ | μS |
| Data Hold Time | tDH | _ | 2 | _ | _ | μS |
| Output Enable to Output Float Delay | tDFP | _ | 0 | _ | 130 | ns |
| Vpp Power Set-up Time | tvs | _ | 2 | _ | _ | μS |
| CE Initial Program Pulse Width | t _{PW} | _ | 0.95 | 1.0 | 1.05 | ms |
| CE Overprogram Pulse Width | tOPW | _ | 2.85 | _ | 78.75 | ms |
| Data Valid from OE | t _{OE} | _ | _ | | 150 | ns |

TIME CHART



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|------------------|-----------------------|------|------|------|-------|
| Input Capacitance | CIN | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | C _{OUT} | V _{OUT} = 0V | _ | 8 | 12 | pF |

OKI semiconductor

MSM27512AS

65536×8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION


The MSM27512 is a 65536 words × 8 bit ultraviolet erasable and electrically programmable readonly memory. Users can freely prepare the memory content, which can be easily changed, so the MSM27512 is ideal for microprocessor programs, etc. The MSM27512 is manufactured by the N channel double silicon gate MOS technology and is contained in the 28 pin package.

FEATURES

- +5V single power supply
- 65536 words × 8 bit configuration
- Access time:

MAX150 ns (MSM27512-15) MAX200 ns (MSM27512-20) MAX250 ns (MSM27512-25)

- Power consumption: MAX525 mW (during operation) MAX184 mW (during stand-by)
- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



9

FUNCTION TABLE

| Pins | CE (20) | ŌE/Vpp (22) | V _{CC} (28) | Outputs |
|-----------------|-----------------|-----------------|----------------------|-----------------|
| Read | V _{IL} | V _{IL} | +5V | Dout |
| Output Disable | V _{IL} | VIH | +5V | High impedance |
| Stand-by | V _{IH} | - | +5V | High impedance |
| Program | V _{IL} | Vpp | +6V | D _{IN} |
| Program Inhibit | V _{IH} | Vpp | +6V | High impedance |

^{-;} Can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | Ta −10°C ~ 80°C |
|--------------------------------|--|
| Storage Temperature | Tstg−55°C ~ 125°C |
| All Input/Output Voltages | $V_{IN}, V_{OUT} \dots -0.6V \sim 13.5V$ |
| V _{CC} Supply Voltage | V _{CC} −0.3V ~ 7V |
| Program Voltage | Vpp−0.6V ~ 13.5V |
| Power Assembly Voltage | P _D 1.5W |

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION

| Parameter | Symbol | Limit | | | Operating | Remarks | Symbol | |
|---|--------|-------|------|------|-------------|------------------------|--------|--|
| raiametei | Symbol | Min. | Тур. | Max. | Temperature | nemarks | Symbol | |
| V _{CC} Power Supply Voltage | Vcc | 4.75 | 5.0 | 5.25 | | | V | |
| "H" Level Input Voltage | VIH | 2.00 | _ | 6.25 | 0°C ~ 70°C | V _{CC} =5V±5% | V | |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | | V | |

The voltage with respect to GND

 $(V_{CC} = 5V \pm 5\%, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | Conditions | | l lmit | | |
|---|------------------|--------------------------|------|--------|--------------------|------|
| raiailletei | Syllibol | Conditions | Min. | Тур. | Max. | Unit |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ |
| Output Leakage Current | lLO | V _{OUT} = 5.25V | _ | _ | 10 | μΑ |
| V _{CC} Power Current (Stand-by) | ICC ₁ | CE = VIH | _ | _ | 35 | mA |
| V _{CC} Power Current (Operation) | ICC2 | CE = VIL | _ | _ | 100 | mA |
| Input Voltage "H" Level | V _{IH} | _ | 2.0 | _ | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | V |
| Output Voltage "H" Level | V _{OH} | $I_{OH} = -400 \mu A$ | 2.4 | _ | _ | ٧ |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ |


AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter S | Symbol Conditions | | 27512-15 | | 27512-20 | | 27512-25 | | 11-14 | |
|---------------------|-------------------|--|----------|------|----------|------|----------|------|-------|--|
| rarameter | Syllibol | Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Unit | |
| Address Access Time | tACC | $\overline{CE} = \overline{OE}/Vpp = V_{IL}$ | _ | 150 | _ | 200 | _ | 250 | ns | |
| CE Access Time | tCE | OE/Vpp = V _{IL} | - | 150 | _ | 200 | - | 250 | ns | |
| OE Access Time | tOE | CE = V _{IL} | _ | 70 | _ | 75 | _ | 100 | ns | |
| Output Disable Time | t _{DF} | CE = V _{IL} | 0 | 50 | 0 | 55 | 0 | 60 | ns | |

Measurement condition

TIME CHART





 $(V_{CC} = 6V \pm 5\%, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$


| Parameter | Sumbal | Conditions | | Unit | | | |
|-------------------------------|--------|-----------------------------|------|------|--------------------|-----|--|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ | |
| Vpp Power Current | Ipp | CE = V _{IL} | _ | _ | 50 | mA | |
| V _{CC} Power Current | Icc | _ | _ | _ | 100 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | - | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | - V | |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | V | |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Cumbal | Conditions | | linit | | |
|------------------------------------|------------------|------------|------|-------|-------|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Address Set-up Time | tAS | _ | 2 | - | - | μS |
| Data Set-up Time | tDS | _ | 2 | _ | - | μS |
| Address Hold Time | tAH | _ | 0 | | _ | μS |
| Data Hold Time | ^t DH | _ | 2 | _ | _ | μS |
| CE Enable to Output Float Delay | tDFP | _ | 0 | _ | 130 | ns |
| Vpp Power Set-up Time | tvs | _ | 2 | _ | _ | μS |
| CE Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms |
| CE Overprogram Pulse Width | tOPW | _ | 2.85 | - | 78.75 | ms |
| OE/Vpp Hold Time | ^t OEH | _ | 2 | - | - | μS |
| Data Valid from CE | t _{DV} | _ | _ | _ | 1 | μS |
| OE/Vpp Recovery Time | tvR | _ | 2 | _ | _ | μS |

TIME CHART



CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

OKI semiconductor

MSM271000AS

131072 imes 8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION

The MSM271000 is a 131072 words \times 8 bit ultraviolet erasable and electrically programmable read-only memory. Users can freely prepare the memory content, which can be easily changed, so the MSM271000 is ideal for microprocessor programs, etc. The MSM271000 is manufactured by the N channel double silicon gate MOS technology and is contained in the 32 pin package.


FEATURES

- +5V single power supply
- 131072 words × 8 bit configuration
- Access time:

MAX120 ns (MSM271000-12) MAX150 ns (MSM271000-15) MAX200 ns (MSM271000-20) Power consumption:

MAX525 mW (during operation) MAX184 mW (during stand-by)

- · Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (22) | OE (24) | PGM (31) | Vpp (1) | V _{CC} (32) | Outputs |
|-----------------|-----------------|------------|-----------------|------------|----------------------|----------------|
| Read | VIL | VIL | VIH | +5V | +5V | Dout |
| Output Disable | V _{IL} | VIH | VIH | +5V | +5V | High impedance |
| Stand-by | VIH | _ | _ | +5V | +5V | High impedance |
| Program | ۷ _{IL} | | V _{IL} | +12.5V | +6V | DIN |
| Program Verify | VIL | VIL | VIH | +12.5V | +6V | Dout |
| Program Inhibit | VIH | _ | _ | +12.5V | +6V | High impedance |

^{-;} Can be either V_{IL} or V_{IH}

ABSOLUTE MAXIMUM RATINGS

| Temperature Under Bias | Ta −10°C ~ 80°C |
|--------------------------------|--|
| Storage Temperature | Tstg |
| All Input/Output Voltages | $V_{IN}, V_{OUT} \dots -0.6V \sim 13V$ |
| V _{CC} Supply Voltage | V _{CC} 0.3V ~ 7V |
| Program Voltage | Vpp−0.6V ~ 13.5V |
| Power Assembly Voltage | P _D 1.5W |

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION

| Parameter | Symbol | | Limit | | Operating | Remarks | Symbol | |
|---|--------|------|-------|------|-------------|--|--------|--|
| | Symbol | Min. | Тур. | Max. | Temperature | Heiliaiks | Зуший | |
| V _{CC} Power Supply Voltage | VCC | 4.75 | 5.0 | 5.25 | | | V | |
| Vpp Voltage | Vpp | 4.75 | 5.0 | 5.25 | | V _{CC} =5V±0.25V Vpp=V _{CC} | V | |
| "H" Level Input Voltage | VIH | 2.00 | _ | 6.25 | 0°C ~ 70°C | | V | |
| "L" Level Input Voltage | VIL | -0.1 | | 0.8 | | | V | |

The voltage with respect to GND



DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, V_{DD} = V_{CC}, Ta = 0$ °C ~ 70°C)

| Parameter | Sumbal | Conditions | | Limits | | | |
|---|------------------|--------------------------|------|--------|--------------------|------|--|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | | _ | 10 | μΑ | |
| Output Leakage Current | ILO | V _{OUT} = 5.25V | _ | _ | 10 | μΑ | |
| V _{CC} Power Current (Stand-by) | ICC 1 | CE = VIH | _ | _ | 35 | mA | |
| V _{CC} Power Current (Operation) | I _{CC2} | CE = VIL | _ | _ | 100 | mA | |
| Program Power Current | Ipp 1 | $Vpp = V_{CC}$ | _ | _ | 5 | mA | |
| Input Voltage "H" Level | VIH | <u>-</u> · | 2.0 | _ | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu A$ | 2.4 | _ | _ | ٧ | |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | - | 0.45 | ٧ | |

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC}, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | Conditions | 271000-12 | | 271000-15 | | 271000-20 | | | |
|---------------------|--------|--|-----------|------|-----------|------|-----------|------|------|--|
| Parameter | Symbol | | Min. | Max. | Min. | Max. | Min. | Max. | Unit | |
| Address Access Time | tACC | $\overline{CE} = \overline{OE} = V_{IL},$ $\overline{PGM} = V_{IH}$ | _ | 120 | _ | 150 | _ | 200 | ns | |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 120 | _ | 150 | _ | 200 | ns | |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | _ | 50 | _ | 60 | _ | 75 | ns | |
| Output Disable Time | tDF | CE = V _{IL} , PGM = V _{IH} | 0 | 40 | 0 | 50 | 0 | 55 | ns | |


Measurement condition

 Input pulse level
 0.45V and 2.4V

 Input timing reference level
 0.8V and 2.0V

 Output load
 1TTL GATE + 100pF

 Output timing reference level
 0.8V and 2.0V



<PROGRAMMING OPERATION>

DC CHARACTERISTICS


 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Symbol Conditions | | Limits | | | |
|-------------------------------|----------|-----------------------------|------|--------|--------------------|------|--|
| | Syllibol | Conditions | Min. | Тур. | Max. | Unit | |
| Input Leakage Current | IL1 | V _{IN} = 5.25V | _ | _ | 10 | μΑ | |
| Vpp Power Current | lpp | CE = PGM = V _{IL} | _ | _ | 50 | mA | |
| V _{CC} Power Current | lcc | _ | _ | _ | 100 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | - | V _{CC} +1 | V | |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | V | |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ | |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Sumbal | Conditions | | Limits | | | |
|--|------------------|------------|------|--------|-------|------|--|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit | |
| Address Set-up Time | tAS | _ | 2 | - | - | μS | |
| OE Set-up Time | tOES | _ | 2 | _ | - | μS | |
| Data Set-up Time | t _{DS} | _ | 2 | _ | _ | μS | |
| Address Hold Time | tAH | - , | 0 | - | _ | μS | |
| Data Hold Time | t _{DH} | _ | 2 | _ | _ | μS | |
| Output Enable to Output Float Delay | t _{DFP} | _ | 0 | _ | 130 | ns | |
| Vpp Power Set-up Time | tvs | _ | 2 | _ | _ | μS | |
| PGM Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms | |
| PGM Overprogram Pulse Width | tOPW | | 2.85 | _ | 78.75 | ms | |
| CE Set-up Time | tCES | _ | 2 | _ | _ | μS | |
| Data Valid from OE | tOE | - | - | _ | 150 | ns | |



CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

OKI semiconductor

MSM271024AS


65536×16 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION

The MSM271024 is a 65536 words × 16 bit ultraviolet erasable and electrically programmable read-only memory. Users can freely prepare the memory content, which can be easily changed, so the MSM271024 is ideal for microprocessor programs, etc. The MSM271024 is manufactured by the N channel double silicon gate MOS technology and is contained in the 40 pin package.

FEATURES

- +5V single power supply
- 65536 words × 16 bit configuration
- Access time:
 - MAX120 ns (MSM271024-12) MAX150 ns (MSM271024-15) MAX200 ns (MSM271024-20)
- Power consumption:
 MAX525 mW (during operation)
 MAX184 mW (during stand-by)
- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins Mode | CE (2) | ŌĒ (20) | PGM (39) | Vpp (1) | V _{CC} (40) | Outputs |
|-----------------|-----------------|-----------------|-----------------|------------|----------------------|-----------------|
| Read | V _{IL} | V _{IL} | VIH | +5V | +5V | Dout |
| Output Disable | VIL | ViH | V _{IH} | +5V | +5V | High impedance |
| Stand-by | VIH | _ | _ | +5V | +5 V | High impedance |
| Program | VIL | _ | VIL | +12.5V | +6V | D _{IN} |
| Program Verify | VIL | VIL | VIH | +12.5V | +6V | Dout |
| Program Inhibit | VIH | . — | | +12.5V | +6V | High impedance |

^{-;} Can be either VIL or VIH

ABSOLUTE MAXIMUM RATINGS

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION

| Parameter | Symbol | | Limit | | Operating | Remarks | Symbol |
|---|----------|------|-------|------|-------------|--|--------|
| rarameter | Syllibol | Min. | Тур. | Max. | Temperature | nemarks | Symbol |
| V _{CC} Power Supply Voltage | vcc | 4.75 | 5.0 | 5.25 | | | v |
| Vpp Voltage | Vpp | 4.75 | 5.0 | 5.25 | | V _{CC} =5V±0.25V Vpp=V _{CC} | ٧ |
| "H" Level Input Voltage | VIH | 2.00 | _ | 6.25 | 0°C ~ 70°C | | V |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | | V |

The voltage with respect to GND

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC}, Ta = 0^{\circ}C \sim 70^{\circ}C)$


| Parameter | Symbol Conditions | | | Limits | | | |
|---|-------------------|-----------------------------|------|--------|--------------------|------|--|
| Farameter | Syllibol | Conditions | Min. | Тур. | Max. | Unit | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ | |
| Output Leakage Current | lLO | V _{OUT} = 5.25V | _ | _ | 10 | μΑ | |
| V _{CC} Power Current (Stand-by) | ICC 1 | CE = VIH | _ | _ | 35 | mA | |
| V _{CC} Power Current (Operation) | ICC2 | CE = VIL | - | _ | 100 | mA | |
| Program Power Current | lpp₁ | $Vpp = V_{CC}$ | _ | _ | 5 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | VIL | _ | -0.1 | | 0.8 | ٧ | |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | ٧ | |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ | |

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, Vpp = V_{CC}, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Danasatan | Course book | Conditions | 271024-12 | | 271024-15 | | 2710 | Unit | |
|---------------------|-------------------------|--|-----------|------|-----------|------|------|------|------|
| Parameter | neter Symbol Conditions | | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Address Access Time | tACC | CE = OE = V _{IL} , PGM = V _{IH} | _ | 120 | _ | 150 | _ | 200 | ns |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 120 | _ | 150 | _ | 200 | ns |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | - | 50 | _ | 60 | _ | 75 | ns |
| Output Disable Time | tDF | <u>CE</u> = V _{IL} , PGM = V _{IH} | 0 | 40 | 0 | 50 | 0 | 55 | ns |

Measurement condition



<PROGRAMMING OPERATION>

DC CHARACTERISTICS


 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | Limits | | Unit |
|-------------------------------|--------|---|------|--------|--------------------|----------|
| raiametei | Symbol | Conditions | Min. | Тур. | Max. | Onit |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ |
| Vpp Power Current | lpp | $\overline{CE} = \overline{PGM} = V_{IL}$ | | _ | 50 | mA |
| V _{CC} Power Current | Icc | > - | | _ | 100 | mA |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | v |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | ٧ |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | > |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Sumbal | Conditions | | Limits | | Unit | |
|--|-----------------|--------------|------|--------|-------|------|--|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Onne | |
| Address Set-up Time | tAS | _ | 2 | - | - | μS | |
| OE Set-up Time | tOES | - | 2 | _ | _ | μS | |
| Data Set-up Time | tDS | _ | 2 | _ | - | μS | |
| Address Hold Time | t _{AH} | _ | 0 | _ | - | μS | |
| Data Hold Time | tDH | _ | 2 | - | _ | μS | |
| Output Enable to Output Float Delay | tDFP | _ | 0 | _ | 130 | ns | |
| Vpp Power Set-up Time | tvs | | 2 | - | _ | μS | |
| PGM Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms | |
| PGM Overprogram Pulse Width | tOPW | _ | 2.85 | _ | 78.75 | ms | |
| CE Set-up Time | tCES | _ | 2 | _ | _ | μS | |
| Data Valid from OE | tOE | _ | _ | _ | 150 | ns | |



CAPACITANCE

(Ta = 25°C, f = 1 MHz)

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

OKI semiconductor

MSM27C64AS


8192×8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION

The MSM27C64 is a 8192 words \times 8 bit ultraviolet erasable and electrically programmable readonly memory. Users can freely prepare the memory content, which can be easily changed, so the MSM27C64 is ideal for microprocessor programs, etc. The MSM27C64 is manufactured by the CMOS double silicon gate technology and is contained in the 28 pin package.

FEATURES

- +5V single power supply
- 8192 words × 8 bit configuration
- Access time:
 - MAX200 ns (MSM27C64-20) MAX250 ns (MSM27C64-25) MAX300 ns (MSM27C64-30)
- Power consumption: MAX165 mW (during operation) MAX0.55 mW (during stand-by)
- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (20) | ŌE (22) | PGM (27) | Vpp (1). | V _{CC} (28) | Outputs |
|-----------------|-----------------|------------|-----------------|-------------|----------------------|-----------------|
| Read | VIL | VIL | VIH | +5V | +5V | Dout |
| Output Disable | VIL | VIH | V _{IH} | +5V | +5V | High impedance |
| Stand-by | V _{IH} | _ | _ | +5V | +5V | High impedance |
| Program | VIL | _ | VIL | +21V | +6V | D _{IN} |
| Program Verify | VIL | VIL | V _{IH} | +21V | +6V | Dout |
| Program Inhibit | V _{IH} | _ | _ | +21V | +6V | High impedance |

^{-;} Can be either VIL or VIH

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias

Ta−10°C ~ 80°C

Storage Temperature

 $\label{eq:total_state} Tstg \qquad \qquad -55^{\circ}C \sim 125^{\circ}C \\ V_{IN}, V_{OUT} \qquad \qquad V_{IN} = -0.6V \sim 13.5V,$

All Input/Output Voltages

 $V_{OUT} = -0.3V \sim V_{CC} + 1V$

V_{CC} Supply Voltage Program Voltage V_CC -0.3V ~ 7V Vpp -0.6V ~ 23V

Power Assembly Voltage

PD1.5W

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION



| Parameter | Symbol | | Limit | | Operating | Remarks | Symbol | |
|---|--------|------|-------|------|-------------|--|----------|--|
| | Symbol | Min. | Тур. | Max. | Temperature | Hemarks | Syllibol | |
| V _{CC} Power Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | | | V | |
| Vpp Voltage | Vpp | 3.8 | 5.0 | 6.2 | | V _{CC} =5V±10% Vpp=V _{CC} ±0.7V | V | |
| "H" Level Input Voltage | VIН | 2.00 | _ | 6.5 | 0°C ~ 70°C | | V | |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | | V | |

The voltage with respect to GND

9

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Vpp = V_{CC} \pm 0.7V, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Sumbal | Conditions | | | Unit | |
|---|-----------------------------|--------------------------|------|------|--------------------|------|
| rarameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Input Leakage Current | ILI | V _{IN} = 5.5V | _ | | 10 | μΑ |
| Output Leakage Current | ILO V _{OUT} = 5.5V | | _ | _ | 10 | μΑ |
| V _{CC} Power Current (Stand-by) | ICC ₁ | CE = VIH = VCC | - | _ | 100 | μΑ |
| V _{CC} Power Current (Operation) | ICC ₂ | CE = VIL | - | _ | 30 | mA |
| Vpp Power Current | Ipp ₁ | $Vpp = V_{CC} \pm 0.7V$ | - | - | 100 | μΑ |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu A$ | 4.0 | _ | _ | ٧ |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ |

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Vpp = V_{CC} \pm 0.7V, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Doromotor | Parameter Symbol | Conditions | 27C64-20 | | 27C64-25 | | 27C64-30 | | Unit | |
|---------------------|------------------|--|----------|------|----------|------|----------|------|------|--|
| Parameter | Symbol | Conditions | Min. | Max. | Min. | Мах. | Min. | Max. | Unit | |
| Address Access Time | tACC | CE = OE = V _{IL} , PGM = V _{IH} | _ | 200 | _ | 250 | _ | 300 | ns | |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 200 | _ | 250 | _ | 300 | ns | |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | _ | 75 | _ | 100 | _ | 120 | ns | |
| Output Disable Time | t _{DF} | CE = V _{IL} , PGM = V _{IH} | 0 | 60 | 0 | 85 | 0 | 105 | ns | |


Measurement condition

 Input pulse level
 0.45V and 2.4V

 Input timing reference level
 0.8V and 2.0V

 Output load
 1TTL GATE + 100pF

 Output timing reference level
 0.8V and 2.0V



DC CHARACTERISTICS


 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | | Unit | |
|-------------------------------|--------|----------------------------|------|------|--------------------|------|
| Farameter | Symbol | Conditions | Min. | Тур. | Max. | Onit |
| Input Leakage Current | lLI | V _{IN} = 5.5V | - | _ | 10 | μΑ |
| Vpp Power Current | lpp | CE = PGM = V _{IL} | | _ | 30 | mA |
| V _{CC} Power Current | Icc | _ | | - | 30 | mA |
| Input Voltage "H" Level | VIH | _ | 2.0 | - | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | V |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu A$ | 2.4 | _ | _ | V |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | _ | _ | 0.45 | ٧ |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | Limits | | Unit | |
|--|-----------------|------------|------|--------|------|------|--|
| rarameter | Symbol | Conditions | Min. | Тур. | Max. | Onne | |
| Address Set-up Time | t _{AS} | _ | 2 | _ | - | μS | |
| OE Set-up Time | tOES | _ | 2 | _ | _ | μS | |
| Data Set-up Time | t _{DS} | _ | 2 | _ | _ | μS | |
| Address Hold Time | t _{AH} | _ | 0 | _ | _ | μS | |
| Data Hold Time | tDH | _ | 2 | _ | _ | μS | |
| Output Enable to Output Float Delay | tDFP | _ | 0 | | 130 | ns | |
| Vpp Power Set-up Time | tvs | _ | 2 | _ | _ | μS | |
| PGM Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms | |
| PGM Overprogram Pulse Width | tOPW | _ | 3.8 | _ | 63 | ms | |
| CE Set-up Time | tCES | _ | 2 | | _ | μS | |
| Data Valid from OE | ^t OE | _ | | _ | 150 | ns | |



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 \text{ MHz})$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

OKI semiconductor

MSM27C128AS

16384 imes 8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION

The MSM27C128 is a 16384 words \times 8 bit ultraviolet erasable and electrically programmable read-only memory. Users can freely prepare the memory content, which can be easily changed, so the MSM27C128 is ideal for microprocessor programs, etc. The MSM27C128 is manufactured by the CMOS double silicon gate technology and is contained in the 28 pin package.


FEATURES

- +5V single power supply
- 16384 words × 8 bit configuration
- Access time:

MAX200 ns (MSM27C128-20) MAX250 ns (MSM27C128-25) MAX300 ns (MSM27C128-30) Power consumption:

MAX165 mW (during operation)
MAX0.55 mW (during stand-by)

- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (20) | ŌĘ (22) | PGM (27) | Vpp (1) | V _{CC} (28) | Outputs |
|-----------------|------------------|-------------------|-----------------|------------|----------------------|-----------------|
| Read | V _{IL} | . V _{IL} | VIH | +5V | +5V | Dout |
| Output Disable | V _{IL} | VIH | VIH | +5V | +5V | High impedance |
| Stand-by | V _{IH} | _ | _ | +5V | +5V | High impedance |
| Program | VIL | - | V _{IL} | +21V | +6V | D _{IN} |
| Program Verify | V _I L | V _{IL} | VIH | +21V | +6V | Dout |
| Program Inhibit | V _{IH} | _ | _ | +21V | +6V | High impedance |

^{-;} Can be either VII or VIH

ABSOLUTE MAXIMUM RATINGS

Temperature Under Bias

Storage Temperature

Tstg-55°C ~ 125°C

All Input/Output Voltages

 $V_{IN}, V_{OUT} \dots V_{IN} = -0.6V \sim 13.5V,$ $V_{OUT} = -0.3V \sim V_{CC} + 1V$

V_{CC} Supply Voltage Program Voltage V_{CC} $-0.3V \sim 7V$ V_{pp} $-0.6V \sim 23V$

Power Assembly Voltage

Pn1.5W

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION >

RECOMMENDED OPERATION CONDITION



| Davamatan | Sumbal | | Limit | | Operating | Remarks | Symbol |
|---|--------|------|-------|------|-------------|--|----------|
| Parameter | Symbol | Min. | Тур. | Max. | Temperature | nemarks | Syllibol |
| V _{CC} Power Supply Voltage | Vcc | 4.5 | 5.0 | 5.5 | | | V |
| Vpp Voltage | Vpp | 3.8 | 5.0 | 6.2 | | V _{CC} =5V±10% Vpp=V _{CC} ±0.7V | ٧ |
| "H" Level Input Voltage | VIH | 2.00 | _ | 6.5 | 0°C ~ 70°C | | V |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | , | ٧ |

The voltage with respect to GND

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Vpp = V_{CC} \pm 0.7V, Ta = 0^{\circ}C \sim 70^{\circ}C)$


| Parameter | Symbol | Conditions | | | Unit | |
|---|------------------|-----------------------------|------|------|--------------------|------|
| | 1 - 3 | | Min. | Тур. | | Max. |
| Input Leakage Current | ILI | V _{IN} = 5.5V | _ | _ | 10 | μΑ |
| Output Leakage Current | ΙLΟ | V _{OUT} = 5.5V | _ | _ | 10 | μΑ |
| V _{CC} Power Current (Stand-by) | ICC 1 | CE = VIH = VCC | _ | _ | 100 | μΑ |
| V _{CC} Power Current (Operation) | ICC ₂ | CE = VIL | _ | _ | 30 | mA |
| Vpp Power Current | Ipp 1 | $Vpp = V_{CC} \pm 0.7V$ | _ | - | 100 | μΑ |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | V |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu\text{A}$ | 4.0 | _ | _ | ٧ |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | V |

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Vpp = V_{CC} \pm 0.7V, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | Conditions | 27C128-20 | | 27C128-25 | | 27C128-30 | | Unit |
|---------------------|-----------------|--|-----------|------|-----------|------|-----------|------|------|
| rarameter | Symbol | Conditions | Min. | Max. | Min. | Max. | Min. | Max. | Unit |
| Address Access Time | tACC | $\overline{CE} = \overline{OE} = V_{IL},$ $\overline{PGM} = V_{IH}$ | | 200 | _ | 250 | _ | 300 | ns |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 200 | _ | 250 | _ | 300 | ns |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | _ | 75 | _ | 100 | _ | 120 | ns |
| Output Disable Time | ^t DF | CE = V _{IL} , PGM = V _{IH} | 0 | 60 | 0 | 85 | 0 | 105 | ns |

Measurement condition



DC CHARACTERISTICS


 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | Unit | | | |
|-------------------------------|--------|-----------------------------|------|------|--------------------|-------|--|
| Farameter | Symbol | Conditions | Min. | Тур. | Max. | Oilit | |
| Input Leakage Current | ILI | V _{IN} = 5.5V | _ | _ | 10 | μΑ | |
| Vpp Power Current | Ipp | CE = PGM = V _{IL} | _ | _ | 30 | mA | |
| V _{CC} Power Current | Icc | _ | _ | _ | 30 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | VIL | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | ٧ | |
| Output Voltage "L" Level | VOL | I _{OL} = 2.1 mA | - | _ | 0.45 | ٧ | |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 21V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | Limits | | Unit |
|--|-----------------|--------------|------|--------|------|-------|
| Farameter | Symbol | Conditions | Min. | Тур. | Max. | Oilit |
| Address Set-up Time | tAS | _ | 2 | _ | _ | μS |
| OE Set-up Time | tOES | - | 2 | _ | _ | μS |
| Data Set-up Time | t _{DS} | _ | 2 | _ | - | μS |
| Address Hold Time | t _{AH} | _ | 0 | _ | _ | μS |
| Data Hold Time | ^t DH | _ | 2 | _ | _ | μS |
| Output Enable to Output Float Delay | tDFP | _ | 0 | _ | 130 | ns |
| Vpp Power Set-up Time | tvs | _ | 2 | _ | _ | μS |
| PGM Initial Program Pulse Width | tpW | - | 0.95 | 1.0 | 1.05 | ms |
| PGM Overprogram Pulse Width | tOPW | _ | 3.8 | _ | 63 | ms |
| CE Set-up Time | tCES | _ | 2 | _ | _ | μS |
| Data Valid from OE | tOE | _ | | _ | 150 | ns |



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |

OKI semiconductor

MSM27C1024AS

65536×16 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

GENERAL DESCRIPTION


The MSM27C1024 is a 65536 words \times 16 bit ultraviolet erasable and electrically programmable read-only memory. Users can freely prepare the memory content, which can be easily changed, so the MSM27C1024 is ideal for microprocessor programs, etc. The MSM27C1024 is manufactured by the CMOS double silicon gate technology and is contained in the 40 pin package.

FEATURES

- +5V single power supply
- 65536 words × 16 bit configuration
- Access time:

MAX100 ns (MSM27C1024-10) MAX150 ns (MSM27C1024-15) MAX200 ns (MSM27C1024-20)

- Power consumption:
 MAX175 mW (during operation)
 MAX0.55 mW (during stand-by)
- Perfect static operation
- INPUT/OUTPUT TTL level (three state output)



FUNCTION TABLE

| Pins | CE (2) | ŌĒ (20) | PGM (39) | Vpp (1) | V _{CC} (40) | Outputs |
|-----------------|-----------------|-----------------|-----------------|------------|----------------------|-----------------|
| Read | V _{IL} | VIL | VIH | +5V | +5V | Dout |
| Output Disable | VIL | VIH | V _{IH} | +5V | +5V | High impedance |
| Stand-by | V _{IH} | _ | _ | +5V | +5V | High impedance |
| Program | VIL | _ | VIL | +12.5V | +6V | D _{IN} |
| Program Verify | VIL | V _{IL} | V _{IH} | +12.5V | +6V | Dout |
| Program Inhibit | VIH | _ | _ | +12.5V | +6V | High impedance |

^{-;} Can be either VIL or VIH

ABSOLUTE MAXIMUM RATINGS

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

RECOMMENDED OPERATION CONDITION

9

| Parameter | Symbol | Limit | | | Operating | Remarks | Comple ed |
|---|----------|-------|------|------|-------------|---|-----------|
| | Syllibol | Min. | Тур. | Max. | Temperature | Remarks | Symbol |
| V _{CC} Power Supply Voltage | VCC | 4.5 | 5.0 | 5.5 | | | V |
| Vpp Voltage | Vpp | 4.5 | 5.0 | 5.5 | | V | V |
| "H" Level Input Voltage | VIH. | 2.00 | | 6.5 | 0°C ~ 70°C | V _{CC} =5V±0.5V Vpp=V _{CC} | V |
| "L" Level Input Voltage | VIL | -0.1 | _ | 0.8 | | | ٧ |

The voltage with respect to GND

9

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Vpp = V_{CC}, Ta = 0^{\circ}C \sim 70^{\circ}C)$


| Parameter | Symbol | Conditions | | | Unit | | |
|---|------------------|--|------|------|--------------------|-------|--|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Offic | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | _ | _ | 10 | μΑ | |
| Output Leakage Current | ΙLΟ | V _{OUT} = 5.25V | _ | _ | 10 | μΑ | |
| V _{CC} Power Current (Stand-by) | ICC 1 | CE = V _{IH} = V _{CC} | _ | _ | 50 | μ | |
| V _{CC} Power Current (Operation) | I _{CC2} | CE = VIL | _ | _ | 30 | mA | |
| Program Power Current | lpp₁ | $Vpp = V_{CC}$ | _ | _ | 50 | μ | |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | ٧ | |
| Input Voltage "L" Level | V _{IL} | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | Voн | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | ٧ | |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | _ | 0.45 | V | |

AC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, Vpp = V_{CC}, Ta = 0^{\circ}C \sim 70^{\circ}C)$

| Parameter | Symbol | Conditions | 27C1000- 10 | | 27C1000- 15 | | 27C1000- 20 | | Unit |
|---------------------|--------|--|----------------|------|----------------|------|----------------|------|------|
| | | | Min. | Мах. | Min. | Max. | Min. | Max. | |
| Address Access Time | tACC | $\overline{CE} = \overline{OE} = V_{IL},$ $\overline{PGM} = V_{IH}$ | _ | 100 | _ | 150 | _ | 200 | ns |
| CE Access Time | tCE | OE = V _{IL} , PGM = V _{IH} | _ | 100 | _ | 150 | _ | 200 | ns |
| OE Access Time | tOE | CE = V _{IL} , PGM = V _{IH} | _ | 45 | _ | 60 | _ | 75 | ns |
| Output Disable Time | tDF | CE = V _{IL} , PGM = V _{IH} | 0 | 35 | 0 | 50 | 0 | 55 | ns |

Measurement condition



DC CHARACTERISTICS


 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$

| Parameter | Symbol | Conditions | | | Unit | | |
|-------------------------------|-----------------|---|------|------|--------------------|-------|--|
| rarameter | Symbol | Conditions | Min. | Тур. | Max. | Oiiii | |
| Input Leakage Current | ILI | V _{IN} = 5.25V | - | - | 10 | μΑ | |
| Vpp Power Current | lpp | $\overline{CE} = \overline{PGM} = V_{IL}$ | - | _ | 50 | mA | |
| V _{CC} Power Current | lcc | _ | _ | _ | 30 | mA | |
| Input Voltage "H" Level | VIH | _ | 2.0 | _ | V _{CC} +1 | V | |
| Input Voltage "L" Level | V _{IL} | _ | -0.1 | _ | 0.8 | ٧ | |
| Output Voltage "H" Level | VOH | $I_{OH} = -400 \mu\text{A}$ | 2.4 | _ | _ | V | |
| Output Voltage "L" Level | V _{OL} | I _{OL} = 2.1 mA | _ | - | 0.45 | V | |

AC CHARACTERISTICS

 $(V_{CC} = 6V \pm 0.25V, Vpp = 12.5V \pm 0.5V, Ta = 25^{\circ}C \pm 5^{\circ}C)$


| Parameter | Symbol | Conditions | | Limits | | Unit | |
|--|------------------|----------------|------|--------|-------|------|--|
| Parameter | | | Min. | Тур. | Max. | Onne | |
| Address Set-up Time | tAS | _ | 2 | _ | _ | μS | |
| OE Set-up Time | tOES | _ | 2 | 1 | _ | μS | |
| Data Set-up Time | t _{DS} | _ | 2 | _ | _ | μS | |
| Address Hold Time | tAH | _ | 0 | _ | _ | μS | |
| Data Hold Time | t _{DH} | _ | 2 | _ | _ | μS | |
| Output Enable to Output Float Delay | t _{DFP} | _ | 0 | _ | 130 | ns | |
| Vpp Power Set-up Time | tvs | - . | 2 | _ | _ | μS | |
| PGM Initial Program Pulse Width | tpW | _ | 0.95 | 1.0 | 1.05 | ms | |
| PGM Overprogram Pulse Width | tOPW | - | 2.85 | _ | 78.75 | ms | |
| CE Set-up Time | tCES | _ | 2 | _ | _ | μS | |
| Data Valid from OE | tOE | _ | _ | _ | 150 | ns | |



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit. |
|--------------------|-----------------|-----------------------|------|------|------|-------|
| Input Capacitance | C _{IN} | V _{IN} = 0V | _ | 4 | 6 | pF |
| Output Capacitance | COUT | V _{OUT} = 0V | _ | 8 | 12 | pF |



MSM2816ARS

2K x 8 BIT ELECTRICALLY ERASABLE PROM

GENERAL DESCRIPTION

The MSM2816A is a 2,048 word x 8 bit electrically erasable programmable read-only memory (E² PROM). The MSM2816A operates from a single 5V power supply, has a static standby mode, and features easiest programming. Though the MSM2816A requires no high voltage during reading or writing, it is still operable in the high-voltage mode as well

The process of updating byte data in the 5V programming mode is initiated by setting the write signal at the TTL low (L) level for 200 ns. Address and data bus information is latched within the IC, and the system is made available to other tasks during the write cycle.

The MSM2816A erases a selected byte automatically before writing new information to it. The erase/write cycle completes within a maximum period of 10 ms. In addition to the byte erase/write function, the MSM2816A supports a mode permitting the entire chip to be cleared at 10 ms or less.

The MSM2816A is ideally suited for applications involving the use of a nonvolatile memory to make modifications to a system. Typical applications include self-controllable equipments, memorizing ratio of tariffs at terminals on the sales counter, storing keywords for encoding data, programmable character generators, and storing map information in air navigation systems.


FEATURES

Internally latched address data during write


- Automatic erase before write
- Automatic completion of write
- Inadvertent write protection
- Input and output TTL compatible
- JEDEC-compliance pin configuration
- Pin compatible to Xicor 2816A, Intel 2816/2816A

PIN CONFIGURATION (Top View)





| Function |
|---------------------|
| Address inputs |
| Data inputs/outputs |
| Chip enable |
| Output enable |
| Write enable |
| +5V |
| Ground |
| |



MODE SELECTION

| | | | | | Т | |
|-----------------|-----------------|-----------------|----------------------------------|----------------------------------|---------|-----------------------|
| CE | ŌĒ | WE | Mode | 1/0 | Power | |
| v _{IH} | X | x | Standby | High Z | Standby | |
| VIL | VIL | V _{IH} | Read | D _{OUT} | Active | |
| VIL | V _{IH} | | 5V byte write | D _{IN} | Active | |
| VIL | VIH | VIH | Program (READ AND WRITE) inhibit | High Z | Active | |
| VIL | VIH | V _{PP} | Byte erase | D _{IN} =V _{IH} | Active | High-voltage program- |
| VIL | VIH | V _{PP} | Byte write | D _{IN} | Active | ming mode |
| VIL | VOE | V _{PP} | Chip erase | D _{IN} =V _{IH} | Active | |

Note: X; Don't care $(V_{IH} \text{ or } V_{IL})$

DEVICE OPERATION

Read Mode

Data in the MSM2816A can be read by applying a TTL high signal to \overline{WE} , and a low signal to \overline{CE} and \overline{OE} . The data for t_{AA} time from address inputs, for t_{CE} time from a low on \overline{OE} , and for t_{OE} from a low on \overline{OE} , whichever occurs last, is valid. Once a TTL high signal is applied to \overline{OE} or \overline{CE} , the I/O pins are in a high impedance state to prevent data bus contention within the system.

Write Mode

The MSM2816A has two write modes:

• 5V programming mode (standard)

In this mode, a write cycle is initiated by applying a TTL low signal to \overline{WE} and \overline{CE} and a high signal to \overline{OE} . Address inputs are latched on the trailing edge of \overline{WE} or \overline{CE} whichever is the slower. Data on the I/O pins is latched on the leading edge of \overline{WE} or \overline{CE} . The address and data are latched for 200 ns by using TTL level write signal. Once the data is latched, the MSM2816A erases the byte that is selected within 10 ms automatically and writes new data to it.

In the meantime, the system is available to other tasks, but the I/O pins are in a high impedance state while writing is in progress. The system recognizes the completion of a write operation by comparing the data last written against previous data. When this method of verification is to be used, the output may be pulled up to V_{CC} with a resistor so that all read data prior to the completion of the write operation should be '1'.

• High-voltage programming mode

While the MSM2816A merely requires a single 5V power supply to write, it is also operable in the high-voltage mode to remain compatible with existing E² PROMs. In this mode, all selected bytes must be erased before new data can be written to them. The byte erase operation can be initiated the same way as a high-voltage write operation, except that a TTL

high level is applied to every I/O pin. To be able to write new data to a byte in the high-voltage mode, it is necessary to apply a TTL high level to \overline{OE} and a TTL low level to \overline{CE} before \overline{WE} is raised to a voltage (Vpp) between 12V and 22V. The MSM2816A has no constrain on Vpp rising or falling edges, and data present on the I/O pins is written to memory within a maximum period of 9 ms from address inputs.

High-voltage Chip Erase

The data in all memory cells is erased within 9 ms when \overline{OE} is initially raised to 12-22V, then \overline{WE} is raised to 12-22V while applying a TTL high signal to every I/O pin. After the erasure, all data bits in the device are set to TTL high level (logic '1').

Standby Mode

The 2816A has a standby mode which reduces the active power dissipation by about 55% when a TTL high level is applied to \overline{CE} .

- Number of repetitive write cycles
 The MSM2816A is designed to support applications requiring up to 10,000 write cycles per byte.
- Inadvertent write protection
 The MSM2816A has following four functions to prevent inadvert write during power up, power down, and during line noise occurrence.
 - (1) VCC level detection

Writing to the device is automatically inhibited when VCC has fallen to 3.0V or below.

(2) Time delay

Any write operation is automatically inhibited while V_{CC} is 5-20 ms in the Vwl state when the MSM2816A is being powered up.

This features allows sufficient time for the system to apply a TTL high signal to $\overline{\text{WE}}$ or $\overline{\text{CE}}$ before write occurs.

(3) OE gating

The MSM2816A inhibits all write operations while \overline{OE} is low.

(4) WE noise protection

No write cycle may be initiated by write pulses for 20 ns or shorter.



ELECTRICAL CHARACTERISTICS

- Notes: 1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
 - The device incorporates a special circuit to safeguard it against electrostatic damage. For added assurance, avoid operating the device above the maximum ratings indicated.

9

DC OPERATING CHARACTERISTICS

 $(V_{CC} = 5V \pm 5\%, T_A = 0^{\circ}C \sim 70^{\circ}C)$

| | | | Limi | Limits | | |
|--|-----------------|---|------|--------|------|--|
| Parameter Parame | Symbol | Condition | MIN | MAX | Unit | |
| Input low voltage | VIL | | _ | 0.8 | V | |
| Input high voltage | VIH | | 2.0 | _ | V | |
| Output low voltage | VOL | I _{OL} = 2.1 mA | _ | 0.4 | V | |
| Output high voltage | Voн | I _{OH} = -400 μA | 2.4 | - | V | |
| Write inhibit V _{CC} voltage | ∨wı | | 3.0 | 3.5 | V | |
| WE voltage (erase/write) (Note 1) | VPP | | 12 | 22 | V | |
| OE voltage (chip erase) (Note 1) | VOE | | 12 | 22 | V | |
| Vpp current (byte erase/write) (Note 1) | IPP(W) | CE = VIL | - | 10 | μΑ | |
| VPP current (inhibit) (Note 1) | IPP(I) | V _{PP} = 22V, CE = V _{IH} | _ | 10 | μΑ | |
| Vpp current (chip erase) (Note 1) | IPP(C) | | _ | 10 | μΑ | |
| VOE current (chip erase) (Note 1) | IOE | V _{OE} = V _{PP} = 22V | _ | 10 | μΑ | |
| Input leakage current | I _{L1} | V_{IN} = 0 \sim 5.25V | _ | 10 | μΑ | |
| Output leakage current | ¹ LO | V _{OUT} = 0 ∼ 5.25V | _ | ±10 | μΑ | |
| Operating supply current | Icc | CE = OE = V _{IL} AII I/O S = OPEN Other pins = 5.25V | _ | 110 | mA | |
| Standby supply current | I _{SB} | CE = V _{IH} , OE = V _{IL} All I/O S = OPEN Other pins = 5.25V | _ | 40 | m A | |

Note 1: These parameters apply only in the high-voltage programming mode.

CAPACITANCE

 $(T_A = 25^{\circ}C, f = 1.0 \text{ MHz}, V_{CC} = 5V)$


| Parameter | Symbol | Conditions | MAX | Unit |
|--------------------------|------------------|-----------------------|-----|------|
| Input/output capacitance | C _{I/O} | V _{I/O} = 0V | 10 | pF |
| Input capacitance | CIN | V _{IN} = 0V | 6 | pF |

AC CHARACTERISTICS (Note 1)

(1) Read cycle

 $(V_{CC}$ = 5V ±5%, Ta = 0°C \sim 70°C)

| Parameter | Symbol | MSM2816A -250 | | MSM2816A -300 | | MSM2816A -350 | | MSM2816A -450 | | |
|-----------------------------|-----------------|------------------|-----|------------------|-----|------------------|-----|------------------|-----|------|
| rarameter | Symbol | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | Unit |
| Read cycle time | ^t RC | 250 | _ | 300 | _ | 350 | _ | 450 | - | ns |
| Chip enable access time | ^t CE | _ | 250 | _ | 300 | - | 350 | _ | 450 | ns |
| Address access time | ^t AA | - | 250 | - | 300 | _ | 350 | - | 450 | ns |
| Output enable access time | ^t OE | - | 100 | - | 120 | _ | 135 | - | 150 | ns |
| Output set time (CE) | ^t LZ | 10 | _ | 10 | _ | 10 | _ | 10 | _ | ns |
| Output disable time (CE) | ^t HZ | 10 | 100 | 10 | 100 | 10 | 100 | 10 | 100 | ns |
| Output set time (OE) | tOLZ | 10 | _ | 10 | _ | . 10 | _ | 10 | _ | ns |
| Output disable time (OE) | tOHZ | 10 | 70 | 10 | 80 | 10 | 100 | 10 | 100 | ns |
| Output hold time | ^t OH | 20 | _ | 20 | _ | 20 | _ | 20 | _ | ns |




(2) Write cycle (5V programming mode)


(V_{CC} = 5V \pm 5%, Ta = 0°C \sim 70°C)

| _ | | Lir | Limits | | |
|------------------------------------|------------------|-----|--------|------|--|
| Parameter | Symbol | MIN | MAX | Unit | |
| Write cycle time | tWC | 10 | _ | ms | |
| Address setup time | ^t AS | 10 | - | ns | |
| Address hold time | ^t AH | 70 | _ | ns | |
| Write setup time | tCS | 0 | | ns | |
| Write hold time | ^t CH | 0 | - | ns | |
| Write pulse width (CE) | tcw | 150 | - | ns | |
| Output enable setup time | tOES | 10 | - | ns | |
| Output enable hold time | [†] OEH | 10 | _ | ns | |
| Write pulse width (WE) (Note 1) | tWP | 150 | _ | ns | |
| Data latch time | t _{DL} | 50 | - | ns | |
| Data valid time (Note 2) | tDV | _ | 1 | μs | |
| Data setup time | tDS | 50 | _ | ns | |
| Data hold time | ^t DH | 10 | _ | ns | |
| Write inhibit time during power-up | tINIT | 5 | 20 | ms | |

• WE control write cycle



• CE control write cycle



Notes: 1. WE is noise protected. No write cycle may be initiated by write pulses for 20 ns or shorter.

2. Data must be set valid within 1 μ s after the start of a write cycle.


(3) Write/erase cycle (High-voltage programming mode)

(V_{CC} = 5V
$$\pm$$
5%, Ta = 0°C \sim 70°C)


| | | | Lim | iits | |
|------------------------------------|------------------|---|-----|------|------|
| Parameter | Symbol | Conditions | MIN | MAX | Unit |
| Vpp address setup time | tAS | | 10 | _ | ns |
| Vpp CE setup time | tCS | | 10 | _ | ns |
| Vpp data setup time | ^t DS | | 0 | _ | ns |
| Data hold time | ^t CH | Vpp = 6V | 50 | - | ns |
| Write pulse width | tWP | Vpp = 12V | 9 | 70 | ms |
| Write recovery time | tWR | V _{PP} = 6V | 50 | _ | ns |
| Chip erase setup time | tos | V _{PP} = 6V, V _{OE} = 12V | 10 | _ | ns |
| Chip erase hold time | tOH | V _{PP} = 6V, V _{OE} = 12V | 10 | _ | ns |
| Vpp OE setup time | tBOS | V _{PP} = 6V | 10 | _ | ns |
| Vpp OE hold time | ^t BOH | V _{PP} = 6V | 10 | _ | ns |
| Write inhibit time during power-up | tINIT | V _{CC} > V _{WI} | 5 | 20 | ms |

9

Byte erase/write cycle



Chip erase cycle



PRODUCT INFORMATION

| Model name | Access time | Operating temperature | Package |
|-----------------|-------------|-----------------------|---------|
| MSM2816A AS-250 | 250 | | |
| MSM2816A AS-300 | 300 | 0 ∿ 70°C | Cerdip |
| MSM2816A AS-350 | 350 | 1 | Cerdip |
| MSM2816A AS-450 | 450 | | |
| MSM2816A RS-250 | 250 | | |
| MSM2816A RS-300 | 300 | 0 ∿ 70°C | Plastic |
| MSM2816A RS-350 | 350 |] 0 0 70 0 | lastic |
| MSM2816A RS-450 | 450 | | |



REFERENCE LIST

CROSS REFERENCE LIST

| 1. DYNAMIC RAM | . 431 |
|-------------------------|-------|
| 2. STATIC RAM | . 436 |
| 3. MASK ROM | . 438 |
| 4. EPROM | . 439 |
| 5. E ² P ROM | . 441 |



- Type No. (Note) MSM3764 120 P.G Package Material Access Time (ns) max. P: PLASTIC

1. DYNAMIC RAM

G: CERDIP

J: PLCC YS: SIMM

C: SIDE-BRAZED

KS: SIP

| Struc- ture | Total Bit | Or- gani- zation | Num- ber of Pin | Ok | i | Hita | chi | Intel | Tex | as | Mos | tek | Moto | orola | NE | EC . | Tost | niba | Mitsub | ishi | Fujits | u . |
|----------------|--------------|------------------------|-----------------------|-------------|---------|------|-------|---|--------|--------|------|-------|-------|--------|-------|--------|-------|--------|--------|--------|--------|-------|
| | | | | MSM37 | 764-15 | HM48 | 864-2 | 2164-15 | TMS41 | 64-15 | MK41 | 64-15 | мсм6 | 665-15 | μPD4 | 164-3 | TMM4 | 164C-3 | M5K4 | 64-15 | MB82 | 64-15 |
| | | | | 150 | P.C | 150 | С | 150 C | 150 | С | 150 | С | 150 | С | 150 | С | 150 | P.C | 150 | С | 150 | С |
| | | | | мѕмз | 764-20 | HM48 | 864-3 | *************************************** | | | MK41 | 64-20 | мсм6 | 665-20 | μPD4 | 164-2 | ТММ4 | 164C-4 | M5K41 | 64-20 | MB82 | 64-20 |
| | | | | 200 | P.C | 200 | С | | | | 200 | С | 200 | С | 200 | С | 150 | P.C | 200 | С | 200 | С |
| NMOS | 64k | 65536 v 1 | 16 | | | | | | | | | | | | | | | | M5K41 | 64A-10 | MB826 | 4A 10 |
| | 041 | x 1 | | | | | | | | | | | | | | | | | 100 | P.C | 100 | P.G |
| | | | | MSM37 | 764A-12 | HM48 | 64A-1 | | TMS416 | 64A-12 | | | мсм66 | 65A-12 | μPD4 | 164A-4 | TMM41 | 64A-2 | M5K41 | 64A-12 | MB826 | 4A-12 |
| | | | | 120 | P.C | 120 | P.G | | 120 | P.C | | | 120 | С | 120 | P.G.C | 120 | Р | 120 | P.C | 120 | PG |
| | | | | MSM37 | 64A-15 | HM48 | 64A-2 | | TMS41 | 64A-15 | MK4 | 564 | мсм66 | 65A-15 | μPD41 | 64A-3 | TMM41 | 64A-3 | M5K41 | 64A-15 | MB826 | 4A-15 |
| | | | | 150 | P.C | 150 | P.G | | 150 | P.C | 150 | Р | 150 | С | 150 | P.G.C | 150 | Р | 150 | P.C | 150 | P.G |
| | | | | MSM37 | 64A-20 | HM48 | 64A-3 | | TMS41 | 64A-20 | | | мсм66 | 65A-20 | μPD41 | 64A-2 | | | M5K416 | 4A-20 | MB826 | 4A-20 |
| | | | | 200 | P.C | 200 | P.G | | 200 | P.C | | | 200 | С | 200 | P.G.C | | | 200 | P.C | 200 | P.G |
| | | | | MSM37 | 7S64-15 | | | | | | | | | | | | | | | | | |
| | | | | 150 | Р | | | | | | | | | _ | | | | | | | | |
| | | | | MSM37 | 7S64-20 | | | | | | | | | | | | | | | | | |
| | | | | 200 | Р | | | | | | | | | | | | | | | | | |
| NMOS | 128k | 131072 x 1 | 16 | MSM37 15 | 7S64A- | | | | | | | | | | | | | | | | | |
| | | | | 150 | Р | | | | | | | | | | | | | | | | | |
| | | | | MSM37 20 | 7S64A- | | | | | | | | | | | | | | | | | |
| | | | | 200 | Р | | | | | | | | | | | | | | | | | |





| Struc- ture | Total Bit | | Num- ber of Pin | 0 | ki | Hita | nchi | Intel | Tex | kas | Mos | itek | Mote | orola | NE | €C | Tosi | hiba | Mitsu | bishi | Fuj | itsu |
|----------------|--------------|---------------|-----------------------|-------------|--------|------|--------|-------|-------|--------|-------|-------|-------|--------|-------|---------|-------------------------|--------|------------|-------|-------|--------|
| | | | | | | | | | | | | | мсм6 | 256-10 | | | | | | | MB812 | 256-10 |
| | | | | | | | | | | | | | 100 | P.C | | | | | | | 100 | Р |
| | | | | MSM41 | 256-12 | НМ50 | 256-12 | | TMS42 | 256-12 | MK 45 | 56-12 | мсм6 | 256-12 | μPD4 | 1256-12 | TMM4 12 | 1256C- | M5M4 12 | 256S- | MB812 | 256-12 |
| | | | | 120 | P.C.J | 120 | P.G | | 120 | Р | 120 | Р | 120 | P.C | 120 | P.G.C | 120 | P.G | 120 | P.C | 120 | Р |
| | | | | MSM41 | 256-15 | НМ50 | 256-15 | | TMS42 | 256-15 | MK45 | 56-15 | мсм6: | 256-15 | μPD41 | 256-15 | TMM4 ⁻ 15 | 1256C- | MSM4 15 | 256S- | MB812 | 256-15 |
| | | | | 150 | P.C.J | 150 | P.G | | 150 | Р | 150 | Р | 150 | P.C | 150 | P.G.C | 150 | P.G | 150 | P.C | 150 | Р |
| | | 1 | | MSM41 | 256-20 | НМ50 | 256-20 | | TMS42 | 256-20 | MK45 | 56-20 | | | μPD41 | 256-20 | | | M5M4 20 | 256S- | | |
| | | | | 200 | P.C | 200 | P.G | | 200 | Р | 200 | Р | | | 200 | P.G.C | | | 200 | P.C | | |
| | | | | MSM41 | 256A- | | | | | | | | мсм6 | 256-10 | | | | | | | MB812 | 256-10 |
| | , | | | 100 | P.C | | | | | | | | 100 | P.C | | | | | | | 100 | Р |
| NMOS | 256k | 262144 x 1 | 16 | MSM41 12 | 256A- | НМ50 | 256-12 | | TMS42 | 256-12 | | | мсм6: | 256-12 | μPD41 | 256-12 | TMM4 12 | 1256C- | M5M4 12 | 256S- | MB812 | !56-12 |
| | | | | 120 | P.C | 120 | P.G | | 120 | Р | | | 120 | P.C | 120 | P.G.C | 120 | P.G | 120 | P.C | 120 | Р |
| | | | | MSM41 | 256-15 | HM50 | 256-15 | | TMS42 | 256-15 | | | мсм6 | 256-15 | μPD41 | 256-15 | TMM4 15 | 1256C- | MSM4 15 | 256S- | MB812 | ?56-15 |
| | | | | 150 | P.C | 150 | P.G | | 150 | Р | | | 150 | P.C | 150 | P.G.C | 150 | P.G | 150 | P.C | 150 | Р |
| | | | | MSM41 10 | 257A- | | | | | | | | | | μPD41 | 257-10 | | | | | MB812 | ?57-10 |
| | | | ~ | 100 | P.C | | | | | | | | | | 100 | P.C | | | | | 100 | P.C |
| | | | | MSM41 12 | 257A- | HM50 | 257-12 | | TMS42 | 57-12 | | | мсм6 | 257-12 | μPD41 | 257-12 | TMM4 12 | 1257- | M5M4 12 | 1257- | MB812 | !57-12 |
| | | | | 120 | P.C | 120 | P.C | | 120 | Р | | | 120 | P.C | 120 | P.C | 120 | P.C | 120 | P.C | 120 | P.C |
| | | | | MSM41 15 | 257A- | НМ50 | 257-15 | | TMS42 | 57-15 | | | мсм6 | 257-15 | μPD41 | 257-15 | TMM4 15 | 1257- | M5M4 15 | 1257- | MB812 | 257-15 |
| | | | | 150 | P.C | 150 | P.C | | 150 | Р | | | 150 | P.C | 150 | P.C | 150 | P.C | 150 | P.C | 150 | P.C |

| Struc- ture | Total Bit | | Num- ber of Pin | | Oki | Hita | achi | Intel | Т | exas | Mostek | Motorola | N | NEC | Tosh | niba | Mitsub | oishi | Fuji | tsu |
|----------------|--------------|---------------|-----------------------|-------|---------|-------|--------|-------|------|-------|--------|----------|--------|---------|-------|---------|--------|--------|----------|--------|
| | | | | MSM41 | 1464-10 | HM504 | 64P-10 | | | | | | μPD414 | 164C-10 | | | | | MB814 | 164-10 |
| | | | | 100 | Р | 100 | Р | | | | | | 100 | Р | 1 | | | | 100 | Р |
| | 2561 | 65536 | 18 | MSM41 | 1464-12 | HM504 | 64P-12 | | | | | | μPD414 | 464C-12 | TMM41 | 464P-12 | | | MB814 | 164-12 |
| | 250K | × 4 | 10 | 120 | Р | 120 | Р | | | | | | 120 | Р | 120 | Р |] | | 120 | Р |
| | | | | MSM41 | 464-15 | HM504 | 64P-15 | | | | | | μPD414 | 464C-15 | TMM41 | 464P-15 | | | MB814 | 164-15 |
| | | | | 150 | Р | 150 | Р | | | | | | 150 | Р | 150 | Р | | | 150 | Р |
| | | | | MSC23 | 301-12 | | | | | | | | | | | | MH25 | 609-12 | | |
| NMOS | 512k | 65536 | 30 | 120 | YS.KS | | | | | | | | | | | | 120 | YS | | |
| | | x 8 | | MSC23 | 301-15 | | | | | | | | | | | | | | | |
| | | | | 150 | YS.KS | | | | | | | | | | | | | | | |
| | | | | MSC23 | 301-12 | | | | TM41 | 64-12 | | | | | | | | | | |
| | 576k | 65536 | 30 | 120 | YS.KS | | | | 120 | KS | | | | | | | | | | |
| | - | x 9 | | MSC23 | 301-15 | | | | TM41 | 64-15 | | | | | | | | | | |
| | | | | 150 | YS.KS | | | | 150 | KS | | | | | | | | | | |
| | | | | MSC23 | 304-12 | | | | | | | | | | | | | | | |
| | 2048k | | 30 | 120 | YS.KS | | | | | | | | | | | | | | | |
| | | 262.14 × 8 | | MSC23 | 304-15 | | | | | | | | | | | | - | | | |
| | | | | 150 | YS.KS | - | | | | | | | | | | | | | | |
| | | | | MSC23 | 304-12 | HM561 | 003-12 | | | | | | | | | | MH25 | 609-12 | | |
| | 2304k | | 30 | 120 | YS.KS | 120 | YS.KS | | | | | | | | | | 120 | YS | | |
| | | 262,14 × 9 | | MSC23 | 304-15 | HM561 | 003-15 | | | | | | | | | | MH25 | 609-15 | | |
| | | ^ 3 | | 150 | YS.KS | 150 | YS.KS | | | | | | | | | | 150 | YS | <u> </u> | |





| Struc- ture | Total Bit | Or- gani- zation | Num- ber of Pin | OI | ki | Hita | chi | Intel | Texas | Mostek | Motorola | NE | :C | Tos | hiba | Mitsubishi | Fuji | tsu |
|----------------|--------------|------------------------|-----------------------|--------|---------|-------|--------|-------|-------|--------|----------|-------|------|-------|--------|------------|------|------|
| | | | | MSM4 | 11000 | | | | | | | μPD41 | 1000 | | | | | |
| | | | | 100 | Р | | | | | | | 100 | Р | | | | | |
| | | | | MSM4 | 11000 | | | | | | | μPD41 | 1000 | | | | MB81 | 100 |
| | ١. | 048570 | 10 | 120 | Р | | | | | | | 120 | Р | | | | 120 | Р |
| | | 048570 x 1 | 18 | MSM4 | 11001 | | | | | | | | | | | | | - |
| NMOS | 1M | | | 100 | Р | | | | | | | | | | | | | |
| | | | | MSM4 | 11001 | | | | | | - | | | | | | MB81 | 1001 |
| | | | | 120 | P | | | | | | | | | | | | 120 | Р |
| | | | | MSM414 | 4256-10 | | | | | | | | | | | | | |
| | | | 20 | 100 | Р | | | | | | | | | | | | | |
| | | 262144 x 4 | | MSM414 | 4256-12 | | | | | | | | | | | | | |
| | | | | 120 | Р | | | | | | | | | | | | | |
| | | | | MSM51 | 1000-10 | | | | | | | | | TC511 | 000-10 | | | |
| | | | | 100 | Р | | | | | | | | | 100 | Р | | | |
| | | | | MSM51 | 1000-12 | HM511 | 000-12 | | | | | | | TC511 | 000-12 | | | |
| | | | | 120 | Р | 120 | Р | | | | | | | 120 | P | | | |
| | | 04057 | | | | HM511 | 000-15 | | | | | | | | | | | |
| смоѕ | 1M | 04857 x 1 | 18 | | | 150 | Р | | | | | | | | | | | |
| | | | | MSM51 | 1001-10 | | | | | | | | | TC511 | 001-10 | | | |
| | | | | 100 | Р | | | | | | | | | 100 | Р | | | |
| | | | | MSM51 | 1001-12 | HM511 | 001-12 | | | | | | | TC511 | 001-12 | | | |
| | | , | | 120 | Р | 120 | Р | | | | | | | 120 | Р | | | |
| | | | | | | HM511 | 001-15 | | | | | | | | | | | |
| | | | | | | 150 | Р | | | | | | | | | | | |

| Struc- ture | Ri+ | Or- gani- zation | Num- ber of Pin | | ki | Hitachi | Intel | Texas | Mostek | Motorola | NEC | Toshiba | Mitsubishi | Fujitsu |
|----------------|-----|------------------------|-----------------------|--------|---------|---------|-------|-------|--------|----------|-----|---------|------------|---------|
| | | | | MSM514 | 4256-10 | | | | | | | | | |
| | | | | 100 | Р | | | | | | | | | |
| | | | | MSM514 | 4256-12 | | | | | | | | | |
| смоѕ | 1M | 262144 | 20 | 120 | Р | | | | | | | | | |
| | | x 4 | | MSM514 | 4257-10 | | | | | | | | | |
| | | | | 100 | Р | | | | | | | | | |
| | | | | MSM514 | 4257-12 | | | | | | | | | |
| | | | | 120 | Р | | | | | | | | | |





2. STATIC RAM

| Struc- ture | D:+ | | Num- ber of Pin | Ok | ti | Hita | chi | Intel | Texas | Mostek | Motorola | NE | c | Tosł | niba | Mitsu | bishi | Fuj | itsu |
|----------------|-----|-------------|-----------------------|-------|-------|------|------|-------|-------|--------|----------|-------|-------|-------|--------|-------|-------|-----|------|
| | | | | | | | | | | | | | | TMM20 |)16P-1 | | | мв8 | 178 |
| | | | | | | | | | | | | | | 100 | Р | | | 100 | Р |
| | | | | MSM21 | 28-12 | | | | | | | | | | | | | | |
| Ì | | 2040 | | 120 | Р | | | | | | | | | | | | | | |
| NMOS | 16k | 2048 x 8 | 24 | MSM21 | 28-15 | | | | | | | μPD40 | 16C-3 | TMM2 | 016P | 5872 | 5-15 | МВ8 | 178 |
| | | | | 150 | Р | | | | | | | 150 | Р | 150 | Р | 150 | P.C | 150 | Р |
| | | | | MSM21 | 28-20 | | | | | | | μPD40 | 16C-2 | TMM20 | 16P-2 | 587 | 25 | | |
| | | | | 200 | Р | | | | | | | 200 | Р | 200 | Р | 200 | P.C | | |
| | | | | MSM5 | 114-2 | | | | | | | μPD4 | 44-3 | | | | | | |
| | | | | 200 | Р | | | | | | | 200 | Р | | | | | | |
| | | | | | | | | | | | | μPD4 | 44-2 | | | | | | |
| | | | | | | | | | | | | 250 | Р | | | | | | |
| СМОЅ | 4k | 1024 x 4 | 18 | MSM5 | 114-3 | HM43 | 34-3 | | | | | μPD4 | 44-1 | | | | | | |
| CIVIOS | 47 | × 4 | 10 | 300 | Р | 300 | Р | | | | | 300 | Р | | | | | | |
| | | | | MSM5 | 114 | HM43 | 34-4 | | | | | μPD4 | 144 | TC5 | 514 | M5898 | 31-45 | | |
| | | | | 450 | Р | 450 | Р | | | | | 450 | Р | 450 | Р | 450 | G | | |
| | | | | | | | | | | | | | | TC55 | 14-1 | | | | |
| | | | | 4 | | | | | | | | | | 650 | Р | | | | |
| | | | | | | | | | | | | | | TC55 | 14-2 | | | | |
| | | | | | | | | | | | | | | 800 | Р | | | | |

| Struc- ture | Total Bit | | Num- ber of Pin | Oki | | Hita | chi | Intel | Texas | Mostek | Motorola | NE | С | Tosh | iiba | Mitsul | bishi | Fuji | tsu |
|----------------|--------------|-------|-----------------------|---------|------|-------|-------|-------|-------|--------|----------|-------|-------|-------|------|--------|--------|-------|-------|
| | | | | MSM512 | 8-12 | HM61 | 16L-2 | | | | | | | | | M5M51 | 17-12 | | |
| | | , | | 120 | Р | 120 | Р | | | | | | | | | 120 | Р | | |
| | | | | MSM512 | 8 15 | HM61 | 16L-3 | | | | | μPD4 | 46-3 | | | M5M51 | 17-15 | MB841 | 16-15 |
| | | | | 150 | Р | 150 | Р | | | | | 150 | Р | | | 150 | Р | 150 | Р |
| смоѕ | 161 | 2048 | 24 | MSM512 | 8-20 | HM61 | 16L-4 | | | | | μPD4 | 46-2 | TC55 | 17-2 | | | MB841 | 16-20 |
| Civios | IOK | x 8 | 24 | 200 | Р | 200 | Р | | | | | 200 | Р | 200 | Р | | | 200 | Р |
| | | | | | | | | | | | | μPD4 | 46-1 | TC5 | 517 | м5М5 | 5117 | | |
| | | | | | | | | | | | | 250 | Р | 250 | Р | 250 | Р | | |
| | | | | MSM512 | 6-20 | HM61 | 16L-4 | | | | | μPD4 | 46-7 | TC55 | 17-2 | | | | |
| | | | | 200 | Р | 200 | Р | | | | | 200 | Р | 200 | Р | | | | |
| | | | | MSM512 | 6-25 | | | | | | | μPD4 | 46-1 | TC5 | 517 | | | | |
| | | | | 250 | Р | | | | | | | 250 | Р | 250 | Р | | | | |
| | | | | | | | | | | | | μPD | 445 | | | | | | |
| | | | | | | | | | | | | 450 | Р | | | | | | |
| | | | | MSM5165 | 5-12 | HM626 | 64-12 | | | | | | | | | M5M5 | 165-12 | | |
| | | | | 120 | Р | 120 | Р | | | | | | | | | 120 | Р | | |
| | | 8192 | 28 | MSM5165 | 5-15 | HM626 | 64-15 | | | | | μPD43 | 64-15 | TC556 | 55-1 | | | MB84 | 64-15 |
| | | x 8 | 20 | 150 | Р | 150 | Р | | | | | 150 | Р | 150 | Р | | | 150 | Р |
| | | | | MSM5165 | 5-20 | | | | | | | μPD43 | 64-20 | | | | | | |
| смоѕ | 641 | | | 200 | Р | | | | | | | 200 | Р | | | | | | |
| CIVIOS | 041 | | | MSM5188 | 8-45 | | | | | | | μPD43 | 62-45 | | | | | | |
| | | | | 45 | Р | | | | | | | 45 | Р | | | | | | |
| | | 16384 | 22 | MSM5188 | 8-55 | | | | | | | μPD43 | 62-55 | | | | | | |
| | | x 4 | | 55 | Р | | | | | | | 55 | Р | | | | | | |
| | | | | MSM5188 | 8-70 | | | | | | | μPD43 | 62-70 | | | | | | |
| | | | | 70 | Р | | | | | | | 70 | Р | | | | | | |





3. MASK ROM

| Struc- ture | Total Bit | | Num- ber of Pin | Ok | :i | Hita | chi | Intel | Texas | Mos | tek | Moto | orola | NE | С | Tosh | iba | Mitsub | oishi | Fujitsu |
|----------------|--------------|---------------|-----------------------|-------|------|------|-----|---------|-------|------|-------|-------|--------|------|-----|------|------|--------|-------|---------|
| | | | | MSM2 | 2965 | | | | | MK36 | 000-5 | мсм68 | 3A-364 | | | | | | | |
| | | | 24 | 300 | Р | | | | | 300 | P.G | 250 | P.C | | | | | | | |
| | | | 24 | | | HN48 | 364 | | | | | мсм68 | 3A-364 | | | | | M583 | 334 | |
| | 64k | 8192 x 8 | | | | 350 | Р | | | | | 350 | P.C | | | | | 650 | Р | |
| | - | | 20 | MSM3 | 864 | | | 2364A | | | | | | μPD2 | 364 | TMM2 | 2364 | | | |
| NMOS | | | 28 | 250 | Р | | | 450 P.G | | | | | | 450 | P.G | 250 | P | | | |
| | 1001 | 16384 | 28 | мѕмза | 128A | | | | | | | | | | | тмм2 | 3128 | | | |
| | 128k | x 8 | 28 | 250 | Р | | | | | | | | | | | 200 | Р | | | |
| | | | | мѕмз | 8256 | | | | | мкз | 3000 | | | | | | | M5M23 | 3256 | |
| | 256k | 32768 | 28 | 250 | Р | | | | | 250 | P.G | | | | | | | 250 | Р | |
| | 256K | x 8 | | мѕмза | 256A | | | | | | | | | | | | | | | |
| имоѕ | | | | 150 | Р | | | | | | | | | | | | | | | |
| | 540 1 | 65536 | 28 | мѕмз | 8512 | | | | | | | | | | | | | | | |
| | 512k | x 8 | 28 | 200 | Р | | | | | | | | | | | | | | | |
| | 0501 | 32768 | 28 | MSM5 | 3256 | | | | | | | | | | | | | | | |
| 1 | 256k | x 8 | 28 | 150 | Р | | | | | | | | | | | | | | | |
| смоѕ | 414 | 13107 | 2 00 | MSM53 | 1000 | | | | | | | | | | | | | | | |
| | 1M | 13107: × 8 | 28 | 250 | Р | | | | | | | | | | | | | | | |

-■ CROSS REFERENCE LIST ■

4. EPROM

| Struc- ture | Total Bit | | Num- ber of Pin | Oł | кi | Hita | chi | Int | el | Texas | Mostek | Motorola | NE | :C | Tost | niba | Mitsu | bishi | Fuji | tsu |
|----------------|--------------|-------|-----------------------|-------|--------|--------------|--------|------|------|-------|--------|----------|--------|--------|-------------|-------|---------------|--------|-------------------------|--------|
| | | | | MSM27 | 64-20 | HN482 20 | 764G- | D276 | 54-2 | | | | μPD27 | 64D 2 | TMM27 | 64D-2 | | | МВМ27 | '64-20 |
| | | | | 200 | G | 200 | G | 200 | G | | | | 200 | G | 200 | G | | | 200 | G |
| | | | | MSM27 | 64-25 | HN482 | 764G | D27 | 64 | | | | μPD2 | 764D | TMM2 | 764D | | | МВМ27 | 64 25 |
| | | | | 250 | G | 250 | G | 250 | G | | | | 250 | G | 250 | G | | | 250 | G |
| | 64k | 8192 | 28 | MSM27 | 64 30 | HN482 30 | 764G | D276 | 54-3 | | | | μPD27 | 64D-3 | | • | | | МЕМ27 | 64-30 |
| | 0410 | x 8 | 20 | 300 | G | 300 | G | 300 | G | | | | 300 | G | | | | | 300 | G |
| | | | | | | | | D276 | 54A | | | | | | | | тмм2 | 764AP | | |
| | | | | | | | | | G | | | | | | | | | G | | |
| | | | | | | | | P276 | 64A | | | | | | | | тмм2 | 764AP | | |
| имоѕ | | | | | | | | 250 | Р | | | | | | | | 200 | Р | | |
| | | | | MSM27 | 128-20 | | | | | | | | μPD271 | 128D-2 | TMM27 20 | 128D- | M5L27 | 128K-2 | | |
| | | | | 200 | G | | | | | | | | 200 | G | 200 | G | 200 | G | | |
| | | | | MSM27 | 128-25 | HN482 25 | 7128G- | D27 | 128 | | | | μPD27 | 128D | TMM27 25 | 128D- | M5L27 (-1) | 7128K | MBM2 ⁻ 25 | 7128- |
| ļ | | 16384 | | 250 | G | 250 | G | 250 | G | | | | 250 | G | 250 | G | 250 | G | 250 | G |
| | 128k | x 8 | 28 | MSM27 | | HN4827 30 | 7128G- | D271 | 28-3 | | | | μPD271 | 128D-3 | | | M5L27 | 128K- | МВМ27 | 128-30 |
| | | | | 300 | G | 300 | G | 300 | G | | | | 300 | G | | | 300 | G | 300 | G |
| | | | | | | | | D271 | 28A | | | | | | TMM27 | 128AD | | | мвм27 | 7128A |
| | | | | | | | | | G | | | | | | | G | | | 200 | G |
| | | | | | | | | P271 | 28A | | | | | | ТММ24 | 128AP | | | | |
| | | | | | | | | 250 | Р | | | | | | 200 | Р | | | | |





| Struc- ture | Total Bit | Or- gani- zation | Num- ber of Pin | Oki | Hita | chi | Int | :el | Texas | Mostek | Motorola | NE | EC . | Tosi | niba | Mitsu | bishi | Fuji | tsu |
|----------------|--------------|------------------------|-----------------------|---------------------------|-------|--------|---------------------|-----|-------|--------|----------|-------|------|-------------|--------|-------|---------------------------------------|-------------------|-------|
| | | | | MSM27256-15 | | | | | | | | | | TMM27 | 256D- | | | | |
| | | | | 150 G | | | | | | | | | | 150 | G |] | | | |
| | | | | MSM27256-20 | | | | | | | | | | TMM27 20 | 256AD- | M5L27 | 7256K- | MBM27 20 | 256- |
| | 256k | 32768 | 28 | 200 G | | | | | | | | | | 200 | G | 200 | G | 200 | G |
| | 256K | x 8 | 20 | | | | P27 | 256 | | | | | | TMM24 | 256AP | | | | · |
| | | | | | | | 250 | Р | | | | | | 200 | Р | 1 | | | |
| | | | | MSM27256-25 | HN272 | 56G-25 | 272 | :56 | | | | | | | 1 | M5L27 | 7256K | MBM2 ² | 7256- |
| | | | | 250 G | 250 | G | 250 | G | | | | | | | | 250 | G | 250 | G |
| | | | | | | | | | | | | μPD27 | 256D | TMM2 | 7256D | | | | |
| NMOS | | | | | | | | | | | | 200 | G | 150 | G | 1 | | | |
| INIVIOS | | 65536 x 8 | 28 | MSM27512-15 | | | | | | | | | | | • | | · · · · · · · · · · · · · · · · · · · | | |
| | | | | 150 G | | | | | | | | | | | | | | | |
| | | | | MSM27512-20 | | | | | | | | | | | | M5L27 | 512K-2 | | |
| l | | | | 200 G | 1 | | | | | | | | | | | 200 | G | | |
| | | | | MSM27512-25 | HN275 | 12G-25 | 275 | 12 | | | | | | | | M5L27 | 7512K | MBM2 ² | 7512- |
| | | | | 250 G | 250 | G | 250 | G | | | | | | | | 200 | G | 250 | G |
| | | | | MSM271000- 12 | | | | • | | | | | | | | | | | |
| | | | | 120 G | 1 | | | | | | | | | | | | | | |
| | 1M | 131072 x 8 | 32 | MSM271000- 15 | | | | | | | | | | | | | | | |
| | | | | 150 G | | | | | | | | | | | | | | | |
| | | | | MSM271000- 20 200 G | | | 2701 200V 200 | ′05 | | | | | | | | | | | |


| Struc- ture | Total Bit | Or- gani- zation | Num- ber of Pin | Oki | Hitachi | Intel | Texas | Mostek | Motorola | NEC | Toshiba | Mitsubishi | Fujitsu |
|----------------|--------------|------------------------|-----------------------|--------------------|---------|---------------------------|-------|--------|----------|-----|---------|------------|---------|
| | | | | MSM271024- 12 G | | | | | | | | | |
| | | | | MSM271024- 15 G | | 27210- 150/05 150 G | | | | | | | |
| NMOS | 1M | 65536 × 16 | 40 | | | 27210- 170/05 170 G | | | | | | | |
| | | | | MSM271024- 20 G | | 27210- 200/05 200 G | | | | | | | |

5. $E^2 P ROM$

| Struc- ture | D:+ | | Num- ber of Pin | Oki | Hitachi | Inte | el | Texas | Mostek | Motorola | NEC | Toshiba | Mitsubishi | Fujitsu |
|----------------|-----|------|-----------------------|--------------------------|---------|-------------|----------|-------|--------|----------|-----|---------|------------|---------|
| | | | | MSM2816A- 25 250 P | | 2816 250 | SA P | | | | | | | |
| NMOS | 16k | 2048 | 24 | MSM2816A 30 300 P | | | | , | , | | | | | |
| | | x 8 | | MSM2816A- 35 350 P | | 2816 350 | A-3 P | | | | | | | |
| | | | | MSM2816A- 45 P | | | | | | | | | | |







APPLICATIONS

| 64K BIT DYNAMIC RAM APPLICATIONS NOTES | 445 |
|---|-----|
| 1. MEMORY DRIVER | 445 |
| 2. DECOUPLING CAPACITORS | 446 |
| 3. PRINTED CIRCUIT BOARD | 446 |
| 4. PERIPHERAL CONTROL CIRCUIT | 447 |
| 5. NOTES ON MOUNTING 1 MB MEMORY ON A BOARD | 448 |
| 6. MEMORY SYSTEM RELIABILITY | 449 |
| 7. MEMORY COMPARISON STANDARD | 451 |
| CMOS RAM BATTERY BACK-UP | 454 |
| 1. SYSTEM POWER AND BATTERY SWITCHING CIRCUIT | 454 |
| 2. SWITCHING CIRCUIT MODIFICATIONS | 454 |
| 3. DATA RETENTION MODE | 456 |
| 4. INTERFACING | |
| 5. MISCELLANEOUS | 457 |
| MASK ROM KANJI GENERATION MEMORY DESCRIPTION | 457 |
| 1. KANJI GENERATION MEMORIES | 458 |
| 2 MSM38256 SERIES | 450 |

64K BIT DYNAMIC RAM APPLICATION NOTES

1. MEMORY DRIVER


There are problems in driving MOS ICs by a TTL driver: increase of driver delay time due to capacitive load and ringing waveform at the falling edge.

An example of the increase of delay time due to capacitive load is shown in the following figure.

The number of load memory elements must be taken into consideration when designing the timing.

In case of LS type

PROPAGATION DELAY TIME vs LOAD CAPACITANCE



If the number of load memory elements is 20 ~ 40 (150 ~ 300PF) on a two layer board, an undershoot of -2 to -3V (peak voltage) occurs. Therefore, measures against ringing must be taken as described in the following.

Measures against ringing

- No consideration is required for the rising edge since there is a margin.
- (2) Since ringing may be considered as a reflection due to mismatching between the driver output impedance and signal line impedance, it can be prevented by line matching (termination).

For memory arrays, however, termination with pull up or bleeder resistance is not effective. Instead, series resistance (damping resistance) is suitable for memory arrays.

(3) The optimal value of series resistance differs depending upon the speed, pattern status, and driver. Experience will help in determining the optimal series resistance.


As a general rule, a resistance of $10 \sim 100\Omega$ is suitable.

However the speed will be lowered if the resistance is too large. An example is shown in attached drawing 3.

 Make the signal lines as short as possible. Multilayer board design is effective in reducing the undershoot (as the signal line impedance is lowered).

In case of L type

'S112, 'S113, 'S114 AVERAGE PROPAGATION DELAY TIME





2 DECOUPLING CAPACITORS

The dynamic MOS RAM is featured by the great power current at the active time in comparison to that at the standby time.

For example, the rated value (Icc1) of the mean power current of the MSM3764 is 45mA, while the standby current (Icc2) of the MSM3764-15 (150ns version) is 5mA. The former is approximately 10 times greater than the latter. The peak current of the MSM3764 approaches 90mA in the worst case. It is approximately 20 times as great as the standby current Icc2

Therefore, the power circuit must be designed so as to prevent the above current variation from causing an erroneous operation of the memory. A by-pass capacitor must be inserted for this purpose. There are two types of by-pass capacitors: high frequency capacitor and low frequency capacitor.

2.1 High Frequency Capacitor

In the lcc current waveform, the peak current rises at a high speed such as 10ns, and a high frequency noise represented by the following expression is caused to occur by the L component of the current applied to the capacitor:

$$\triangle V = L \frac{\triangle i}{\triangle t}$$

To reduce the fluctuation $\triangle V$, the value of L must be reduced

For this purpose, the capacitor must be placed as close as possible to the power pin of the IC. Further, sufficient capacity for supplying the peak current is required. The standard capacity for a double sided circuit board (two layer circuit board) is $0.05 \sim 0.1 \mu F$ or more. The capacity may be less than this value for a multi layer circuit board since the L component is less than the former.

When designing a board, mount one capacitor with excellent high frequency characteristics for every two or three MOS IC memory chips, near the power pins of these IC chips.

2.2 Low Frequency Capacitor

A low frequency capacitor is required for suppressing the power fluctuation due to a sudden current variation (for example, current variation caused by a status change from the standby status to the continuous access status or concurrent refreshment of the entire board) in a board unit. The power fluctuation in this case is a slow variation of several handred ns.

For this reason, the low frequency capacitor must have a capacity larger than the high frequency capacitor.

Though the capacity requirement depends upon the number of memories which operate simultaneously (bit width), $50\mu F$ is enough for a 16 \sim

32 bit system in a practical use.

As an example of capacitor which satisfies the requirements in both 2.1 and 2.2 above, a small-sized tantalum capacitor with excellent high frequency characteristics is shown in the following table. It is desirable to mount a low frequency capacitor near the power input pin in order to suppress the fluctuation of power supplied from outside, even if this capacitor is mounted.

| Manufacturer | Model | Capacity (µF) |
|-----------------|--|---------------|
| Oki Ceramic Co. | Model CA tantalum capacitor Model CB | 0.1 ~ 20μF |

The frequency characteristics of the above capacitor and the power bus bar are illustrated in attached figure 1.

3. PRINTED CIRCUIT BOARD


3.1 Number of Lavers

Considering the measures against power noise which was described in 2. above and the routing to be described in 3.2, two layers are enough in principle.

3.2 Routing

An example of routing on a two-layer circuit board is shown in attached drawing 2. In designing the routing, note the following four points:

- The MOS drive line based on the TTL must be as short as possible to prevent ringing (reflection) and reduce crosstalk.
- (II) Considerations are required to lower the impedance of the power line (including the ground). (For example, make a solid or grid-formed power line pattern. It is desirable that the power line pattern has width of at least 1.27mm.)
- (III) If a signal line is to be branched for multi drive, the line must be branched at the driving end. (See the following figure.) And, the memory matrix must be designed in an integrated form, and peripheral drivers must be placed near the memory matrix






4. PERIPHERAL CONTROL CIRCUIT

The three types of dynamic RAM control ICs shown in the following table are available at present.

| Manufacturer | Model | Functions |
|--------------------------------|----------------|---|
| Intel | i-3242 | Seven-bit address multiplexer (for 16K bit dynamic RAM) |
| Motorola | MC-3242 | Seven-bit refresh address count function Direct dirving capability of memory elements (for approx. 20 elements. 250 pF/25 ns 15 pF/9 ns) Application to a 64K bit dynamic RAM, example (see the following figure) |
| Texas Instruments (T. I) | 74LS601 603 | ○ Refresh timer using an RC multivibrator ○ Timing generation ○ Refresh address (7-bit address) |
| Advanced Micro Device (AMD) | Am2964A | Address latch/multiplex function (16-bit address) Refresh address counter RAS decoder (2 ~ 4) |
| Intel | i-8203 | 8-bit address multiplexer (for 16K/64K DRAM) Direct dring capability of memory element Including timing control |





5. NOTES ON MOUNTING 1 MB MEMORY ON A BOARD

The advent of a 64K bit dynamic RAM such as the MSM3764 has made it extremely easy to mount 1 MB

memory on a board from the viewpoint of mounting space. In this case, however, note the following points since the number of memory elements mounted is so large as $128 \sim 176$ (when redundant bits are provided).

| Point to be noted | Consideration | Practical example |
|-----------------------------------|--|---|
| Mounting of memory elements | Memory elements may be integrated or divided. (Design the memory array(s) to make the drive lines shortest.) | Driver Memory array Memory array Memory array |
| Memory element | Take care about the delay time and undershoot noise of the drive element. | Drive element |
| driving method | (If the condition V _{ILmin} = -1V recommended for the MOS dynamic RAM operation is satisfied, the memory elements | Parameter Delay (mA) time IOL Noise |
| | will display the full reliability.) | 7404 Medium speed 16 O |
| | | 74S04 High speed 20 X |
| Measures against noise | Two layers are enough for a board. (Pay attention to the power line pattern.) | |
| | High frequency noise | Mount a 0.1 \sim 1 μ F capacitor for every two memory elements. |
| | Low frequency noise | Mount a tantalum capacitor etc. of 50 μ F or more near the power input pin of the memory package. |
| Timing design | Prevent skew between each timing in order to enhance the system access speed. | Use ICs of the same tipe for racing timing (for example, RAS or CAS). |
| | Make a sufficient margin in timing design. | Skew and mounting delay |
| Thermal design | Thermal design under the worst condition is required. | Operation at a case temperature of 70°C must be guaranteed. |

6. MEMORY SYSTEM RELIABILITY

6.1 Reliability Determination Factors

The memory system reliability depends upon the four factors shown in the left column of the following table.

These factors are determined as shown in the right column of this table.

| Memory system reliability factor | Factor determination |
|----------------------------------|---|
| System-required reliability | Determined by the user-required specifications (MTBF). |
| Unit capacity | α [MB] = [word depth] x [bit count] |
| Parts reliability | Logic element — Hard error Memory element — Soft error |
| Cost | |

6.2 Hard Error and Soft Error

(I) Hard error

A hard error is a permanent error which occurs each time a certain address is accessed

(II) Soft error

A soft error is a transient error that does not repeat. The following are the three causes for soft errors:

- (1) Insufficient power margin
- (2) Insufficient system noise margin
- (3) Particle failure
- (4) Insufficient power margin
- (5) Insufficient system noise margin
- (6) particle failure

Items (1) through (5) are largely influenced by the system design. For item (6), it is required to consider whether a remedy such as ECC should be taken or not to satisfy the system-required reliability based on the parts reliability (pertaining to hard errors and soft errors). See 1.3 and 1.4 for details.

6.3 Measures for Reliability Enhancement

The following are the two typical means for the enhancement of system reliability.

- (1) Parity..... Error detection only (makes no contribution to the MTBF enhancement)
- (2) ECC...... The SEC-DED* is used in general
- * Single Error Correct Double Error Detect (one bit error correction and two bit error detection)

6.4 Reliability Calculation Method

MTBF for a hard error and a soft error

(1) Memory element reliability

Hard error
$$r_H = e^{-\lambda H \cdot t} (\lambda_H : \text{Hard error rate})$$

Soft error $r_S = e^{-\lambda S \cdot t} (\lambda_S : \text{Soft error rate})$

Reliability

$$R = \underbrace{(r_H)}_{\textcircled{1}}^n + \underbrace{nC_1 \cdot (r_H \cdot r_S)^{n-1} \cdot (1 - r_H)}_{\textcircled{2}}$$

- 1 Probability of no hard error
- Probability of one bit hard error followed by no hard or soft error

Find a value for t when the value of R is e⁻¹.

The following calculations are based on the assumption that there is a low probability of two bit soft error occurrence

(2) Memory unit reliability

Assume a memory unit whose size is n bits in bit width and k blocks in address capacity. The memory element reliability is expressed as follows:

$$r = e^{-\lambda t} (\lambda)$$
: error rate)

One bit correction


Find a value for t which satisfies the following expression:

$$R = \underbrace{\left((r)^{n} + nC_{1} \cdot r^{n-1} (1-r) \right)^{k}}_{\text{(2)}} = e^{-1}$$

- Probability of all bits being correct
- Probability of error occurrence for only one bit

2 Only parity error detection without bit correc-

Find a value for t which satisfies the following



6.5 Reliability Calculation Result Example

- Comparison of 64k byte, 128k byte, and 256k byte configurations (without ECC)
 - 1 64kbyte

| <u></u> | | | | | | |
|-------------|---------------------|---|--|--|--|--|
| λΗ (Fit) | λS (Fit) | MTBF (years) | | | | |
| 100 | 1000 | 11.5 | | | | |
| | 200 | 10.6 | | | | |
| 100 | 100 | 15.9 | | | | |
| | 50 | 21.1 | | | | |
| | 200 | 12.7 | | | | |
| 50 | 100 | 21.1 | | | | |
| | 50 | 31.7 | | | | |
| | (Fit) 100 100 | (Fit) (Fit) 100 1000 200 100 100 50 200 100 | | | | |



(2) 128kbvte

| Element | λΗ (Fit) | λS (Fit) | MTBF (years) |
|---------|-------------|-------------|-----------------|
| 64k | 100 | 1000 | 5.8 |
| | | 200 | 5.3 |
| | 100 | 100 | 7.9 |
| 16k | | 50 | 10.6 |
| IOK | | 200 | 6.3 |
| | 50 | 100 | 10.6 |
| | | 50 | 15.9 |
| | | | |

3 256kbyte

| Element | λΗ (Fit) | λS (Fit) | MTBF (years) |
|---------|-------------|-------------|-----------------|
| 64k | 100 | 1000 | 2.9 |
| | | 200 | 2.6 |
| | 100 | 100 | 4.0 |
| 101 | | 50 | 5.3 |
| 16k | | 200 | 3.2 |
| | 50 | 100 | 5.3 |
| | | 50 | 7.9 |

Notes: 1. The bit width is 9 bits for each case.

2. 1 bit is used for parity error detection.

(2) Comparison of 1M byte configurations (with ECC)

| Element | λΗ (Fit) | λS (Fit) | Reliability (years) | | | | |
|---------|------------------|----------|---------------------|--------------------|--|--|--|
| Element | An (Fit) | λ5 (FIL) | Bit width: 22 bits | Bit width: 39 bits | | | |
| 0.44 | 100 (100%) | . 1000 | 8.2 (0.76) | 7.9 (0.79) | | | |
| 64k | 100 (50% 50%) | 1000 | 13.9 (0.76) | 14.5 (0.79) | | | |
| 401 | 100 (100%) | 100 | 8.3 (1.05) | 6.8 (1.08) | | | |
| 16k | 100 (50% 50%) | 100 | 13.0 (1.05) | 10.7 (1.08) | | | |

Notes: 1. When the bit width is 22 bits, six bits are used for the ECC.


- 2. When the bit width is 39 bits, seven bits are used for the ECC.
- Values in parentheses are the reliabilities in the case of parity error detection without ECC.
- 4. The (50%, 50%) in the λH column means that 50% of the hard error rate λH is handled as the total bit hard error rate and the remaining 50% is handled as the one bit hard error rate (which reflects the hard error mode analysis result confirmed so far).

7. MEMORY COMPARISON STANDARD

In general, power, speed, and usability are required for memory elements. At present, 64K bit dynamic RAMs can be supplied by a lot of manufacturers, and these elements have almost unified specifications. In designing a circuit board to achieve stable system operation, however, considerations must be given to the specification values and margins against the specification values, pertaining to the points shown in the following table. Factors that will affect the stable system operation are power, temperature, aging, clock skew, uneven operation of peripheral ICs, and so forth.


| Point to be noted | Actual item to be considered | Reason |
|----------------------|---|---|
| Power | Currents (Icc1, Icc3, and Icc4) at the operating time and current (Icc2) at the standby time | The power system must be noted. (example: with battery backup) |
| | Current waveform (especially the peak current value) | The noise margin must be strict for memories with large peak current. |
| Timing margin | Address setup (tASR, tASC) and hold (tRAH, tCAH) timing | In system designing, these timing pulses are directly related to the access time. |
| | Data setup (tDS) timing and write pulse width (tWP) | These timing pulses are related to the cycle time in writing. |
| | Voltage, temperature, and dependability of each timing (especially the tREF and tRAC) | The temperature inclination must be little for the timing pulses tREF and tRAC. |
| Voltage margin | It is impossible to achieve the ideal voltage status when used within a system. | A sufficient voltage margin must be provided under consideration of various factors which will affect the system operation stability. |

Attached drawing 1
Frequency characteristics of capacitor and Q/PAC






Attached drawing 2 Two layer board circuit pattern example



Attached drawing 3

Horizontal: 50 ns/div






CMOS RAM BATTERY BACK-UP

A practical example of formation of nonvolatile data by CMOS static RAM battery back-up is outlined below.

1. System power and battery switching circuit

The simplest RAM power supply (CMOS Vcc) is outlined in Fig. 1. In this case, the CMOS Vcc for normal operation is kept at a voltage 0.7V below the system voltage by the voltage drop across a diode (forward direction).



Fia. 1

Fig. 2 is an example of use of a chargeable Ni-Ca battery as the back-up battery. While the system power is being employed, the Ni-Ca battery is gradually charged up via Rc. As in Fig. 1, the diode voltage drop also poses a problem in this circuit.




Fig. 2

The conditions for formation of non-volatile data (data retention) by battery back-up are listed below.

- The input signal H level must not exceed Vcc + 0.3V when the CMOS RAM Vcc power voltage is dropped.
- (2) CE (or CS) must maintain CMOS Vcc "H" level.
- (3) In order to minimize power consumption, WE, AD, DIN (or I/O) must be set to GND level or to the same "H" level as CMOS Vcc. (This is not necessary, however, for CMOS RAMs with chip select floating capability).

Note: CS floating capability

Power down possible irrespective of other input levels when memory has not been selected (i.e. when $\overline{CS} = H$)

Consequently, if the TTL Vcc level is greater than the CMOS RAM supply voltage, and the RAM driver is at the TTL Vcc level, the CMOS RAM input voltage will exceed CMOS Vcc + 0.3V (a situation which must be avoided). Therefore, in order to reduce the voltage difference between CMOS Vcc and TTL Vcc with the battery voltage set to at least 4.5V or 4.75V (due to the RAM operating supply voltage range), the D2 diode may be added to abtain a system voltage level at least 0.7V above 4.5 \sim 4.75V (which will keep CMOS Vcc and TTL Vcc within the respective CMOS and TTL operating supply voltage ranges).

To cope with (1) and (3), a CMOS driver which will also operate at a low voltage Vcc during data hold may be employed, or else, the open collector and open drain buffer may be pulled up to CMOS Vcc in order to drive the RAM.

A control circuit for coping with (2) when an abnormal system power supply is detected is also required.

2. Switching Circuit Modifications

Modification of the diode switching circuit can employ PNP transistors. Voltage drops by PNP transistor VCE are smaller by about 0.2V, and this can lead to the generation of a system "power fail" signal.




Fig. 3

Fig. 3 outlines a switching circuit employing a PNP transistor. The Rc used when a chargeable battery is employed is replaced by a diode when a non-chargeable battery is used. In this case, switching occurs at the zener diode voltage, so "power fail" must be detected by another circuit, and CE set to CMOS Vcc "high" level

Figs. 4 and 5 are examples of circuits capable of generating a POWER FAIL output signal. In these circuits, the C2 capacitance must be rather large, the important

point being the need for a smooth gradual change in CMOS Vcc when the system power is cut. See next page for further details




Fig. 4




Fig. 5




Fig. 6

3. Data Retention Mode

The RAM driver (peripheral circuit) is determined according to conditions (1) and (3) required for data retention. In Oki Electric CMOS RAMs, the power voltage during data retention is kept at a minimum of 2.0V. The \overline{CE} (or \overline{CS}) voltage at this time has to be kept at about Vcc -0.2V. And as was mentioned earlier, the CMOS Vcc must drop smoothly when the system power

is cut until it reaches the power voltage for data retention (practically equivalent to the battery voltage, or else reduced by the diode voltage drop). And although $\overline{\text{CE}}$ traces the slope of CMOS Vcc reduction at this time, a smooth change in $\overline{\text{CE}}$ is also a necessary condition for actual circuits

(4) When switching to retention mode, or from retention mode to operation mode, \overline{CE} must exhibit a smooth change. If noise is generated in \overline{CE} in this case, the data will be subject to rewriting.





Fig. 7

(5) When switching to operation mode, commence operation after elapse of the (read cycle time) following

Vcc reaching the operating power voltage range.



 Π


Fig. 8

4. Interfacing

A) TTI Interface

In the case of CMOS RAM drive by TTL, use an open-collector type TTL according to conditions (1) and (3).

When the system power line (i.e. TTL Vcc) is cut, the open-collector TTL Q2 in Fig. 9 is turned off, followed by Q1 also being turned off, resulting in the CMOS RAM input being pulled-up to CMOS Vcc.



Fia. 9

When the power line voltage in LS type TTL is dropped to ground, the output is also dropped to ground, thereby making the pull-up resistors for address line buffers etc no longer necessary. In this case, however, it will not be possible to employ this as a control line buffer which must be switched to "high" during \overline{CE} (or \overline{CS}) data retention.

(6) In order to minimize the consumption current during data retention, all inputs except \overline{CE} (or \overline{CS} , this being designated as either "high" or "low") must be

maintained at either GND or CMOS Vcc. (This does not apply, however, for CMOS RAMs equipped with \overline{CS} floating function).

B) CMOS Interface

In systems where the CMOS RAM is driven by CMOS buffer, operation must be at the data retention power voltage, and the corresponding output voltage must satisfy the requirements indicated in Figs. 7 and 8.




Fig. 10

5. Miscellaneous

In order to further reduce power consumption during data retention by even a small margin, the use of a MOS FET as the transistor generating the POWER FAIL output signal is recommended. This is in order to prevent flow of current from the $14k\Omega$ resistor.



MASK ROM KANJI GENERATION MEMORY DESCRIPTION

1. KANJI GENERATION MEMORIES

| | IC models | Number of codes | Character storing capacity | Config- uration | Character style | Bit capacity | Access time |
|--------------------------|--------------|--------------------|---------------------------------------|--------------------|---|-----------------|--------------------------------|
| | MSM38256-19 | 4 | JIS standard No. 1 | 15 x 16 | Gothic style | 25yK bits | 250ns max |
| | MSM38256-22 | 7 | 3418 characters | 13 × 10 | Counc style | 20yil Dits | 200113 11107 |
| memories | MSM38256-32 | 4 | JIS standard No. 2 | 15 x 16 | Gothic style | 256K bits | 250ns max |
| mem | MSM38256-35 | - T | 3418 characters | 15 × 10 | Gottile Style | 20010 0113 | 200113 11100 |
| peeds | MSM38256-10 | 9 | JIS standard No. 1 | 24 x 24 | Ming style | 256K bits | 250ns max |
| High | MSM38256-18 | J | 3418 characters | ~ T A & T | .smig scyle | 23011 5113 | 200110 11100 |
| | MSM38256-38 | 9 | JIS standard No. 2 | 24 x 24 | Ming style | 256K bits | 250ns max |
| | MSM38256-46 | | 3418 characters | 21 / 24 | iting style | 200.0 510 | 2555 1114 |
| | MSM38128-00 | 18 | JIS standard No. 1 | 24 x 24 | Ming style | 128K bits | 450ns max |
| Middle speed memories | MSM38128-17 | | 3418 characters | -7 A & T | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | .2010 5113 | 100m max |
| fiddle spee memories | MSM38128-18 | 10 | JIS standard No. 1 | 16 x 18 | Gothic style | 128K bits | 450ns max |
| 2 | MSM38128-27 | | 3418 characters | | Zouno style | . 25.7 5113 | 10011011347 |
| Low speed memories | MSM28101A | 1 | JIS standard No. 1 3418 characters | 16 x 18 | Gothic style | 1M bits | 10µs max (16 x 18 transfer) |
| Low s | MSM28201A | 1 | JIS standard No. 2 3384 characters | 16 x 18 | Gothic style | 1M bits | 10µs max (16 x 18 transfer) |



2. MSM38256 SERIES

2-1 15 x 16 Font


(1) Model names

MSM38256-19~22 (four codes); JIS standard No. 1 (2,965 characters) + Non-kanji (524 characters) MSM38256-32~35 (four codes); JIS standard No. 2 (3.384 characters)

These models are similar in electrical characteristics to the MSM38256 mask ROM. The CS and OE signals are active low.


(2) Split character patterns, and their storage

Split character patterns



- The character patterns are standard OKI character patterns.
- · Each character consists of two chips.
- Character data is generated at high level, and background data is generated at low level.
- Character data is stored in a 16 x 16 dot pattern area, left-justified.

Storage



• Each group of four chips forms one set to store about 4K characters.

| | #1 | #2 | #3 | #4 |
|--------------------|-------------|-------------|-------------|-------------|
| JIS standard No. 1 | MSM38256-19 | MSM38256-20 | MSM38256-21 | MSM38256-22 |
| JIS standard No. 2 | MSM38256-32 | MSM38256-33 | MSM38256-35 | |



(3) Address code conversions

The following address code conversions are required to access character patterns with the JIS C6226 kanji code:

(i) Converting JIS standards Nos. 1 and 2 (byte 1 = $50H \sim 6FH$ area)

| | | | | Ву | te 1 | | | | | | | Ву | te 2 | | | |
|-------|----------------|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----------------|----|----------------|-----|-----|---|
| C6226 | X ₈ | Χ, | X ₆ | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | Y ₈ | Υ, | Υ ₆ | Ys | Y ₄ | Y 3 | Y 2 | Y |



| | | | Ву | te 1 | | | | | | | Ву | te 2 | | | |
|--------------------|---|--|----------------|----------------|----------------|----------------|----------------|--|----|----------------|----------------|----------------|----------------|----------------|----------------|
| ROM address | A ₁₅ A ₁₄ A ₁₃ A ₁₂ A ₁₁ | | | | | | | | | A, | A ₈ | Α, | A ₆ | A ₅ | A ₄ |
| Conversion address | | | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | | Υ, | Y ₆ | Y ₅ | Y ₄ | Y ₃ | Υ, | Yı |

(ii) Converting non-kanji and JIS standard No. 2 (byte 1 = $70H \sim 74H$)


| | | | | Ву | te 1 | | | | | | | By | te 2 | | | |
|-------|----------------|----|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----|----------------|----------------|-------|----------------|-----|----|
| C6226 | X ₈ | х, | X ₆ | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | Y ₈ | Υ, | Y ₆ | Y ₅ | Y_4 | Y ₃ | Y 2 | Y, |



| | | Ву | te 1 | | | | | | Ву | te 2 | | | |
|--------------------|-------------------|-----------------|-----------------|-----------------|-----------------|-----------------|----|----------------|----|----------------|----------------|----------------|----|
| ROM address | $\overline{\ \ }$ | A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₀ | A, | A ₈ | A, | A_6 | A ₅ | A ₄ | |
| Conversion address | / | Υ, | Y ₆ | X ₃ | X ₂ | Xı | 0 | 0 | Ys | Y ₄ | Y ₃ | Y 2 | Y, |

* Use A₁₅ as a CE control signal because it is not supported as a ROM address. (For further details, see the circuit example.)

15 x 16 font circuit configuration example





2-1 24 x 24 Font

(1) Model names


MSM38256-10~18 (nine codes); JIS standard No. 1 (2,965 characters) + Non-kanji (524 characters) + Half-size characters (159).

MSM38256-38~46: JIS standard No. 2 (3.384 characters)

These models are similar in electrical characteristics to the MSM38256 mask ROM. The CS and OE signals are active low.


(2) Split character patterns, and their storage

• Split character patterns



- The character patterns are standard JIS character patterns.
- · Each character consists of nine chips.
- Character data is generated at high level, and background data is generated at low level.

Storage



| | JIS standard No. 1 | JIS standard No. 2 |
|----|--------------------|--------------------|
| #1 | MSM38256-10 | MSM38256-38 |
| #2 | MSM38256-11 | MSM38256-39 |
| #3 | MSM38256-12 | MSM38256-40 |
| #4 | MSM38256-13 | MSM38256-41 |
| #5 | MSM38256-14 | MSM38256-42 |
| #6 | MSM38256-15 | MSM38256-43 |
| #7 | MSM38256-16 | MSM38256-44 |
| #8 | MSM38256-17 | MSM38256-45 |
| #9 | MSM38256-18 | MSM38256-46 |



(3) Address code conversions

The following address code conversions are required to access character patterns with the JIS C6226 and C6229 kanji code:

(i) Converting JIS standards Nos. 1 and 2 (byte 1 = 50H~6FH area)

| | | | | Ву | te 1 | | | | | | | By | te 2 | | | |
|-------|----------------|----|----------------|----|----------------|----------------|----------------|----------------|----------------|----|----------------|----|----------------|-----|-----|----|
| C6226 | X ₈ | X, | X ₆ | X, | X ₄ | X ₃ | X ₂ | X ₁ | Y ₈ | Υ, | Y ₆ | Y, | Y ₄ | Y 3 | Y 2 | Y, |

| | | | Ву | te 1 | | | | | | | Ву | te 2 | | *************************************** | |
|--------------------|---|---|----|----------------|----------------|----------------|----------------|--|----|----------------|----------------|----------------|----------------|---|----------------|
| ROM address | A ₁₄ A ₁₃ A ₁₂ A ₁₁ A ₁₀ | | | | | | | | A, | A ₈ | Α, | A ₆ | A ₅ | A ₄ | A ₃ |
| Conversion address | | / | X, | X ₄ | X ₃ | X ₂ | X ₁ | | Υ, | Υ ₆ | Y ₅ | Y ₄ | Y ₃ | Y 2 | Υ, |

(ii) Converting non-kanji and JIS standard No. 2 (byte 1 = 70H~74H area)

| | | | | Ву | te 1 | | | | | | | Byt | te 2 | | | |
|-------|----------------|----|----------------|----------------|----------------|----------------|----------------|----------------|-----|----|----------------|-----|----------------|----------------|-----|----|
| C6226 | X ₈ | Х, | X ₆ | X ₅ | X ₄ | X ₃ | X ₂ | X ₁ | Y 8 | Υ, | Υ ₆ | Ys | Y ₄ | Y ₃ | Y 2 | Yı |


| | | Ву | te 1 | | | | | | | By | te 2 | | | |
|--------------------|--|-----------------|-----------------|-----------------|-----------------|-----------------|---|----------------|----------------|----|----------------|----------------|----------------|----------------|
| ROM address | | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | / | A ₉ | A ₈ | Α, | A ₆ | A ₅ | A ₄ | A ₃ |
| Conversion address | | Υ, | Υ ₆ | Х, | X ₂ | Xi | | 0 | . 0 | Υ, | Y ₄ | Y ₃ | Y 2 | Y ₁ |

(iii) Converting half-size characters (C6220 code)

| | | | | 1 | | | | ł . |
|-------|----|----|----|----|----|------------|-----|-----|
| C6220 | 7 | 17 | 7 | 7 | 7 | 7 | 7 ' | 17 |
| 60220 | -8 | 27 | -6 | -5 | -4 | ~ 3 | -2 | -1 |
| | | | | | | | | |

| | Byte 1 | | | | | | | Byte 2 | | | | | | | | |
|--------------------|--------|--|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|--|----|----------------|----|----------------|----------------|----------------|----------------|
| ROM address | | | $\overline{/}$ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | | A, | A ₈ | A, | A ₆ | A ₅ | A ₄ | A ₃ |
| Conversion address | | | / | 0 | 0 | Z ₈ | Ζ, | Z ₆ | | 0 | 0 | Zs | Z ₄ | Z_3 | Z ₂ | Z ₁ |

(4) 24 x 24 font circuit configuration example



OKI Electric Industry Co., Ltd.
10-3 Shibaura 4-chome, Minato-ku,
Tokyo 108, Japan
Tel. Tokyo 454-2111
Telex: J22627
Fax. Tokyo 452-5912 (GIII)
Electronics devices Group
Overseas Marketing Dept.

OKI Semiconductor Group
650 N. Mary Avenue
Sunnyvale, Calif 94086, U.S. A.
Tel: 408-720-1900
Telex: 9103380508 0KI SUVL
Fax: 408-720-1918 (GIII)

OKI Electric Europe GmbH
Niederkasseler Lohweg 8
D 4000 Düsseldorf 11
West Germany
Tel. 0211-5950
Telex. 8584312
Fax 0211-591669 (GIII)

OKI Electronics (Hong Kong) Ltd.
16th Floor Fairmont House,
8 Cotton Tree Drive, Hong Kong
Tel: 5-263111-3
Telex: 62459 OKIHK HX
Fax: 5-200102 (GIII)