
MEMORY DATABOOK 1983



2nd Edition: May, 1983

- IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS
 - PACKAGING 2
- RELIABILITY INFORMATION
- MOS MEMORY
 HANDLING PRECAUTIONS
 - EPROM WRITING AND ERASURE
- MASK ROM CUSTOMER PROGRAM SPECIFICATIONS
- MASK ROM
 DEVELOPMENT FLOWCHART
 - TERMINOLOGY AND SYMBOLS

- DATA SHEET
- CROSS REFERENCE LIST
 - APPLICATIONS I

	•		
		•	

CONTENTS

IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS	1
DYNAMIC RAMS	3
NMOS STATIC RAMS	3
CMOS STATIC RAMS	4
• EPROMS	4
• MASK ROMS	5
2 PACKAGING	7
• 16 PIN PLASTIC	9
• 16 PIN SIDE-BRAZED	9
• 16 PIN SIDE-BRAZED	10
• 18 PIN PLASTIC	10
• 18 PIN SIDE-BRAZED	11
• 24 PIN PLASTIC	11
• 24 PIN CERDIP	12
• 24 PIN CERDIP	12
• 28 PIN PLASTIC	13
• 28 PIN CERDIP	13
• 40 PIN SIDE-BRAZED	14
• 24 PIN PLASTIC FLAT	
RELIABILITY INFORMATION	
1. INTRODUCTION	
2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS	16
3. EXAMPLE OF RELIABILITY TEST RESULTS	
4. SEMICONDUCTOR MEMORY FAILURES	
MOS MEMORY HANDLING PRECAUTIONS	
1. STATIC ELECTRICITY COUNTERMEASURES	
2. POWER SUPPLY AND INPUT SIGNAL NOISE	
3. CMOS MEMORY OPERATING PRECAUTIONS	
EPROM WRITING AND ERASURE	
1. EPROM WRITING ERASURE	
2. EPROM HANDLING	
MASK ROM CUSTOMER PROGRAM SPECIFICATIONS	
1. USABLE MEDIA	
2. MAGNETIC TAPE SPECIFICATIONS	
MASK ROM DEVELOPMENT FLOWCHART	
8 TERMINOLOGY AND SYMBOLS	
1. PIN TERMINOLOGY	
2. ABSOLUTE MAXIMUM RATINGS	
3. RECOMMENDED OPERATION CONDITIONS	
4. DC CHARACTERISTICS	
5. AC CHARACTERISTICS	44


9 DAT	A SHEET		,
•	MOS DYNAMIC RA	.MS)
	MSM3716AS/RS	16384-Word x 1-Bit RAM (NMOS) 50)
	MSM3732AS/RS	32768-Word x 1-Bit RAM (NMOS))
	MSM3764AS/RS	65536-Word x 1-Bit RAM (NMOS)	j
	MSM3764AAS/ARS	65536-Word x 1-Bit RAM (NMOS)	
	MSM37256AS	262144-Word x 1-Bit RAM (NMOS) < Page Mode > 100)
	MSM41256AS/RS	262144-Word x 1-Bit RAM (NMOS) < Nibble Mode >109)
•	MOS STATIC RAMS	S	
	MSM2114LRS	1024-Word x 4-Bit RAM (NMOS)	<u>!</u>
	MSM2128RS	2045-Word x 8-Bit RAM (NMOS)	ì
	MSM5114RS	1024-Word x 4-Bit RAM (NMOS)	
	MSM5104RS	4096-Word x 1-Bit RAM (CMOS)	;
	MSM5115RS	1024-Word x 4-Bit RAM (CMOS)	
	MSM5128RS	2048-Word x 8-Bit RAM (CMOS)	;
	MSM5128-20GSK	2048-Word x 8-Bit RAM (CMOS)	
	MSM5126RS	2048-Word x 8-Bit RAM (CMOS)	1
	MSM5127RS	2048-Word x 8-Bit RAM (CMOS)	?
	MSM5129RS	2048-Word x 8-Bit RAM (CMOS)	7
	MSM5165RS	8192-Word x 8-Bit RAM (CMOS)	2
•	MOS MASK ROMS)
	MSM2916RS	2048-Word x 8-Bit MASK SK ROM (NMOS))
	MSM2932RS	4096-Word x 8-Bit MASK ROM (NMOS)	3
	MSM2965RS	8192-Word x 8-Bit MASK ROM (NMOS)	3
	MSM3864RS	8192-Word x 8-Bit MASK ROM (NMOS) 189)
	MSM38128RS	16384-Word x 8-Bit MASK ROM (NMOS) 193	3
	MSM38128ARS	16384-Word x 8-Bit MASK ROM (NMOS) 197	7
	MSM38256RS	32768-Word x 8-Bit MASK ROM (NMOS) 201	1
	MSM38256ARS	32768-Word x 8-Bit MASK ROM (NMOS) 205	ō
	MSM28101AAS	1M Bit MASK ROM (NMOS)	
	MSM28201AAS	1M Bit MASK ROM (NMOS)	1
	MSM53256RS	32768-Word x 8-Bit (CMOS)	
•	MOS EPROMS		7
	MSM2708AS	1024-Word x 8-Bit EPROM (NMOS)	3
	MSM2716AS	2048-Word x 8-Bit EPROM (NMOS)	
2	MSM2764AS	8192-Word x 8-Bit EPROM (NMOS)	
	MSM27128AS	16384-Word x 8-Bit EPROM (NMOS)	
III CRO	SS REFERENCE LIS	ST	5
		236	
		238	
		243	
4	. EPROM		3

П	APPLICATIONS	245
	64K BIT DYNAMIC RAM APPLICATIONS NOTES	246
	1. MEMORY DRIVER	246
	2. DECOUPLING CAPACITORS	247
	3. PRINTED CIRCUIT BOARD	247
	4. PERIPHERAL CONTROL CIRCUIT	248
	5. NOTES ON MOUNTING 1MB MEMORY ON A BOARD	249
	6. MEMORY SYSTEM RELIABILITY	250
	7. MEMORY COMPARISON STANDARD	252
	CMOS RAM BATTERY BACK-UP	255
	1. SYSTEM POWER AND BATTERY SWITCHING CIRCUIT	255
	2. SWITCHING CIRCUIT MODIFICATIONS	255
	3. DATA RETENTION MODE	257
	4. INTERFACING	258
	5. MISCELLANEOUS	258
	MASK ROM KANJI GENERATION MEMORY DESCRIPTION	
	1. KANJI GENERATION MEMORIES	
	2. MSM38128 SERIES	259



IC MEMORY LINE-UP AND TYPICAL CHARACTERISTICS





• DYNAMIC RAMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM3716-2	16k	16 Pin Dynamic	16 204 1	16	150	375	528/20	+12,+5	MK4116-2
MSM3716-3	IOK	TO FITE DYNAMIC	16,384 x 1	16	200	375	528/20	- 5	MK4116-3
MSM3732H-15	32k	16 Pin Dynamic	32,768 × 1	16	150	270	248/28		
MSM3732H-20	JZK	A7 (Column)=H	32,766 X I	10	200	330	248/28	+5	
MSM3732L-15	32k	16 Pin Dynamic	32.768 x 1	16	150	270	248/28	+5	
MSM3732L-20		A7 (Column)=L	32,700 X T	10	200	330	248/28	75	
MSM3764-15	641	64k 16 Pin Dynamic 65,536 x 1	16	150	270	248/28	+5	TMS4164-15	
MSM3764-20	04K		65,536 X I	16	200	330	248/28	75	TMS4164-20
MSM3764A-12					120	230	330/28		
MSM3764A-15	64K	16 Pin Dynamic	65,536 x 1	16	150	260	330/28	+5	:
MSM3764A-20					200	330	330/28		
MSM37256-15	OF CL	16 Dia Dun ancia	202 1441	10	150	270	440/28	+5	
MSM37256-20	256k	16 Pin Dynamic	262,144×1	16	200	330	440/28	כד	
MSM41256-10					100	200	415/28		
MSM41256-12	256k	16 Pin Dynamic	262,144×1	16	120	230	415/28	+5	
MSM41256-15					150	280	415/28		

• NMOS STATIC RAMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM2114L-2		Static, Common I/O	1024 × 4 1		200	200	396	+5	2114L2
MSM2114L-3	4K			18	300	300	396		2114L3
MSM2114L		1			450	450	396		2114L
MSM2128-12					120	120	660/110		TMM2016 M58725
MSM2128-15	16K	Static, Common I/O with Power Down Mode	2048 × 8	24	150	150	550/110	+5	
MSM2128-20					200	200	550/110		



• CMOS STATIC RAMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mw) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM5114-2					200	200	192/0.04		
MSM5114-3	4K	Fully Static, Common I/O	1024×4	18	300	300	192/0.04	+5	TC5514 μPD444
MSM5114					450	450	192/0.04		
MSM5115-2	414	Clocked Static,	10041	10	200	300	33/0.04	+5	HM6514
MSM5115-3	4K	Common I/O	1024x4	18	300	420	33/0.04	+5	
MSM5104-2	414	Clocked Static,	40001	10	200	300	33/0.04		HM6504
MSM5104-3	4K	Common I/O	4096×1	18	300	420	33/0.04	+5	HIVI05U4
MSM5128-12					120	120	330/0.275		HM6116 μPD446
MSM5128-15	16K	Fully Static, Common I/O	2048×8	24	150	150	300/0.275	1	
MSM5128-20					200	200	275/0.275		
MSM5127-15	16K	Fully Static	0040 0	0.4	150	150	300/0.275	+5	
MSM5127-20	16K	Common I/O	2048x8	24	200	200	275/0.275	-	
MSM5129-15	16K	Fully Static	20400	24	150	150	300/0.275	+5	
MSM5129-20	16K	Common I/O	2048×8	24	200	200	275/0.275	-	
MSM5126-20	16K	Fully Static	2048x8	24	150	150	385/0.165	+5	
MSM5126-25	16K	Common I/O	2048X8	24	200	200	385/0.165		
					100	100			
MSM5165	64K	Fully Static Common I/O	8192x8	28	120	120	495/5.5	+5	
					150	150			

• EPROMS


Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mW) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM2708	8k	24 Pin EPROM	1024 x 8	24	450	450	800	+12,+5 <i>-</i> 5	2708
MSM2716	16k	24 Pin EPROM	2048 x 8	24	450	450	525/132	+5	2716
MSM2764	64k	28 Pin EPROM	8192×8	28	200	200	790/185	+5	2764
MSM27128	128k	28 Pin EPROM	16,384×8	28	250	250	788/184	+5	27128

• MASK ROMS

Model Name	Mem- ory Capac- ity	Circuit Function	Memory Configura- tion	Num- ber of Pins per Pack- age	Access Time MAX (ns)	Cycle Time MIN (ns)	Power Consump- tion MAX (mW) Operating/ Standby	Power Supply Voltage (V)	Equivalent Device
MSM2916	16K	24 Pin MASK ROM	2048×8	24	250	250	550	+5	2716 EPROM
MSM2932	32K	24 Pin MASK ROM	4096×8	24	300	300	687	+5	2532 EPROM
MSM2965	64K	24 Pin MASK ROM	8192x8	24	300	300	687	+5	
MSM3864	64K	28 Pin MASK ROM	8192×8	28	250	250	550	+5	
MSM38128	128K	28 Pin MASK ROM	16384x8	28	450	450	660/110	+5	
MSM38128A	128K	28 Pin MASK ROM	16384×8	28	250	250	550	+5	
MSM38256	256K	28 Pin MASK ROM	32768×8	28	250	250	660	+5	
MSM28101	484	40 Pin MASK RAM	3760×16	40	10μS	S 22μS	893	+5	JIS-Chinese- character coding system 0~7, 16~47
MSM28201	1M	18x16 Chinese-cha- racter font output	x18	40					JIS Chinese- character coding system 48~87
MSM53256	256K	28 Pin CMOS MASK ROM	32768×8	28	200	200		+5	

·			

_	



PACKAGING

2


		Pack	ages		
Name		RS		AS	
	No. of Pins	PLASTIC	CERDIP	SIDE-BRAZED	
MSM3716	16	0		0	
3732	16	0		0	
3764	16	0		0	
3764A	16	0		0	
37256	16			0	
2114L	18	0		0	
2128	24	0			
5104	18	0		0	
5114	18	0		0	
5115	18	0		0	
5126	24	0			
5127	24	0			
5128	24	0			
5129	24	0			
5165	28	0		0	
2916	24	0	0		
2932	24	0	0		
2965	24	0			
3864	28	0			
38128	28	0			
38128A	28	0		·	
38256	28	0			
38256A	28	0			
53256	28	0			
28101A	40			0	
28201A	40			0	
2708	24		0		
2716	24		0		
2764	28		0		
27128	28		0		

Note: Model names suffixed by RS denote plastic mold devices, while AS denotes cerdip or side-brazed devices.


Ex. MSM2916RS..... plastic mold device

MSM2916AS..... cerdip or side-brazed device

• 16 PIN PLASTIC




• 16 PIN SIDE-BRAZED




• 16 PIN SIDE-BRAZED


• 18 PIN PLASTIC



• 18 PIN SIDE-BRAZED




• 24 PIN PLASTIC




• 24 PIN CERDIP


2




• 24 PIN CERDIP




• 28 PIN PLASTIC




• 28 PIN CERDIP



• 40 PIN SIDE-BRAZED



• 24 PIN PLASTIC FLAT



RELIABILITY INFORMATION

1. INTRODUCTION

Semiconductor memories play a leading role in the explosive progress of semiconductor technology. They use some of the most advanced design and manufacturing technology developed to date. With greater integration, diversity and reliability, their applications have expanded enormously. Their use in large scale computers, control equipment, calculators, electronic games and in many other fields has increased at a fast rate.

A failure in electronic banking or telephone switching equipment, for example, could have far reaching effects and can cause incalculable losses. So, the demand, for stable high quality memory devices is strong.

We, at Oki Electric is fully aware of this demand. So we have adopted a comprehensive quality assurance system based on the concept of consistency in development, manufacturing and sales.

With the increasing demand for improvement in function, capability and reliability, we will expand our efforts in the future. Our quality assurance system and the underlying concepts are outlined briefy below.

2. QUALITY ASSURANCE SYSTEM AND UNDERLYING CONCEPTS

The quality assurance system employed by Oki Electric can be divided into 4 major stages: device planning, developmental prototype, production prototype, and mass production. This system is outlined in the following block diagram (Fig. 1-1).

1) Device planning stage

To manufacture devices that meet the market demands and satisfy customer needs, we carefully consider functional and failure rate requirements, utilization form, environment and other conditions. Once we determine the proper type, material and structure, we check the design and manufacturing techniques and the line processing capacity. Then we prepare the development planning and time schedule.

2) Developmental prototype stage

We determine circuits, pattern design, process settings, assembly techniques and structural requirements during this stage. At the same time, we carry out actual prototype reliability testing.

Since device quality is largely determined during the designing stage, Oki Electric pays careful attention to quality confirmation during this stage.

This is how we do it:

- (1) After completion of circuit design (or pattern design), personnel from the design, process technology, production technology, installation technology and reliability departments get together for a thorough review to ensure design quality and to anticipate problems that may occur during mass production. Past experience and know-how guide these discussions.
- (2) Since many semiconductor memories involve new concepts and employ high level manufacturing technology, the TEG evaluation test is often used during this stage.

Note: TEG (Test Element Group) refers to the device group designed for stability evaluation of MOS transistors, diodes, resistors, capacitors and other circuit component element used in LSI memories.

(3) Prototypes are subjected to repeated reliability and other special evaluation tests. In addition, the stability and capacity of the manufacturing process are checked.

3) Production prototype stage

During this stage, various tests check the reliability and other special features of the production prototype at the mass production factory level. After confirming the quality of device, we prepare the various standards required for mass production, and then start production. Although reliability and other special tests performed on the production prototype are much the same as those performed on the developmental prototype, the personnel, facilities and production site differ for the two prototypes, necessitating repeated confirmation tests.

4) Mass production

During the mass production stage, careful management of purchased materials, parts and facilities used during the manufacturing process, measuring equipment, manufacturing conditions and environment is necessary to ensure device quality first stipulated during the designing stages. The manufacturing process (including inspection of the completed device) is followed by a lot guarantee inspection to check that the specified quality is maintained under conditions identical to those under which a customer would actually use the device. This lot guarantee inspection is performed in 3 different forms as shown below.





Fig. 2 Defect Processing Flowchart



(1) Group A tests: appearance, labels, dimensions

and electrical characteristics in-

(2) Group B tests: check of durability under thermal

and mechanical environmental stresses, and operating life charac-

teristics

(3) Group C tests: performed periodically to check operational life etc on long term

basis.

Note: Like the reliability tests, the group B tests conform to the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121

Devices which pass these lot guarantee inspections are stored in a warehouse awaiting shipment to customers. Standards are also set up for handling, storage and transportation during this period, thereby ensuring quality prior to delivery.

5) At Oki Electric, all devices are subjected to thorough quality checks. If, by chance, a failure does occur after delivery to the customer, defective devices are processed and the problem rectified immediately to minimize the inconvenience to the customer in accordance with the following flowchart.

3. EXAMPLE OF RELIABILITY TEST RESULTS

We have outlined the quality assurance system and the underlying concepts employed by Oki Electric. Now, we will give a few examples of the reliability tests performed during the developmental and production prototype stages. All reliability tests performed by Oki Electric conform with the following standards.

MIL-STD-883B, JIS C 7022, EIAJ-IC-121

OKI MEMORY LSI LIFE TEST RESULTS

	Device name	MSM3764-XXRS		MSM2128-XXRS			MSM5128-XXRS			
	Function	65536 x 1 bit DYNAMIC RAM			2048 x 8 bit STATIC RAM			2048 x 8 bit STATIC RAM		
	Structure	Si gate N-MOS 16P plastic package			Si gate N-MOS 24P plastic package			Si gate C-MOS 24P plastic package		
Test item	Test condition	Sample size	Test hours	Failures	Sample Size	Test hours	Failures	Sample size	Test hours	Failures
Operating life test	Ta = 125°C Vcc = 5.5V	175	3000	0	40	1000	0	100	1000	0
	Ta = 150°C Vcc = 5.5V	50	1000	0				50	2000	0
Temperature humidity test	140°C 85% Vcc = 5.5V	90	100	0				20	100	0
	85° C 85% Vcc = 5.5V	520	3000	0	40	1000	0	70	1000	0
Pressure cooker test	121°C 100% No bias	340	300	0	40	300	0	50	300	0

	Device name	MSM2764-AS		MSM38128-XXRS			MSM2965-XXRS			
	Function	8192 x 8 bit UV erasable EP ROM			16384 x 8 bit Mask ROM			8192 x 8 bit Mask ROM		
	Structure	Si gate N-MOS 28 P cerdip			Si gate N-MOS 28P plastic package			Si gate N-MOS 24P plastic package		
Test item	Test condition	Sample size	Test hours	Failures	Sample Size	Test hours	Failures	Sample size	Test hours	Failures
Operating life test	Ta = 125°C Vcc = 5.5V				40	2000	0	40	2000	0
	Ta = 150°C Vcc = 5.5V	40	1000	0						
Temperature humidity test	140° C 85% Vcc = 5.5V									
	85° C 85% Vcc = 5.5V	50	1000	0	20	2000	0	40	1500	0
Pressure cooker test	121° C 100% No bias				40	500	0	40	168	0

OKI MEMORY LSI ENVIRONMENTAL TEST RESULTS

Device name		MSM3764-XXRS		MSM2128-XXRS		MSM5128-XXRS		
Test item Test		Test condition	Sample size	Failures	Sample size	Failures	Sample size	Failures
Thermal environmental test	Soldering heat	260° C 10 sec	20	0	20	0	25	0
	Thermal shock	0°C~100°C 5 min 5 min 10 cycles						
	Temperature cycling	-55° C~RT~150° C 30 min 30 min 100 cycles	320	0	100	0	65	0
	Variable frequency vibration	100Hz~200Hz 4 min per cycle 4 times in X, Y, Z	20	0	20	0	18	
Mechanical environmental test	Shock	1500G, 0.5 ms, 5 times in each X, Y, Z						0
	Constant acceleration	10000G or 20000G 1 min in each X, Y, Z						
Electrical Environmental test	ESD	200pF, 0Ω, 5 times	10	0	10	0	10	0

Device name		MSM2764AS		MSM38128-XXRS		MSM2965-XXR		
Test item Test condition		Sample size	Failures	Sample size	Failures	Sample size	Failures	
Thermal environmental test	Soldering heat	260° C 10 sec	50	0	10	0	50	0
	Thermal shock	0°C~100°C 5 min 5 min 10 cycles						J
	Temperature cycling	–55°C~RT~150°C 30 min 30 min 100 cycles	50 (-65° ~ RT~ 150° C 30′ 3′ 30′ 20∞)	0	126	0	80	0
	Variable frequency vibration	100Hz~200Hz 4 min per cycle 4 times in X, Y, Z		0				
Mechanical environmental test	Shock	1500G, 0.5 ms, 5 times in each X, Y, Z	50					
	Constant acceleration	10000G or 20000G 1 min in each X, Y, Z						
Electrical environmental test	ESD	200pF, 0Ω, 5 times	10	0	10	0	10	0

♦ Data example 1

Device:


MSM2128-XXRS

Test:


Continuous operation under high temperature

Test conditions: $Ta = 125^{\circ}C$, Vcc = 5.5V, f = 63 kHz


Test circuit




CS Timing




 $V_{OH} MAX$



VOL MAX



 T_{AC}




♦ Data example 2 Device: MSM5128-XXRS Continuous operation under high temperature Test: Test conditions: Ta = 125°C, Vcc = 5.5V Test circuit $V_{OH}MIN$ (V) 4.4 4.3 **-**+5.5V 4.2 V_{cc} 24 A, 23 168H 1000H 500H ОН WE 21- V_{OL} MAX OE 20-A, 19--6 **-o** f₁₁ (V) CS 18 → 0.3 1/08 17-- 8 1/01 1/07 16 🔫 1/06 15 1/02 0.2 1/03 1/05 14 1/04 13 GND 0.1 168H 500H ОН 1000H T_{AC} (ns) 110 100 90 80 70 ОН 168H 500H 1000H

♦ Data example 3

Device:

MSM3764-XXRS




Since these reliability tests must determine performance under actual working conditions in a short period of time, they are performed under severe test conditions. For example, the 125° C high temperature continuous operation test performed for 1000 hours is equivalent to testing device life from 2 to 300 years of use at $Ta = 40^{\circ}$ C.

By repeating these accelerated reliability tests, device quality is checked and defects analyzed. The resulting information is extremely useful in improving the manufacturing processes. Some of the more common defects in memory LSI elements and their analysis are described below.

4. SEMICONDUCTOR MEMORY FAILURES

The life-span characteristics of semiconductor elements in general (not only semiconductor IC devices) is described by the curve shown in the diagram below. Although semiconductor memory failures are similar to those of ordinary integrated circuits, the degree of integration (miniaturization), manufacturing complexity and other circuit element factors influence their incidence.

< Semiconductor Element Failure Rate Curve >




1) Surge Destruction

This is destruction of the input/output stage circuits by external surge currents or static electricity. The accompanying photograph shows a point of contact between aluminum and poly-silicon that has been dissolved by a surge current. A hole has formed in the substrate silicon, leading to a short circuit. This kind of failure is traceable in about 30% of defective devices returned to the manufacturer. Despite miniaturization of semiconductor memory component elements (which means the elements themselves are less resistant), these failures usually occur during assembly and other handling operations.

At Oki Electric, all devices are subjected to static electricity intensity tests (under simulated operational conditions) in the development stage to reduce this type of failure. In addition to checking endurance against surge currents, special protective circuits are incorporated in the input and output sections.



Example of surge destruction



2) Oxide Film Insulation Destruction (Pin Holes)


Unlike surge destruction, this kind of failure is caused by manufacturing defects. Local weakened sections are ruptured when subjected to external electrical stress. Although this problem is accentuated by the miniaturization of circuit elements, it can be resolved by maintaining an ultra-clean manufacturing environment and through 100% burn-in screening.

3) Surface Deterioration due to Ionic Impurities

Under some temperature and electric field conditions, charged ionic impurities moving within the oxide film previously resulted in occasional deterioration of silicon surfaces. This problem has been eliminated by new surface stabilization techniques.

4) Photolithographic Defects

Integrated circuits are formed by repeated photographic etching processes. Dust and scratches on the mask (which corresponds to a photographic negative) can cause catastrophic defects. At present, component elements have been reduced in size to the order of 10^{-4} cm through miniaturization. However, the size of dust and scratches stays the same. At Oki Electric, a high degree of automation, minimizing human intervention in the process, and unparalleled cleanliness solves this problem.




Photolithographic Defect
(Gate not formed in circled area)

5) Aluminum Corrosion

Aluminum corrosion is due to electrolytic reactions caused by the presence of water and minute impurities. When aluminum dissolves, lines break. This problem is unique to the plastic capsules now used widely to reduce costs. Oki Electric has carefully studied the possible cause and effect relationship between structure and manufacturing conditions on the one hand, and the generation of aluminum corrosion on the other. Refinements incorporated in Oki LSIs permit superior endurance to even the most severe high humidity conditions.


6) Alpha-Particle Soft Failure

This problem occurs when devices are highly miniaturized, such as in 64-kilobit RAMs. The inversion of memory cell data by alpha-particle generated by radioactive elements like uranium and thorium (present in minute quantities, measured in ppb) in the ceramic package material causes defects. Since failure is only temporary and normal operation restored quickly, this is referred to as a "soft" failure. At Oki Electric we have eliminated the problem by coating the chip surface of 64-kilobit RAMs with a resin which effectively screens out these alpha-particle.



7) Degradation in Performance Characteristics Due to Hot Electrons

With increased miniaturization of circuit elements, internal electric field strength in the channels increases since the applied voltage remains the same at 5 V. As a result, electrons flowing in the channels, as shown in the accompanying diagram, tend to enter into the oxide film near the drain, leading to degradation of performance. Although previous low-temperature operation tests have indicated an increase of this failure, we have confirmed by our low-temperature acceleration tests, including checks on test element groups, that no such problem exists in Oki LSIs.



Characteristic deterioration caused by hot electron

With further progress in the miniaturization of circuit components, failures related to pin hole oxide film destruction and photolithography have increased. To eliminate these defects during manufacturing, we at Oki Electric have been continually improving our production processes based on reliability tests and information gained from the field. And we subject all devices to high-temperature burn-in screening for 48 to 96 hours to ensure even greater reliability.

MOS MEMORY HANDLING PRECAUTIONS

MOS MEMORY HANDLING PRECAUTIONS

1. Static Electricity Countermeasures

Since voltage is generally controlled by means of the transistor gate oxide film in MOS memories, the input impedance is high and the insulation tends to be destroyed more readily by static electricity.

Although Oki MOS memories incorporate built-in protector circuits to protect all input terminals from such destruction, it is not considered possible to give complete protection against heat destruction due to overcurrents and insulation film destruction due to irregular high voltages. It is, therefore, necessary to observe the following precautionary measures.

- Under no circumstances must voltages or currents in excess of the specified ratings be applied to any input terminal.
- Always use an electrically conductive mat or shipping tubes for storage and transporting purposes.
- 3) Avoid wearing apparel made of synthetic fiber during operations. The wearing of cottons which do not readily generate static electricity is desirable. Also avoid handling devices with bare hands. If handling with bare hands cannot be avoided, make sure that the body is grounded, and that a $1M\Omega$ resistor is always connected between the body and ground in order to prevent the generation of static electricity.
- Maintaining the relative humidity in the operation room at 50% helps to prevent static electricity. This should be remembered especially during dry seasons.
- 5) When using a soldering iron, the iron should be grounded from the tip. And as far as possible, use low power soldering irons (12 V or 24 V irons).

2. Power Supply and Input Signal Noise

2.1 Power supply noise absorption

In dynamic memories, the flow of power supply current differs greatly between accessing and standby modes.

Although very little power is consumed by CMOS memories during standby mode, considerable current is drawn for charging and discharging (instantaneous current requirements) during access mode. In order to absorb the "spike noise" generated by these current requirements, the use of relatively large capacitance capacitors (about one 10µF capacitor for every 8 to 10 RAMs) is recommended along with good high frequency response capacitors of about 0.1µF for each memory element. Power line wiring with as little line impedance as possible is also desirable.

2.2 Input signal noise absorption

Overshooting and undershooting of the input signal should be kept to a bare minimum. Undershooting in particular can result in loss of cell data stability within the memory. For this reason,

- (1) Avoid excessive undershooting when using an address common bus for memory board RAMs and ROMs
- (2) Since noise can be generated very easily when using direct drive for applying memory board RAM addresses from other driver boards, it is highly recommended that these addresses be first received by buffer.
- (3) Methods available for eliminating undershooting generated in the address line include
 - a) Clamping of the undershooting by including a diode.
 - b) Connect $10 \sim 20\Omega$ in series with driver outputs.
 - c) Smooth the rising edge and falling edge waveforms.

3. CMOS Memory Operating Precautions

3.1 Latch-Up

If the CMOS memory input signal level exceeds the Vcc power line voltage by +0.3 V, or drops below the ground potential by -0.3 V, the latch-up mechanism may be activated. And once this latch-up mode has been activated, the memory power has to be switched off before normal operating mode can be restored. Destruction of the memory element is also possible if the power is not switched off.

Although Oki CMOS memories have been designed to counter these tendencies, it is still recommended that input signal overshooting and undershooting by avoided.

3.2 Battery Back-Up

Take special note of the following 4 points when designing battery back-up systems.

- (1) Do not permit the input signal H level to exceed Vcc +0.3 V when the memory Vcc power is dropped. To achieve this, it is recommended that a CMOS driver using a Vcc power common with the CMOS memory, or an open collector buffer or open drain buffer pulled-up by a Vcc power common with the CMOS memory be used for driving purposes.
- (2) Set the chip select input signal CE to the same H level as the CMOS memory Vcc power line. And in order to minimize memory power consumption, set the write enable input WE level, the address input and the data input to either ground level or to the same H level as the CMOS memory Vcc power line.
- (3) Make sure that the CMOS memory Vcc power line is increased without "ringing" or temporary breaks when restoring the battery back-up mode.
- (4) When using synchronous type CMOS memories (MSM5115, MSM5104), make sure that accessing occurs after elapse of the chip enable off time (t_{CC}) prescribed in the catalog after the Vcc power line has reached the guaranteed operating voltage range. For further details, refer to "CMOS Memory Battery Back-up" at the end of this manual.


EPROM WRITING AND ERASURE

EPROM WRITING AND ERASURE

1. EPROM Writing Erasure

1.1 EPROM MSM2716/2764 writing

Writing in the MSM2716AS involves setting the drain and gate voltages of the floating gate stage to a high voltage. When the drain voltage exceeds 15 V and the gate voltage 20 V, the channel charge (electrons) becomes highly energized and flow over the oxide film barrier into the floating gate. And since the high gate voltage is positive polarity, electrons will flow into the floating gate very easily. When electrons build up in the floating gate, the memory element "threshold voltage" is changed, and subsequently stored as memory data. Once the charge has been built up, the surrounding oxide film (high insulation) prevents escape of electrons. The data is thus stored as "non-volatile" data.



When the MSM2716AS is shipped from the factory, the floating gate is left in discharged status (all bits "1"), i.e. "blank" status. During writing processes, $+25\,\mathrm{V}$ is applied to the Vpp terminal and V_{IH} to the $\overline{\mathrm{OE}}$ input. The data to be programmed is applied in parallel to the outputs (O $_0-7$). After the address and data have been set up, application of V_{IH} level for 50 ms to the $\overline{\mathrm{CE}}$ input will enable writing of data. Since the $+25\,\mathrm{V}$ applied to Vpp is fairly close to the element's withstanding voltage, make sure that the voltage setting is maintained strictly within the $25\,\mathrm{V}\pm1\,\mathrm{V}$ range. Application of voltages in excess of the rated voltage, and overshooting, to the Vpp terminal can result in permanent damage to the element.

Although MSM2716AS rewriting should be checked about 100 times by sample testing, in actual practice 5 to 10 times is usually the limit. This will not likely result in any problem.


1.2 PROM programmer

Oki Electric employs a system whereby the various programmer available on the market are examined, and agreements reached with different programmer manufacturers. The purpose of this system is to check compatibility between programmer manufacturers and Oki Electric devices, and making modifications whenever required. Users are thus ensured trouble-free use.

In the event of EPROM trouble with Oki devices and approved programmer, problems will be handled by both Oki and driver manufacturer except where such problems have been caused purposely.

1.3 Erasure

Erasure of data written in the MSM2716AS can be effected by ultra-violet radiation of the memory element. In this case, the charge is discharged into the substrate or electrode by the ultra-violet energy, but note that the following erasure conditions must be met. If a memory which has not been properly erased is used, writing problems and operating failures are likely to arise. Also note that excessively long erasure times (of several hours duration) can also result in failure.



Lengthy exposure to direct sunlight can also result in loss of bits. Direct exposure of MSM2716 to the strong summer sun for a single day can result in bit changes. Although normal fluorescent lights have practically no effect, light rays beamed onto elements can cause special changes. It is therefore recommended that the glass face be covered with a screening label.

2. EPROM Handling

2.1 Defects caused by static electricity

The generation of static electricity on the EPROM glass face can result in changes in the memory contents. This, however, can be restored by brief exposure (several seconds) to ultra-violet radiation. But this exposure must be kept short. Exposure for 30 seconds or more can cause changes in the normal bits.


2.2 Handling precautions

- Avoid carpets and clothes etc where static electricity is generated.
- (2) Make sure the programmer and mounting system are securely grounded.

- (3) Also make sure that any soldering iron employed is properly grounded.
- (4) Always carry in an electrically conductive plastic mat.
- (5) Written ROMs are also to be kept in an electrically conductive plastic mat.
- (6) Do not touch the glass seal by hand since this can result in deterioration of the ultra-violet permeability required for erasure, and subsequently lead to poor erasure.

2.3 System debugging precautions

During system debugging, check operations with a voltage of $\pm 5\%$ (oscillating).



MASK ROM CUSTOMER PROGRAM SPECIFICATIONS

The mask ROM custom program code programming method is outlined below.

Usable media

- (1) Magnetic tape
- (2) EPROM

Magnetic tape and EPROM are used as standard (with MSM2916 and MSM2932 employing only EPROM).

Magnetic tape specifications 2.

- 2.1 Use the following types of magnetic tape in magnetic tape units compatible with IBM magnetic tape units.
 - (1) Length:

2400 feet, 1200 feet or 600 feet

- (2) No label
- (3) Width:

1/2 feet

- (4)
- Channels: 9 channels
- Bit density: 800BPI standard, although 1600BPI can also be employed.
- (6) Block size: Integer multiples of 256 bytes possible with 256 bytes as standard.

1 block, 1 record is standard.


2.2 Magnetic tape format

- (1) The data for a single chip should not extend into several tapes. Data for several chips are allowed to be included in a single magnetic tape, multiple file format being permitted. In this case, include the data of a single chip in one file.
- (2) Use tape marks for file partitions when employing multiple file formats.
- (3) Denote the completion of a magnetic tape file by two successive tape marks.

2.3 Magnetic tape data format

- (1) The data contained in a single file on magnetic tape must be inserted from the head address (0000) hex of the device up to the final address in succession for a single chip.
- (2) In this case, the LSB of the data should correspond to D_0 , and the MSB to D_7 .
- (3) "1" bits in the data denote high device output, while "0" denotes low output.

2.4 Magnetic tape examples




3. EPROM Specifications

- (1) MSM2716, MSM2764, Intel 2716, 2732, 2764 or equivalent device may be used.
- (2) Prepare 2 EPROMs containing identical data.



MASK ROM DEVELOPMENT FLOWCHART

MASK ROM DEVELOPMENT FLOWCHART



TERMINOLOGY AND SYMBOLS

TERMINOLOGY AND SYMBOLS

1. Pin Terminology

Term	EPROM	ROM	Static RAM	Dynamic RAM
Power supply voltage pin	V _{DD} , V _{CC} V _{GG} , V _{BB}	Vcc	Vcc	V _{DD} , V _{CC}
Address input pin	$A_0 \sim A_{12}$	A ₀ ~ A ₁₃	A ₀ ~ A ₁₁	$A_0 \sim A_7$
Data input pin			DI	DIN
Data output pin	$O_0 \sim O_7$	D ₀ ~ D ₁₅	DO	р оит
Data input/output pin			1/O ₁ ~ 1/O ₈	
Chip enable pin	CE	CE	CE	
Output enable pin	OE	OE	OE	
Address enable pin		AE		
Chip select pin	cs		cs	
Write enable pin	WE		WE	WE
Row address strobe pin				RAS
Column address strobe pin				CAS
Program input pin	Program, Vpp			
Data valid pin		DV		
Clock input pin		ФΤ		
Ground pin	V _{SS}	V _{SS}	V _{SS}	Vss
Vacant terminal	NC	NC		

8

2. Absolute Maximum Ratings

Term	EPROM	ROM	Static RAM	Dynamic RAM
Power supply voltage	V _{DD} , V _{CC} V _{GG} , V _{BB} V _{SS}	v _{cc}	v _{cc}	V _{DD} , V _{CC} V _{BB} V _{SS}
Terminal voltage	VT		Vτ	VT
Input voltage	V _I	V _I	VI	VI
Output voltage	v _o	٧o	v _o	v _o
Input current				
Output current			10	
Output shorting current				los
Load capacitance				
Permissible loss	PD	PD	PD	PD
Operating temperature	Topr	Topr	Topr	Topr
Storage temperature	Tstg	Tstg	Tstg	Tstg

3. Recommended Operation Conditions

Term	EPROM	ROM	Static RAM	Dynamic RAM
Power supply voltage	V _{DD} , V _{CC} V _{GG} , V _{BB} V _{SS}	v _{cc}	vcc vss	V _{DD} , V _{CC} V _{BB} V _{SS}
"H" clock input voltage				VIHC
"H" input voltage	VIH	ViH	VIH	VIH
"L" input voltage	VIL	VIL	V _{IL}	VIL
Data storage voltage			Vссн	
Load capacitance		СĹ	СĹ	
Fan-out	N	N	N	
Operating temperature	Topr	Topr	Topr	Topr

4. DC Characteristics

Term	EPROM	ROM	Static RAM	Dynamic RAM	
"H" output voltage	Voн	Vон	Vон	V _{OH}	
"L" output voltage	VOL	VOL	VOL	VOL	
"H" output current			ГОН		
"L" output current					
Input leak current	t _{L1}	1լլ	ILI	¹ LI	
Output leak current	ILO	ILO	I _{LO}	I _{LO}	
I/O leak current			ILO		
Program terminal current	I _{PP1} , I _{PP2}				
Peak power on current		I _{PO}	I _{PO} , I _{SBP}		
Power supply current	I _{DD} , I _{CC} I _{BB} , I _{CC1} I _{CC2}	Icc, Iccs Icca	ICC, ICCA ICC1, ICC2 ICCS, ICCS1 ISB	IDD1, ICC1, IBB1 IDD2, ICC2, IBB2 IDD3, ICC3, IBB3 IDD4, ICC4, IBB4	

(1) Read cycle


Term	EPROM	ROM	Static RAM	Dynamic RAM
Read cycle time		tc, tRC, tCYC	^t RC	^t RC
Address access time	†ACC	tAA, tACC	tA, tAC, tACC, tAA	
Chip select access time	tco	tCS	^t CO, ^t ACS1, ^t ACS2	
Chip enable access time	^t CE	^t ACE	^t AC	
Output enable access time	^t OE	tco	^t OE	
Output setting time		tLZ	tCX, tLZ	
Output valid time	tОН	^t OH	tOH, tOHA	
Output disable time	^t DF	^t HZ	^t OTD ^{, t} HZ [,]	tOFF
Address set-up time		^t AS	^t AS	
Address hold time		^t AH	^t AH	
Chip enable off time			tCC	
Chip enable pulse width			^t CE	
Power-up time		tpU	tpU	
Power-down time		tPD	tPD	
Address enable pulse width		^t AE		
Data valid access time		tVA		
Data valid delay time		tVD		
Clock delay time		tVH		
Clock pule width		tH		
Clock delay time		tL		
Output delay time		tDD	***************************************	
Output access time	No.	t _{DA}		
Output hold time		tDH		
Address enable set-up time		^t AES		

(2) Write Cycle

Term	EPROM	ROM	Static RAM	Dynamic RAM
Write cycle time			tWC	tWC
Address set-up time	tAS		tas, taw	
Write pulse width	t _{PW}		tw, twp	tWP
Write recovery time			twR	
Data set-up time	t _{DS}		t _{DS} , t _{DW}	t _{DS}
Data hold time	^t DH		^t DH	^t DH
Output off time	^t DF		tOTW, tWZ	^t OFF
Chip select set-up time	tCSS		tCW	
Address hold time	^t AH		t _{AH} , t _{WR}	
Chip enable off time			tCC	
Chip enable pulse width			tCW, tCE	
Write enable set-up time			tws	
Write enable read time			^t WCL	
Write enable hold time			tWH	
Address/write enable setting time			^t AW	
Write enable output activation			tow	
Output enable set-up time	tOES			
Output enable hold time	^t OEH			
Program read delay time	tDPR			
Output enable delay time	^t OE			
Chip enable data valid time	^t DV			
Program pulse rising edge time	^t PRT			
Program pulse falling edge time	tPFT			
Vpp restoration time	tVR			
Chip enable hold time	^t CH			

DATA SHEET	
	9





MSM3716 AS/RS


16384 WORD x 1 BIT DYNAMIC RAM (E3-S-001-32)

GENERAL DESCRIPTION

The Oki N-MOS integrated circuit MSM3716 AS/RS is an address multiplex type dynamic RAM with a 16,384 word x 1-bit configuration, featuring a wide operational margin and high-speed low power consumption while using a single transistor.

FEATURES

- 16.384 words x 1 bit
- 150ns access time and 375ns cycle time (MSM3716-2AS/RS)
 200ns access time and 375ns cycle time (MSM3716-3AS/RS)
- Standard 16-pin layout
- Low power consumption: 528mW (operation), 20mW (standby)
- Output data controlled by CAS only, while system design freedom is increased by not latch at cycle end.
- Read modify write, RAS only refresh and page mode operations possible.
- TTL compatible low capacitance for all inputs.
- 128 refresh cycle.



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(Ta = 25^{\circ}C)$

Rating	Symbol	Conditions	Value	Unit
Power supply voltage V_DD	- · · · · · ·	-1.0 ~ +15.0		
	Vcc	Respect to Vss	−1.0 ~ +15.0	
	V _{BB}	Respect to Vss V _{DD} - Vss > 0 · 0	0 ~ -20.0	
	V _{DD}		-0.5 ~ +20.0	v
	Vcc	Respect to V _{BB}	-0.5 ∼ +20.0	
	Vss		−0.5 ~ +20.0	1
Input voltage	VI		-0.5 ~ +20.0	1
Output voltage	v _o	Respect to V _{BB}	-0.5 ~ +20.0	1
Storage temperature	Tstg		− 55 ~ +150	°C
Permissible loss	PD		1	w

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Conditions	Recomr	Unit		
			Min.	Тур.	Max.	
Power supply voltage	V _{DD}		10.8	12.0	13.2	
	vcc		4.5	5.0	5.5	
	V _{BB}		-4.5	-5.0	-5.5	
"H" clock input voltage (note 1)	VIHC	Vss = 0	2.7		6.0	V
"H" input voltage (note 2)	ViH		2.4		6.0	
"L" input voltage (note 3)	VIL		-1.0		0.8	
Operating temperature	Topr		0		70	°C

Notes: 1. RAS, CAS and WRITE inputs

- 2. $A_0 \sim A_6$ and D_{IN} inputs 3. All inputs

DC CHARACTERISTICS

 $(V_{DD}$ = 12.0V±10%, Vcc = 5.0V±10%, V_{BB} = -5.0V±10%, Vss = 0V, Ta = 0~70°C)

Parameter	Complete	Canditions	Special Ratings		Linia	
Parameter	Symbol Conditions —		Min. Max.		Unit	Note
	I _{DD1}			40	mA	4
Average power supply current during operation	I _{CC1}	t _{RC} = 375 ns				5
during operation	I _{BB1}			200	μΑ	
	IDD2	5.46 - V		1.5	mA	
Power supply current during standby mode	ICC2	RAS = V _{IHC}	-10	10	μА	
standby mode	I _{BB2}	DOUT = High Impedance		100	μΑ	
	I _{DD3}			27	mA	4
Refresh power supply current	ICC3	t _{RC} = 375 ns	-10	10	μΑ	
	I _{BB3}			200	μΑ	
	I _{DD4}	RAS = VII		29	mA	4
Page mode power supply current	I _{CC4}	· -				5
	I _{BB4}	t _{PC} = 225 ns		200	μΑ	
Input leak current	I _{L1}	$V_{BB} = -5V$ 0 \le V ₁ < 6.0V	-10	10	μΑ	
Output leak current	ILO	D_{OUT} = Disable $0 \le V_0 \le 5.5V$	-10	10	μА	
"H" output voltage	Voн	I _O = -5 mA	2.4		V	
"L" output voltage	VOL	I _O = 4.2 mA		0.4	V	

Notes: 4. I_{DD1}, I_{DD3} and I_{DD4} depend on cycle time.

5. I_{CC1} and I_{CC4} are changed by output load. Vcc is connected to D_{OUT} at low impedance during reading of "H" level data.


AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

 $(V_{DD} = 12.0V \pm 10\%, Vcc = 5.0V \pm 10\%, V_{BB} = -5V \pm 10\%, Vss = 0V, Ta = 0 \sim 70^{\circ}C)$ (Notes; 6, 7. 8)


0		MSM371	6-2AS/RS	MSM371	6-3AS/RS		Note
Parameter	Symbol	Min.	Max.	Min.	Max.	Units	
Random read/write cycle time	tRC	375		375		ns	
Read and write cycle time	tRWC	375		375		ns	
Page mode cycle time	tPC	170		225			
Access time from RAS	tRAC		150		200		9, 11
Access time from CAS	tCAC		100		135	ns	10, 11
Output turn-off delay time	tOFF	0	40	0	50	ns	
Rise and fall time	tΤ	3	35	3	50	ns	
RAS precharge time	tRP	100		120		ns	
RAS pulse width	^t RAS	150	10,000	200	10,000	ns	
RAS hold time	tRSH	100		135		ns	
CAS pulse width	^t CAS	100	10,000	135	10,000	ns	
CAS hold time	tCSH	150		200		ns	
RAS and CAS delay time	tRCD	25	50	30	65	ns	12
RAS and CAS precharge time	tCRP	-20		-20		ns	
Row address set-up time	tASR	0		0		ns	
Row address hold time	tRAH	20		25		ns	
Column address set-up time	tASC	-5		-5		ns	
Column address hold time	^t CAH	45		55		ns	
Column address hold time from RAS	tAR	95		120		ns	
Read command set-up time	tRCS	0		0		ns	
Read command hold time	^t RCH	0		0		ns	
Write command hold time	tWCH	45		55		ns	
Write command hold time from RAS	tWCR	95		120		ns	
Write command pulse width	tWP	45		55		ns	
Write command and RAS read time	^t RWL	60		80		ns	
Write command and CAS read time	tCWL	60		80		ns	
Data input set-up time	tDS	0		0		ns	13
Data input hold time	tDH	45		55		ns	13
Input hold time for data from RAS	tDHR	95		120		ns	
CAS precharge time	tCP	60		80		ns	
Write command set-up time	twcs	-20		-20		ns	14
CAS and write command delay time	tCWD	70		95		ns	14
RAS and write command delay time	†RWD	120		160		ns	14
Refresh cycle	tREF		2		2	ms	

- 7. AC measurements when $t_T = 5$ ns.
- 8. Prescribed timing input levels of V_{IHC} (MIN), V_{IH} (MIN) and V_{IL} (MAX).
- 9. In the case of $t_{RCD} \le t_{RCD}$ (MAX); t_{RAC} is increased only for $t_{RCD} t_{RCD}$ (MAX) for $t_{RCD} > t_{RCD}$ (MAX) case.
- 10. For $t_{RCD} \ge t_{RCD}$ (MAX) case.
- 11. For 2TTL + 100pF load case.
- 12. t_{RCD} (MAX) is the value guaranteed by t_{RAC} (MAX), and when $t_{RCD} > t_{RCD}$ (MAX) it is distributed by t_{CAC} .
- 13. t_{DS} and t_{DH} are specified by the CAS falling edge during the write cycle (early write), and by the WRITE falling edge during read modify write cycle.
- 14. tWCS, tCWD and tRWD are not parameters specifying operational limits.
 - $t_{\mbox{WCS}} \ge t_{\mbox{WCS}}$ (MIN) results in write cycle (early write) with high impedance output.
 - $t_{CWD} \ge t_{WCS}$ (MIN) and $t_{RWD} \ge t_{RWD}$ (MIN) result in read modify write cycle.


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE CAS = VIHC, WRITE = Don't Care



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE





TERMINAL CAPACITANCE CHARACTERISTICS


(V_{DD} = 12.0V \pm 10%, V_{SS} = 0V, V_{BB} = 5.0V \pm 10%, Ta = 0 \sim 70 $^{\circ}$ C)


Parameter	Symbol	Standard	Maximum	Unit	Remarks
Input Capacitance (A _o ~A ₆ , D _{IN})	CI	4	5		
Input Capacitance (RAS, CAS, CRITE)	Cl	8	10	pF	
Output Capacitance (DOUT)	co	5	7		CAS=VIHC

TYPICAL CHARACTERISTICS









OKI semiconductor

MSM3732 AS/RS

32,768-BIT DYNAMIC RANDOM ACCESS MEMORY (E3-S-002-32)

GENERAL DESCRIPTION

The Oki MSM3732H/L is a fully decoded, dynamic NMOS random access memory organized as 32,768 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3732 to be housed in a standard 16 pin DIP.

The MSM3732 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


FEATURES

- 32,768 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.
 - 150 ns max (MSM3732H/L-15) 200 ns max (MSM3732H/L-20)
- Cycle time, 270 ns min (MSM3732H/L-15)
- 330 ns min (MSM3732H/L-20)
 Low power: 248 mW active,

28 mW max standby

- Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refersh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	Vcc	-1 to +7	V
Operating temperature	Topr	0 to 70	°C
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	PD	1.0	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature		
Supply Voltage	Vcc	4.5	5.0	5.5	V			
	VSS	0	0	0	V			
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C		
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	_		



9

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
Operating Current* Average power supply current (RAS, CAS cycling; tRC = min.)	Icc1		45	mA	
Standby Current Power supply current (RAS = CAS = V _{IH})	I _{CC2}		5.0	mA	
Refresh Current Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.)	Icc3		35	mA	
Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.)	I _{CC4}		42	mA	
Input Leakage Current Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V)	ILI	-10	10	μА	
Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	I _{LO}	-10	10	μА	
Output Levels Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA)	V _{OH} V _{OL}	2.4	0.4	V V	

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance $(A_0 \sim A_7, D_{IN})$	CIN1	4.5	5	pF
Input Capacitance (RAS, CAS, WE)	C _{IN2}	7	10	pF
Output Capacitance (DOUT)	COUT	5	7	pF

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS


Notes 1, 2, 3 Under Recommended Operating conditions

Parameter	Symbol	Units	MSM3732-15		MSM3732-20		
			Min.	Max.	Min.	Max.	Note
Refresh period	tREF	ms		2		2	
Random read or write cycle time	tRC	ns	270		330		
Read-write cycle time	tRWC	ns	270		330		
Page mode cycle time	tPC	ns	170		225		
Access time from RAS	†RAC	ns		150		200	4, 6
Access time from CAS	tCAC	ns		100		135	5, 6
Output buffer turn-off delay	^t OFF	ns	0	40	0	50	
Transition time	tT	ns	3	35	3	50	
RAS precharge time	tRP	ns	100		120		
RAS pulse width	tRAS	ns	150	10,000	200	10,000	
RAS hold time	tRSH	ns	100		135		
CAS precharge time	tCP	ns	60		80		
CAS pulse width	tCAS	ns	100	10,000	135	10,000	
CAS hold time	tCSH	ns	150		200		
RAS to CAS delay time	tRCD	ns	20	50	25	65	7
CAS to RAS precharge time	tCRP	ns	0		0		
Row Address set-up time	tASR	ns	0		0		
Row Address hold time	tRAH	ns	20		25		
Column Address set-up time	tASC	ns	0		0		
Column Address hold time	tCAH	ns	45		55		
Column Address hold time referenced to RAS	t _{AR}	ns	95		120		
Read command set-up time	tRCS	ns	0		0		
Read command hold time	tRCH	ns	0		. 0		
Write command set-up time	twcs	ns	-10		-10		8
Write command hold time	tWCH	ns	45		55		
Write command hold time referenced to RAS	tWCR	ns	95		120		
Write command pulse width	tWP	ns	45		55		
Write command to RAS lead time	tRWL	ns	45		55		
Write command to CAS lead time	tCWL	ns	45		55		
Data-in set-up time	tDS	ns	0		0		
Data-in hold time	tDH	ns	45		55		
Data-in hold time referenced to RAS	^t DHR	ns	95		120		
CAS to WE delay	tCWD	ns	60		80		8
RAS to WE delay	tRWD	ns	110		145		8
Read command hold time referenced to RAS	tRRH	ns	20		25		

NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume t_T = 5 ns.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that t_{RCD} < t_{RCD} (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8) tWCS, tCWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS \geq tWCS (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD \geq tCWD (min.) and tRWD > tRWD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of fifteen binary input address bits are required to decode any 1 of 32,768 storage cell locations within the MSM3732. Eight row-address bits are established on the input pins $(A_0 \sim A_7)$ and latched with the Row Address Strobe (RAS). The seven column-address bits $(A_0$ through A_6) are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

One Column Address (A_7) has to be fixed at logic "0" (low level) for MSM3732L, and at logic "1" (high level) for MSM3732H.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM3732 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{1N}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{1N} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transistion. Thus D_{1N} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with

a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM3732 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses $(A_0\!\sim\!A_6)$ at least every two milliseconds. During refresh, either V_{1L} or V_{1H} is permitted for $A_\tau.$ RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each rwo to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.


Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding \overline{CAS} as V_{IL} from a previous memory read cycle.

TYPICAL CHARACTERISTICS


































































































MSM3732 Bit MAP (Physical-Decimal)

	1	·	
MSM3732H BIT MAP		MSM3732L BIT MAP	\
[A7 column = "H"]		[A7 column = "L"]	PIN 16
191 190 129 128 192 193 255 255 255 255 255	254 255 191 190 255 255 127 127	129 128 192 193 127 127 127 127	254 255 127 127
63 62 1 0 64 65 255 255 255 255	126 127 63 62 255 255 127 127	1 0 64 65 127 127 127	126 127 127 127
63 62 1 0 64 65 254 254 254 254	126 127 63 62 254 254 126 126	1 0 64 65 126 126 126 126	126 127 126 126
191 190 129 128 192 193 254 254 254 254	254 255 254 254 191 190 126 126	129 128 192 193 126 126 126 126 126	254 255 126 126
191 190 253 253 129 128 192 193 253 253 253 253 253	254 255 253 253 191 190 125 125	129 128 192 193 125 125 125 125	254 255 125 125
63 62 1 0 64 65 253 253 253 253	126 127 63 62 253 253 125 125	1 0 64 65 125 125 125 125	126 127 125 125
63 62 1 0 64 65 252 252 252 252 252	126 127 63 62 252 252 124 124	1 0 64 65 124 124 124 124	126 127 124 124
191 190 129 128 192 193 252 252 252 252	254 255 252 252 191 190 124 124	129 128 192 193 124 124 124 124	254 255 124 124
191 190 129 128 192 193 251 251 251 251	254 255 251 251 191 190 123 123	129 128 192 193 123 123 123 123	254 255 123 123
			(Calumn)
			(Column)
191 190 129 128 192 193 132 132 132 132 132 132 132 132 132 13	254 255 132 132 191 190 4 4	129 128 192 193	254 255 4 4
191 190 129 128 192 193 131 131 131 131	254 255 131 131 3 3 3	129 128 3 3 3 3 3 3	254 255 3 3
63 62 1 0 64 65	126 127 131 131	1 0 64 65 3 3	126 127 2 3
63 62 1 0 64 65 130 130 130 130 130 130 130	126 127 130 130 2 2	1 0 64 65 2 2	126 127 2 2
191 190 129 128 192 193 130 130 130 130 130 130 130 130 130 13	254 255 191 190 130 130 2 2	129 128 192 193 2 2	254 255 2 2
191 190 129 128 192 193	254 255 191 190	129 128 192 193	254 255
129 129 129 129 129 129 129 64 65 64 65	129 129 1 1 126 127 63 62	1 1 64 65	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
129 129 129 129 129 129 129 63 62 1 0 64 65	129 129 1 1 126 127 63 62	1 0 64 65	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
128 128 128 128 128 191 190 129 128 128 192 193	128 128 0 0 254 255 191 190	129 128 192 193	0 0 254 255
128 128 128 128 128 128	128 128 0 0		
Refresh Address (63 + 0) Refresh Address (64 -		/,	th Address 4 → 127)
Din D, D, D, Din		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Din
(Positive) (Negat	tive) (P	ositive) (N	legative)
Pin 8	(Row)		
A = Row Address (Decimal) B = Column Address (Decimal)	al)	: Word Driver ——	: Sense Amp
: Sub Amp (C = Number of Bus Line)	_		
	,		

OKI semiconductor

MSM3764 AS/RS

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY (E3-S3-003-32)

GENERAL DESCRIPTION

The Oki MSM3764 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.


The MSM3764 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time,
 - 150 ns max (MSM3764-15) 200 ns max (MSM3764-20)
- Cycle time,
 - 270 ns min (MSM3764-15) 330 ns min (MSM3764-20)
- Low power: 248 mW active,
- 28 mW max standby
 Single +5V Supply, ±10% tolerance
- All inputs TTL compatible, low capacitive load

- Three-state TTL compatible output
- "Gated" CAS
- 128 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance





ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	Vcc	-1 to +7	V
Operating temperature	Topr	0 to 70	°C
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	PD	1.0	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
	Vcc	4.5	5.0	5.5	V	
Supply Voltage	VSS	0	0	0	V	
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	

9

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.)	I _{CC1}		45	mA	
Standby Current Power supply current (RAS = CAS = V _{IH})	I _{CC2}		5.0	mA	
Refresh Current Average power supply current (RAS cycling, CAS = VIH; tRC = min.)	l _{CC3}		35	mA	
Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.)	I _{CC4}		42	mA	
Input Leakage Current Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V)	ILI	-10	10	μА	
Output Leakage Current (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	I _{L0}	-10	10	μА	
Output Levels Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA)	V _{OH} V _{OL}	2.4	0.4	V V	

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance ($A_0 \sim A_7$, D_{IN})	CIN1	4.5	5	pF
Input Capacitance (RAS, CAS, WE)	C _{IN2}	7	10	pF
Output Capacitance (D _{OUT})	COUT	5	7	pF

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS


Notes 1, 2, 3 Under Recommended Operating conditions

Operating cor								
Parameter	Symbol	Units	MSM	3764-15	MSM:	Note		
	GyGo.		Min.	Max.	Min.	Max.	11010	
Refresh period	tREF	ms		2		2		
Random read or write cycle time	tRC	ns	270		330			
Read-write cycle time	tRWC	ns	270		330			
Page mode cycle time	tPC	ns	170		225			
Access time from RAS	tRAC	ns		150		200	4, 6	
Access time from CAS	tCAC	ns		100		135	5, 6	
Output buffer turn-off delay	tOFF	ns	0	40	0	50		
Transition time	tŢ	ns	3	35	3	50		
RAS precharge time	tRP	ns	100		120			
RAS pulse width	tRAS	ns	150	10,000	200	10,000		
RAS hold time	tRSH	ns	100		135			
CAS precharge time	tCP	ns	60		80			
CAS pulse width	tCAS	ns	100	10,000	135	10,000		
CAS hold time	tCSH	ns	150		200			
RAS to CAS delay time	tRCD	ns	20	50	25	65	7	
CAS to RAS precharge time	tCRP	ns	0		0	<u>† </u>		
Row Address set-up time	tASR	ns	0		0			
Row Address hold time	t _{RAH}	ns	20		25			
Column Address set-up time	tASC	ns	0		0			
Column Address hold time	tCAH	ns	45		55			
Column Address hold time referenced to RAS	^t AR	ns	95		120			
Read command set-up time	tRCS	ns	0		0			
Read command hold time	tRCH	ns	0		0			
Write command set-up time	twcs	ns	-10		-10		8	
Write command hold time	twch	ns	45		55			
Write command hold time referenced to RAS	tWCR	ns	95		120			
Write command pulse width	twp	ns	45		55			
Write command to RAS lead time	tRWL	ns	45		55			
Write command to CAS lead time	tCWL	ns	45		55			
Data-in set-up time	tDS	ns	0		0			
Data-in hold time	tDH	ns	45		55			
Data-in hold time referenced to RAS	tDHR	ns	95		120			
CAS to WE delay	tCWD	ns	60		80		8	
RAS to WE delay	tRWD	ns	110		145		8	
Read command hold time referenced to RAS	tRRH	ns	20		25			

NOTES: 1) An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume $t_T = 5 \text{ ns}$.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that t_{BCD} < t_{BCD} (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8) tWCS, tCWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS \geq tWCS (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD \geq tCWD (min.) and tRWD > tRWD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSM3764. Eight row-address bits are established on the input pins $(A_0\!\sim\!\!A_7)$ and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trah) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM3764 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (DIN) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , DIN is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transistion. Thus DIN is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the

same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM3764 while maintaining \overline{RAS} at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:


Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{1L} or V_{1H} is permitted for A_7 . \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each rwo to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.


Hidden Refresh:


RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.


Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{IL} from a previous memory read cycle.

TYPICAL CHARACTERISTICS















































































Clock Input


v.s. Vcc


5.0

Vcc [V]

5.5


6.0






4.0

4.5





MSM3764 Bit MAP (Physical-Decimal)

MSM3732H BIT MAP [A7 column = "H"]			MSM3732L BI		[BIN 48]	
191 190 129 128 1 192 193	254 255	191 190	129 128	192 193	PIN 16	
255 255 255 255 255	255 255	127 127	127 127	127 127	127 127	
63 62 1 0 64 65 255 255 255 255 255	126 127 255 255	63 62 127 127	1 0 0	64 65 127 127	126 127 127 127	
63 62 1 0 64 65 254 254 254 554	126 127 254 254	63 62 126 126	1 0 0	64 65 126 126	126 127 126 126	
191 190 129 128 192 193 254 254 254 254	254 255 254 254	191 190 126 126	129 128 126 126	192 193 126 126	254 255 126 126	
191 190 129 128 192 193 253 253 253 253 253	254 255 253 253	191 190 125 125	129 128 125 125	192 193 125 125	254 255 125 125	
63 62 1 0 64 65 253 253 253 253 253	126 127 253 253	63 62 125 125	1 0 125 125	64 65 125 125	126 127 125 125	
63 62 1 0 64 65	126 127	63 62	1 0	64 65	126 127	
252 252 252 252 252 252 191 190 129 128 192 193	252 252 254 255	191 190	124 124	192 193	124 124 254 255	
252 252 252 252 252 252 191 190 129 128 192 193	252 252 254 255	124 124	124 124	124 124	124 124 254 255	
251 251 251 251 251 251	251 251	123 123	123 123	123 123	123 123	
						(Column)
	111	111			111	(00.0)
191 190 129 128 192 193 132 132 132 132 132 132 132 132 132 13	254 255 132 132	191 190 4 4	129 128	192 193	254 255	
191 190 129 128 192 193	254 255	191 190	129 128	192 193	254 255	
131 131 131 131 63 62 1 0 64 65	131 131	63 62	3 3	3 3 64 65	3 3 126 127	
131 131 131 131 63 62 1 0 64 65	131 131	3 3 63 62	3 3	3 3 64 65	126 127	
130 130 130 130 130	130 130	2 2	2 2	2 2	2 2 254 255	
191 190 130 130 130 130 130 130 130 130	254 255 130 130	191 190	2 2	2 2	2 2	
191 190 129 129 129 129 129 129 129 129	254 255 129 129	191 190	1 1 1	192 193	254 255 1 1	
63 62 1 0 64 65 129 129 129 129 129	126 127 129 129	63 62 1 1	1 0	64 65	126 127 1 1	
63 62 1 0 64 65 128 128 128 128 128	126 127 128 128	63 62 0 0	1 0	64 65	126 127 0 0	
191 190 128 128 128 128 192 193 128 128 128 128 128	254 255 128 128	191 190	129 128	192 193	254 255 0 0	
	1 1					
Refresh Address Refresh Ad		Bafrach	Address	Petroph (
Refresh Address (63 ← 0) Refresh Address (64 →			/' []	Refresh A	+ 127)	
Din D ₂ D ₁ D ₂ Dir		Dir			Din .	
(Positive) (Negat		(Posi		(Neg	ative)	
Pin 8	(Ro	ow) \				
A : Cell A = Row Address (Decimal)		<u> </u>	Word Driver	-0- :	Sense Amp	
B = Column Address (Decima	•			<u> </u>	,	
Sub Amp (C = Number of Bus Line))					

OKI semiconductor

MSM3764 AAS/ARS

65,536-BIT DYNAMIC RANDOM ACCESS MEMORY (E3-S-004-32)

GENERAL DESCRIPTION

The Oki MSM3764A is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM3764A to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MSM3764A is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimum chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time.


120 ns max (MSM3764A-12)

150 ns max (MSM3764A-15)

200 ns max (MSM3764A-20)

- Cycle time,
 - 230 ns min (MSM3764A-12)
 - 260 ns min (MSM3764A-15)
 - 330 ns min (MSM3764A-20)
- Low power: 330 mW active,
 28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 128 refersh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance



FUNCTIONAL BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	Vcc	-1 to +7	V
Operating temperature	T _{opr}	0 to 70	°C
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	PD	1.0	W
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
O to Walters	Vcc	4.5	5.0	5.5	V	
Supply Voltage	VSS	0	0	0	V	
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C
Input Low Voltage, all inputs	VIL	-1.0		8.0	V	

9

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
Operating Current* Average power supply current (RAS, CAS cycling; t _{RC} = min.)	I _{CC1}		60	mA	
Standby Current Power supply current (RAS = CAS = V _{IH})	I _{CC2}		5.0	mA	
Refresh Current Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.)	ГССЗ		40	mA	
Page Mode Current* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.)	I _{CC4}		60	mA	
Input Leakage Current Input leakage current, any input $(0V \le V_{IN} \le 5.5V$, all other pins not under test = 0V)	I _{LI}	-10	10	μА	
Output Leakage Current (Data out is disabled, $0V \leq V_{OUT} \leq 5.5V)$	1LO	-10	10	μΑ	
Output Levels Output high voltage (IOH = -5 mA) Output low voltage (IOL = 4.2 mA)	V _{OH} V _{OL}	2.4	0.4	V V	

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance (A _o ~ A ₇ , D _{IN})	CIN1	4.5	5	pF
Input Capacitance (RAS, CAS, WE)	C _{IN2}	7	10	pF
Output Capacitance (DOUT)	COUT	5	7	pF

Capacitance measured with Boonton Meter.

4

AC CHARACTERISTICS


Notes 1, 2, 3 Under Recommended Operating conditions

		T	мѕмз	764A-12	мѕмз	764A-15	MSM3	764A-20	
Parameter	Symbol	Units	Min.	Max.	Min.	Max.	Min.	Max.	Note
Refresh period	tREF	ms		2		2		2	
Random read or write cycle time	tRC	ns	230		260		330		
Read-write cycle time	tRWC	ns	255		280		345		
Page mode cycle time	tPC	ns	130		145		190		
Access time from RAS	tRAC	ns		120		150		200	4, 6
Access time from CAS	tCAC	ns		60		75		100	5, 6
Output buffer turn-off delay	tOFF	ns	0	35	0	40	0	50	
Transition time	tŢ	ns	3	35	3	35	3	50	
RAS precharge time	tRP	ns	100		100		120		
RAS pulse width	tRAS	ns	120	10,000	150	10,000	200	10,000	
RAS hold time	^t RSH	ns	60		75		100		
CAS precharge time (Page cycle)	tCP	ns	60		60		80		
CAS pulse width	tCAS	ns	60	10,000	75	10,000	100	10,000	
CAS hold time	tCSH	ns	120		150		200		
RAS to CAS delay time	tRCD	ns	25	60	25	75	30	100	7
CAS to RAS precharge time	tCRP	ns	0		0		0		
Row Address set-up time	tASR	ns	0		0		0		
Row Address hold time	tRAH	ns	20		20		25		
Column Address set-up time	tASC	ns	0		0		0		
Column Address hold time	tCAH	ns	20		20		25	-	
Column Address hold time referenced to RAS	^t AR	ns	80		95		125		
Read command set-up time	tRCS	ns	0		0		0		
Read command hold time	^t RCH	ns	0		0		0		
Write command set-up time	twcs	ns	-10		-10		-10		8
Write command hold time	tWCH	ns	40		45		55		
Write command hold time referenced to RAS	tWCR	ns	100		120		155		
Write command pulse width	tWP	ns	40		45		55		
Write command to RAS lead time	tRWL	ns	40		45		55		
Write command to CAS lead time	tCWL	ns	40		45		55		
Data-in set-up time	tDS	ns	0		0		0		
Data-in hold time	^t DH	ns	40		45		55		
Data-in hold time referenced to RAS	tDHR	ns	100		120		155		
CAS to WE delay	tCWD	ns	40		45		55		8
RAS to WE delay	tRWD	ns	100		120		155		8
Read command hold time referenced to RAS	tRRH	ns	0		0		0		
CAS precharge time	tCPN	ns	30		35		45		

NOTES: 1) An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume t_T = 5 ns.
- 3) VIH (Min.) and VIL (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that tRCD < tRCD (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
- 8) twcs, tcwp and trwp are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcwp ≥ tcwp (min.) and trwp > trwp (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MSM3764A. Eight row-address bits are established on the input pins $(A_0 \sim A_7)$ and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trah) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the \overline{WE} input. A logic high (1) on \overline{WE} dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM3764A during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{1N}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{1N} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transistion. Thus D_{1N} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the

same polarity as data-in. The output is in a high impedance state until \overline{CAS} is brought low. In a read cycle, or read-write cycle, the output is valid after t_{RAC} from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max.). Data remain valid until \overline{CAS} is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM3764A while maintaining \overline{RAS} at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of \overline{RAS} is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A_7 . \overline{RAS} only refresh avoids any output during refresh because the output buffer is in the high impedance state unless \overline{CAS} is brought low. Strobing each of 128 row-addresses with \overline{RAS} will cause all bits in each rwo to be refreshed. Further \overline{RAS} -only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding $\overline{\text{CAS}}$ as V_{IL} from a previous memory read cycle.

OKI semiconductor

MSM37256AS

262144-BIT DYNAMIC RANDOM ACCESS MEMORY < Page Mode Type>

GENERAL DESCRIPTION

The Oki MSM37256 is a fully decoded, dynamic NMOS random access memory organized as 262144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM37256 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

The MSM37256 is fabricated using silicon gate NMOS and Oki's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.


FEATURES


- 262144 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time, 150 ns max (MSM37256-15AS) 200 ns max (MSM37256-20AS)
- Cycle time, 270 ns min (MSM37256-15AS)
- 330 ns min (MSM37256-20AS)

 Low power: 440 mW active,
- 28 mW max standby
 Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 256 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, and Page Mode capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance







ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit V	
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-1 to +7		
Voltage on V _{CC} supply relative to V _{SS}	Vcc	CC -1 to +7		
Operating temperature	Topr	0 to 70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Power dissipation	PD	1.0		
Short circuit output current		50	mA	

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature
Supply Voltage	Vcc	4.5	5.0	5.5	V	0°C to +70°C
	Vss	0	0	0	V	
Input High Voltage, all inputs	VIH	2.4		6.5	V	
Input Low Voltage, all inputs	VIL	-1.0		0.8	٧	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min.)	I _{CC1}		80	mA	
STANDBY CURRENT Power supply current (RAS = CAS = VIH)	I _{CC2}		5.0	mA	
REFRESH CURRENT Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.)	I _{CC3}		65	mA	
PAGE MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.)	I _{CC4}		60	mA	
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V)	ILI	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	IL0	-10	10	μΑ	
OUTPUT LEVELS Output high voltage (IOH = -5 mA) Output low voltage (IOL = 4.2 mA)	V _{OH} V _{OL}	2.4	0.4	V V	

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance ($A_0 \sim A_8$, D_{1N})	CIN1	5	7	pF
Input Capacitance (RAS, CAS, WE)	C _{IN2}	7	10	pF
Output Capacitance (D _{OUT})	COUT	5	7	pF

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS


Notes 1, 2, 3 Under Recommended Operating conditions

			MSM3	7256-15	MSM3		
Parameter	Symbol	Units	-	Min. Max.		Min. Max.	
Refresh period	tREF	ms		4		4	
Random read or write cycle time	tRC	ns	270	· ·	330	+	
Read-write cycle time	tRWC	ns	270	<u> </u>	330		
Page mode cycle time	tPC	ns	170		225		
Access time from RAS		ns		150		200	4, 6
Access time from CAS	TRAC	ns	 	100		135	5, 6
Output buffer turn-off delay	toss	ns	0	40	0	50	3,0
Transition time	tOFF	ns	3	35	3	50	
RAS precharge time	to n		100	33	120	- 30	
RAS pulse width	tRP	ns	150	10,000	200	10,000	
RAS hold time	tRAS	ns		10,000	135	10,000	
	^t RSH	ns	100		-		
CAS precharge time	^t CP	ns	60	10.000	80	10.000	
CAS pulse width	tCAS	ns	100	10,000	135	10,000	
CAS hold time	tCSH	ns	150		200		
RAS to CAS delay time	tRCD	ns	20	50	25	65	7
CAS to RAS precharge time	tCRP	ns	0		0	-	
Row Address set-up time	tASR	ns	0		0	 	
Row Address hold time	tRAH	ns	20	-	25		
Column Address set-up time	tASC	ns	0		0	<u> </u>	
Column Address hold time	tCAH	ns	45		55		
Column Address hold time referenced to RAS	^t AR	ns	95		120		
Read command set-up time	tRCS	ns	0		0		
Read command hold time	tRCH	ns	0		0		
Write command set-up time	twcs	ns	-10		-10		8
Write command hold time	tWCH	ns	45		55		
Write command hold time referenced to RAS	tWCR	ns	95		120		
Write command pulse width	tWP	ns	45		55		
Write command to RAS lead time	tRWL	ns	45		55		
Write command to CAS lead time	tCWL	ns	45		55		
Data-in set-up time	tDS	ns	0		0		
Data-in hold time	t _{DH}	ns	45		55		
Data-in hold time referenced to RAS	tDHR	ns	95		120		
CAS to WE delay	tCWD	ns	60		80		8
RAS to WE delay	tRWD	ns	110		145	1	8
Read command hold time referenced to RAS	tRRH	ns	20		25		

NOTES: 1) An initial pause of 100 μs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume t_T = 5 ns.
- 3) V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that t_{BCD} < t_{BCD} (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the tRCD (max.) limit insures that tRAC (max.) can be met. tRCD (max.) is specified as a reference point only; if tRCD is greater than the specified tRCD (max.) limit, then access time is controlled exclusively by tCAC.
- 8) tWCS, tCWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min.) and tRWD > tRWD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING


(CAS: VIH, WE & DIN: Don't care)




PAGE MODE READ CYCLE




PAGE MODE WRITE CYCLE



PAGE MODE, READ-MODIFY-WRITE CYCLE



HIDDEN REFRESH



DESCRIPTION

Address Inputs:

A total of sixteen binary input address bits are required to decode any 1 of 262144 storage cell locations within the MSM37256. Eight row-address bits are established on the input pins $(A_0 \sim A_8)$ and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (tRAH) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable:

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input:

Data is written into the MSM37256 during a write or read-write cycle. The last falling edge of WE or CAS is a strobe for the Data In (DIN) register. In a write cycle, if WE is brought low (write mode) before CAS, DIN is strobed by CAS, and the set-up and hold times are referenced to CAS. In a read-write cycle, WE will be delayed until CAS has made its negative transistion. Thus DIN is strobed by WE, and set-up and hold times are referenced to WE.

Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or read-write cycle, the output is valid after tRAC from transition of \overline{RAS} when t_{RCD} (max.) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after tRCD (max.). Data remain valid until CAS is returned to a high level. In a write cycle the identical sequence occurs, but data is not valid.

Page Mode:

Page-mode operation permits strobing the row-address into the MSM37256 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 256 rowaddresses $(A_0 \sim A_7)$ at least every two milliseconds. During refresh, either VIL or VIH is permitted for As. RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless CAS is brought low. Strobing each of 256 row-addresses with RAS will cause all bits in each rwo to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

Hidden Refresh:

RAS ONLY REFRESH CYCLE may take place while maintaining valid output data. This feature is referred to as Hidden Refresh.

Hidden Refresh is performed by holding CAS as VII from a previous memory read cycle.

Preliminary.

MSM41256AS/RS

262144-BIT DYNAMIC RANDOM ACCESS EMMORY < Nibble Mode Type >

GENERAL DESCRIPTION

The Oki MSM41256 is a fully decoded, dynamic NMOS random access memory organized as 262144 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MSM41256 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out. Additionally, the MSM41256 offers new functional enhancements that make it more versatile than previous dynamic RAMs. "CAS-before-RAS" refresh provides an on-chip refresh capability, also features "nibble mode" which allows high speed serial access to up to 4 bits of data.


The MSM41256 is fabricated using silicon gate NMOS and Oki's advanced VLSI Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.


Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

FEATURES

- 262,144 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time
 100 ns max (MSM41256-10AS/RS)
 120 ns max (MSM41256-12AS/RS)
 150 ns max (MSM41256-15AS/RS)
- Cycle time,
 200 ns min (MSM41256-10AS/RS)
 230 ns min (MSM41256-12AS/RS)
 280 ns min (MSM41256-15AS/RS)
- Low power: 415 mW active, 28 mW max standby
- Single +5V Supply, ±10% tolerance

- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 4ms/256 refresh cycles
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle and allows extended page boundary and two-dimensional chip select
- Read-Modify-Write, RAS-only refresh, capability
- On-chip latches for Addresses and Data-in
- On-chip substrate bias generator for high performance
- CAS-before-RAS refresh capability
- "Nibble Mode" capability





ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	–1 to +7	V
Voltage on V _{CC} supply relative to V _{SS}	Vcc	-1 to +7	V
Operating temperature	Topr	0 to 70	°C
Storage temperature	T _{stg}	-55 to +150	°C
Power dissipation	PD	1.0	w
Short circuit output current		50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

(Referenced to VSS)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Operating Temperature	
5	VCC 4.5 5.0 5.5	٧					
Supply Voltage	VSS	0	0	0	V		
Input High Voltage, all inputs	VIH	2.4		6.5	V	0°C to +70°C	
Input Low Voltage, all inputs	VIL	-1.0		0.8	V	-! 	

DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min.	Max.	Unit	Notes
OPERATING CURRENT* Average power supply current (RAS, CAS cycling; t _{RC} = min.)	^I CC1		75	mA	
STANDBY CURRENT Power supply current (RAS = CAS = V _{IH})	I _{CC2}		5.0	mA	
REFRESH CURRENT Average power supply current (RAS cycling, CAS = V _{IH} ; t _{RC} = min.)	I _{CC3}		60	mA	
Nibble MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling; tp _C = min.)	ICC4		25	mA	
INPUT LEAKAGE CURRENT Input leakage current, any input (0V \leq V _{IN} \leq 5.5V, all other pins not under test = 0V)	LLI	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, $0V \le V_{OUT} \le 5.5V$)	1LO	-10	10	μΑ	
OUTPUT LEVELS Output high voltage (I _{OH} = -5 mA) Output low voltage (I _{OL} = 4.2 mA)	V _{OH} V _{OL}	2.4	0.4	V V	

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 \text{ MHz})$

Parameter	Symbol	Тур.	Max.	Unit
Input Capacitance ($A_0 \sim A_8$, D_{1N})	CIN1	5	7	pF
Input Capacitance (RAS, CAS, WE)	C _{IN2}	7	10	pF
Output Capacitance (D _{OUT})	COUT	5	7	pF

Capacitance measured with Boonton Meter.

AC CHARACTERISTICS

Notes 1, 2, 3 Under Recommended Operating conditions

Danage of an	Course	11-	MSM4	1256-10	MSM4	1256-12	MSM4	MSM41256-15	
Parameter	Symbol	Units	Min.	Max.	Min.	Max.	Min.	Max.	Note
Refresh period	^t REF	ms		4		4		4	
Random read or write cycle time	tRC	ns	200		230		280		
Read-write cycle time	tRWC	ns	245		280		335		
Page mode cycle time	tPC	ns	150		170		225		
Access time from RAS	tRAC	ns		100		120		150	4, 6
Access time from CAS	tCAC	ns		50		60		75	5, 6
Output buffer turn-off delay	tOFF	ns	0	25	0	25	0	30	
Transition time	tŢ	ns	3	35	3	35	3	50	
RAS precharge time	tRP	ns	90		100		120		
RAS pulse width	tRAS	ns	100	10,000	120	10,000	150	10,000	
RAS hold time	tRSH	ns	50		60		75		
CAS pulse width	tCAS	ns	50	10,000	60	10,000	75	10,000	
CAS hold time	tCSH	ns	100		120		150		
RAS to CAS delay time	tRCD	ns	20	50	25	60	25	75	7
CAS to RAS precharge time	tCRP	ns	0		0	1	0	 	
Row Address set-up time	tASR	ns	0		0		0		
Row Address hold time	tRAH	ns	15		20		20		
Column Address set-up time	tASC	ns	0		0		0		
Column Address hold time	tCAH	ns	15		20		20		
Column Address hold time referenced to RAS	^t AR	ns	65		85		95		
Read command set-up time	tRCS	ns	0		0		0		
Read command hold time	^t RCH	ns	0		0		0		
Write command set-up time	twcs	ns	0		0		0		8
Write command hold time	tWCH	ns	40		45		50		
Write command hold time referenced to RAS	tWCR	ns	80		95		120		
Write command pulse width	tWP	ns	20		25		30		
Write command to RAS lead time	tRWL	ns	40		45		50		
Write command to CAS lead time	tCWL	ns	40		45		50		1
Data-in set-up time	tDS	ns	0		0		0		
Data-in hold time	tDH	ns	20		25		30		
Data-in hold time referenced to RAS	tDHR	ns	70		85		105		
CAS to WE delay	tCWD	ns	50		60		75		8
RAS to WE delay	tRWD	ns	100		120	1	150		8
Read command hold time referenced to RAS	tRRH	ns	20		20		25		

AC CARACTERISTICS (Continued)


(Recommended operating conditions unless otherwise noted)

			MSM4	1256-10	MSM41256-12		MSM4	1256-15	
Parameter	Symbol	Unit	Min.	Max.	Min.	Max.	Min	Max.	Note
Refresh Set Up Time for CAS Referenced to RAS	tFCS	ns	20		25		30		
Refresh Hold Time for CAS Referenced to RAS	^t FCH	ns	20		25		30		
Nibble Mode Read/Write Cycle Time	tNC	ns	50		65		80		
Nibble Mode Read-Write Cycle Time	tNRWC	ns	50		65		80		
Nibble Mode Access Time	tNCAC	ns		20		30		40	
Nibble Mode CAS Pulse Width	tNCAS	ns	20		30		40		
Nibble Mode CAS Precharge Time	tNCP	ns	20		25		30		
Nibble Mode RAS Hold Time	tNRSH	ns	20		30		40		
Nibble Mode CAS Hold Time Referenced to RAS	^t RNH	ns	20		20		20		
Refresh Counter Test Cycle Time	^t RTC	ns	315		365		440		
Refresh Counter Test CAS Precharge Time	^t CPT	ns	50		60		70		
Refresh Counter Test RAS Pulse Width	^t TRAS	ns	215		255		310		

NOTES: 1) An initial pause of 100 µs is required after power-up followed by any 8 RAS cycles (Examples; RAS only) before proper device operation is achieved.


- 2) AC measurements assume t_T = 5 ns.
- V_{IH} (Min.) and V_{IL} (Max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 4) Assumes that t_{RCD} < t_{RCD} (max.).
 If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the values shown.
- 5) Assumes that t_{RCD} < t_{RCD} (max.)
- 6) Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
- 7) Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
- 8) tWCS, tCWD and tRWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if tWCS ≥ tWCS (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tCWD ≥ tCWD (min.) and tRWD > tRWD (min.) the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.

READ CYCLE TIMING




WRITE CYCLE TIMING

(EARLY WRITE)




READ-WRITE/READ-MODIFY-WRITE CYCLE




RAS ONLY REFRESH TIMING

(CAS: VIH, WE & DIN: Don't care)




Hidden Refresh Cycle




"CAS-before-RAS" Refresh Cycle


NOTE: Address, WE, D_{1N} = Don't Care




Nibble Mode Read Cycle




Nibble Mode Write Cycle



Nibble Mode Read-Write Cycle



"CAS-before-RAS" Refresh Counter Test Cycle



DESCRIPTION

Simple Timing Requirement

The MSM41256 has the circuit considerations for easy operational timing requirements for high speed access time operations. The MSM41256 can operate under the condition of t_{RCD} (max) = t_{CAC} which provides an optimal time space for address multiplexing. In addition, the MSM41256 has the minimal hold times of Address (t_{CAH}), Write-Enable (t_{WCH}) and Data-in (t_{DH}). And the MSM41256 can commit better memory system through-put during operations in an inter-leaved system. Furthermore, Oki has made timing requirements referenced to \overline{RAS} non-restrictive and deleted from the data sheet, which includes t_{AR} , t_{WCR} , t_{DHR} and t_{RWD} . Therefore,the hold times of the Column Address, Din and \overline{WE} as well as t_{CWD} (\overline{CAS} to \overline{WE} Delay) are not ristricted by t_{RCD} .

Fast Read- While-Write cycle

The MSM41256 has the fast read while write cycle which is achieved by excellent control of the Tri-state output buffer in addition to the simplified timings described in the previous section. The output buffer is controlled by the state of WE when CAS goes low. When WE is low during CAS transition to low, the MSM41256 goes to early write mode where the output becomes floating and common I/O bus can be used on the system level. Whereas, when WE goes low after tCWD following CAS transition to low, the MSM41256 goes to delayed write mode where the output contains the data from the cell selected and the data from Din is written into the cell selected. Therefore, very fast read write cycle becomes available.

Address Inputs

A total of eighteenbinary input address bits are required to decode any 1 of 262144 cell locations within MSM41256. Nine row-address bits are established on the input pins ($A_{\rm 0}$ through $A_{\rm 8}$) and latched with the Row Address Strobe ($\overline{\rm RAS}$). Then nine column address bits are established on the input pins and latched with the Column Address Strobe ($\overline{\rm CAS}$). All input addresses must be stable on or before the falling edge of $\overline{\rm RAS}$. $\overline{\rm CAS}$ is internally inhibited (or "gated") by $\overline{\rm RAS}$ to permit triggering of $\overline{\rm CAS}$ as soon as the Row Address Hold Time ($t_{\rm RAH}$) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read or write mode is selected with the \overline{WE} input. A logic "high" on \overline{WE} dictates read mode, logic "low" dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data is written into the MSM41256 during a write or read-write cycle. The last falling edge of \overline{WE} or \overline{CAS} strobes the Data In (D_{IN}). In a write cycle, if \overline{WE} is brought "low" (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is storbed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output byffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data out is the same polarity as data in. The output is in a high impedance state until \overline{CAS} is brought "low". In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transistion of \overline{RAS} when $t_{RCD}(max)$ is satisfied, or after t_{CAC} from transition of \overline{CAS} when the transition occurs after t_{RCD} (max) Data remains valid until \overline{CAS} is returned to "high". In a write cycle, the identical sequence occurs, but data is not valid.

Nibble Mode

Nibble mode allows high speed serial read, write or readmodify-write access of 2, 3 or 4 bits of data. The bits of data that may be accessed during nibble mode are determined by the 8 row addresses and the 8 column addresses. The 2 bits of addresses (CA₈ RA₈) are used to select 1 of the 4 nibble bits for initial access. After the first bit is accessed by normal mode, the remaining nibble bits may be accessed by CAS "high" then "low" while RAS remains "low". Toggling CAS causes RA₈ and CA₈ to be incremented internally while all other address bits are held constant and makes the next nibble bit available for access. (See Table 1)

If more than 4 bits are accessed during nibble mode, the address sequence will begin to repeat. If any bit is written during nibble mode, the new data will be read on any subsequent access. If the write operation may be executed again on subsequent access, the new data will be written into the selected cell location.

In nibble mode, the tri-state control of $\mathsf{D}_{\mbox{OUT}}$ Pin is determined by the first normal access cycle.

The data output is controlled by only \overline{WE} state referenced at \overline{CAS} negative transition of the normal cycle (Nibble first bit). That is, when $t_{WCS} > t_{WCS}$ (min) is met, the data output will remain open circuit throughout the succeeding Nibble cycle regardless to \overline{WE} state. Whereas, when $t_{CWD} > t_{CWD}$ (min) is met, the data output will contain data from the cell selected during regardless to \overline{WE} state. The write operation is done during the period where \overline{WE} and \overline{CAS} clocks are low. Therefore, write operation can be done bit by bit during each nibble operation at any timing conditions of \overline{WE} (t_{WCS} and t_{CWD}) at the normal cycle (nibble first bit).

Table 1

				,	CCOMIN ADD	ness
	NIBBLE	віт	ROW ADDRESS			
SEQUENCE		RA_8		CA ₈		
RAS/CAS (normal mode)	1	0	10101010	0	101010 10	input addresses
toggle CAS (nibble mode)	2	1	10101010	0	101010 10) .
toggle $\overline{\text{CAS}}$ (nibble mode)	3	0	10101010	1	101010 10	generated inter-
toggle CAS (nibble mode)	4	1	10101010	1	101010 10	nally
toggle $\overline{\text{CAS}}$ (nibble mode)	1	0	10101010	0	101010 10	sequence repeats

NIBBLE MODE ADDRESS SEQUENCE EXAMPLE

RAS only Refresh

Refresh of dynamic memory cells is accomplished by performing a memory cycle at each of the 256 row-addresses (A_0 through A_7) at least every 4 ms. \overline{RAS} only refresh avoids any output during refresh because the buffer is in the high impedance state unless \overline{CAS} is brought "low". Strobing each of the 256 row-addresses (A_0 through A_7) with \overline{RAS} will cause all bits in each row to be refreshed. Further \overline{RAS} only refresh results in a substantial reduction in power dissipation.

CAS before RAS Refresh

CAS before RAS refreshing available on MSM41256 offers an alternate refresh method. If CAS is held on "low" for the specified period (tFCS) before RAS goes to "low", on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS befoe RAS refresh operation.

Hidden Refresh

Hidden refresh cycle may takes place while maintaining latest valid data at the output by extending \overline{CAS} active time. In MSM41256 hidden refresh means \overline{CAS} before \overline{RAS} refresh and the internal refresh addresses from the counter are used to refresh addresses, because \overline{CAS} is always "low" when \overline{RAS} goes to "low" in hidden refresh.

CAS before RAS Refresh Counter Test Cycle

A special timing sequence using $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ counter test cycle provides a convenient method of verifying the functionality of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh activted circuitry.

As shown in CAS before RAS Counter Test Cycle, after the CAS before RAS refresh operation, if CAS goes to "high" and goes to "low" again while RAS is held "low", the read and write operation are enabled. A memory cell address (consisting of a row address (9 bits) and a column address (9 bits)) to be accessed can be defined as follows:

COLUMN ADDDESS

- * A ROW ADDRESS Bits ${\rm A_0}$ through ${\rm A_7}$ are defined by the refresh counter.
 - The other bit A₈ is set "high" internally.
- * A COLUMN ADDRESS All the bits A₀ through A₈ are defined by latching levels on A₀ through A₈ at the second falling edge of CAS.

SUGGESTED CAS before RAS COUNTER TEST PROCEDURE

The timing as shown in $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Counter Test Cycle is used for all the operations described as follows:

- Initialize the internal refresh counter. For this operation, 8 cycles are required.
- (2) Write a test pattern of "low"s into memory cells at a single column address and 256 row addresses.
- (3) By using read-modify-write cycle, read the "low" written at the last operation (Step (2)) and write a new "high" in the same cycle. This cycle is repeated 256 times, and "high"s are written into the 256 memory cells.
- (4) Read the "high"s written at the last operation (Step (3)).
- (5) Compliment the test pattern and repeat the steps (2), (3) and (4).

MOS
STATIC RAMS

MSM2114LRS

4096-BIT (1024 x 4) STATIC RAM (E3-S-006-32)

GENERAL DESCRIPTION


The Oki MSM2114L is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable N-channel Silicon Gate MOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM2114L series is offered in an 18-pin dual-in-line plastic (RS Suffix) package. The series is guaranteed for operation from 0°C to 70°C.

FEATURES

- Low Power Dissipation
- High Density 300-mil 18-Pin Package
- Fully Static Operation
- - Three-State Outputs
- Directly TTL Compatible
- Single +5V Supply (±10% Tolerance) Common I/O Capability using N-channel Silicon Gate MOS Technology
 - Interchangeable with Intel 2114L Devices

	2114L-2	2114L-3	2114L
Max. Access Time (NS)	200	300	450
Max. Power Dissipation (MW)	396	396	396



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Temperature Under Bias	Topr	0 to +70	°c		
Storage Temperature	T _{stg}	-55 to +150	°C		
Supply Voltage	Vcc	-0.5 to +7	V		
Input Voltage	VIN	-0.5 to +7	V	Respect to V _{SS}	
Output Voltage	Vout	-0.5 to +7	V		
Power Dissipation	PD	1.0	w		

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4.5	5	5.5	V	5V ±10%
	VIH	2.0	5	6.0	V	D
Input Signal Level	VIL	-0.5	0	0.8	V	Respect to V _{SS}
Operating Temperature	T _{opr}	0		+70	°C	

DC CHARACTERISTICS


 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted})$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI			10	μΑ	V _{IN} = 0 to +5.5V
I/O Leakage Current	ILOL			-10	μΑ	CS = 2.4V V _{I/O} = 0.4V
I/O Leakage Current	I _{LOH}			10	μΑ	CS = 2.4V V _{I/O} = 5.5V
Output High Voltage	V _{OH}	2.4		Vcc	V	I _{OH} = -0.2mA
Output Low Voltage	VoL			0.4	V	I _{OL} = 2.0mA
Power Supply Current	Icc			72	mA	$V_{CC} = 5.5V$ $I/O = 0mA$ $T_A = 0^{\circ}C$

AC CHARACTERISTICS READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

D		2114	L-2RS	2114	L-3RS	211	4LRS	l
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	t _{RC}	200		300		450		ns
Access Time	tAC		200		300		450	ns
Chip Selection to Output Valid	tco		70		100		120	ns
Chip Selection to Output Active	tcx	20		20		20		ns
Output 3-state from Deselection	^t OTD		60		80		100	ns
Output Hold from Address Change	toha	10		10		10		ns




WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$

_		2114	L-2RS	2114	L-3RS	211	4LRS	Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	200		300		450		ns
Write Time	tw	120		150		200		ns
Write Release Time	twR	20		30		50		ns
Address Setup Time	tAS	0		0		0		ns
Data Setup Time	t _{DS}	120		150		200		ns
Data Hold From Write Time	t _{DH}	0		0		0		ns
Write Enabled to Output in High Z	tOTW		60		80		100	ns

WRITE CYCLE



CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{1/O}		6	8	pF
Input Capacitance	CIN		4	6	pF

8. toTW is specified by the time when DATA OUT is floating, not defined by output level.

9. When I/O pins are Data output mode, don't force inverse signal to those pins.

Note: This parameter is periodically sampled and not 100% tested.

MSM2128RS

2 KW x 8 BIT STATIC RAM (E3-S-008-32)

GENERAL DESCRIPTION

OKI MSM2128 is a 16384 bits static Random Access Memory organized as 2048 words by 8 bits using Advanced N-channel Silicon Gate MOS technology. It uses fully static circuitry through out and no clocks or refresh required. The reduced standby power dissipation is automatically performed by CS control. Single +5 V Power supply. All inputs and outputs are directly TTL compatible. Common data I/O using three-state outputs. 24 pin package is pin compatible with 16 K UV Erasable Programmable ROM.

FEATURES

• Single power supply

External clock and refresh operation not required

Access time

MSM2128-12RS . . . 120ns (max) MSM2128-15RS . . . 150ns (max) MSM2128-20RS . . . 200ns (max)

• Low power dissipation

during operation . . . MSM2128-15RS/20RS

. . . 550 mW (max)

... MSM2128-12RS

. . . 660 mW (max)

during standby . . . 110 mW (max)

• TTL compatible I/O

Three-state I/O


Common data I/O capability

• Power down mode using chip select signal

• Convertibility of pins used in 16KEPROM MSM2716




PIN CONFIGURATION



 $A_0 \sim A_{10}$: Address Inputs $I/O_1 \sim I/O_8$: Data Input/Output

V_{CC}: Power (5V)
VSS: Ground
WE: Write Enable
CS: Chip Select
OE: Output Enable

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Supply Voltage	V _{cc}	-0.5 to 7	٧	Respect to V _{SS}	
Input Voltage	VIN	-0.5 to 7	V		
Operating Temperature	Topr	0 to 70	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	W		

DC AND OPERATING CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to} + 70^{\circ} C, V_{CC} = 5V \pm 10\%, \text{ unless otherwise notes.})$

Parameter	C	2	128-12R	S	21	28-15/20	ORS	l lais	Candidiana
rarameter	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	I _{LI}	-10		10	-10		10	μΑ	V _{cc} = Max. V _{IN} = GND to V _{cc}
Output Leakage Current	ILO	-10		10	-10		10	μА	$\overline{CS} = \overline{OE} = V_{IH},$ $V_{CC} = Max.$ $V_{out} = GND \text{ to } V_{CC}$
Operating Current	Icc			120			100	mA	$V_{CC} = Max. \overline{CS} = V_{IL}$ I I/O = 0 mA $t_{CYC} = Min.$
Standby Current	ISB			15			15	mA	$\frac{V_{CC}}{CS} = Min. \text{ to Max.}$
Peak Power-on Current	I _{SBP}			20			20	mA	V_{CC} = GND to V_{CC} = Min. \overline{CS} = Lower of V_{CC} or V_{IH}
Innut Valence	VIH	2	5	6	2	5	6	٧	Bonnant to V
Input Voltage	VIL	-0.5	0	0.8	-0.5	0	0.8	٧	Respect to Vss
Output Voltage	Voн	2.4		V _{cc}	2.4		V _{cc}	V	I _{OH} = -1.0 mA
	VOL			0.4			0.4	٧	I _{OL} = 2.1 mA

Notes 1. Typical limits are at $V_{cc} = 5V$, $T_a = 25^{\circ}C$, and specified loading.

AC CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to} + 70^{\circ} C, V_{CC} = 5V \pm 10\%, \text{ unless otherwise noted.})$


AC TEST CONDITIONS

Parameter	Conditions
Input High Level	2.0V
Input Low Level	0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Levels	1.5V
Output Load	C _L = 100 pF, 1TTL Gate


READ CYCLE (1)

Parameter	S	2128	-12RS	2128	3-15RS	2128	3-20RS	11-14	0
Farantetei	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Read Cycle Time	^t RC	120		150		200		ns	
Address Access Time	†AC		120		150		200	ns	
Output Enable to Output Delay	[†] OE		50		60		70	ns	
Chip Select Access Time	tCO		120		150		200	ns	
Chip Selection to Output in Low Z	tcx ⁽²⁾	10		10		10		ns	
Chip Selection to Output in High Z	^t OTD ⁽³⁾	0	40	0	50	0	60	ns	
Output Hold from Address Time	tOHA	10		10		10		ns	
Chip Select to Power Up Time	tpU	0		0		0		ns	
Chip Select to Power Down Time	tPD		50		60		80	ns	

READ CYCLE NO. 1^{(8) (9)}



READ CYCLE NO. 2^{(8) (10)}






WRITE CYCLE (4)(5)


Devemotor	Completed	2128	3-12RS	2128	-15RS	2128	8-20RS		O and this area
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
Write Cycle Time	twc	120		150		200		ns	
Chip Selection to End of Write	tcW	90		120		150		ns	
Address Setup Time	tAS	20		20		20		ns	
Write Pulse Width	tWP	60		80		100		ns	
Write Recovery Time	tWR (6)	10		10		10		ns	
Data Valid to End of Write	t _{DS} (6)	50		70·		90		ns	
Data Hold Time	t _{DH} (6)	10		15		15		ns	
Write Enabled to Output in High Z	^t OTW ⁽⁷⁾	0	40	0	50	0	60	ns	
Output Active from End of White	₩x	5		5		5		ns	

- **Notes** 1. A read occurs during the overlap of a low \overline{CS} , a low \overline{OE} and a high \overline{WE} .
 - 2. tCX is specified from CS or OE, whichever occurs last.
 - 3. $t_{\mbox{\scriptsize OTD}}$ is specified from $\overline{\mbox{\scriptsize CS}}$ or $\overline{\mbox{\scriptsize OE}},$ whichever occurs first.
 - 4. A write occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 5. OE may be allowed in a Write Cycle both high and low.
 - 6. tWR, tDS, and tDH are specified from \overline{CS} or \overline{WE} , whichever occurs first.
 - 7. toTW is specified by the time when DATA OUT is floating, not defined by output level.

WRITE CYCLE NO. 1^{(11) (13)}



WRITE CYCLE NO. 2⁽¹²⁾ (13)



FUNCTION TRUTH TABLE

CS WE ŌΕ Mode Output Power Н Х Х Not Selected High Z Standby High Z L L Х Write Active L Active Н Read DOUT Н Н Not Selected High Z Active L

CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Max.	Unit	Conditions
Input/Output Capacitance	C _{1/O}		8	pF	V _{I/O} = 0V
Input Capacitance	CIN		6	pF	V _{IN} = 0V

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM5114RS

4096-BIT (1024 x 4) CMOS STATIC RAM (E3-S-010-32)

GENERAL DESCRIPTION


The Oki MSM5114 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable Silicon Gate CMOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. Microwatt power dissipation typical of all CMOS is exhibited in all static states. Directly TTL compatible inputs, outputs and operation from a single +5V supply simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM5114 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0° C to 70° C and over a 4V to 6V power supply range.

FEATURES

- Fully Static Operation
- Low Power Dissipation 40µW Max. Standby Power 192 mW/MHz Max. Operating Power
- Data Retention to V_{CC}=2V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- Common I/O Capability using Three-State Outputs
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Interchangeable with Intel 2114L Devices

	5114-2	5114-3	5114	
Max. Access Time (NS)	200	300	450	
Max. Operating Power (MW/MHz)	192	192	192	
Max. Standby Power (μW)	40	40	40	



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions
Supply Voltage	Vcc	-0.3 to 7.0	V	
Input Voltage	VIN	-0.3 to V _{CC} + 0.3	V	Respect to VSS
Data I/O Voltage	V _D	-0.3 to V _{CC} + 0.3	V	
Storage Temperature	T _{stg}	-55 to 150	°C	

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operations of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4	5	6	V	5V ± 20%
	VIH	2.4	5	Vcc	V	Decree to M
Input Signal Level	VIL	-0.3	0	0.8	V	Respect to V _{SS}
Operating Temperature	Topr	0		70	°C	

DC CHARACTERISTICS

(V_{CC} = 5V \pm 10%; Ta = 0°C to \pm 70°C, unless otherwise noted.)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI	-1		1	μΑ	VIN = 0 to VCC
Data I/O Leakage Current	I _{LO}	-1		1	μΑ	$V_{I/O} = 0$ to V_{CC}
Output High Voltage	∨он	4.2			V	Ι _{ΟΌΤ} = -40 μΑ
Output Low Voltage	VOL			0.4	V	I _{OUT} = 1.6 mA
Output High Current	ІОН	-1.0			mA	V _{OUT} = 2.4V
Standby Supply Current	Iccs		0.2	50	μΑ	$V_{IN} = 0 \text{ or } V_{CC},$ $V_{\overline{CS}} = V_{CC}$
Operating Supply Current	Icc		19	35	mA	$V_{IN} = 0$ or V_{CC} , $t_{RC} = 1 \mu s$

AC CHARACTERISTICS READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

Parameter	Sumbal	511	14-2	511	4-3	5114		Unit
rarameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	tRC	200		300		450		ns
Access Time	^t AC		200		300		450	ns
Chip Selection to Output Valid	tco		200		300		450	ns
Chip Selection to Output Active	tcx	20		20		20		ns
Output 3-state from Deselection	tOTD		60		80		100	ns
Output Hold from Address Change	tOHA	10		10		10		ns

READ CYCLE




WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ} C \text{ to } +70^{\circ} C)$

Parameter		5114-2		511	14-3	51	14	11-4
	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	200		300		450		ns
Write Time	tw	150		190		250		ns
Write Release Time	twR	20		30		50		ns
Address Setup Time	tAS	20		20		20		ns
Data Setup Time	tDS	120		150		200		ns
Data Hold From Write Time	tDH	10		10		10		ns

WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted.})$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vссн	2			V	VIN = 0 or VCC, VCS = VCC
Data Retention Current	Іссн		0.1	20	μΑ	V _{CC} = 2V V _{CS} = V _{CC} V _{IN} = 0V or V _{CC}
CS to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	^t RC			ns	

LOW VCC DATA RETENTION WAVEFORM



CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{I/O}			10	pF
Input Capacitance	CIN			8	pF

Note: This parameter is periodically sampled and not 100% tested.

MSM5104RS

4096-BIT (4096 x 1) CMOS STATIC RAM (E3-S-011-32)

GENERAL DESCRIPTION


The Oki MSM5104 is a 4096-bit static Random Access Memory organized as 4096 words by 1 bit using Oki's reliable Silicon Gate CMOS technology. Microwatt power dissipation typical of all CMOS is exhibited in all static state. Directly TTL compatible inputs, output, operation from a single +5 V supply and on-chip address-data registers simplify system designs.

The MSM5104 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0° C to 70° C and over a 4 V to 6 V power supply range.

FEATURES

- Low Power Dissipation
 40μW Max. Standby Power
 33mW/MHz Max. Operating Power
- Data Retention to V_{CC}=2V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- On-Chip Address and Data Registers
- Separate Data Input and Output
- Three-State Ouput
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Pin-compatible with Mostek 4104,
 Interchangeable with Harris 6504

	5104-2	5104-3	
Max. Access Time (NS)	200	300	
Max. Operating Power (MW/MHz)	33	33	
Max. Standby Power (μ)	40	40	



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to 7.0	V
Input Voltage	VIN	-0.3 to V _{CC} + 0.3	٧
Output Voltage	Vout	0 to V _{CC}	V
Storage Temperature	T _{stg}	-55 to 150	°C

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4	5	6	٧	5V ± 20%
	VIH	2.4	5	Vcc	٧	Respect to VSS
Input Signal Level	VIL	-0.3	0	0.8	٧	
Operating Temperature	Topr	0		70	°C	

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%; Ta = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted})$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI	-1		1	μΑ	V _{IN} = 0 to V _{CC}
Output Leakage Current	ILO	-1		1	μΑ	V _{I/O} = 0 to V _{CC}
Output High Voltage	Voн	4.2			V	I _{OUT} = -40μA
Output Low Voltage	VOL			0.4	V	I _{OUT} = 1.6mA
Output High Current	ГОН	-1.0			mA	V _{OUT} = 2.4V
Standby Supply Current	Iccs		0.2	50	μΑ	V _{IN} = 0 or V _{CC}
Operating Supply Current	Icc			6	mA	$V_{IN} = 0$ or V_{CC} , $t_{RC} = 1 \mu s$

AC CHARACTERISTICS

 $(V_{CC}=5V\pm10\%, T_a=0^{\circ}C \text{ to } +70^{\circ})$

Parameter	Symbol	5104-2		5104-3		
		Min.	Max.	Min.	Max.	Unit
Read/Write Cycle Time	tRC, tWC	300		420		ns
Chip Enable Access Time	tAC		200		300	ns
Chip Enable Pulse Width	tCE	200		300		ns
Chip Enable Off Time	tcc	100		120		ns
Address Hold Time	tAH	40		50		ns
Address Setup Time	tAS	0		0		ns
Output Disable Time	tOFF	0	70	0	100	ns
Write Enable Pulse Width	tWP	100		130		ns
Write Enable Setup Time	tws	0		0		ns


Parameter		510)4-2	510		
	Symbol	Min.	Max.	Min.	Max.	Unit
Write Enable Hold Time	tWH	120		150		ns
Data Setup Time	tDS	0		0		ns
Data Hold Time	^t DH	60		80		ns
Data Valid Time to Write Pulse	tDV	0		0		ns
Write Enable Read Time	tWCL	150		200		ns

AC TEST CONDITIONS


Input Pulse Levels: 0.8V to 2.4V

Timing Measurement Reference Levels: 1.5V


Input Rise and Fall Time: 10 ns




READ CYCLE



EARLY WRITE CYCLE



READ MODIFY WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

(Ta = 0° C to $+70^{\circ}$ C, unless otherwise noted.)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V _{CC} for Data Retention	VCCH	2			V	V _{IN} = 0V or V _{CC}
Data Retention Current	Іссн		0.1	20	μΑ	$V_{CC} = 2V V_{\overline{CE}} = V_{CC}$ $V_{IN} = 0V \text{ or } V_{CC}$
CE to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	tRC			ns	

LOW VCC DATA RETENTION WAVEFORM



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C1/O			10	pF
Input Capacitance	CIN			8	pF

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM5115RS

4096-BIT (1024 x 4) CMOS STATIC RAM (E3-S-012-32)

GENERAL DESCRIPTION


The Oki MSM5115 is a 4096-bit static Random Access Memory organized as 1024 words by 4 bits using Oki's reliable Silicon Gate CMOS technology. Microwatt power dissipation typical of all CMOS is exhibited in all static states. Directly TTL compatible inputs, outputs, operation from a single +5 V supply and on-chip address registers simplify system designs. Common data input/output pins using three-state outputs are provided.

The MSM5115 series is offered in an 18-pin plastic (RS suffix) package. The series is guaranteed for operation from 0° C to 70° C and over a 4 V to 6 V power supply range.

FEATURES

- Low Power Dissipation
 40μW Max. Standby Power
 33mW/MHz Max. Operating Power
- Data Retention to V_{CC} = 22V
- Single 4 ~ 6V Power Supply
- High Density 300-mil 18-Pin Package
- On-Chip Address Register
- Common I/O Capability using Three- State Outputs
- Directly TTL/CMOS Compatible
- Silicon Gate CMOS Technology
- Pin-compatible with Intel 2114,
 Interchangeable with Harris 6514

	5114-2	5115-3
Max. Access Time (NS)	200	300
Max. Operating Power (MW/MHz)	33	33
Max. Standby Power (μW)	40	40



ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to 7.0		
Input Voltage	VIN	-0.3 to V _{CC} + 0.3	٧	
Data I/O Voltage	V _D	-0.3 to V _{CC} + 0.3	٧	
Storage Temperature	T _{stg}	-55 to 150	°C	

Note: Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4	5	6	V	5V ± 20%
	VIH	2.4	5	Vcc	V	
Input Signal Level	VIL	-0.3	0	0.8	V	Respect to VSS
Operating Temperature	Topr	0		70	°C	

DC CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$; $T_a = 0^{\circ}C$ to $+70^{\circ}C$, unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Input Load Current	ILI	-1		1	μΑ	V _{IN} = 0 to V _{CC}
Data I/O Leakage Current	¹ LO	-1		1	μΑ	V _{I/O} = 0 to V _{CC}
Output High Voltage	Voн	4.2			V	I _{OUT} = -40μA
Output Low Voltage	VOL			0.4	V	I _{OUT} = 1.6mA
Output High Current	IOH	-1.0			mA	V _{OUT} = 2.4V
Standby Supply Current	¹ ccs		0.2	50	μΑ	V _{IN} = 0 or V _{CC}
Operating Supply Current	lcc			6	mA	$V_{IN} = 0$ or V_{CC} , $t_{RC} = 1 \mu s$

AC CHARACTERISTICS


 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

Parameter	S	5115-2		51 ·	11	
rarameter	Symbol	Min.	Max.	Min.	Max.	Unit
Read/Write Cycle Time	tRC, tWC	300		420		ns
Chip Enable Access Time	tAC		200		300	ns
Chip Enable Pulse Width	^t CE	200		300		ns
Chip Enable Off Time	tcc	100		120		ns
Address Hold Time	^t AH	40		50		ns
Address Setup Time	t _{AS}	0		0		ns
Output Disable Time	tOFF	0	70	0	100	ns
Write Enable Pulse Width	tWP	100		130		ns
Write Enable Setup Time	tws	0		0		ns


•	7
_	1
_	
	_

Parameter	C	511	15-2	5115-3		
	Symbol	Min.	Max.	Min.	Max.	Unit
Write Enable Hold	twH	170		250		ns
Data Setup Time	t _{DS}	100		130		ns
Data Hold Time	^t DH	0		0		ns
Data Valid Time to Write Pulse	^t DV	0		0		ns
Write Enable Read Time	tWCL	150		200		ns


READ CYCLE



WRITE CYCLE



READ MODIFY WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ}C \text{ to } +70^{\circ}C, \text{ unless otherwise noted})$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vcch	2			V	V _{IN} = 0V or V _{CC}
Data Retention Current	Іссн		0.1	20	μА	$V_{CC} = 2V \sqrt{CE} = V_{CC}$ $V_{IN} = 0V \text{ or } V_{CC}$
CE to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	tRC			ns	

LOW VCC DATA RETENTION WAVEFORM



CAPACITANCE

 $(T_a = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{1/O}			10	pF
Input Capacitance	C _{IN}			8	pF

Note: This parameter is periodically sampled and not 100% tested.

MSM5128RS

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-013-32)

GENERAL DESCRIPTION

MSM5128RS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5128RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50μ A) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = −40°C to +85°C
- Low Power Dissipation

Standby;

 $1.0 \,\mu\text{A} \,\text{MAX} \,\text{Ta} = 25^{\circ}\text{C}$

10 μA MAX Ta = 60° C 50 μA MAX Ta = 85° C

Operation; 200 mW TYP


• High Speed (Equal Access and Cycle Time)

MSM5128-12/15/20; 120 ns/150 ns/200 ns MAX


- Direct TTL Compatible. (Input and Output)
- 3-State Output
- Pin Compatible with

16K EPROM (MSM2716)

16K NMOS SRAM (MSM2128)



PIN CONFIGURATION




 $A_0 \sim A_{10}$: Address $I/O^1 \sim I/O^8$: Data Input/Output

CS: Chip Select
WE: Write Enable
OE: Output Enable

V_{CC}, V_{SS}: Supply Voltage

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Mode	CS	WE	OE	I/O Operation
Standby	н	×	×	High Z
	L	Н	Н	High Z
Read	L	Н	L	DOUT
Write	L	L	×	DIN

X: Hor L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Supply Voltage	Vcc	-0.3 to 7.0	V	Respect to GND	
Input Voltage	VIN	-0.3 to V _{CC} + 0.3	V		
Operating Temperature	Topr	-40 to 85	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	w		

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions	
Supply Valenca	Vcc	4.5	5	5.5	V	5V ± 10%	
Supply Voltage	V _{SS}		0		V		
Data Storage Supply Voltage	Vccн	2	5	5.5	٧		
Innut Valtana	VIH	2.2		V _{CC} + 0.3	V	- 5V ± 10%	
Input Voltage	VIL	-0.3		0.8	V		
Output Load	CL			100	pF		
Output Load	TTL			1		1	

DC CHARACTERISTICS

 $(V_{cc} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

Param-	<u> </u>	ا ما ما	MS	M5128	-12	MS	M5128	-15	MS	M5128	3-20	Unit	То	t Condition
eter	Syn	nbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	iit Test Condition	
Input Leakage Current	ı	LI	-1		1	-1		1	-1		1	μΑ	VIN =	0 to V _{CC}
Output Leakage Current	Ιι	_0	-1		1	-1		1	-1		1	μΑ	CS = \ OE = \ VI/O	
	V	ЭН	2.4			2.4			2.4			٧	IOH =	-1 mA
Output Voltage	V	OL			0.4			0.4			0.4	V	I _{OL} = 4 mA (5128-12) I _{OL} = 2.1 mA (5128-15/20)	
		Ta 25°C		0.1	1.0		0.1	1.0		0.1	1.0			
Standby Supply	Iccs	60° C			10			10			10	μΑ		V _{CC} – 0.2V 0 to V _{CC}
Current		85° C			50			50			50		VIIN	0.10 400
	Ico	CS1		0.3	1		0.3	1		0.3	1	mA	CS = \	/IH Min. cycle
Oper- ating				40	60		37	55		35	50	mA	Min.	Ta = 0~85°C
Supply Current	l 'c	CA		40	72		37	66		35	60	mA	cycle	Ta=-40~85°C

AC CHARACTERISTICS

Test Condition


Parameter	Conditions
Input Pulse Level	V _{IH} =2.2V, V _{IL} =0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L =100 pF, 1 TTL Gate

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

D	Committee of	MSM5	MSM5128-12		MSM5128-15		128-20	Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	^t RC	120		150		200		ns
Address Access Time	tAC		120		150		200	ns
Chip Select Access Time	tco		120		150		200	ns
Output Enable to Output Valid	tOE		80		100		120	ns
Chip Selection to Output Active	tcx	10		15		20		ns
Output Hold Time From Address Change	tOHA	10		15		20		ns
Output 3-state from Deselection	tOTD	0	50	0	50	0	60	ns

READ CYCLE



WRITE CYCLE


 $(V_{cc} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

	Symbol	MSM5128-12		MSM5128-15		MSM5128-20		Unit
Parameter		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	tWC	120		150		200		ns
Address to Write Setup Time	†AS	15		20		20		ns
Write Time	tW	70		90		120		ns
Write Recovery Time	twR	15		20		20		ns
Data Setup Time	tDS	50		60		80		ns
Data Hold from Write Time	tDH	5		10		10		ns
Output 3-State from Write	tOTW		50		50		60	ns

Notes: 1. A Write Cycle occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.

- 2. OE may be both high and low in a Write Cycle.
- 3. t_{AS} is specified from \overline{CS} or \overline{WE} , whichever occurs last.
- 4. tw is an overlap time of a low CS and a low WE.
- 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.
- 6. to TW is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted})$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vccн	2			V	V _{IN} = 0V to V _{CC} , $\overline{\text{CS}}$ = V _{CC}
Data Retention Current	Іссн		0.05	20	μΑ	$V_{CC} = 2V \overline{CS} = V_{CC}$ $V_{IN} = 0V \text{ to } V_{CC}$
CS to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	tRC			ns	



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{I/O}			8	pF
Input Capacitance	CIN			6	pF

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM5128-20GSK

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-013-32)

GENERAL DESCRIPTION

MSM5128GS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5128GS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50µA) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = −40°C to +85°C
- Low Power Dissipation


Standby; 1.0 µ

1.0 μ A MAX Ta = 25° C 10 μ A MAX Ta = 60° C

 $50 \mu A MAX Ta = 85^{\circ} C$

Operation; 200 mW TYP

- High Speed (Equal Access and Cycle Time)
 MSM5128-20; 200 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- 24 Pin Flat PKG



TRUTH TABLE

Mode	CS	WE	ŌĒ	I/O Operation
Standby	Н	×	x	High Z
	L	н	н	High Z
Read	L	Н	L	DOUT
Write	L	L	X	DIN

X: Hor L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Supply Voltage	Vcc	-0.3 to 7.0	V	Respect to GND	
Input Voltage	VIN	-0.3 to V _{CC} + 0.3	V		
Operating Temperature	Topr	-40 to 85	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	w		

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Cumply Valence	Vcc	4.5	5	5.5	V	5V ± 10%
Supply Voltage	V _{SS}		0		V	
Data Storage Supply Voltage	Vccн	2	5	5.5	٧	
Innut Valtage	VIH	2.2		V _{CC} + 0.3	٧	5V ± 10%
Input Voltage	٧١٢	-0.3		0.8	V	5V ± 10%
Output Load	CL			100	pF	
Output Load	TTL			1		1

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

Parameter		Symbol		MSM5128-20				
r ai aine (ei	Syn			Тур.	Max.	Unit		Test Condition
Input Leakage Current	I ₁	¹ LI			1	μА	V _{IN} =	0 to V _{CC}
Output Leakage Current	IL	.0	-1		1	μА	CS = V _{IH} or OE = V _{IH} V _{I/O} = 0 to V _{CC}	
	٧٥	ЭH	2.4			V	I _{OH} = -1 mA	
Output Voltage	V _{OL}				0.4	V		4 mA (5128-12) 2.1 mA (5128-15/20
		Ta 25° C		0.1	1.0			
Standby Supply	Iccs	60°C			10	μΑ	$CS \ge V_{CC} - 0.2V$ $V_{IN} = 0 \text{ to } V_{CC}$	
Current		85° C			50			
	I _{CCS1}			0.3	1	mA	CS = V t _{cyc} =	IH Min. cycle
Operating	10			35	50	mA	Min.	Ta = 0 ~ 85° C
Supply Current	'C	ICCA		35	60	mA	cycle	$Ta = -40 \sim 85^{\circ} C$

AC CHARACTERISTICS

Test Condition


Parameter	Conditions		
Input Pulse Level	V _{IH} =2.2V, V _{IL} =0.8V		
Input Rise and Fall Times	10 ns		
Input and Output Timing Reference Level	1.5V		
Output Load	C _L =100 pF, 1 TTL Gate		

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

D	0	MSM5	Unit	
Parameter	Symbol	Min.	Max.	Unii
Read Cycle Time	^t RC	200		ns
Address Access Time	^t AC		200	ns
Chip Select Access Time	†CO		200	ns
Output Enable to Output Valid	^t OE		120	ns
Chip Selection to Output Active	tcx	20		ns
Output Hold Time from Address Change	tOHA	20		ns
Output 3-state from Deselection	tOTD	0	60	ns

READ CYCLE




WRITE CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -40^{\circ}C \text{ to } +85^{\circ}C)$

Danania dan	Summa la al	MSM5	11	
Parameter	Symbol	Min.	Max.	Unit
Write Cycle Time	tWC	200		ns
Address to Write Setup Time	^t AS	20		ns
Write Time	tW	120		ns
Write Recovery Time	^t WR	20		ns
Data Setup Time	tDS	80		ns
Data Hold from Write Time	^t DH	10		ns
Output 3-State from Write	tOTW		60	ns

- Notes: 1. A Write Cycle occurs during the overlap of a low $\overline{\text{CS}}$ and a low $\overline{\text{WE}}$.
 - 2. OE may be both high and low in a Write Cycle.
 - 3. tas is specified from CS or WE, whichever occurs last.
 - 4. tw is an overlap time of a low CS and a low WE.
 - 5. t_{WR}, t_{DS} and t_{DH} are specified from $\overline{\text{CS}}$ or $\overline{\text{WE}},$ whichever occurs first.
 - 6. to TW is specified by the time when DATA OUT is floating, not defined by output level.
 - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted})$

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vccн	2			V	$V_{IN} = 0V \text{ to } V_{CC}, \overline{CS} = V_{CC}$
Data Retention Current	Іссн		0.05	20	μΑ	V _{CC} = 2V \overline{CS} = V _{CC} V _{IN} = 0V to V _{CC}
CS to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	tRC			ns	



 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input/Output Capacitance	C _{I/O}			8	pF
Input Capacitance	CIN			6	pF

Note: This parameter is periodically sampled and not 100% tested.

OKI semiconductor

MSM5126RS

2048-WORD x 8-BIT C-MOS STATIC RAM (E3-S-014-32)

GENERAL DESCRIPTION

MSM5126RS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5126RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 30μ A) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.


A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, \overline{CS} and \overline{OE} signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- Battery Back-up at 2V
- Operating temperature range Ta = −30°C to +85°C
- Low Power Dissipation
 - Standby; $1.0 \mu A MAX T_a = 25^{\circ} C$
 - $5.0 \,\mu\text{A} \,\text{MAX} \,\text{T}_{a} = 60^{\circ}\text{C}$
 - 30 μ A MAX $T_a = 85^{\circ}$ C
 - Operation; 200 mW TYP

- High Speed (Equal Access and Cycle Time)
 MSM5126-20/25; 200 ns/250 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- Pin Compatible with

16K EPROM (MSM2716) 16K NMOS SRAM (MSM2128)



TRUTH TABLE

Mode	CS	WE	ŌE	I/O Operation
Standby	Н	×	х	High Z
	L	Н	н	High Z
Read	L	Н	L	DOUT
Write	L	L	х	D _{IN}

X: Hor L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Supply Voltage	Vcc	-0.3 to 7.0	V	Respect to GND	
Input Voltage	VIN	-0.3 to V _{CC} + 0.3	V		
Operating Temperature	Topr	-30 to 85	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	W		

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Const. Water	Vcc	4.5	5	5.5	٧	5V ± 10%
Supply Voltage	V _{SS}		0		V	
Data Storage Supply Voltage	VCCH	2	5	5.5	٧	
Input Voltage	VIH	2.2		V _{CC} + 0.3	V	
input voitage	VIL	-0.3		0.8	٧	
Output Load	CL			100	pF	
Output Load	TTL			1		

9

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$

		T . 0	u	MS	MSM5126-20/25		
Parameter	Symbol	Test Conc	lition	Min.	Тур.	0/25 Max. 1 5 0.4 1.0 5.0 30 3 70 55	Unit
Input Leakage Current	ILI	V _{IN} = 0 to V _{CC}		-1		1	μΑ
Output Leakage Current	ILO	$\frac{\overline{CS}}{\overline{OE}} = V_{IH} \text{ or}$ $\frac{\overline{OE}}{\overline{OE}} = V_{IH}$ $V_{I/O} = 0 \text{ to } V_{CC}$		-5		5	μΑ
Output	Voн	I _{OH} = -1 mA		2.4			٧
Voltage	VOL	I _{OL} = 2.0 mA				0.4	٧
			Ta = 25°C		0.05	1.0	
Standby	Iccs	$\overline{CS} = V_{CC} - 0.5V$ $V_{CC} = 2V \sim 5.5V$	Ta = 60°C			5.0	μΑ
Supply		VCC = 2V 1 5.5V	Ta = 85°C			30	
Current	ICCS,	CS = V _{IH} t _{CYC} = Min. cycle			1	3	mA
Operating		CS = 0V, V _{IN} = V _{IH} /V	IL IOUT = 0 mA		40	70	mA
Supply Current	ICCA	$\overline{CS} = 0V, V_{IN} = V_{CC}/G$	i _{ND} , I _{OUT} = 0 mA		30	55	mA

AC CHARACTERISTICS

Test Condition


Parameter	Conditions		
Input Pulse Level	V _{IH} = 2.4V, V _{IL} = 0.6V		
Input Rise and Fall Times	10 ns		
Input and Output Timing Reference Level	2.2V 0.8V		
Output Load	CL=100 pF, 1 TTL Gate		

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$

Parameter	Sb. a.l	MSM5126-20		MSM5126-25			
Parameter	Symbol	Min.	Max.	Min.	126-25 Max. 250 250 100	Unit	
Read Cycle Time	tRC	200		250		ns	
Address Access Time	tAC		200		250	ns	
Chip Select Access Time	tCO		200		250	ns	
Output Enable to Output Valid	tOE		100		100	ns	
Chip Selection to Output Active	tCX	10		10		ns	
Output Hold Time From Address Change	tOHA	10		10		ns	
Output 3-state from Deselection	tOTD	0	80	0	80	ns	

READ CYCLE




WRITE CYCLE

 $(V_{cc} = 5V \pm 10\%, T_a = -30^{\circ}C \text{ to } +85^{\circ}C)$

D	0	MSM5	126-20	MSM5	126-25	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	200		250		ns
Address to Write Setup Time	t _{AS}	0		0		ns
Write Time	tw	160		200		ns
Write Recovery Time	twR	10		10		ns
Data Setup Time	tDS	80		120		ns
Data Hold from Write Time	^t DH	0		0		ns
Output 3-State from Write	tOTW		80		80	ns

- Notes: 1. A Write Cycle occurs during the overlap of a low CS and a low WE.
 - 2. OE may be both high and low in a Write Cycle.
 - 3. tas is specified from CS or WE, whichever occurs last.
 - 4. tw is an overlap time of a low CS and a low WE.
 - 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CS} or \overline{WE} , whichever occurs first.
 - 6. to TW is specified by the time when DATA OUT is floating, not defined by output level.
 - 7. When I/O pins are Data output mode, don't force inverse signal to those pins.


WRITE CYCLE



LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = -30^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted})$

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vccн	2			V	V _{IN} = 0V to V _{CC}
Data Retention Current	Іссн		0.05	30	μΑ	$V_{CC} = 2V \sim 5.5V$ $V_{\overline{CS}} = V_{CC} - 0.5V$
CS to Data Retention Time	tsu	0			ns	
Operation Recovery Time	tR	tRC			ns	



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{I/O}		5	10	pF
Input Capacitance	CIN		5	10	pF

Note: This parameter is periodically sampled and not 100% tested.

MSM5127RS

2.048-WORD x 8-BIT CMOS STATIC RAM (E3-S-015-32)

GENERAL DESCRIPTION

MSM5127RS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5127RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50µA) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, two CE signals enable simple memory expansion and easily battery back-up capability etc.

FEATURES

- Single 5V supply
- Battery back-up at 2V
- Low power dissipation

Standby;

1.0 μ A MAX Ta = 25°C

 $10 \mu A MAX Ta = 60^{\circ} C$

 $50 \mu A MAX Ta = 85^{\circ} C$


Operation; 200 mW TYP

High Speed (Equal access and cycle time)
 MSM5127-15/20: 150 ns/200 ns MAX

- Direct TTL compatible (Input and Output)
- 3-State output
- Pin compatible with

16 K EPROM (MSM2716)

16 K NMOS SRAM (MSM2128)



9

TRUTH TABLE

Mode	CE1	CE2	WE	I/O Operation
Standby	×	Н	×	High Z
Danid	Н	L	х	High Z
Read	L	L	н	DOUT
Wire	L	L	L	DIN

X: H or L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Note
Supply Voltage	Vcc	-0.3 ~ 7.0	V	Respect
Input Voltage	V _{IN}	-0.3 ~ V _{CC} + 0.3	V	to GND
Operating Temperature	Ta	-4 0 ~ 85	°c	
Storage Temperature	T _{stg}	- 55 ∼ 150	°C	
Power Dissipation	P _d	1.0	W	

RECOMMENDED OPERTING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note	
Supply Voltage	Vcc	4.5	5	5.5	V	5V ±10%	
Supply Voltage	GND		0		V		
Data Storage Supply Voltage	Vссн	2	5	5.5	٧		
Innut Valtage	VIH	2.2		V _{CC} +0.3	٧	5V ±10%	
Input Voltage	VIL	-0.3		0.8	٧		
Output Load	СГ			100	рF		
Output Load	TTL			1			

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\% \text{ Ta} = -40 \sim 85^{\circ}\text{C}$

Parameter	S.um	-hal	MS	M5127	'-15	MS	M5127	-20	Unit	-	Test Condition
rarameter	Syli	nbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Onit		rest Condition
Input Leakage Current	I ₁	LI	-1		1	-1		1	μΑ	V _{IN} = 0 to V _{CC}	
Output Leakage Current	Ιį	.0	-1		1	-1		1	μΑ	$\overline{CE2} = V_{IH} \text{ or } \overline{CE1} = V_{IH}$ $V_{I/O} = 0 \text{ to } V_{CC}$	
Outros Valence	Vo	DН	2.4			2.4			٧	I _{OH} = -1 mA	
Output Voltage	V)L			0.4			0.4	٧	I _{OL} = 2.1 mA	
		Ta 25°C		0.1	1.0		0.1	1.0			
Standby Supply	Iccs	60° C			10			10	μА		V _{CC} - 0.2V 0 to V _{CC}
Current		85°C			50			50		VIN	0 10 400
	ICO	CS ₁		0.3	1		0.3	1	mA	CE2 =	V _{IH} min cycle
Operating				37	55		35	50	mA	Min.	Ta = 0 ~ 85° C
Supply Current	l 'C	CA		37	66		35	60	mA	cycle $T_a = -40 \sim 85^{\circ}C$	

AC CHARACTERISTICS

TEST CONDITION

Parameter	Conditions
Input Pulse Level	V _{IH} = 2.2V, V _{IL} = 0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L = 100 pF, 1 TTL Gate

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

•	0	MSM5127-15		MSM5		
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	^t RC	150		200		ns
Address Access Time	^t AC		150		200	ns
CE2 Access Time	tCO2		150		200	ns
CE1 Access Time	tCO1		100		120	ns
Chip Selection to Output Active	tCX	15		20		ns
Output Hold Time From Address Change	tOHA	15		20		ns
Output 3-state from Deselection	tOTD	0	50	0	60	ns

NOTES: 1. A read occurs during the overlap of a low $\overline{\text{CE2}}$, a low $\overline{\text{CE1}}$ and a high $\overline{\text{WE}}$.

- 2. t_{CX} is specified from $\overline{CE1}$ or $\overline{CE2}$, whichever occurs last.
- 3. $t_{\mbox{OTD}}$ is specified from $\overline{\mbox{CE1}}$ or $\overline{\mbox{CE2}}$, whichever occurs first.
- 4. t_{OHA} and t_{OTD} are specified by the time when DATA OUT is floating.



WRITE CYCLE


 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

	0	MSM5	MSM5127-15		MSM5127-20	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	150		200		ns
Address to Write Setup Time	†AS	20		20		ns
Write Time	tw	90		120		ns
Write Recovery Time	twr	20		20		ns
Data Setup Time	^t DS	60		80		ns
Data Hold from Write Time	^t DH	10		10		ns
Output 3-State from Write	tOTW		50		60	ns


NOTES: 1. A Write Cycle occurs during the overlap of a low $\overline{\text{CE1}}$, a low $\overline{\text{CE2}}$ and a low $\overline{\text{WE}}$.

- 2. tas is specified from CE1 or CE2 or WE, whichever occurs last.
- 3. tw is an overlap time of a low CE1, a low CE2 and a low WE.
- 4. t_{WR} , t_{DS} and t_{DH} are specified from $\overline{CE1}$ or $\overline{CE2}$ or \overline{WE} , whichever occurs first.
- 5. $t_{\mbox{OTW}}$ is specified by the time when DATA OUT is floating, not defined by output level.
- 6. When I/O pins are Data output mode, don't force inverse signal to those pins.

READ CYCLE



WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

(Ta = -40 to $+85^{\circ}$ C, unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vссн	2			v	V _{IN} = 0V to V _{CC} CE2 = Vcc
Data Retention Current	Іссн		0.05	20	μΑ	Vcc = 2V, CE2 = Vcc V _{IN} = 0V to Vcc
CE to Data Retention Time	tsU	0			ns	
Operation Recovery Time	tR	^t RC			ns	

LOW VCC DATA RETENSION WAVEFORM



9

CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{I/O}			8	pF
Input Capacitance	CIN			6	pF

 $\textbf{Note:} \ \ \textbf{This parameter is periodically sampled and not 100\% tested}.$

OKI semiconductor

MSM5129RS

2.048-WORD x 8-BIT CMOS STATIC RAM (E3-S-016-32)

GENERAL DESCRIPTION

MSM5129RS is a 2048-word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5129RS is also a CMOS silicon gate device which requires very little power during standby (maximum standby current of 50µA) when there is no chip selection. Stored data is retained if the power voltage drops to 2V, thereby enabling battery back-up.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, two CE signals enable simple memory expansion and easily battery back-up capability etc.

FEATURES

- Single 5V supply
- Battery back-up at 2V
- Low power dissipation

Standby;

 $1.0 \mu A MAX Ta = 25^{\circ} C$

 $10 \mu A MAX Ta = 60^{\circ} C$


 $50 \mu A MAX Ta = 85^{\circ} C$

Operation: 200 mW TYP

- High Speed (Equal access and cycle time)
 MSM5129-15/20: 150 ns/200 ns MAX
- Direct TTL compatible (Input and Output)
- 3-State output
- Pin compatible with

16 K EPROM (MSM2716)

16 K NMOS SRAM (MSM2128)



TRUTH TABLE

Mode	CE1	CE2	WE	I/O Operation
STANDBY	Н	×	X	High Z
STANDBT	L	н	×	rngn Z
READ	L	L	Н	DOUT
WRITE	L	L	L	DIN

X: Hor L

ABSOLUTE MAXIMUM RATINGS

Rating Symbol		Value	Unit	Note
Supply Voltage	Vcc	-0.3 ~ 7.0	V	Respect
Input Voltage	VIN	-0.3 ~ V _{CC} + 0.3	V	to GND
Operating Temperature	Ta	− 40 ~ 85	°C	
Storage Temperature	T _{stg}	− 55 ~ 150	°C	
Power Dissipation	P _d	1.0	W	

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
	Vcc	4.5	5	5.5	V	5V ±10%
Supply Voltage	GND		0		V	
Data Storage Supply Voltage	Vссн	2	5	5.5	V	
Input Voltage	VIH	2.2		V _{CC} +0.3	V	5V ±10%
Input voitage	VIL	-0.3		8.0	V	5V ±10%
Output Lood	CL			100	pF	
Output Load	TTL			1		

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 100\% Ta = -40 \sim 85^{\circ}C)$

		-11	MS	SM5129-	15	M	SM5129-	-20	11-:4		
Parameter	Syn	nbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	'	est Condition
Input Leakage Current	,	LI	-1		1	-1		1	μΑ	V _{IN} =0	to V _{CC}
Output Leakage Current	ı	LO	-1		1	-1		1	μΑ	1	V _{IH} or CE1 =V _{IH} =0 to V _{CC}
	V	′он	2.4			2.4			V	IOH=-	-1 mA
Output Voltage	V	OL.			0.4			0.4	v	I _{OL} =2	2.1 mA
		Ta 25° C		0.1	1.0		0.1	1.0		CE2 ≥ CE1≥	Vcc-0.2V Vcc-0.2V or ≦0.2V
	ccs	60° C			10			10	μА		O to Vcc Vcc-0.2V
Standby Supply Current		85° C			50			50		CE2 [≥]	Vcc–0.2V Vcc–0.2V or ≦0.2V O to Vcc
	1,	CCS1		0.6	2		0.6	2	mA	CE= V	'IH min cycle
Operating				37	55		35	50	mA	Min.	Ta=0~85°C
Supply Current	"	CCA		37	66		35	60	mA	cycle	Ta=-40~85°C

AC CHARACTERISTICS

TEST CONDITION

Parameter	Conditions
Input Pulse Level	V _{IH} = 2.2V, V _{IL} = 0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L = 100 pF, 1 TTL Gate

READ CYCLE

 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

D	S h = 1	MSM5129-15		MSM5	Unit	
Parameter	Symbol	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	^t RC	150		200		ns
Address Access Time	^t AC		150		200	ns
CE1 Access Time	tCO1		150		200	ns
CE2 Access Time	tCO2		150		200	ns
Chip Selection to Output Active	tcx	15		20		ns
Output Hold Time from Address Change	tOHA	15		20		ns
Output 3-state from Deselection	tOTD	0	50	0	60	ns

- NOTES: 1. A read occurs during the overlap of a low CE2, a low CE1 and a high WE.
 - 2. t_{CX} is specified from CE1 or CE2, whichever occurs last.
 - 3. tOTD is specified from CE1 or CE2, whichever occurs first.
 - 4. toha and toto are specified by the time when DATA OUT is floating.

WRITE CYCLE


 $(V_{CC} = 5V \pm 10\%, Ta = -40 \sim 85^{\circ}C)$

Parameter	Cb.a.l	MSM5	MSM5129-15		MSM5129-20	
rarameter .	Symbol	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	tWC	150		200		ns
Address to Write Setup Time	^t AS	20		20		ns
Write Time	tw	90		120		ns
Write Recovery Time	tWR	20		20		ns
Data Setup Time	t _{DS}	60		80		ns
Data Hold from Write Time	^t DH	10		10		ns
Output 3-State from Write	tOTW		50		60	ns


NOTES: 1. A Write Cycle occurs during the overlap of a low CE1, a low CE2 and a low WE.

- 2. tas is specified from CE1 or CE2 or WE, whichever occurs last.
- 3. tw is an overlap time of a low CE1, a low CE2 and a low WE.
- 4. twp, tps and tph are specified from CE1 or CE2 or WE, whichever occurs first.
- 5. to Tw is specified by the time when DATA OUT is floating, not defined by output level.
- 6. When I/O pins are Data output mode, don't force inverse signal to those pins.

READ CYCLE



WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

(Ta = -40 to $+85^{\circ}$ C, unless otherwise noted)

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
V _{CC} for Data Retention	Vссн	2			V	CE2
Data Retention Current	Іссн		0.05	20	μА	
CE to Data Retention Time	tsU	0			ns	
Operation Recovery Time	^t R	^t RC			ns	

LOW VCC DATA RETENSION WAVEFORM



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{I/O}			8	pF
Input Capacitance	CIN			6	pF

Note: This parameter is periodically sampled and not 100% tested.

MSM5165RS

8,192-WORD x 8-BIT CMOS STATIC RAM (E3-S-017-32)


GENERAL DESCRIPTION

MSM5165 is a 8192 word 8-bit CMOS static RAM featuring 5V power supply operation and direct TTL coupling for inputs and outputs. And since the circuitry is completely static, external clock and refreshing operations are unnecessary, making this device very easy to employ. MSM5165 is also a CMOS silicon gate device which requires very low power during standby (standby current of 1mA) when there is no chip selection.

A byte system is adopted, and since there is pin compatibility with ultra-violet erasable type programmable ROMs, this device is ideal for use as a peripheral memory for microcomputers and data terminal units etc. In addition, $\overline{\text{CE}}_1$ CE $_2$ and $\overline{\text{OE}}$ signals enable OR ties with the output terminals of other chips, thereby facilitating simple memory expansion and bus line control etc.

FEATURES

- Single 5V Supply
- 0°C ~ 70°C
- Low Power Dissipation
 Standby; 5.5 mW MAX
 Operation; 495 mW MAX
- High Speed (Equal Access and Cycle Time)
 100 150 ns MAX
- Direct TTL Compatible. (Input and Output)
- 3-State Output
- Pin Compatible with 64K EPROM (MSM2764) 64K NMOS SRAM (MSM2188)
- 28-pin DIP PKG



TRUTH TABLE

Mode	CE,	CE ₂	WE	ŌĒ	I/O Operation
	Н	×	×	X	Uiah 7
Standby	×	L	×	x	High Z
	L	н	Н	н	High Z
Read	L	Н	Н	L	DOUT
Wreite	L	н	L	Х	D _{IN}

X : H or L

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Value	Unit	Conditions	
Supply Voltage	Vcc	-0.3 to 7.0	V	D. CAID	
Input Voltage	VIN	-0.5 to V _{CC} + 0.5	V	Respect to GND	
Operating Temperature	Topr	0 to 70	°C		
Storage Temperature	T _{stg}	-55 to 150	°C		
Power Dissipation	PD	1.0	w		

RECOMMENDED OPERATING CONDITION

Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
Supply Voltage	Vcc	4.5	5	5.5	V	5V ± 10%
Supply Voltage	V _{SS}		0		V	
Data Storage Supply Voltage	Vссн	2	5	5.5	V	
Innut Valtara	VIH	2.2		V _{CC} + 0.5	V	5V ± 10%
Input Voltage	VIL	-0.3		0.8	V	3V 1 10%
Output Load	CL			100	pF	
Output Load	TTL	400		1		

DC CHARACTERISTICS

 $(V_{CC} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

Damamatan	Courada ad		MSM5169	5	11	T . C	
Paramter	Symbol	Min.	Тур.	Max.	Unit	Test Condition	
Input Leakage Current	¹ L1	-1		1	μА	V _{IN} = 0 to V _{CC}	
Output Leakage Current	ILO	-1		1	μΑ	$\overline{CE}_1 = V_{IH} \text{ or } CE_2 = V_{IL} \text{ or }$ $\overline{OE} = V_{IH}$ $V_{I/O} = 0 \text{ to } V_{CC}$	
Output	VoH	2.4			V	I _{OH} = -1 mA	
Voltage	VOL			0.4	V	I _{OL} = 2.1 mA	
Standby Supply	Iccs			1	mA	$\begin{split} \overline{\text{CE}}_1 & \geqq \text{V}_{\text{CC}} - 0.2 \text{V}, \text{CE}_2 & \geqq \text{V}_{\text{CC}} - 0.2 \text{V}, \text{CE}_2 & \geqq \text{V}_{\text{CC}} - 0.2 \text{V}, \text{CE}_2 & \leqq 0.$	0.2V or
Current	Iccs1			3	mA	$\overline{CE}_1 = V_{IH}, CE_2 = V_{IL}$ $t_{CYC} = Min, cycle$	
Operating Supply Current	ICCA			90	mA mA	Min. cycle $T_a = 0 \sim 70^{\circ} C$	***************************************

AC CHARACTERISTICS

Test Condition


Parameter	Conditions
Input Pulse Level	V _{IH} =2.2V, V _{IL} =0.8V
Input Rise and Fall Times	10 ns
Input and Output Timing Reference Level	1.5V
Output Load	C _L =100 pF, 1 TTL Gate

READ CYCLE

 $(V_{cc} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } 70^{\circ}C)$

Parameter	Consideration of	MSM5165-10		MSM5165-12		MSM5165-15		Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle Time	tRC	100		120		150		ns
Address Access Time	tAC		100		120		150	ns
Chip Enable Access Time	tco		100		120		150	ns
Output Enable to Output Valid	tOE		60		80		100	ns
Chip Selection to Output Active	tCX	10		10		15		ns
Output Hold Time From Address Change	tOHA	10		10		15		ns
Output 3-state from Deselection	tOTD	0	40	0	50	0	50	ns

READ CYCLE



Notes: 1. A Read occurs during the overlap of a low \overline{CE}_1 , a high \overline{CE}_2 , a low \overline{OE} and a high \overline{WE} .

- 2. t_{CX} is specified from \overline{CE}_1 , CE_2 or \overline{OE} , whichever occurs last.
- 3. t_{OTD} is specified from \overline{CE}_1 , \overline{CE}_2 or \overline{OE} , whichever occurs first.
- 4. t_{OHA} and t_{OTD} are specified by the time when DATA OUT is floating.

WRITE CYCLE


 $(V_{cc} = 5V \pm 10\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

14	S h a l	MSM5165-10		MSM5165-12		MSM5165-15		Unit
ltem	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	twc	100		120		150		ns
Address to Write Setup Time	tAS	0		0		0		ns
Write Time	tw	60		70		90		ns
Write Recovery Time	twR	15		15		20		ns
Data Setup Time	t _{DS}	40		50		60		ns
Data Hold from Write Time	^t DH	0		0		0		ns
Output 3-State from Write	tOTW	0	40	0	50	0	50	ns
Chip Selection to End of Write	tCW	80		90		110		ns
Address Valid to End of Write	tAW	80		90		110		ns
Output Active from End of Write	twx	5		5		10		ns

Note:

- 1. A Write Cycle occurs during the overlap of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
- 2. OE may be both high and low in a Write Cycle.
- 3. t_{AS} is specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs last.
- 4. t_W is an overlap time of a low \overline{CE}_1 , a high CE_2 and a low \overline{WE} .
- 5. t_{WR} , t_{DS} and t_{DH} are specified from \overline{CE}_1 , CE_2 or \overline{WE} , whichever occurs first.
- 6. toTW is specified by the time when DATA OUT is floating, not defined by output level.
- 7. When I/O pins are Data output mode, don't force inverse signal to those pins.

WRITE CYCLE




LOW VCC DATA RETENTION CHARACTERISTICS

 $(T_a = 0^{\circ} C \text{ to } +70^{\circ} C, \text{ unless otherwise noted})$


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
VCC for Data Retention	Vccн	2			v	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{CE}_2 \ge \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{CE}_2 \le 0.2\text{V}$
						CE ₂ ≤ 0.2V
Data Retention Current	ГССН			1	mA	$V_{CC} = 3V$, $\overline{CE}_1 \ge V_{CC} - 0.2V$, $CE_2 \ge V_{CC} - 0.2V$ or $CE_2 \le 0.2V$
						$V_{CC} = 3V, CE_2 \le 0.2V$
CS to Data Retention Time	ts∪	0			ns	
Operation Recovery Time	t _R	^t RC			ns	

9

CE1 CONTROL



CE, CONTROL



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Min.	Тур.	Max.	Unit
Input/Output Capacitance	C _{I/O}			8	pF
Input Capacitance	C _{IN}			6	pF

Note: This parameter is periodically sampled and not 100% tested.



OKI semiconductor

MSM2916RS

16,384-BITS STATIC 16 K MASK ROM (E3-S-023-32)

GENERAL DESCRIPTION

The MSM2916RS is a 16,384-bits static, N channel MOS Read only memory organized as 2,048 words by 8 bits. The three-state outputs and TTL inputs/outputs level allow for direct interface with common system bus structures. The MSM2916RS single +5 V power supply and 250 ns access time are both ideal for usage with high performance microcomputers.

The three chip selects CS₁, CS₂ and CS₃ may be defined by customer and fixed during the masking process.

FEATURES




PIN CONFIGURATION

(Top View) 24 VCC A7 1 A6 [2 23 As A, [3 22 A, 21 CS2 A4 [] 4 20 CS A₃ [5 19 A 10 18 CS₃ 17 D D 7 ₽°Д9 16 D₆ D, 0 10 15 Ds D₂[11 14 D₄ VSS[12 13 D₃

Note: CS_1 , CS_2 and CS_3 are programmable

CHIP SELECTS

FUNCTIONAL BLOCK DIAGRAM





Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	· V
Input Voltage	VI	-0.3 to +7.0	V
Output Voltage	Vo	-0.3 to +7.0	V
Operating Temperature	Topr	0 to +70	°C
Storage Temperature	Tstg	-55 to +150	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
"H" Input Voltage	VIH	2.0		Vcc	V
"L" Input Voltage	VIL	-0.3		0.8	V

DC CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	V _{IH}		2.0		Vcc	V
"L" Input Voltage	VIL		-0.3		0.8	V
"H" Output Voltage	Voн	I _{OH} = -100μA	2.4			V
"L" Output Voltage	VOL	I _{OL} = 1.6 mA			0.4	V
Input Leak Current	¹ L1	V₁ = 0 ~ Vcc	-10		10	μΑ
Output Leak Current	ILO	V _O = 0 ~ Vcc	-10		10	μΑ
Power Supply Current	Icc	Vcc = 5.5V			100	mA
Input Capacitance	CI	V _I = 0V, V _O = 0V f = 1 MHz			6	pF
Output Capacitance	co	Ta = 25° C			12	pF

AC OPERATING CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Min.	Max.	Unit
Read Cycle time	tCYC	250		ns
Address Access time	†ACC		250	ns
Chip Select Access time	^t CS		150	ns
Output Disable Delay time	^t DF		150	ns

OKI semiconductor

MSM2932RS


32,768-BITS STATIC-32K MASK ROM (E3-S-024-32)

GENERAL DESCRIPTION

The MSM2932RS is a 32,768-bits static, N channel MOS Read only memory organized as 4,096 words by 8 bits. The three-state outputs and TTL inputs/outputs level allow for direct interface with common system bus structures. The MSM2932RS single +5 V power supply and 300 ns access time are both ideal for usage with high performance microcomputers.

The two chip selects CS₁ and CS₂ may be defined by customer and fixed during the masking process.

FEATURES



Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to +7.0	V	
Input Voltage	Vı	-0.3 to +7.0	V	
Output Voltage	V _O	-0.3 to +7.0	V	
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	Tstg	-55 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
"H" Input Voltage	V _{IH}	2.0		Vcc	V
"L" Input Voltage	VIL	-0.3		0.8	V

DC CHARACTERISTICS


 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	V _{IH}		2.0		Vcc	V
"L" Input Voltage	VIL		-0.3		0.8	V
"H" Output Voltage	VOH	I _{OH} = -100μA	2.4			V
"L" Output Voltage	VOL	I _{OL} = 1.6 mA			0.4	V
Input Leak Current	ILI	V _I = 0 ~ Vcc	-10		10	μΑ
Output Leak Current	ILO	V _O = 0 ~ Vcc	-10		10	μΑ
Power Supply Current	lcc	V _{cc} = 5.5V			125	mA
Input Capacitance	Cl	V _I = 0V, V _O = 0V			6	pF
Output Capacitance	co	f = 1 MHz Ta = 25° C			12	pF

AC OPERATING CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Min.	Max.	Unit
Read Cycle time	tCYC	300		ns
Address Access time	^t ACC		300	ns
Chip Select Access time	t _{CS}		150	ns
Output Disable Delay time	^t DF		150	ns



MSM2965RS

65,536 BITS STATIC-64K MASK ROM (E3-S-025-32)

GENERAL DESCRIPTION

The MSM2965RS is a 65,536-bits static, N channel MOS Read only memory organized as 8,192 words by 8 bits. The three-state outputs and TTL inputs/outputs level allow for direct interface with common system bus structures. The MSM2965RS single +5 V power supply and 300 ns access time are both ideal for usage with high performance microcomputers.

CS may be defined by customer and fixed during the masking process.

FEATURES

Input Voltage V_{IH} = 2.0V Min., V_{IL} = 0.8V Max.
 Output Voltage V_{OH} = 2.4V Min., V_{OL} = 0.4V Max.
 Package 24 PIN DIP



PIN CONFIGURATION (Top View)

24 VCC A6 2 23 A₈ 22 A. A₅ [3 A4 4 21 A A 12 20 CS 19 A 10 A, [7 18 A., A. [8 17 D D 7 16 D₆ о∘Да D, d 10 15 Ds 14 D₄ D₂ [] 11 V_{SS}□12 13 D₃

Note: CS is programmable CHIP SELECT

Vcc O Vss O CS Memory Matrix 65536 bit (8192 x 8) Address decoder Address buffer

FUNCTIONAL BLOCK DIAGRAM

Rating	Symbol	Value	Unit	
Supply Voltage	Vcc	-0.3 to +7.0		
Input Voltage	VI	-0.3 to +7.0	V	
Output Voltage	Vo	-0.3 to +7.0	V	
Operating Temperature	Topr	0 to +70	°C	
Storage Temperature	Tstg	-55 to +150	°C	

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
"H" Input Voltage	VIH	2.0		Vcc	V
"L" Input Voltage	VIL	-0.3		0.8	V

DC CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ}C to +70^{\circ}C)$

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
"H" Input Voltage	VIH		2.0		Vcc	V
"L" Input Voltage	VIL		-0.3		0.8	V
"H" Output Voltage	Voн	I _{OH} = -100μA	2.4			V
"L" Output Voltage	VOL	I _{OL} = 1.6 mA			0.4	٧
Input Leak Current	ILI	V _I = 0 ~ Vcc	-10		10	μΑ
Output Leak Current	ILO	V _O = 0 ~ Vcc	-10		10	μΑ
Power Supply Current	Icc	V _{cc} = 5.5V			125	mA
Input Capacitance	CI	V _I = 0V, V _O = 0V			6	pF
Output Capacitance	co	f = 1 MHz Ta = 25° C			12	pF

AC OPERATING CHARACTERISTICS

 $(Vcc = 5 V \pm 10\%, Vss = 0 V, Ta = 0^{\circ} C to +70^{\circ} C)$

Parameter	Symbol	Min.	Max.	Unit
Read Cycle time	tCYC	300		ns
Address Access time	^t ACC		300	ns
Chip Select Access time	t _C S		100	ns
Output Disable Delay time	^t DF		100	ns

Prelininary

OKI semiconductor

MSM3864RS

8.192 WORD x 8 BIT MASK ROM (E3-S-026-32)

GENERAL DESCRIPTION


MSM3864RS is an N-channel silicon gate E/D MOS device MASK ROM with a 8,192 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30 mA (max) when the chip is not selected. The application of a byte system and the convertibility of the pins with a programmable ROM whose memory can be erased by ultraviolet ray radiation is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

As it provides CE, OE, and CS as the control signal, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.


FEATURES

- 5V single power supply
- •8,192 words x 8 bits
- Access time: 200 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP




PIN CONFIGURATION



Output enable Vcc. Vss Power supply $A_0 \sim A_{12}$ Address input Data output Chip enable Chip select

Note: Please specify the OE active level and CS active level or open in ordering this IC.

FUNCTIONAL BLOCK DIAGRAM



 $(Ta = 25^{\circ}C)$

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	Vcc	-0.5 to 7	V	Respect to V _{ss}
Input Voltage	Vi	-0.5 to 7	V	Respect to V _{ss}
Output Voltage	V _O	-0.5 to 7	V	Respect to V _{ss}
Power Dissipation	PD	1	W	Per package
Operating Temperature	T _{opr}	0 to 70	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	

OPERATING CONDITION AND DC CHARACTERISTICS

_	Symbol Measuring Condition			Unit		
Parameter			Min.	Min. Typ. Max.		Unit
	V _{cc}	_	4.5	5	5.5	V
Power Supply Voltage	V _{ss}		0	0	0	٧
	VIH	_	2	5	6	V
Input Signal Level	VIL	-	-0.5	0	0.8	٧
0	Voн	I _{OH} = -400 μA	2.4	_	Vcc	V
Output Signal Level	VoL	I _{OL} = 2.1 mA		_	0.4	٧
Input Leak Current	ILI	V _I = 0V or V _{CC}	-10	_	10	μΑ
Output Leak Current	ILO	V _O = 0V or Vcc Chip not selected	-10	_	10	μА
	Icc	Vcc = Max. IO = 0 mA	_	_	100	mA
Power Supply Current	Iccs	Vcc = Max.	-	_	30	mA
Peak Power ON Current	Ipo	$Vcc = GND \sim Vcc Min.$ $\overline{CE} = V_{cc} \text{ or } V_{IH}$	_	_	60	mA
Operating Temperature	Topr		0	_	70	°C

AC CHARACTERISTICS


TIMING CONDITIONS

Parameter	Conditions		
Input Signal Level	V _{IH} =2.0V V _{IL} =0.8V		
Input Rising, Falling Time	tr=ty=15 ns		
T	Input Voltage=1.5V		
Timing Measuring Point Voltage	Output Voltage=0.8V & 2.0V		
Loading Condition	C _L =100 pF + 1 TTL		


READ CYCLE

_	0	Spec	ification \	∕alue		
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Cycle Time	t _c	200	_		ns	
Address Access Time	^t AA	_	_	200	ns	
Chip Enable	†ACE	_		200	ns	
Access Time	ACE			200		
Output Delay Time	tco	_	_	100	ns	
Output Setting Time	tLZ	10	_	_	ns	
Output Disable Time	tHZ	0	_	100	ns	
Output Retaining Time	toH	10	_	_	ns	
Power Up Time	tPU	0	_	100	ns	
Power Down Time	tPD	_	_	100	ns	

1) READ CYCLE-1 (1)



2) READ CYCLE-2⁽²⁾



Note: (1) \overline{CE} is "L" level.

- (2) The address is decided at the same time as or ahead of $\overline{\text{CE}}$ "L" level.
- (3) The $\overline{\text{OE}}$ and $\overline{\text{CS}}$ are shown in the negative logic here, however the active level is freely selected.
- (4) t_{Lz} is determined by the later level, CE "L"/CS "L" or OE "L". t_{Hz} is determined by the earlier CE "H"/CS "H" or OE "H". While, t_{Hz} shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Specification Value		Unit	Remarks	
		Min.	Max.			
Input Capacitance	CI		8	pF	V _I =0V	
Output Capacitance	co		10	pF	V0=0V	

OKI semiconductor

MSM38128RS

16384 WORD x 8 BIT MASK ROM (E3-S-027-32)

GENERAL DESCRIPTION

MSM38128RS is an N-channel silicon gate E/D MOS device ROM with a 16,384 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 20 mA (max) when the chip is not selected. The application of a byte system and the convertibility of the pins with a programmable ROM whose memory can be erased by ultraviolet ray radiation is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides both CE and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

OE

Vcc, Vss

Note:

Output enable


The OE active level is

specified by customer.

Power supply voltage Address input Data output Chip enable

- 16384 words x 8 bits
- 5V single power supply
- Access time: 450 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



 $(Ta = 25^{\circ}C)$

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	Vcc	-0.5 to 7	V	
Input Voltage	V _I	-0.5 to 7	V	Respect to V _{SS}
Output Voltage	v _o	-0.5 to 7	V	
Operating Temperature	Topr	0 to 70	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	

OPERATING CONDITION AND DC CHARACTERISTICS

		Symbol Measuring Condition		Rating			
Parameter	Symbol Measuring Condition		Min.	Тур.	Max.	Unit	
Davies Complex Valence	V _{cc}		4.5	5	5.5	V	
Power Supply Voltage	V _{ss}		0	0	0	٧	
In much Cinn al I avail	VIH		2		6	٧	
Input Signal Level	٧ _I L		-0.5		0.8	٧	
Output Signal Lavel	Voн	I _{OH} = -400 μA	2.4		Vcc	V	
Output Signal Level	VOL	I _{OL} = 2.1 mA			0.4	V	
Input Leak Current	ILI	V _I = 0V or V _{CC}	-10		10	μΑ	
Output Leak Current	ILO	V _O = 0V or Vcc Chip not selected	-10		10	μΑ	
Barrier Supply Comment	Icc	Vcc = Max. IO = 0 mA			120	mA	
Power Supply Current	Iccs	Vcc = Max.			20	mA	
Peak Power ON Current	lpo	Vcc = GND ~ Vcc Min. CE = Vco or V _{IH}			20	mA	
Operating Temperature	Topr		0		70	°C	

9

AC CHARACTERISTICS


TIMING CONDITIONS

Parameter	Conditions		
Input Signal Level	V _{IH} =2.0V V _{IL} =0.8V		
Input Rising, Falling Time	tr=ty=15 ns		
Timing Managing Dains Valsage	Input Voltage=1.5V		
Timing Measuring Point Voltage	Output Voltage=0.8 & 2.0V		
Loading Condition	C _L =100 pF + 1 TTL		


READ CYCLE

		Spec	ification \	√alue		Damada
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Cycle Time	t _c	450			ns	
Address Access Time	tAA			450	ns	
Chip Enable	tage			450	ns	
Access Time	^t ACE		li .	450	113	
Output Delay Time	tco			150	ns	
Output Setting Time	tLZ	20			ns	
Output Disable Time	tHZ	0		120	ns	
Output Retaining Time	tон	20			ns	
Power Up Time	tPU	0		120	ns	
Power Down Time	tPD			120	ns	

1) READ CYCLE-1 (1)



2) READ CYCLE-2⁽²⁾



- Note: (1) \overline{CE} is "L" level.
 - (2) The address is decided at the same time as or ahead of $\overline{\text{CE}}$ "L" level.
 - (3) \overline{OE} is shown in the negative logic here, however the active level is freely selected.
 - (4) t_{CO} and t_{LZ} are determined by the later \overline{CE} "L" or \overline{OE} "L". t_{Hz} is determined by the earlier \overline{CE} "H" or \overline{OE} "H". tHz shows time until floating therefore it is not determined by the output level.

INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol		fication alue	Unit	Remarks		
		Min.	Max.				
Input Capacitance	CI		8	pF	V _I =0V		
Output Capacitance	со		10	pF	V _O =0V		

OKI semiconductor

MSM38128ARS

16,384 WORD x 8 BIT MASK ROM (E3-S-028-32)

GENERAL DESCRIPTION

MSM38128ARS is an N-channel silicon gate E/D MOS device MASK ROM with a 16,384 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30 mA (max) when the chip is not selected. The application of a byte system and the convertibility of the pins with a programmable ROM whose memory can be erased by ultraviolet ray radiation is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

As it provides CE, OE, and CS as the control signal, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

 $A_0 \sim A_{12}$

D₀~D₇

CS


Address input

Data output Chip enable

Chip select Note: Please specify the OE active level and CS active level or open in ordering this IC.

- 5V single power supply
- 16384 words x 8 bits
- Access time: 250 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



 $(Ta = 25^{\circ}C)$

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	Vcc	-0.5 to 7	V	Respect to V _{ss}
Input Voltage	Vi	-0.5 to 7	V	Respect to V _{ss}
Output Voltage	v _o	-0.5 to 7	V	Respect to V _{ss}
Power Dissipation	PD	1	w	Per package
Operating Temperature	T _{opr}	0 to 70	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	

OPERATING CONDITION AND DC CHARACTERISTICS

D	S	ymbol Measuring Condition		Rating			
Parameter	Symbol Measuring Condition		Min.	Min. Typ. Max.		Unit	
D C	V _{cc}		4.5	5	5.5	٧	
Power Supply Voltage	V _{ss}	_	0	0	0	V	
	VIH	-	2	_	6	٧	
Input Signal Level	VIL	-	-0.5	_	0.8	V	
Outrout Simple Lovel	Voн	I _{OH} = -400 μA	2.4	_	Vcc	V	
Output Signal Level	VoL	I _{OL} = 2.1 mA		-	0.4	V	
Input Leak Current	ILI	V _I = 0V or V _{CC}	-10	_	10	μΑ	
Output Leak Current	ILO	V _O = 0V or Vcc Chip not selected	-10	_	10	μΑ	
Barron Summly Command	Icc	Vcc = Max. IO = 0 mA	_	_	100	mA	
Power Supply Current	Iccs	Vcc = Max.	_	_	30	mA	
Peak Power ON Current	Ipo	$\frac{\text{Vcc} = \text{GND} \sim \text{Vcc Min.}}{\text{CE}} = \text{V}_{\text{CC}} \text{ or V}_{\text{IH}}$	_	_	60	mA	
Operating Temperature	T _{opr}	-	0	-	70	°c	

AC CHARACTERISTICS


TIMING CONDITIONS

Parameter	Conditions
Input Signal Level	V _{IH} =2.0V V _{IL} =0.8V
Input Rising, Falling Time	tr=ty=15 ns
Timing Many 1 D 1 A 1 A	Input Voltage=1.5V
Timing Measuring Point Voltage	Output Voltage=0.8V & 2.0V
Loading Condition	C _L =100 pF + 1 TTL


READ CYCLE

	0	Spec	ification \	/alue	11	D
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Cycle Time	t _c	250	_		ns	
Address Access Time	t _{AA}	_	_	250	ns	
Chip Enable	tACE			250	ns	
Access Time	ACE	_		250	""	
Output Delay Time	tco	_	_	100	ns	
Output Setting Time	tLZ	10	_	_	ns	
Output Disable Time	tHZ	0	_	100	ns	
Output Retaining Time	tон	10	_	_	ns	
Power Up Time	tpU	0	_	100	ns	
Power Down Time	tPD	-	_	100	ns	

1) READ CYCLE-1⁽¹⁾



2) READ CYCLE-2⁽²⁾



- Note: (1) \overline{CE} is "L" level.
 - (2) The address is decided at the same time as or ahead of \overline{CE} "L" level.
 - (3) The $\overline{\text{OE}}$ and $\overline{\text{CS}}$ are shown in the negative logic here, however the active level is freely selected.
 - (4) t_{Lz} is determined by the later level, \overline{CE} "L"/ \overline{CS} "L" or \overline{OE} "L".

 t_{Hz} is determined by the earlier \overline{CE} "H"/ \overline{CS} "H" or \overline{OE} "H".

While, t_{Hz} shows the time until floating and it is therefore not determined by the output level.

INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Specification Value		Unit	Remarks
		Min.	Max.		
Input Capacitance	CI		8	pF	V _I =0V
Output Capacitance	co		10	pF	V _O =0V

Preliminary

OKI semiconductor

MSM38256RS

32768 WORD x 8 BIT MASK ROM (E3-S-029-32)

GENERAL DESCRIPTION

MSM38256RS is an N-channel silicon gate E/D MOS device ROM with a 32,768 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30 mA (max) when the chip is not selected. The application of a byte system and the convertibility of the pins with a programmable ROM whose memory can be erased by ultraviolet ray radiation is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides CE, CS and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.


FEATURES

- 32768 words x 8 bits
- 5V single power supply
- Access time: 250 ns MAX
- Input/output TTL compatible
- 3-state output

- Power down mode
- 28-pin DIP



PIN CONFIGURATION




Note: The \overline{OE} active level and CS active level are specified by

Data output Chip enable

customer.

FUNCTIONAL BLOCK DIAGRAM



 $(Ta = 25^{\circ}C)$

Rating	Symbol	Value	Unit	Conditions
Power Supply Voltage	Vcc	-0.5 to 7	V	
Input Voltage	V _I	-0.5 to 7	V	Respect to V _{SS}
Output Voltage	v _o	-0.5 to 7	V	
Operating Temperature	Topr	0 to 70	°C	
Storage Temperature	T _{stg}	-55 to 150	°C	

OPERATING CONDITION AND DC CHARACTERISTICS

		Manageria - One dition		l lais			
Parameter	Symbol Measuring Condition		Min.	Тур.	Max.	Unit	
Danier Complex Valence	V _{cc}		4.5	5	5.5	٧	
Power Supply Voltage	V _{ss}		0	0	0	V	
land Cinnel Land	VIH		2		6	V	
Input Signal Level	VIL		-0.5		0.8	٧	
O	Voн	I _{OH} = -400 μA	2.4		Vcc	V	
Output Signal Level	VOL	I _{OL} = 2.1 mA			0.4	V	
Input Leak Current	1LI	V _I = 0V or V _{CC}	-10		10	μΑ	
Output Leak Current	ILO	V _O = 0V or Vcc Chip not selected	-10		10	μΑ	
Davies Cumply Comment	Icc	Vcc = Max. IO = 0 mA			120	mA	
Power Supply Current	Iccs	Vcc = Max.			30	mA	
Peak Power ON Current	Ipo	Vcc = GND ~ Vcc Min. CE = Vco or V _{IH}			60	mA	
Operating Temperature	T _{opr}		0		70	°c	

9

AC CHARACTERISTICS


TIMING CONDITIONS

Parameter	Conditions		
Input Signal Level	V _{IH} =2.0V V _{IL} =0.8V		
Input Rising, Falling Time	tr=ty=15 ns		
Timing Magneting Daint Walters	Input Voltage=1.5V		
Timing Measuring Point Voltage	Output Voltage=0.8 & 2.0V		
Loading Condition	C _L =100 pF + 1 TTL		


READ CYCLE

D		Spec	ification \	√alue	11	Remarks
Parameter	Symbol	Min.	Тур.	Max.	Unit	
Cycle Time	t _c	250			ns	
Address Access Time	tAA			250	ns	
Chip Enable Access Time	†ACE			250	ns	
Output Delay Time	tco			100	ns	
Output Setting Time	tLZ	10			ns	
Output Disable Time	tHZ	0		100	ns	
Output Retaining Time	tOH	10			ns	
Power Up Time	tPU	0			ns	
Power Down Time	tPD			100	ns	

1) READ CYCLE-1⁽¹⁾



2) READ CYCLE-2⁽²⁾



- Note: (1) CE is "L" level.
 - (2) The address is decided at the same time as or ahead of CE "L" level.
 - (3) $\overline{\text{OE}}$ and $\overline{\text{CS}}$ are shown in the negative logic here, however the active level is freely selected.
 - (4) tco and tLZ are determined by the later \overline{CE} "L", \overline{OE} "L" or \overline{CS} "L". t_{Hz} is determined by the earlier \overline{CE} "H", \overline{OE} "H" or \overline{CS} "H".

tHz shows time until floating therefore it is not determined by the output level.

INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol		fication alue	Unit	Remarks	
		Min.	Max.			
Input Capacitance	CI		8	pF	V _I =0V	
Output Capacitance	co		10	pF	V _O =0V	

Prelininary

OKI semiconductor

MSM38256ARS

32768 WORD x 8 BIT MASK ROM (E3-S-030-32)

GENERAL DESCRIPTION

MSM38256RS is an N-channel silicon gate E/D MOS device ROM with a 32,768 word x 8 bit capacity. It operates on a 5V single power supply and the all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30 mA (max) when the chip is not selected. The application of a byte system and the convertibility of the pins with a programmable ROM whose memory can be erased by ultraviolet ray radiation is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides both CE and OE signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES


- 32768 words x 8 bits
- 5V single power supply
- Access time: 200 ns MAX
- Input/output TTL compatible
- 3-state output

Power down mode

Output buffer

D₀ D₁ D₂ D₃ D₄ D₅ D₆ D₇

• 28-pin DIP



A110

A120-

A130

A140

CS OE Vcc, Vss 14 15]D₃ Chip Select Output enable

19 D₇

18 D6

17 Ds

16 D4

A₀[10

D₀**∏**11

D. 112

D₂[13

Note:

The OE active level and CS active level are specified by

customer.

-- O Vcc

-O Vss

O CE

o ŌĒ

or OE

or CS

o CS

OE CE

Control

KI semiconductor

MSM28101AAS

JAPANESE-CHARACTER GENERATING 1M BIT MASK ROM (E3-S-032-32)

GENERAL DESCRIPTION

MSM28101AAS is a 1M Bit Mask ROM using the N channel silicon gate MOS process which stores 3,760 characters of numeric characters, Japanese cursive and square syllabarys, JIS 1st standard Japanese-characters, etc., in one chip.

Since it is of large capacity, Japanese-character pattern of 3,760 characters can be generated with only one chip. Furthermore, since the dot matrix character form of 18 lines x 16 strings is available from the data out pin by only inputting the JIS Japanese-character code into the address pin, it excels in functioning property and proves optimum for constituting the Japanese-character terminal.

The power supply voltage is of 5 V single power supply, the input level is of TTL compatible, the data output is of 3-state output, the data valid is the output of the open collector and is packaged on the 40-pin DIP.

FEATURES

Function 18 x 16 chinese-character font

output

 Configuration Duplex configuration of cell-

array using the defect permissible

technique

• Storage capacity 1082880 Bits

 Number of 3,418 characters

generating characters

Partition $0 \sim 7$ and partition Storage

character range 16 ~ 47 of Japanese-character

code system for JIS information

processing

Address input

14 Bits $(A_0 \sim A_{13})$ 16 Bits $(\overline{D}_0 \sim \overline{D}_{15}$, 3-state) Data output 16 Bits x 18 times transfer Output mode

 Address enable 1 each (AE)

1 each (DV, open collector output) Data valid

Clock 1 each $(\phi \tau)$ DC \sim 1.5MHz

 $Ta = 0 \sim 70^{\circ}C$ Used tempera-

ture

Access time

10 μs MAX

Data transfer

22 μs/character rate

TTL level Interface

Power supply 5V single power supply (±5%) voltage

700 mW TYP Power con-

sumption

 Package Side-brazed 40-pin DIP


Process E/D MOS process

 Memory cell Multi-gate ROM

This specification is sometimes subject to change without notice



PIN CONFIGURATION (Top View) Vss [VSS 2 39 D 14 AE 3 VCC 4 38 D₁₃ 37 D₁₂ 36 D₁₁ A₁₃ 5 $\frac{A_0}{A_{13}}$: Address input A₁₂ 6 35 D₁₀ $\overline{D_0} \sim \overline{D_{15}}$: Data output AE: Address enable 33 D₈ 32 φτ DV: Data valid output 9 φτ: Clock input 31 VCC A₈ A₇ A₆ A₅ A₄ A₃ A₂ V_{CC}: Power supply voltage (5V) 30 VSS 11 12 13 14 15 16 29 DV VSS: GND (OV) 28 D₇ 27 D₆ 26 D₅ (Note) Connect all VCC and VSS terminals. 25 D₄ 24 D₃ \mathbf{A}_1 A₀ 18 VCC 19 23 D₂ 22 D₁ VSS 20 21 Do



(Ta = 25°C)

Rating	Symbol	Conditions	Value	Unit
Power Supply Voltage	Vcc	Respect to Vss	- 0.5 ∼7	V
Input Terminal Voltage	VIN	Respect to Vss	-0.5 ~7	V
Output Terminal Voltage	Vout	Respect to Vss	- 0.5 ∼7	V
Permissible Loss	PD		2	W
Operating Temperature	Topr		0 ~70	°C
Storage Temperature	T _{stg}		− 35 ~ 125	°C

RECOMMENDED OPERATING CONDITIONS

	1		Spec	11-14		
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Power Supply Voltage	Vcc	5V ± 5%	4.75	5	5.25	V
Power Supply Voltage	Vss		0	0	0	٧
	VIH	Respect to Vss	2.0	5	6	٧
Input Signal Level	VIL	Respect to Vss	-0.5	0	0.8	٧
Operating Temperature	Topr		0		70	°C

DC CHARACTERISTICS

 $(Vcc = 5V \pm 5\%, Ta = 0^{\circ}C \text{ to } +70^{\circ}C)$

Davison stari	Committee of	Conditions	Spe	Unit		
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Voн	I _{OH} ≕–0.2 mA	2.4		Vcc	V
Output Signal Level	VOL	I _{OL} =1.6 mA			0.4	V
Input Leak Current	ILI	V _{IN} =0 ∼Vcc	-10		10	μА
Output Leak Current	lLO	V _{OUT} =0 ~Vcc V _{AE} =0.8V	-10		10	μΑ
Average Power Supply Current	ICCA	t _{RC} =22μs t _C =650 ms t _{AR} =300 ns			170	mA
Steady State Power Supply Current	Iccs	V _{AE} =0.8V		,	170	mA

AC CHARACTERISTICS


TIMING CONDITIONS

Parameter	Conditions
Input Signal Level	V _{IH} = 2.0V, V _{IL} = 0.8V
Input Rising, Falling Time	t _r = t _f = 15 ns
Input Timing Level	1.5V
Loading Condition	C _L = 50 pF, 1TTL Gate

READ CYCLE

 $(Vcc = 5V \pm 5\%, T_a = 0^{\circ}C \text{ to } +70^{\circ}C)$

D	Sumbal Canditions	0 1111	Sp	l lmia		
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Read Cycle Time	tRC		22			μS
Address Setting Time	tAS		0			ns
AE Pulse Width	^t AE		300			ns
Address Retaining Time	^t AH		100			ns
DV Access Time	tVA				10	μS
DV Delay Time	tVD				150	ns
DV Retaining Time	t∨H				100	ns
φ _T Pulse Width	tн		200			ns
ϕ_{T} Delay Time	tL		450			ns
Output Retaining Time	^t DH		50			ns
AE Setting Time	†AES		0			ns



INPUT/OUTPUT CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1 MHz)$


Parameter	Symbol	Conditions	Spe			
raianietei	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input Capacitance (excluding AE)	CIN	V _{IN} = OV			8	pF
Input Capacitance (AE terminal)	CIN	V _{IN} = OV			15	pF
Output Capacitance	COUT	V _{OUT} = OV			8	pF


FUNCTIONAL CHARACTERISTICS

Parameter	Specification	Unit	Remarks
Font Type	18 lines x 16 strings dot matrix		
Output Mode	16 bits x 18 times transfer		(Note 1)
Number of Generating characters	3418	Word	
Storage Character Range	0 ~ 7 (Non chinese-character area) 16 ~ 47 (JIS 1st standard)	Partition	(Note 2)

(Note 1) The correspondence of the 18 lines x 16 strings matrix and the data out pins are as shown in the diagram

Output for the character portion will be Low ($V_{\mbox{OL}}$) and the output for the background portion will be High (V_{OH}).





(Note 2) The correspondence of the 1st and 2nd bytes of JIS C 6226 and the address pins are as shown below.

	Second byte							Fir	rst byte	•				
JIS C 6226	b ₇	b ₆	b _s	b ₄	b ₃	b ₂	b ₁	b ₇	b ₆	b₅	b ₄	b ₃	b ₂	b ₁
Address Pin	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A,	A ₈	Α,	A ₆	As	A ₄	A ₃	A ₂	Aı	A ₀

OKI semiconductor

MSM28201AAS

1M BIT MASK ROM FOR JAPANESE-CHARACTER PATTERN (E3-S-033-32)

GENERAL DESCRIPTION


MSM28201AAS is a 1M-bit mask ROM employing an N-channel silicon gate MOS process, and with 3760 Japanese-characters (kanji conforming with JIS no. 2 standards) incorporated in single chip.

With this large capacity, 3760 Japanese-character patterns can be generated in a single chip. And by only a single input of JIS Japanese-character code via the address pin, 18-row x 16-column dot matrix character forms can be obtained from the data output pin, making this device ideal for construction of functionally versatile Japanese-character terminals.

The power supply voltage is 5V single, the input level TTL compatible, outputs are tri-state data out, and data valid is denoted by open collector. The device is mounted in a 40-pin DIP.

FEATURES

• Function 18 x 16 chinese-character font output	 Address enable 1 (AE) Data valid 1 (DV, open collector output)
Configuration Duplex configuration employing defect permissible technique	 Clock 1 (φT) DC to 1.5MHz Operating tempera-
Storage capacity 1082880 bits Number of generated	ture Ta=0°C to 70°C • Access time 10 μs MAX.
characters 3384 characters • Accommodation Japanese-character encoded	 Data transfer rate 22 μs/character Interface TTL level
character region partitions 48 to 87 for JIS data processing.	 Power supply voltage 5V single (±5%) Power consumption 700 mW TYP
 Address input 14 bits (A₀ to A₁₃) Data output 16 bits (D	 Package Side-brazed 40-pin DIP Process E/D MOS process Memory cell Multi-gate ROM



ABSOLUTE MAXIMUM RATINGS

(Ta = 25°C)

Rating	Symbol	Conditions	Value	Unit
Power Supply Voltage	Vcc	Respect to Vss	-0.5~7	V
Input Voltage	VI	Respect to Vss	-0.5~7	V
Output Voltage	٧o	Respect to Vss	-0.5~7	V
Permissible Loss	PD		2	w
Operating Temperature	Topr		0 ~ 70	°c
Storage Temperature	Tstg		-35~125	°C

RECOMMENDED OPERATING CONDITIONS

Do worse a tow	Symbol	Conditions	Range Value			Unit
Parameter	Symbol	Conditions	Min	Тур	Max	Oiiic
Power Supply Voltage	Vcc	5 V ± 5%	4.75	5	5.25	٧
Power Supply Voltage	Vss		0	0	0	٧
"H" Input Voltage	VIH	Respect to Vss	2.0	5	6	v
"L" Input Voltage	VIL	Respect to Vss	-0.5	0	0.8	٧
Operating Temperature	Topr		0		70	°C



DC CHARACTERISTICS

($V_{CC} = 5V \pm 5\%$, $Ta = 0^{\circ} C \text{ to } +70^{\circ} C$)

D	Committee	0 1:::	F	Range Valu	ıe	11.1.
Parameter	Symbol	Conditions	Min.	Тур.	VCC 0.4	Unit
"H" Output Voltage	Voн	I _{OH} 0.2 mA	2.4		Vcc	V
"L" Output Voltage	VOL	I _{OL} = 1.6 mA			0.4	V
Input Leak Current	ILI	V _I = 0 ~ V _{CC}	-10		10	μΑ
Output Leak Current	lLO	V _O = 0 ~ V _{CC}	-10		10	μА
Average Power Supply Current	ICCA	t _{RC} = 22μS, t _C = 650 ns t _{AE} = 300ns			170	mA
Rated Power Supply Current	Iccs	V _{AE} = 0.8V			170	mA

AC CHARACTERISTICS TIMING CONDITIONS

Parameter	Conditions			
Input Signal Level	V _{IH} =2.0 V, V _{IL} =0.8 V			
Input Rise/Fall Time	tr=tf=15ns			
Input Timing Level	1.5V			
Output Load	C _L =50pF, 1TTL Gate			

READ CYCLE

($V_{CC} = 5V \pm 5\%$, $Ta = 0^{\circ} C \text{ to } +70^{\circ} C$)

	S	Candidiana	Sp	ecification Va	lue	11-14
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Read Cycle Time	tRC		22			μS
Address Setting Time	tAS		0			ns
AE Pulse Width	[†] AE		300			ns
Address Retaining Time	^t AH		100			ns
DV Access Time	tVA				10	μS
DV Delay Time	tVD				150	ns
DV Retaining Time	t∨H				100	ns
φ _T Pulse Width	tH		200			ns
φ _T Delay Time	tL		450			ns
Output Retaining Time	tDH		50			ns
AE Setting Time	tAES		0			ns

- Normal operation may not be possible unless there is at least one AE dummy input after the power is switched on.
- 6. \overline{DV} denotes open collector output, and \overline{Dn} the tristate output.

INPUT/OUTPUT CAPACITANCE


(Ta=25°C, f=1 MHz)


Parameter	S	C	F	Unit	
	Symbol	Conditions	Min.		
Input Capacitance (excluding AE)	Cl	V _I =0 V		15	pF
Input Capacitance (AE pin)	CI	V _I =0 V		35	pF
Output Capacitance	co	V _O =0 V		10	pF

FUNCTIONAL CHARACTERISTICS

Parameter	Range	Unit	Remarks
Font Format	18-row x 16-column dot matrix		
Output Mode	16 bit x 18 transfers		(Note 1)
Number of Characters Generated	3384	Word	
Character Accommodation Region	48~87 (JIS No.2 standard)	Partition	(Note 2)

Note 1. The relation between the 18-row x 16-column matrix and the data output pins is outlined below. The output is low (V_{OL}) for the character portion, and high (V_{OH}) for the background area.





Note 2. The address pins are related to the JIS C6226 no.1 and no.2 bytes in the following way.

No.2 byte								N	o.1 byt	es				
JIS C 6226	b ₇	b ₆	b₅	b ₄	b ₃	b ₂	b ₁	b ₇	b ₆	b ₅	b ₄	b ₃	b ₂	b ₁
Address Pin	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A,	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A _o

MSM53256RS

32,768 WORD x 8 BIT MASK ROM (E3-S-031-32)

GENERAL DESCRIPTION


MSM53256AS/RS is a silicon gate C-MOS device ROM with a 32,768 words x 8 bit capacity. It operates on a 5 V single power supply and all inputs and outputs can be directly connected to the TTL. The adoption of an asynchronous system in the circuit requires no external clock assuring extremely easy operation. The availability of power down mode contributes to the low power dissipation which is as low as 30μ A (max) when the chip is not selected. The application of a byte system is most suitable for use as a large-capacity fixed memory for microcomputers and data terminals.

Since it provides \overline{CE} , CS and \overline{OE} signals, the connection of output terminals of other chips with the wired OR is possible ensuring an easy expand operation of memory and bus line control.

FEATURES

- 32,768 words x 8 bits
- 5V single power supply
- Access time: 200 ns MAX
- Input/output TTL compatible
- 3-state output

- Standby current 30 µA MAX
- 28-pin DIP




FUNCTIONAL BLOCK DIAGRAM

(Top View) (CS) CS 1 28 Vcc A_{1 2} 2 27 A14 3 26 A13 25 A₈ A6[] 5 24 🛮 A, AsI 6 23 A 1 1 22 OE (OE) Α₃Π A₂[] 8 21 A10 20 CE Αı 9 19 D₇ A₀[10 18 D₆ D₀**[**]11 17**]**D₅ D₁ 12 D₂ 13 16 D₄ 15 D₃

 $D_0 \sim D_1^{-3}$: Data output CE : Chip enable CS : Chip select Note: The \overline{CS} active leve

The CS active level and OE active level are spe-

cified by customer.



	MOSEPROMS

MSM2708AS

8192-BIT UV ERASABLE ELECTRICALLY-PROGRAMMABLE READ-ONLY MEMORY

(E3-S-019-32)

GENERAL DESCRIPTION


The Oki MSM2708 AS (Compatible to the Intel 2708) is a 8192-bit ultraviolet light erasable and electrically reprogrammable EPROM, ideally suited where fast turnaround and pattern experimentation are important requirements. All data inputs and outputs are TTL compatible during both the read and program modes. The outputs are three-state, allowing direct interface with common system bus structures.


The MSM2708 AS is fabricated with the N-channel silicon gate FAMOS technology and is available in a 24-pin dual in-line package.

FEATURES

- Data Inputs and Outputs TTL Compatible during both Read and Program Modes
- Three-State Outputs OR-Tie Capability
- Static No Clocks Required

	Max. Power	Max. Access	Organization
MSM 2708 AS	800 mW	450 ns	1K x 8





PIN CONNECTION DURING READ OR PROGRAM

			PII	N Number				
Mode	Data I/O 9 ~ 11, 13 ~ 17	Address Inputs 1 ~ 8, 22, 23	V _{SS}	Program 18	V _{DD}	CS/WE	V _{BB}	V _{CC}
Read	DOUT	AIN	GND	GND	+12	VIL	-5	+5
Deselect	High Impedance	Don't Care	GND	GND	+12	VIH	-5	+5
Program	DIN	AIN	GND	Pulsed 26V	+12	VIHW	-5	+5

ABSOLUTE MAXIMUM RATINGS*

• Temperature Under Bias	-25°C to +85°C
• Storage Temperature	-65° C to $+125^{\circ}$ C
● V _{DD} with Respect to V _{BB}	+20V to -0.3V
● V _{CC} and V _{SS} with Respect to V _{BB}	+15V to -0.3V
All Input or Output Voltages with Respect to VBB during Read	+15V to -0.3V
● CS/WE Input with Respect to V _{BB} during Programming	+20V to -0.3V
Program Input with Respect to VBB	
● Power Dissipation	1.5W

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC AND AC OPERATING CONDITIONS DURING READ

Temperature Range	0°C to 70°C
V _{CC} Power Supply	5V ± 5%
V _{DD} Power Supply	12V ± 5%
V _{BB} Power Supply	-5V ± 5%

READ OPERATION DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Min.	Typ.(2)	Max.	Units	Test Conditions
Address and Chip Select Input Leakage Current	ILI		1	10	μΑ	V _{IN} =5.25V or V _{IN} =V _{IL}
Output Leakage Current	ILO		1	10	μΑ	V _{OUT} =5.5V, CS/WE=5V
V _{DD} Supply Current	1DD ⁽³⁾		50	65	mA	Worst Case Supply
V _{CC} Supply Current	1CC(3)		6	10	mA	Currents
V _{BB} Supply Current	1BB(3)		30	45	mA	All Inputs High: CS/WE=5V; T _a =0°C
Input Low Voltage	VIL	VSS		0.65	٧	
Input High Voltage	VIH	3.0		Vcc ⁺¹	V	
Output Low Voltage	VOL			0.45	V	IOL=1.6mA
Output High Voltage	VOH1	3.7			V	I _{OH} =-100 A
Output High Voltage	VOH2	2.4			V	IOH=-1mA
Power Dissipation	PD			800	mW	Ta=70°C


Note: 1. VBB must be applied prior to VCC and VDD.VBB must also be the last power supply switched off.


2. Typical values are for $T_a = 25^{\circ}$ C and nominal supply voltages.

The total power dissipation is not calculated by summing the various currents (IDD, ICC, and IBB)
multiplied by their respective voltages since current paths exist between the various power supplies and
VSS. The IDD, ICC and IBB currents should be used to determine power supply capacity only.

RANGE OF SUPPLY CURRENTS VS. TEMPERATURE

ACCESS TIME VS. TEMPERATURE





A.C. CHARACTERISTICS

Parameter	Symbol	Min.	Тур.	Max.	Units
Address to Output Delay	^t ACC		350	450	ns
Chip Select to Output Delay	t CO		60	120	ns
Chip Deselect to Output Float	^t DF	0		120	ns
Address to Output Hold	tOH	0			

CAPACITANCE(1)

 $(Ta = 25^{\circ}C, f = 1 MHz)$

Parameter	Symbol	Тур.	Max.	Unit.	Conditions
Input Capacitance	CIN	4	6	pF	V _{IN} = 0V
Output Capacitance	COUT	8	12	pF	V _{OUT} = 0V

Note: 1. This parameter is periodically sampled and is not 100% tested.

AC TEST CONDITIONS:

Output Load:

1 TTL gate and $C_L = 100 pF$

Input Rise and Fall Times:

<20 ns

Timing Measurement


Reference Levels:

0.8V and 2.8V for inputs;

0.8V and 2.4V for outputs.

Input Pulse Levels: 0.65V to 2.0V

WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the MSM 2708 AS are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4,000 Angstrom (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3,000–4,000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical device in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the MSM 2708 AS is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Oki which should be placed over the MS 3578 AS window to prevent unitentional erasure.

The recommended erasure procedure for the MSM 2708 AS is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x Exposure time) for erasure should be a minimum of 15 W-sec/cm 2 . The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 μ W/cm 2 power rating. The device should be placed within 1 inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

OKI semiconductor

MSM2716AS

16384-BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

(E3-S-020-32)


GENERAL DESCRIPTION

The MSM2716AS is a read only memory with the capacity of 2048 words x 8 bits whose contents can be erased by ultraviolet ray irradiation. Since the memory contents can be programmed as desired by the user and the alteration is easy, it is ideal for a processor program.

The MSM2716AS is processed as the N-channel silicon gate MOS with floating gates, and is encased in a standard 24-pin ceramic package.

FEATURES

- Single power supply +5V
 Low power Dissipation . . . 525 mW in operation and 132 mW in standby state
 UV erasable and electrically programmable.
 Minimum programming time
- Minimum programming time
 100 seconds for all 16,384 bits.
- Full decoding 2048 words x 8 bits
 Static operation No clock requirement
 TTL connection for inputs/outputs
- TTL connection for inputs/outputs (tristate output)
- Easy expansion of memory capacity (wired-OR connection)
- Access time 450 ns
- Pin compatible with INTEL's 2716



FUNCTION TABLE

Pins	CE (18)	ŌĒ (20)	Vpp (21)	Vcc (24)	OUTPUTS (9~11, 13~17)
Read	VIL	VIL	+5V	+5V	D out
Stand by	VIH	Don't care	+5V	+5V	High Z
Program	Pulsed V _{IL} to V _{IH}	VIH	+25V	+5V	D in
Program Verify	٧ _{IL}	VIL	+25V	+5V	D out
Program Inhibit	VIL	ViH	+25V	+5V	High Z

High Z = High Impedance

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATING

Rating	Symbol	Conditions	Value	Unit
Storage Temperature	T _{stg}	_	-55 to +125	°C
Terminal Voltage			(to Vss)	
Address Input and Data I	Address Input and Data Input			
Program Input Vpp			-0.3 to +28	V
Vcc			-0.3 to +6	
Power Dissipation	PD		525	mW

READ OPERATION

Operating range (for Vss = 0V)

Parameter	Symbol	Conditions	Guaranteed Range	Unit	
O O	Vcc		+5 to ±0.25	V	
Source Supply Voltage	Vpp		Vcc ± 0.6	V	
Operating Temperature	Topr		0 to +70	°C	
Number of Leads	N	TTL gate load	1	_	

DC OPERATING CHARACTERISTICS

($Vcc = 5V \pm 5\%$, $Vpp = Vcc \pm 0.6V$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$ unless specified otherwise)

Parameter		O disions	Gua			
	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input Leak Current	ILI	V _{IN} = 5.25V			10	μΑ
Output Leak Current	ILO	V _{OUT} = 5.25V			10	μΑ
Program Pin Current	Ірр	Vpp = 5.85V			5	mA
Collector Supply Current (Standby)	I _{CC1}	CE = V _{IH} , OE = V _{IL}		10	25	mA
Collector Supply Current (Active)	I _{CC2}	OE = CE = VIL		60	100	mA
"H" Input Voltage	VIH		2.2		V _{CC+1}	V
"L" Input Voltage	VIL		-0.1		0.8	٧
"H" Output Voltage	Voн	ΙΟΗ = -400 μΑ	2.4			V
"L" Output Voltage	VOL	I _{OL} = 2.1 mA			0.45	V

Note: V_{CC} must be supplied before or when Vpp is supplied, and must be cut off when or after Vpp is cut off.

AC OPERATING CHARACTERISTICS

 $(Vcc = 5V \pm 5\%, Vpp = Vcc \pm 0.6V, Ta = 0^{\circ}C \text{ to } +70^{\circ}C \text{ unless specified otherwise})$


Parameter	Symbol	Conditions	Gua	11-1		
			Min.	Тур.	Max.	Unit
Address Output Delay Time	tACC	OE = CE = VIL		250	450	ns
CE Output Delay Time	^t CE	OE = VIL		280	450	ns
OE Output Delay Time	^t OE	CE = VIL			120	ns
Output Disable Delay Time	tDF	CE = VIL	0		100	ns

*AC characteristics measuring conditions

Timing measurement reference levels Input 1V and 2V, Output 0.8V and 2.4V

TIME CHART

Read Mode



PROGRAMMING OPERATION

(Vcc = 5V \pm 5%, Vpp = 25V \pm 1V, Ta = 25°C \pm 5°C unless specified otherwise)

D	Comple at	Conditions	Gua	ranteed F	Range	11-:4
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input Leak Current	ILI	V _{IN} = 5.25V/0.45V			10	μΑ
Program Pin Current	I _{PP1}	CE = VIL			6	mA
Programming Current	I _{PP2}	CE = VIH			30	mA
Collector Supply Current	¹cc				100	mA
"H" Input Voltage	VIH		2.2		V _{CC+1}	V
"L" Input Voltage	VIL	20 10 10 10 10 10 10 10 10 10 10 10 10 10	-0.1		0.8	٧


AC CHARACTERISTICS

(Vcc = 5V \pm 5%, Vpp = 25V \pm 1V, Ta = 25°C \pm 5°C unless specified otherwise)

5	. Constant	Gua	ranteed R	ange	
Parameter	Symbol	Min.	Тур.	Max.	Unit
Address Setup Time	†AS	2			μS
OE Setup Time	tOES	2			μS
Data Setup Time	tDS	2			μS
Address Hold Time	^t AH	2			μS
OE Hold Time	^t OEH	2			μS
Data Hold Time	t _{DH}	2			μS
Output Disable Delay Time	tDF	0		120	ns
Output Enable Delay Time	tOE			120	ns
Program Pulse Width	tpW	45	50	55	ms
Program Pulse Fall Time	tPRT	5			ns
Program Pulse Rise Time	tPFT	5			ns

^{*} AC characteristics measurement conditions are the same as those for read operation.

TIME CHART (PROGRAM MODE)



OPERATION

• Read mode

When \overline{OE} is set to "L" level, reading of the memory contents starts 450 ns (TACC) after the address or 120 ns (tOE) after \overline{OE} if the address is already fixed.

Output deselection

Multiple MSM2716AS chips may be combined by wired-OR connection. The data in one MSM2716AS is read when \overline{OE} is at "L" level. Other MSM2716AS chips are set to the output deselection state by setting the \overline{OE} to the "H" level.

Standby mode

Setting \overline{CE} to "H" level causes the power to be decreased to 1/4 of that in the read mode (525 mW \rightarrow 132 mW).

Programming

All bits of the MSM2716AS are set to "H" level at the time of delivery or after erasure. When 0 is written, the corresponding bit goes to "L" level. In the programming mode, $\overline{\text{OE}}$ input at Vpp=25V is used as "H" level.

The programming data must be supplied in parallel to output pins ($0_0 \sim 0_7$). The address and input are both TTL level. Supplying \overline{CE} input (TTL "H" level) at 50 ms intervals after setting up the address and data enables programming. Avoid programming by supplying a DC signal to \overline{CE} pin.

Program verify

The MSM2716AS can be verified in the programming mode. Vpp for this operation is 25V.

• Program inhibit

Multiple MSM2716AS chips can be programmed in parallel and with different data in this mode. All pins other than $\overline{\text{CE}}$ can be used in common for all chips.

Supply TTL "H" level to \overline{CE} pins of the chips to be programmed and TTL "L", level to \overline{CE} pins of the chips not to be programmed.

HANDLING OF MSM2716AS

Since the MSM2716AS is an ERROM of N-channel silicon gate FAMOS type, pay special attention as follows in addition to general handling caution of MOS ICs so as to maintain high reliability.


Attention during writing

Since all bits of the MSM2716AS are erased before delivery, writing can be started as it is. Sufficient erasure is necessary before reprogramming.

For writing operation, avoid a location with strong light intensity. 100-200 lux is allowable.

Attention during erasure

The contents of the MSM2716AS can be erased by irradiation of ultraviolet rays. The charge (electrons) in the floating gates decreases with the time lapse, but erasing time $t_{\rm E}$ till the threshold point (where all bits are judged as 1 by a writer) is insufficient. Irradiate for another 2 $t_{\rm E}$ for sufficient discharge of electrons.



The irradiation energy for erasure of the MSM2716AS contents is 15W-sec/cm².

Caution for handling

- (1) Keep away from carpet or cloth that generates static electricity.
- (2) Perfectly ground the using writer and the system in which the MSM2716AS is used.
- (3) If a soldering iron is used, be sure to ground it.
- (4) Always carry in electrically conductive plastic mat.
- (5) The programmed ROM must be encased in electrically conductive plastic mat.
- (6) Do not touch the glass seal portion with a hand to prevent insufficient erasure caused by decreased UV ray transmission.

Caution for system debugging

Check the functioning status by fluctuating the voltage by $\pm 5\%$.

MSM2764AS

8192 x 8 BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY (E3-S-021-32)

GENERAL DESCRIPTION

The MSM2764AS is a 8192W x 8 bit ultraviolet erassable and electrically programmable read-only memory. Users can freely prepare the memory content, which can be easily changed, so the MSM2764AS is ideal for microprocessor programs, etc.

The MSM2764AS is manufactured by the N channel double silicon gate MOS technology and is contained in the 28-pin CERDIP package.


FEATURES

- +5V single power supply
- 8192 words x 8 bits configuration
- 50ms single pulse programming
- Access time:

MAX 200 ns (MSM2764-20AS) MAX 250 ns (MSM2764-25AS) MAX 300 ns (MSM2764-30AS) • Power consumption:

MAX 788 mw (during operation) MAX 184 mw (during stand-by)

- Perfect static operation
- INPUT/OUTPUT TTL level (tristate output)
- Pin compatible to the INTEL 2764.



FUNCTION TABLE

Pins	CE (20)	ŌE (22)	PGM (27)	Vpp (1)	Vcc (28)	Outputs
Read	VIL	VIL	V _{IH}	+ 5V	+5V	Dout
Stand-by	V _{IH}	_	_	+ 5V	+5V	High impedance
Program	VIL	_	VIL	+21V	+5V	D _{IN}
Program Verify	VIL	VIL	V _{IH}	+21V	+5V	Dout
Program Inhibit	V _{IH}	_	_	+21V	+5V	High impedance

^{-;} Can be either VIL or VIH

ABSOLUTE MAXIMUM RATING

The voltage with respect to GND.

ELECTRICAL CHARACTERISTICS

<READ OPERATION>

• Recommended operation condition

D	Ĉl		Limit		Operating	Damasta	Comple at
Parameter	Symbol	Min	Тур	Max	Temperature	Remarks	Symbol
Vcc Power Supply Voltage	Vcc	4.75	5.0	5.25			V
Vpp Voltage	Vpp	4.15	5.0	5.85	0° C∼70° C	Vcc=5V±5%	V
"H" Level Input Voltage	VIH	2.00	_	6.25	0 0~70 0	Vpp=Vcc±0.6V	V
"L" Level Input Voltage	VIL	-0.1	_	0.8			V

The voltage with respect to GND

DC CHARACTERISTICS

 $(Vcc = 5V\pm5\%, Vpp = Vcc\pm0.6V, Ta = 0^{\circ}C\sim70^{\circ}C)$

Dougrandou	Cumhal	Conditions		Limits		I I - Ta
Parameter	Symbol	Conditions	Min.	Stp.	Max.	Un'it
Input Leak Current	ILI	V _{IN} = 5.25V	_	_	10	μΑ
Output Leak Current	ILO	V _{OUT} = 5.25V	_	_	10	μΑ
Vcc Power Current (Stand-by)	lcc ₁	CE = VIH	_	_	35	mA
Vcc Power Current (Operation)	Icc ₂	CE = VIL	_		150	mA
Program Power Current	lpp ₁	Vpp = Vcc±0.6V	_	_	15	mA
Input Voltage "H" Level	VIH		2.0	_	Vcc+1	V
Input Voltage "L" Level	۷ _{IL}		-0.1	_	0.8	V
Output Voltage "H" Level	Voн	I _{OH} = 400μA	2.4	_	_	V
Output Voltage ''L'' level	VOL	I _{OL} = 2.1mA	_	_	0.45	٧

AC CHARACTERISTICS

 $(Vcc = 5V\pm5\%, Vpp = Vcc\pm0.6V, Ta = 0^{\circ}C\sim70^{\circ}C)$


	0	O a a livia a a	276	4-20	276	4-25	276	4-30	11
Parameter	Symbol	Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Address Access Time	^t ACC	CE = CE = V _{IL} , PGM = V _{IH}	_	200	_	250	_	300	ns
CE Access Time	^t CE	OE = V _{IL} , PGM = V _{IH}	_	200	_	250	_	300	ns
OE Access Time	tOE	CE = V _{IL} , PGM = V _{IH}	10	70	10	100	10	150	ns
Output Disable Time	^t DF	CE = V _{IL} , PGM = V _{IH}	0	60	0	90	0	130	ns

Measurement condition

Output load 1TTL GATE + 100pF

Output timing reference level Input 1V, 2V/Output 0.8V, 2V

TIME CHART



<PROGRAMMING OPERATION>

DC CHARACTERISTICS

 $(Vcc = 5V\pm5\%, Vpp = 21V\pm0.5V, Ta = 25^{\circ}C\pm5^{\circ}C)$

Parameter	Comple of	Conditions		Limits		
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Leak Current	ILI	V _{IN} = 5.25V	_	_	10	μΑ
Vpp Power Current	Ірр	CE = PGM = VIL	_	_	30	mA
Vcc Power Current	¹cc		_	_	150	mΑ
Input Voltage "H" Level	VIH		2.0	_	Vcc+1	V
Input Voltage "L" Level	VIL		-0.1	_	0.8	V
Output Voltage "H" Level	VOH		2.4	_	_	V
Output Voltage "L" Level	VOL		_	_	0.45	V

AC CHARACTERISTICS


 $(Vcc = 5V\pm5\%, Vpp = 21V\pm0.5V, Ta=25^{\circ}C\sim5^{\circ}C)$

Parameter	Cumbal	Conditions		Limits		11-11
rarameter	Symbol	Conditions	Min	Тур	Max	Unit
Address Set-up Time	^t AS		2	_	_	μs
OE Set-up Time	^t OES		2	_	_	μs
Data Set-up Time	^t DS		2	_	_	μs
Address Hold Time	^t AH		0	_	_	μs
Data Hold Time	^t DH		2	_	_	μs
OE Output Valid Delay Time	^t DF		0	_	130	ns
V _{pp} Power Set-up Time	tvs		2	_	_	μs
Program Pulse Width	tpW		45	50	55	ms
CE Set-up Time	^t CES		2	_	_	μs
OE Output Valid Delay Time	tOE.		_	_	150	ns

Measurement condition

Output timing reference level Input 1V, 2V/output 0.8V, 2V

TIME CHART



CAPACITANCE

 $(Ta = 25^{\circ}C, f = 1MHz)$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Capacitance	CIN	VIN = 0V	_	4	6	pF
Output Capacitance	COUT	V _{OUT} = 0V	_	8	12	pF

OKI semiconductor

MSM27128AS

131,072-BIT UV ERASABLE ELECTRICALLY PROGRAMMABLE READ-ONLY MEMORY

(E3-S-022-32)

Preliminary


INTRODUCTION

MSM27128AS is a 16384 word x 8-bit read-only memory capable of being erased by ultra violet light. The user may thus generate the desired memory contents, and subsequently alter the contents very simply, making this device ideal for processor programming etc.

MSM27128AS has been manufactured by N-channel silicon gate MOS techniques with a floating gate, and sealed in a standard 28-pin cerdip package.

FEATURES

- Single power supply +5V
- Power consumption 788 mW during operation, 184 mW during
 - standby mode
- Ultra violet light erasable, and electrically rewritable
- Reduced programming time. 150 seconds for all 131,072 bits
- Full decoding 16384 words x 8 bits
- Static operation Clock unnecessary
- Input/output TTL connection possible (tristate output)
- Simple expansion of memory capacity (wired OR connections)
- Access time 250 ns
- Pin-compatible with Intel 27128






CROSS REFERENCE LIST







1. DYNAMIC RAM

Struc- ture	Total Bit	Or- gani- zation	Num- ber of Pin	C	Oki	Hita	achi	Int	el	Т	exas	Мо	stek	Mot	orola	N	EC	Tos	shiba	Mits	ubishi	Fuj	itsu
								211	7-5					MCM4	116-30	μPD	9416						
								300	P.G					300	G.C	300	P.G						
		A CANADA				HM47	716A-4	211	7-4	TMS4	116-25	MK4	116-4	MCM4	116-25	μPD	416-1	ТММ	416-4	M5K4	1116-4	MB8	116N
						250	P.G	250	P.G	250	P.G.C	250	P.G	250	G.C	250	P.G	250	G	250	P.G	250	C
				MSM	3716-3	HM47	716A-3	211	7-3	TMS4	116-20	МК4	116-3	MCM4	116-20	μPĎ	416-2	ТММ	1416-3	M5K4	1116-3	мв8	116E
	4.01	16384	40	200	С	200	P.G	200	P.G	200	P.G.C	200	P.G	200	G.C	200	P.G	200	G	200	P.G	200	С
	16k	x 1	16	MSM	3716-2	HM47	716A-2	211	7-2	TMS4	1116-15	MK4	116-2	MCM4	116-15	μPD	416-3	TMM	1416-2	M5K4	1116-2	мв8	116H
				150	С	150	P.G	150	P.G	150	P.G.C	150	P.G	150	G.C	150	P.G	150	G	150	P.G	150	С
						НМ47	716A-1															мв8	216E
						120	P.G															120	С
						нм	4816																
						100	С																
	64k	65536 x 1	16	MSM3	3764-15	НМ4	864-2	2164	1-15	TMS4	1164-15	MK4	164-15	мсме	664-15	μPD4	1164-3	TMM4	1164C-3	M5K4	164-15	MB82	264-15
				150	С	150	С	150	С	150	С	150	С	150	С	150	С	150	С	150	С	150	С
				MSM3	3764-20	НМ4	864-3				1	MK4	164-20	мсме	664-20	μPD4	164-2	тмм4	164C-4	M5K4	164-20	MB82	64-20
				200	С	200	С	1				200	С	200	С	200	С	150	С	200	С	200	С

Struc- ture	Total Bit		Num- ber of Pin)ki	Hita	ichi	Intel	Te	×as	Mostek	Moto	orola	١	IEC	Tost	hiba	Mits	ubishi	Fuj	jitsu
																		M5K4	164A-10	MB82	264A-10
																		100	P.C	100	P.G
				мѕмз7	764A-12	HM48	864A-1		TMS41	64A-12		мѕм66	64A-12	μPD4	164A-4	TMM41	64A-2	M5K4	164A-12	MB820	64A-12
				120	P.C	120	P.G		120	P.C		120	С	120	P.G.C	120	Р	120	P.C	120	P.G
	64k	65536 x 1	16	мѕмз	764A-15	HM48	864A-2		TMS41	64A-15		мсм66	64A-15	μPD4	164A-3	TMM41	64A-3				•
				150	P.C	150	P.G		150	P.C		150	С	150	P.G.C	150	Р				
				мѕмз7	764A-29	HM48	864A-3		TMS41	64A-20		мсм66	64A-20	μPD4	164A-2						
				200	P.C	200	P.G		200	P.C		200	С	200	P.G.C						





2. STATIC RAM

Struc- ture	Rit	Or- gani- zation	Num- ber of Pin	C	Oki	Hi	tachi	In	tel	Т	exas	Мо	stek	Mot	torola	N	EC	Tos	shiba	Mits	ubishi	Fuj	itsu
						HM47	72114A			TMS4	1045-15					μPD2	114L-5					мв8	114H
						150	P.G			150	P.G.C					150	P.G					150	P.C
				MSM2	114L-2	HM47	72114A	211	4/L-2		S40/ 5-20	MK4	1114-3		M21/ I-20	μPD2	114L-3	TMM L1	314A/	M5 L:	2114L	MB81	14EL
				200	Р	200	Р	200	P.G	200	P.G.C	200	P.C	200	P.C	200	P.G	200	Р	200	P.G	200	P.C
					•						S40/ 5-25	MK4	114-4		M21/ I-25	μPD2	114L-2						
										250	P.G.C	250	P.C	250	P.C	250	P.G						
имоѕ				MSM2	114L-3	HM47	2114-3	2114	4/L-3			MK4	114-5		M21/ I-30	μPD2	114L-1			M5L -3	2114L	MB81	14NL
	4k	1024	18	300	Р	300	P.G	300	P.G			300	P.C	300	P.C	300	P.G			300	P.G	300	P.C
		× 4		MSM	2114L	нм47	2114-4	21	14/L		IS40/ 5-45				M21/ I-30	μPD	2114	тмма	314A/L	M5L	2114L		
				450	Р	450	P.G	450	P.G	450	P.G.C			450	P.C	450	P.G	450	Р	450	P.G		
																		TMM2	016P-1			MB8	3168
	4.01.	2048	24					<u> </u>										100	Р			100	
	16k	x 8	24	MSM	2128-12																		
				120	Р																		

Struc- ture	Total Bit		Num- ber of Pin	C	Oki	Hit	achi	Intel	Texas	Mostek	Motorola	NEC	Tos	shiba	Mits	ubishi	Fuj	itsu
				MSM2	128-15								ТММ	2016P	587	25-15	МВ	3168
				150	Р								150	Р	150	P.C	150	
				MSM2	128-20										58	725		
				200	Р	1									200	P.C		
				MSM	5104-2													
				200	Р							'						
																	мв8	404E
																	250	Р
сомѕ		4000		MSM	5104-3													
COMIS		4096 x 1	18	300	Р		_											
						HM4	1 315				MCM146504	1	TC	5504				
						450	P				450 P.C		450	Р				
	4K												TC5	504-1				
													550	Р	ļ			
													ТС5	504-2				
													800	Р				
				MSM	5115-2													
				200	Р													
		1024															MB8	
		x 4	18														250	Р
					5115-3													
				300	Р													





Struc- ture	Rit		Num- ber of Pin	Oki	Hitachi	Intel	Texas	Mostek	Motorola	NE	EC	Tos	hiba	Mitsu	bishi	Fujitsu
												TC5	047-1			
	4k	1024	18									550	Р			
	48	× 4	16									TC5	047-2			
												800	Р			
				MSM5114-2						μPD4	144-3					
				200 P						200	Р					
										μPD4	144-2					
										250	Р					
				MSM5114-3	HM4334-3					μPD4	144-1					
	4k	1024 × 4	18	300 P	300 P					300	Р					
				MSM5114	HM4334-4					μPD	444	TC	5514	M589	81-45	
смоѕ				450 P	450 P					450	Р	450	Р	450	G	
												TC5	514-1			
												650	Р			
												TC5	514-2			
												800	Р			
				MSM5128-12	HM6116/L-2											
				120 P	120 P											
				MSM5128-15	HM6116/L-3					μPD4	46-3					
	16k	2048	24	150 P	150 P					150	Р					
	IUK	x 8	∠→	MSM5128-20	HM6116/L-4					μPD4	146-2	TC5	517-2			
				200 P	200 P					200	Р	200	Р			
										μPD4	146-1	TC5	517			
										250	Р	250	Р			

Struc- ture	Total Bit	Or- gani- zation '	Num- ber of Pin	Ok	(i	Hita	chi	Intel	Texas	Mostek	Motorola	NE	С	Tosl	niba	Mitsu	bishi	Fujitsu
				MSM51	27-15							μPD4	47-3	_				
				150	Р							150	Р					
				MSM51	27-20							μPD4	47-2	TC55	16-2			
				200	Р							200	Р	200	Р			
												μPD4	47-1	TCS	5516			
									:			250	Р	250	Р			
												μPD	447					
												450	Р					
смоѕ	16k	2048 x 8	24	MSM51	29-15	HM61	17/L-3					μPD4	49-3			M5M51	118-15	
		хо		150	Р	150	Р					150	Р			150	Р	
				MSM51	29-20	HM61	17/L-4					μPD4	49-2			MSM	5118	
				200	P	200	Р					200	Р			200	Р	
												μPD4	49-1					
												250	Р					
												μPD	449					
					***************************************				1			450	Р					
				MSM51	26-20	HM61	16/L-4					μPD4	46-2	TC55	517-2			
				200	Р	200	Р					200	Р	200	Р			
				MSM51	26-25							μPD4	46-1	TC5	517			
	,			250	Р							250	Р	250	Р			
												μPD	446					
												450	Р					





3. MASK ROM

Struc- ture	D:A	Or- gani- zation	Num- ber of Pin	C)ki	Hitachi		Int	Intel Texas		exas	Мо	stek	Mot	orola	NEC		Toshiba		Mitsubishi		Fujitsu	
				MSN	12916	HN46	2316E	231	6E			мкз	4000-3	MCN 316	/168A А			TMI	v1334			MB8	3316
	401	2048	24	250	Р	450	Р	450	P.G			350	P.C	350	P.C			450	Р	1		450	Р
	16k	×8	24									MK3	1000-3		MCM68A 316A		μPD2316		1331A	M58	3731		
												550	P.C	350	P.C	450	P.G	450	Р	650	P.G		
				MSN	12932			233	2A							μPD	2332	ТМ	M333	M5	3333	МВ	3332
		4096		300	Р			450	P.G							450	P.G	450	Р	650	Р	200	Р
	32k	× 8	24			HN4	6332			TMS	64732	мкз	2000-5	MCN 332	л68A								
						350	Р			450	P.G	300	P.G	350	P.C								
NMOS				MSN	12965							мкз	6000-5	MCN 364	M68A								
				300	Р							300	P.G	250	P.C								
	64k	8192 × 8	24			HN4	3364							MCI 364	M68A					M5	8334		
						350	P							350	P.C					650	Р		
				MSN	13864			236	4A						•	μPD	2364	TMN	12364				
			28	250	. Р			450	P.G							450	P.G	250	Р				
	4001			MSM	38128											μPD	23128						
	128k		28	450	P.C											250	С						
				MSM3	38128A																		
				250	Р																		

■ CROSS REFERENCE LIST ■

4. EPROM

Struc- ture	Total Bit		Num- ber of Pin	OI	ki	Hitachi		In	tel	Tex	kas	Mos	tek	Moto	orola	N	EC	Toshiba		Mitsubishi		Fuji	tsu
								271	16-1			MK2	716-6	MCN	127A								
								350	С			350	С	350	С								
								271	16-2			MK2	716-7										
								390	С			400	С										
:	16k	2048	24	MSM271	6 cerdip	HN46	2716	27	16			MK2	716-8	мсм	2716	μPD	2716	TMN	323	M5L:	2716	МВ8	516
		x 8		450	С	450	С	450	С			450	С	450	С	450	С	450	С	450	С	450	С
																				M5L2	716-65		
																				650	С		
										TMS	2516												
NMOS										450	G.C												
				MSM276				276	64-2									TMM27	64D-2	M5L27	764K-2	МВМ2	764-20
	64k	8192	28	CER			_			_	-		_					200	С	200	С	200	С
	OTK.	x 8	20	MSM276		HN48		27	64							μPD	2764	ТММ2	764D	M5L2	764K	MBM2	764-25
				250 CER			Jns C			_	_	_	_	_	_			250	С	250	С	250	С
				MSM276		HN482		276	64-3											M5L27	764K-3	MBM2	764-30
				300 GER			On C													300	С	300	С



APPLICATIONS

I

64K BIT DYNAMIC RAM APPLICATION NOTES

1. MEMORY DRIVER


There are problems in driving MOS ICs by a TTL driver: increase of driver delay time due to capacitive load and ringing waveform at the falling edge.

An example of the increase of delay time due to capacitive load is shown in the following figure.

The number of load memory elements must be taken into consideration when designing the timing.

In case of LS type

PROPAGATION DELAY TIME vs LOAD CAPACITANCE



• If the number of load memory elements is $20 \sim 40$ (150 $\sim 300 PF$) on a two layer board, an undershoot of -2 to -3V (peak voltage) occurs. Therefore, measures against ringing must be taken as described in the following.

• Measures against ringing

- No consideration is required for the rising edge since there is a margin.
- (2) Since a ringing may be considered as a reflection due to mismatching between the driver output impedance and signal line impedance, it can be prevented by taking the line matching (termination).

For memory arrays, however, termination with pull up or bleeder resistance is not effective. Instead, series resistance (damping resistance) is suitable for memory arrays.

(3) The optimul value of series resistance differs depending upon the speed, pattern status, and driver. Experiences will help much in determining the optimul series resistance.


As a standard, a resistance of $10 \sim 100 \Omega$ is suitable.

Note that the speed will be lowered if the resistance is so great. An example is shown in attached drawing 3.

4) Make the signal lines as short as possible. Multilayer board design is effective in reducing the undershoot (as the signal line impedance is lowered).

In case of L type

'S112, 'S113, 'S114 AVERAGE PROPAGATION DELAY TIME CLOCK TO OUTPUT



2. DECOUPLING CAPACITORS

The dynamic MOS RAM is featured by the great power current at the active time in comparison to that at the standby time.

For example, the rated value (Icc1) of the mean power current of the MSM3764 is 45mA, while the standby current (Icc2) of the MSM3764-15 (150ns version) is 5mA. The former is approximately 10 times greater than the latter. The peak current of the MSM3764 approaches 90mA in the worst case. It is approximately 20 times as great as the standby current Icc2.

Therefore, the power circuit must be designed so as to prevent the above current variation from causing an erroneous operation of the memory. A by-pass capacitor must be inserted for this purpose. There are two types of by-pass capacitors: high frequency capacitor and low frequency capacitor.

2.1 High Frequency Capacitor

In the Icc current waveform, the peak current rises at a high speed such as 10ns, and a high frequency noise represented by the following expression is caused to occur by the L component of the current applied to the capacitor:

$$\triangle V = L \frac{\triangle i}{\triangle t}$$

To reduce the fluctuation $\triangle V$, the value of L must be reduced.

For this purpose, the capacitor must be placed as close as possible to the power pin of the IC. Further, sufficient capacity for supplying the peak current is required. The standard capacity for a double sided circuit board (two layer circuit board) is $0.05 \sim 0.1 \mu F$ or more. The capacity may be less than this value for a multi layer circuit board since the L component is less than the former.

When designing a board, mount one capacitor with excellent high frequency characteristics for every two or three MOS IC memory chips, near the power pins of these IC chips.

2.2 Low Frequency Capacitor

A low frequency capacitor is required for suppressing the power fluctuation due to a sudden current variation (for example, current variation caused by a status change from the standby status to the continuous access status or concurrent refreshment of the entire board) in a board unit. The power fluctuation in this case is a slow variation of several handred ns.

For this reason, the low frequency capacitor must have a capacity larger than the high frequency capacitor.

Though the capacity requirement depends upon the number of memories which operate simultaneously (bit width), $50\mu F$ is enough for a 16 \sim

32 bit system in a practical use.

As an example of capacitor which satisfies the requirements in both 2.1 and 2.2 above, a small-sized tantalum capacitor with excellent high frequency characteristics is shown in the following table. It is desirable to mount a low frequency capacitor near the power input pin in order to suppress the fluctuation of power supplied from outside, even if this capacitor is mounted.

Manufacturer	Model	Capacity (μF)
Oki Ceramic Co.	Model CA tantalum capacitor Model CB	0.1 ~ 20μF

The frequency characteristics of the above capacitor and the power bus bar are illustrated in attached figure 1.

3. PRINTED CIRCUIT BOARD


3.1 Number of Layers

Considering the measures against power noise which was described in 2. above and the routing to be described in 3.2, two layers are enough in principle.

3.2 Routing

An example of routing on a two-layer circuit board is shown in attached drawing 2. In designing the routing, note the following four points:

- The MOS drive line based on the TTL must be as short as possible to prevent ringing (reflection) and reduce crosstalk.
- (II) Considerations are required to lower the impedance of the power line (including the ground). (For example, make a solid or grid-formed power line pattern. It is desirable that the power line pattern has width of at least 1.27mm.)
- (III) If a signal line is to be branched for multi drive, the line must be branched at the driving end. (See the following figure.) And, the memory matrix must be designed in an integrated form, and peripheral drivers must be placed near the memory matrix.






4. PERIPHERAL CONTROL CIRCUIT

The three types of dynamic RAM control ICs shown in the following table are available at present.

Manufacturer	Model	Functions
Intel	i-3242	 Seven-bit address multiplexer (for 16K bit dynamic RAM)
Motorola	MC-3242	 Seven-bit refresh address count function Direct dirving capability of memory elements (for approx. 20 elements. 250 pF/25 ns 15 pF/9 ns) Application to a 64K bit dynamic RAM, example (see the following figure)
Texas Instruments (T. I)	74LS601 603	 ○ Refresh timer using an RC multivibrator ○ Timing generation ○ Refresh address (7-bit address)
Advanced Micro Device (AMD)	Am2964A	 ○ Address latch/multiplex function (16-bit address) ○ Refresh address counter ○ RAS decoder (2 ~ 4)
Intel	i-8203	 8-bit address multiplexer (for 16K/64K DRAM) Direct dring capability of memory element Including timing control



5. NOTES ON MOUNTING 1 MB MEMORY ON A BOARD

The advent of a 64K bit dynamic RAM such as the MSM3764 has made it extremely easy to mount 1 MB

memory on a board from the viewpoint of mounting space. In this case, however, note the following points since the number of memory elements mounted is so large as $128 \sim 176$ (when redundant bits are provided).

Point to be noted	Consideration	Practical example	
Mounting of memory elements	Memory elements may be integrated or divided. (Design the memory array(s) to make the drive lines shortest.)	Driver Memory array Memory array Memory array	
Memory	Take care about the delay time and undershoot noise of the drive element.	Drive element	
driving method	(If the condition V _{ILmin} = -1V recommended for the MOS dynamic RAM operation is satisfied, the memory elements	Parameter Delay (mA) time IOL Noise	
will display the full reliability.)	7404 Medium speed 16 O		
		74S04 High speed 20 X	
Measures against noise	Two layers are enough for a board. (Pay attention to the power line pattern.)		
	High frequency noise	Mount a 0.1 \sim 1 μF capacitor for every tw memory elements.	
	Low frequency noise	Mount a tantalum capacitor etc. of 50 μF or more near the power input pin of the memory package.	
Timing design	Prevent skew between each timing in order to enhance the system access speed.	Use ICs of the same tipe for racing timing (for example, RAS or CAS).	
	Make a sufficient margin in timing design.	Skew and mounting delay	
Thermal design	Thermal design under the worst condition is required.	Operation at a case temperature of 70°C must be guaranteed.	



6. MEMORY SYSTEM RELIABILITY

6.1 Reliability Determination Factors

The memory system reliability depends upon the four factors shown in the left column of the following table. These factors are determined as shown in the right column of this table.

Memory system reliability factor	Factor determination
System-required reliability	Determined by the user-required specifications (MTBF).
Unit capacity	α [MB] = [word depth] x [bit count]
Parts reliability	Logic element — Hard error Memory element — Soft error
Cost	

6.2 Hard Error and Soft Error

(I) Hard error

A hard error is a permanent error which occurs each time a certain address is accessed.

(II) Soft error

A soft error is a transient error that does not repeat. The following are the three causes for soft errors:

- (1) Insufficient power margin
- (2) Insufficient system noise margin
- (3) Particle failure
- (4) Insufficient power margin
- (5) Insufficient system noise margin
- (6) particle failure

Items (1) through (5) are largely influenced by the system design. For item (6), it is required to consider whether a remedy such as ECC should be taken or not to satisfy the system-required reliability based on the parts reliability (pertaining to hard errors and soft errors). See 1.3 and 1.4 for details.

6.3 Measures for Reliability Enhancement

The following are the two typical means for the enhancement of system reliability.

- (1) Parity..... Error detection only (makes no contribution to the MTBF enhancement)
- (2) ECC..... The SEC-DED* is used in general

* <u>Single Error Correct</u> — <u>Double Error Detect</u> (one bit error correction and two bit error detection)



6.4 Reliability Calculation Method

MTBF for a hard error and a soft error

(1) Memory element reliability

Hard error
$$r_H = e^{-\lambda H \cdot t}$$
 (λ_H : Hard error rate)
Soft error $r_S = e^{-\lambda S \cdot t}$ (λ_S : Soft error rate)

Reliability

$$R = \underbrace{(r_H)}^{n} + \underbrace{nC_1 \cdot (r_H \cdot r_S)^{n-1} \cdot (1 - r_H)}_{2}$$

- 1) Probability of no hard error
- Probability of one bit hard error followed by no hard or soft error

Find a value for t when the value of R is e⁻¹.

The following calculations are based on the assumption that there is a low probability of two bit soft error occurrence.

(2) Memory unit reliability

Assume a memory unit whose size is n bits in bit width and k blocks in address capacity. The memory element reliability is expressed as follows:

$$r = e^{-\lambda t} (\lambda)$$
: error rate

1) One bit correction


Find a value for t which satisfies the following expression:

$$R = \underbrace{\left((r)^{n} + \underbrace{nC_{1} \cdot r^{n-1} (1-r)}_{2} \right)^{k} = e^{-1}}_{2}$$

- Probability of all bits being correct
- Probability of error occurrence for only one bit

2 Only parity error detection without bit correction

Find a value for t which satisfies the following expression:



6.5 Reliability Calculation Result Example

- Comparison of 64k byte, 128k byte, and 256k byte configurations (without ECC)
 - (1) 64kbyte

Element	λΗ (Fit)	λS (Fit)	MTBF (years)
64k	100	1000	11.5
	100	200	10.6
		100	15.9
401		50	21.1
16k		200	12.7
50	50	100	21.1
	50	31.7	

2 128kbyte

Element	λΗ (Fit)	λS (Fit)	MTBF (years)
64k	100	1000	5.8
	100	200	5.3
		100	7.9
161.		50	10.6
16k		200	6.3
50	50	100	10.6
		50	15.9

3 256kbyte

Element	λΗ (Fit)	λS (Fit)	MTBF (years)
64k	100	1000	2.9
		200	2.6
	100	100	4.0
401		50	5.3
16k		200	3.2
	50	100	5.3
		50	7.9

Notes: 1. The bit width is 9 bits for each case.

2. 1 bit is used for parity error detection.

(2) Comparison of 1M byte configurations (with ECC)

Element			Reliability (years)		
Element	λΗ (Fit)	λS (Fit)	Bit width: 22 bits	Bit width: 39 bits	
241	100 (100%)	1000	8.2 (0.76)	7.9 (0.79)	
64k	100 (50% 50%)	1000	13.9 (0.76)	14.5 (0.79)	
461-	100 (100%)	100	8.3 (1.05)	6.8 (1.08)	
16k	100 (50% 50%)	100	13.0 (1.05)	10.7 (1.08)	

- Notes: 1. When the bit width is 22 bits, six bits are used for the ECC.
 - 2. When the bit width is 39 bits, seven bits are used for the ECC.
 - 3. Values in parentheses are the reliabilities in the case of parity error detection without ECC.
- 4. The (50%, 50%) in the λH column means that 50% of the hard error rate λH is handled as the total bit hard error rate and the remaining 50% is handled as the one bit hard error rate (which reflects the hard error mode analysis result confirmed so far).




7. MEMORY COMPARISON STANDARD


In general, power, speed, and usability are required for memory elements. At present, 64K bit dynamic RAMs can be supplied by a lot of manufacturers, and these elements have almost unified specifications. In designing a circuit board to achieve stable system operation, however, considerations must be given to the specification values and margins against the specification values, pertaining to the points shown in the following table. Factors that will affect the stable system operation are power, temperature, aging, clock skew, uneven operation of peripheral ICs, and so forth.

Point to be noted	Actual item to be considered	Reason
Power	 Currents (Icc1, Icc3, and Icc4) at the operating time and current (Icc2) at the standby time 	The power system must be noted. (example: with battery backup)
	Current waveform (especially the peak current value)	The noise margin must be strict for memories with large peak current.
Timing margin	 Address setup (t_{ASR}, t_{ASC}) and hold (t_{RAH}, t_{CAH}) timing 	In system designing, these timing pulses are directly related to the access time.
	 Data setup (tDS) timing and write pulse width (tWP) 	These timing pulses are related to the cycle time in writing.
	Voltage, temperature, and dependability of each timing (especially the tREF and tRAC)	The temperature inclination must be little for the timing pulses tREF and tRAC.
Voltage margin	It is impossible to achieve the ideal voltage status when used within a system.	A sufficient voltage margin must be provided under consideration of various factors which will affect the system operation stability.

Attached drawing 1
Frequency characteristics of capacitor and Q/PAC




Attached drawing 2
Two layer board circuit pattern example





Attached drawing 3 Input waveform example

Horizontal: 50 ns/div Vertical: 1 volt/div



CMOS RAM BATTERY BACK-UP

A practical example of formation of non-volatile data by CMOS static RAM battery back-up is outlined below.

System power and battery switching circuit

The most simplest RAM power supply (CMOS Vcc) is outlined in Fig. 1. In this case, the CMOS Vcc for normal operation is kept at a voltage 0.7V below the system voltage by the voltage drop across a diode (forward direction).




Fig. 1

Fig. 2 is an example of use of a chargeable Ni-Ca battery as the back-up battery. While the system power is being employed, the Ni-Ca battery is gradually charged up via Rc. As in Fig. 1, the diode voltage drop also poses a problem in this circuit.




Fig. 2

The conditions for formation of non-volatile data (data retention) by battery back-up are listed below.

- The input signal H level must not exceed Vcc + 0.3V when the CMOS RAM Vcc power voltage is dropped.
- (2) CE (or CS) must maintain CMOS Vcc "H" level.
- (3) In order to minimize power consumption, WE, AD, DIN (or I/O) must be set to GND level or to the same "H" level as CMOS Vcc. (This is not necessary, however, for CMOS RAMs with chip select floating capability).

Note: CS floating capability

Power down possible irrespective of other input levels when memory has not been selected (i.e. when $\overline{CS} = H$).

Consequently, if the TTL Vcc level is greater than the CMOS RAM supply voltage, and the RAM driver is at the TTL Vcc level, the CMOS RAM input voltage will exceed CMOS Vcc + 0.3V (a situation which must be avoided). Therefore, in order to reduce the voltage difference between CMOS Vcc and TTL Vcc with the battery voltage set to at least 4.5V or 4.75V (due to the RAM operating supply voltage range), the D2 diode may be added to abtain a system voltage level at least 0.7V above 4.5 \sim 4.75V (which will keep CMOS Vcc and TTL Vcc within the respective CMOS and TTL operating supply voltage ranges).

To cope with (1) and (3), a CMOS driver which will also operate at a low voltage Vcc during data hold may be employed, or else, the open collector and open drain buffer may be pulled up to CMOS Vcc in order to drive the RAM.

A control circuit for coping with (2) when an abnormal system power supply is detected is also required.

2. Switching Circuit Modifications

Modification of the diode switching circuit can employ PNP transistors. Voltage drops by PNP transistor V_{CE} are smaller by about 0.2V, and this can lead to the generation of a system "power fail" signal.




Fig. 3

Fig. 3 outlines a switching circuit employing a PNP transistor. The Rc used when a chargeable battery is employed is replaced by a diode when a non-chargeable battery is used. In this case, switching occurs at the zener diode voltage, so "power fail" must be detected by another circuit, and $\overline{\text{CE}}$ set to CMOS Vcc "high" level.



Figs. 4 and 5 are examples of circuits capable of generating a POWER FAIL output signal. In these circuits, the C2 capacitance must be rather large, the important

point being the need for a smooth gradual change in CMOS Vcc when the system power is cut. See next page for further details.




Fig. 4




Fig. 5




Fig. 6

3. Data Retention Mode

The RAM driver (peripheral circuit) is determined according to conditions (1) and (3) required for data retention. In Oki Electric CMOS RAMs, the power voltage during data retention is kept at a minimum of 2.0V. The \overline{CE} (or \overline{CS}) voltage at this time has to be kept at about Vcc -0.2V. And as was mentioned earlier, the CMOS Vcc must drop smoothly when the system power

is cut until it reaches the power voltage for data retention (practically equivalent to the battery voltage, or else reduced by the diode voltage drop). And although $\overline{\text{CE}}$ traces the slope of CMOS Vcc reduction at this time, a smooth change in $\overline{\text{CE}}$ is also a necessary condition for actual circuits.

(4) When switching to retention mode, or from retention mode to operation mode, \overline{CE} must exhibit a smooth change. If noise is generated in \overline{CE} in this case, the data will be subject to rewriting.




Fig. 7

(5) When switching to operation mode, commence operation after elapse of t_{RC} (read cycle time) following

Vcc reaching the operating power voltage range.




Fig. 8

4. Interfacing

A) TTL Interface

In the case of CMOS RAM drive by TTL, use an opencollector type TTL according to conditions (1) and (3). When the system power line (i.e. TTL Vcc) is cut, the open-collector TTL Q2 in Fig. 9 is turned off, followed by Q1 also being turned off, resulting in the CMOS RAM input being pulled-up to CMOS Vcc.




Fig. 9

When the power line voltage in LS type TTL is dropped to ground, the output is also dropped to ground, thereby making the pull-up resistors for address line buffers etc no longer necessary. In this case, however, it will not be possible to employ this as a control line buffer which must be switched to "high" during \overline{CE} (or \overline{CS}) data retention.

(6) In order to minimize the consumption current during data retention, all inputs except CE (or CS, this being designated as either "high" or "low") must be

maintained at either GND or CMOS Vcc. (This does not apply, however, for CMOS RAMs equipped with $\overline{\text{CS}}$ floating function).

B) CMOS Interface

In systems where the CMOS RAM is driven by CMOS buffer, operation must be at the data retention power voltage, and the corresponding output voltage must satisfy the requirements indicated in Figs. 7 and 8.




Fig. 10

Miscellaneous

In order to further reduce power consumption during data retention by even a small margin, the use of a MOS FET as the transistor generating the POWER FAIL output signal is recommended. This is in order to prevent flow of current from the $14k\Omega$ resistor.

1. KANJI GENERATION MEMORIES

	IC models	Number of codes	Character storing capacity	Config- uration	Character style	Bit capacity	Access time
speed	M S M38128- 00 M S M38128- 17	18	JIS standard No. 1 3418 characters	24 x 24	Ming style	128K bits	450µs max
High speed memories	M S M38128- 18	10	JIS standard No. 1 3418 characters	16 x 18	Gothic style	128K bits	450μs max
p ₀	M S M28101A	1	JIS standard No. 1 3418 characters	16 × 18	Gothic style	1M bits	10μs max (16 x 18 transfer)
Low speed memories	M S M28201A	1	JIS standard No. 2 3384 characters	16 x 18	Gothic style	1M bits	10μs max (16 x 18 transfer)


2. MSM38128 SERIES

The electrical specifications of the MSM38128 series high speed kanji generation memory ICs conform to the specifications of the MSM38128 16384 word \times 8 bit mask ROM, except that the output enable (\overline{OE}) signal is active when set at a low level. The character data is represented by high level output and background data

is represented by low level output.

2.1 Pattern Storing Method

(1) 24 x 24 Ming style The 8 address x 8 bit data per character is stored in one chip, and one character is configured with nine chips.





Since approximately 2K bits of character data can be stored in nine chips, the 3418 JIS standard No. 1 characters are divided into two for storing in two groups of nine chips.

The nine codes to form a character are stored in nine chips as shown in the following figure.


M S M38128	M S M38128	M S M38128
00	-01	-02
M S M38128	M S M38128	M S M38128
-03	-04	-05
M S M38128	M S M38128	M S M38128
-06	-07	-08


M S M38128	M S M38128	M S M38128
09	-10	-11
M S M38128	M S M38128	M S M38128
-12	-13	-14
M S M38128	M S M38128	M S M38128
-15	-16	-17

Correspondence of chips to nine codes of a character

(2) 16 x 18 Gothic style

The 4 address x 8 bit data per character is stored in one chip, and one character is configured with ten chips. Each character data is associated with unused data of two addresses.





Data direction and address direction


One character storing method (16 x 18)

The ten codes to form a character are stored in ten chips as shown in the following figure.

M S M38128	M S M38128
-18	-19
M S M38128	M S M38128
-20	-21
M S M38128	M S M38128
-22	-23
M S M38128	M S M38128
-24	-25
M S M38128	M S M38128
-26	-27

2.2 Code Compression

The MSM38128 series memories perform code compression so that a correspondence can be established between the JIS kanji codes and compressed codes.



Note: In the case of 24 x 24 character data, the part above the broken line is stored in the MSM38128-00 to 08 chips and the part under the broken line is stored in the MSM38128-09 to 17 chips.

< Compressed code >


First byte	0	0	a ₁₂	a _{1 1}	a ₁₀	a ₉	a ₈
Second byte	a ₇	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁


The following rule applies to the code conversion from JIS kanji code to compressed code.


JIS kanji code

First byte

Second byte







< Non-kanji area >


First byte

		a ₁₂	a ₁₁	a ₁₀	a ₉	a ₈
0	0	Υ,	Y ₆	Χ₃	X ₂	X,

Second byte

a,	a ₆	a ₅	a ₄	a ₃	a ₂	a ₁	
0	0	Y ₅	Y ₄	Y ₃	Y ₂	Yı	


< JIS standard No. 1 kanji area >



$\begin{array}{c c c c c c c c c c c c c c c c c c c $
--



2.3 Code Compressing Conversion Circuit Example



2.4 Simultaneous Reading of 24 Horizontal Bits of 24 x 24 Character Data, Example

< 12 bits > Compressed code $[a_{12} a_{11} \ldots a_{2} a_{1}]$ MSB

LSB

 $[b_5 b_4 b_3 b_2 b_1]$ Row address within a < 5 bits >character

The correspondence between the MSM38128 address input signal and compressed code is shown in the following

Address input	A ₁₃	A ₁₂	A ₁₁	A ₁₀	Α,	A ₈	A	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A _o
Compressed code	a ₁₁	a ₁₀	a,	a ₈	a ₇	a ₆	a _s	a ₄	a ₃	a ₂	aı	b ₃	b ₂	b ₁

For the selection of ROM codes, a decode signal composed of bits b4, b5, and a12 is input to the $\overline{\text{CE}}$ and $\overline{\text{OE}}$ pins.

a ₁₂	b ₅	b ₄	ROM codes
0	0	0	MSM38128-00, -01, 002
0	0	1	MSM38128-03, -04, -05
0	1	0	MSM38128-06, -07, -08
1	0	0	MSM38128-09, -10, -11
1	0	1	MSM38128-12, -13, -14
1	1	0	MSM38128-15, -16, -17

2.5 Simultaneous Reading of 16 Horizontal Bits of 16 x 18 Character Data, Example

Compressed code $[a_{12} a_{11} \ldots a_2 a_1]$ MSB

Row address within a character $[b_5 \ b_4 \ b_3 \ b_2 \ b_1]$ MSB

The correspondence between the MSM38128 address input signal and compressed code is shown in the following table.

Address input	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A,	A ₈	Α ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	Ao
Compressed code	a ₁₂	a ₁₁	a ₁₀	a ₉	a ₈	a,	a ₆	a _s	a ₄	a ₃	a ₂	a ₁	b ₂	b ₁



For the selection of ROM codes, a decode signal composed of bits b_3 , b_4 , and b_5 is input to the \overline{CE} and \overline{OE} pins.

b ₅	b ₄	b ₃	ROM codes
0	0	0	MSM38128-18, -19
0	0	1	MSM38128-20, -21
0	1	0	MSM38128-22, -23
0	1	1	MSM38128-24, -25
1	0	0	MSM38128-26, -27



Oki Electric Industry Co., Ltd.

10-3 Shibaura 4-chome, Minato-ku, Tokyo 108, Japan

Tel: Tokyo 454-2111 Telex: J22627

Oki Semiconductor Inc.

Suite 401, 1333 Lawrence Expy Santa Clara, Calif. 95051, U.S.A. Tel: 408-984-4842

Telex: 9103380508 OKI SNTA

Oki Electric Europe GmbH

Emanuel-Leutze Str. 8, 4000, Dusseldorf 11, West Germany Tel: 0211-592031

Telex: 858-7218