

NEC ELECTRONICS (EUROPE) GMBH

$\mu$ PD7759

ADPCM SPEECH SYNTHESIS LSI

PRODUCT DESCRIPTION

12/85 V1.0

## Table of Contents

	Page
Outline .....	1
Features .....	2
Pin configuration .....	3
Functional block diagram .....	4
Pin description .....	5 - 7
Absolute maximum ratings .....	8
Operating conditions .....	9
Electrical characteristics .....	10 - 11
Timing requirements / Switching characteristics	12 - 14
Stand-alone mode .....	15 - 16
Slave mode .....	17 - 20
Stand-by mode .....	21 - 22
Mechanical data .....	23

## OUTLINE

The uPD7759 is the external ROM version the uPD7755 family ADPCM speech synthesis LSI which provides high quality voice , psudo-sound and melody synthesis. The repeating-phoneme method is adopted to reduce the data size.

The addressing area of the uPD7759 is up to 1 Mbits , So that it may be utilized for the long term synthesis and the evaluation of the other on-chip ROM type synthesis LSI which belongs to the uPD7755 family.

The short turn around time of speech data processing is due to the adoption of the ADPCM method.


## FEATURES

- \* method of synthesis ;
  - ADPCM with repeating phoneme
    - ( rp-ADPCM )
- \* sampling frequency ;
  - 4 kHz, 5 kHz, 6 kHz, 8 kHz,
- \* bit rate ;
  - 8 - 32 kbps
- \* speech data ;
  - [1] read out from external ROMs
    - ( 1 Mbit max. )
  - [2] transferred by CPU
- \* duration of synthesis ;
  - 128 seconds max.
    - ( with 1 Mbits external ROMs )
- \* the number of message ;
  - 256 max.
- \* control signal interface ;
  - general purpose 4/8-bit CPU
- \* output speech signal ;
  - analog current output type
    - ( open drain - 9bits D/A converter
    - is equipped. )
- \* process technology ;
  - CMOS
- \* power supply ;
  - 2.7 V - 5.5 V single
- \* package ;
  - 40 pin plastics DIP

uPD7759 Pin configuration

ASD5	1	40	VDD
ASD6	2	39	ASD4
ASD7	3	38	ASD3
I0	4	37	ASD2
I1	5	36	ASD1
I2	6	35	ASD0
I3	7	34	A8
I4	8	33	A7
I5	9	32	A6
I6	10	31	A5
I7	11	30	A4
<u>AEN/WR</u>	12	29	A3
SAA	13	28	A2
<u>DRQ</u>	14	27	A1
ALE	15	26	A0
REF	16	25	<u>CS</u>
AVO	17	24	X2
<u>BUSY</u>	18	23	X1
<u>RESET</u>	19	22	<u>ST</u>
GND	20	21	<u>MD</u>

uPD7759 functional block diagram



uPD7759 Pin description

signature	Pin No.	I/O	function
I0	4		(stand alone mode)
I1	5		A message to be synthesized is specified by the positive logic signal on these lines.
I2	6	I	
I3	7		The signal is latched at the rising edge of $\overline{ST}$ .
I4	8		
I5	9		(slave mode)
I6	10		
I7	11		These lines are ineffective. To be fixed at GND level.
A0	26		(stand alone mode)
A1	27		output lines for lower 9 bit of address bus.
A2	28		
A3	29	O	(slave mode)
A4	30		Ineffective
A5	31		
A6	32		
A7	33		
A8	34		
ASD0	35		(stand alone mode) : I/O
ASD1	36		1. Output lines for higher 8 bit of address signal.
ASD2	37	I/O	2. Input lines for speech data.
ASD3	38		
ASD4	39		(slave mode) : I
ASD5	1		Input lines for speech data.
ASD6	2		
ASD7	3		
ALE	15	O	(stand alone mode) This signal is used to define the timing that higher address is latched by an external latch. (slave mode) Ineffective.

signature	Pin No.	I/O	function
<u>AEN/WR</u>	12	O/I	(stand alone mode) : AEN This signal is at high level while address signal is valid. (slave mode) : WR Write strobe signal for a speech data.
SAA	13	O	(stand alone mode) Indicates the start address of a message which is stored in the directory area of data memory, is being read out. (slave mode) ineffective.
<u>DRQ</u>	14	O	Data request signal.
<u>MD</u>	21	I	To specify the slave mode operation, keep this line low level. Transition between two operation modes is not accepted during synthesis or in the stand alone mode.
<u>CS</u>	25	I	(stand alone mode) Chip select signal. Only when this line is low level, <u>ST</u> signal is accepted. (slave mode) Only when this line is low level, <u>WR</u> signal is accepted.
<u>ST</u>	22	I	(stand alone mode) synthesis start signal. (slave mode) Ineffective. to be pulled up.

signature	Pin No.	I/O	function
<u>BUSY</u>	18	O	This signal indicate the chip is synthesizing. In the stand-by mode line becomes high impedance state.
<u>RESET</u>	19	I	Reset signal used to initialize the device.
REF	16	I	Refference current terminal for D/A converter. In the stand-by mode this line is high impedance state.
AVO	17	O	An output line for speech signal. In the stand-by mode, current does not flow.
X1 X2	23 24	- -	A ceramic resonator for clock generator is connected to this pin. In the stand-by mode, pin 23 is low level and pin 24 is high level.
$V_{DD}$	40	-	Line for power supply $V_{DD}$ .
GND	20	-	Ground line.

Absolute maximum ratings

item	symbol	conditions	MIN.	MAX.	unit
supply voltage	$V_{DD}$		-0.3	+7.0	v
input voltage	$V_I$		-0.3	$V_{DD} + 0.3$	v
output voltage	$V_O$		-0.3	$V_{DD} + 0.3$	v
storage temperature range	$T_{STG}$		-4.0	+125	°C
temperature range above operating device	$T_{OPT}$		-10	+70	°C

Recommended operating conditions

item	symbol	conditions	MIN.	TYP.	MAX.	unit
supply voltage	$V_{DD}$		2.7		5.5	v
high level input voltage	$V_{IH1}$	applied to $I0-I7, \bar{ST},$ $\bar{CS}, \bar{RESET}, \bar{MD}, \bar{WR}$	$0.7V_{DD}$		$V_{DD}$	v
	$V_{IH2}$	applied to $ASD0-ASD7,$ $V_{DD}=5V \pm 10\%$	2.2		$V_{DD}$	v
low level input voltage	$V_{IL1}$	applied to $I0-I7, \bar{ST}, \bar{CS},$ $\bar{RESET}, \bar{MD}, \bar{WR}$	0		$0.3V_{DD}$	v
	$V_{IL2}$	applied to $ASD0-ASD7$ $V_{DD}=5V \pm 10\%$	0		0.8	v
clock frequency	$f_{OSC}$		630	640	650	kHz

## Electrical characteristics

(  $T_a = -10 - +70^\circ C$ ,  $V_{DD} = 2.7 - 5.5V$ ,  $f_{OSC} = 640\text{kHz}$  )

item	symbol	conditions	MIN.	TYP.	MAX.	unit
high level output voltage	$V_{OH}$	$I_{OH} = -100\mu A$		$V_{DD} - 0.5$		v
low level output voltage	$V_{OL}$	$V_{DD} = 5V \pm 10\%$ , $I_{OL} = 1.6mA$			0.4	v
leakage current of input lines	$I_{LI}$	$I_0 - I_7$ , $\overline{ST}$ , $\overline{CS}$ , $\overline{WR}$ , ASD0 ASD7, $\overline{MD}$			3	$\mu A$
leakage current of output lines	$I_{LO}$	$\overline{BUSY}$ , A0 - A8			3	$\mu A$
supply current	$I_{DD}$	(stand alone, slave mode) $V_{DD} = 5V$ (stand-by mode) $V_{DD} = 5V$ (stand alone, slave mode) $2.7V \leq V_{DD} \leq 3.5V$ (stand-by mode) $2.7V \leq V_{DD} \leq 3.5V$			10 20 1 10	mA $\mu A$ mA $\mu A$

item	symbol	conditions	MIN.	TYP.	MAX.	unit
input current of REF	$I_{REF}$	$V_{DD} = 2.7V, R_{REF} = 0\Omega$ $V_{DD} = 5.5V, R_{REF} = 0\Omega$ $V_{DD} = 2.7V, R_{REF} = 50k\Omega$ $V_{DD} = 5.5V, R_{REF} = 50k\Omega$	140 500 21 68	250 760 30 78	440 1200 39 88	uA
output current of AVO	$I_{AVO}$	$2.7V \leq V_{DD} \leq 5.5V$ $V_{AVO} = 2.0$ , D/A input: 1FFH	32	34	36	$I_{REF}$
leakage current of AVO	$I_{LA}$	$0V \leq V_{AVO} \leq V_{DD}$ in the stand-by mode			5	uA

Timing requirements ( common to all modes )

item	symbol	conditions	MIN.	TYP.	MAX.	unit
set up time of CS	$t_{CS}$	to $\overline{ST} \downarrow$	0			ns
hold time of CS	$t_{SC}$	after $\overline{ST} \uparrow$	0			ns
$\overline{ST}$ pulse duration	$t_{CC}$	$V_{DD} = 5V \pm 10\%$ $V_{DD} = 2.7 - 5.5V$	350 5			ns us
set up time of message code	$t_{DW}$	$V_{DD} = 5V \pm 10\%$ $V_{DD} = 2.7 - 5.5V$	350 5			ns us
hold time of message code	$t_{WD}$	after $\overline{ST} \uparrow$	0			us

Switching characteristics ( common to all modes )

item	symbol	conditions	MIN.	TYP.	MAX.	unit
$\overline{BUSY}$ rise time	$t_{r1}$	$C_L = 150 \text{ PF}$ , $V_{DD} = 5V \pm 10\%$			800	ns
	$t_{r2}$	$C_L = 150 \text{ PF}$ , $V_{DD} = 2.7 - 5.5V$			2	us
$\overline{BUSY}$ fall time	$t_{f1}$	$C_L = 150 \text{ PF}$ , $V_{DD} = 5V \pm 10\%$			800	ns
	$t_{f2}$	$C_L = 150 \text{ PF}$ , $V_{DD} = 2.7 - 5.5V$			2	us

a. stand alone mode


(1) timing requirements

item	symbol	conditions	MIN.	TYP.	MAX.	unit
RESET pulse duration	$t_{RST}$		18.5			uS
CS set up time	$t_{CS}$	to $\overline{ST} \downarrow$	0			ns
CS hold time	$t_{SC}$	after $\overline{ST} \uparrow$	0			ns
$\overline{ST}$ pulse duration	$t_{CC}$	$2.7V \leq V_{DD} \leq 5.5V$ $4.5V \leq V_{DD} \leq 5.5V$	2 350			us ns
message code set up time	$t_{DW}$	$2.7V \leq V_{DD} \leq 5.5V$ $4.5V \leq V_{DD} \leq 5.5V$	2 350			us ns
message code hold time	$t_{WD}$	after $\overline{ST} \uparrow$	0			ns
speech data set up time	$t_{RD}$	to $\overline{DRQ} \downarrow$	8			us
speech data hold time	$t_{RDH}$	after $\overline{DRQ} \uparrow$	1.25			us

Switching characteristics


item	symbol	condition	MIN.	TYP.	MAX.	unit
<u>BUSY</u> output delay	$t_{SBO}$	operation mode ( after $ST \downarrow$ )		6.25	10	uS
Speech output delay	$t_{SSO}$	operation mode ( after <u>BUSY</u> $\downarrow$ )		2.1	2.2	ms
<u>BUSY</u> hold time	$t_{BD}$	after synthesis			15	uS
ALE pulse duration	$t_{LL}$			3.13		uS
higher address set up time	$t_{AL}$	to ALE $\downarrow$ to AEN $\uparrow$		3.13 0		uS uS
higher address set up time	$t_{LA}$	after ALE after AEN		3.13 0		uS uS
AEN pulse duration	$t_{AEN}$			14.1		uS
<u>DRQ</u> output timing	$t_{LC}$	after ALE $\downarrow$		3.13		uS
pulse duration timing	$t_{AC}$			6.25		uS
<u>DRQ</u> pulse duration	$t_{CC}$			7.81		uS
<u>ROM</u> read cycle time	$t_{MRO}$			37.5		uS

## Stand alone mode



Stand alone mode

memory access



b. slave mode


(1) timing requirements

item	symbol	condition	MIN.	TYP.	MAX.	unit
MD input timing	$t_{RM}$	after $\overline{\text{RESET}} \uparrow$	6.2			us
	$t_{BM}$	after $\overline{\text{BUSY}} \uparrow$	0			ns
	$t_{MD}$	after $\overline{\text{MD}} \uparrow$	6.2			us
set up time of speech data	$t_{DW}$	to $\overline{\text{WR}} \uparrow$	350			ns
		$5V \pm 10\%$				
hold time of speech data	$t_{WD}$	after $\overline{\text{WR}} \uparrow$ $5V \pm 10\%$	0			ns
data write timing	$t_{WR}$	after $\overline{\text{DRQ}} \uparrow$		31.7		us
$\overline{\text{WR}}$ pulse duration	$t_{CC}$	$5V \pm 10\%$	350			ns
$\overline{\text{CS}}$ set up time	$t_{CW}$	to $\overline{\text{WR}} \downarrow$	0			ns
$\overline{\text{CS}}$ hold time	$t_{WC}$	after $\overline{\text{WR}} \uparrow$	0			ns
MD pulse duration	$t_{MD2}$		6.2			ns

(2) switching characteristics


item	symbol	condition	MIN.	TYP.	MAX.	unit
BUSY output delay	$t_{SBO}$	after $\overline{MD} \downarrow$			9.5	us

## Slave mode



*Slave mode*

*data transfer*



c. stand-by mode

(1) timing requirements


item	symbol	condition	MIN.	TYP.	MAX.	unit
pulse duration of stand-by escape signal L*	$t_{AW}$	$V_{DD}$	350			ns

(2) switching characteristics

item	symbol	condition	MIN.	TYP.	MAX.	unit
operation mode hold time	$t_{STB}$	after synthesis		2.9	3	s
duration to activate or inactivate D/A converter	$t_{DA}$			46.5	47	ms
time to <u>BUSY</u> ↓	$t_{SB}$	after L*(note 1)		6.25	10	us
time to start synthesis	$t_{SSS}$			2.1	2.2	ms

\* Note 1 see next page

## Stand-by mode



( note )

\* : Signal to escape stand-by mode.

- |  |   |
|--|---|
| $\overline{CS} \wedge \overline{ST}$<br>$\overline{CS} \wedge \overline{WR}$ | : When operation mode is stand alone mode |
|  | : When operation mode is slave mode       |

Mechanical data

40-pin . plastic dual-in-line package (unit: mm)

