

DIGITAL SIGNAL PROCESSOR (DSP) AND SPEECH PROCESSOR PRODUCTS DATA BOOK

NEC



200



# 1992 Digital Signal Processor (DSP) and Speech Processor Products Data Book


March 1992 Document No. 50052-1 ©1992 NEC Electronics Inc./Printed in the U.S.A.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics Inc. The information in this document is subject to change without notice. Devices sold by NEC Electronics Inc. are covered by the warranty and patent indemnification provisions appearing in NEC Electronics Inc. Terms and Conditions of Sale only. NEC Electronics Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. NEC Electronics Inc. makes no warranty of merchantability or fitness for any purpose. NEC Electronics Inc. assumes no responsibility for any errors that may appear in this document. NEC Electronics Inc. makes no commitment to update or to keep current the information contained in this document.



ii







# NEC

#### Section 1 Selection Guides

Single-Chip Microcomputers	1-1
V-Series and RISC Microprocessors and Peripherals	1-8
Intelligent Peripheral Devices (IPD)	1-11
DSP and Speech Products	1-13
Development Tools for Micro Products V-Series Microprocessors 75xx Series Single-Chip Microcomputers 75xxx Series Single-Chip Microcomputers 78xx Series Single-Chip Microcomputers	1-15 1-18 1-20 1-24
K2 (782xx) Series Single-Chip Microcomputers K3 (783xx) Series Single-Chip Microcomputers	1-26 1-28
DSP and Speech Products PG-1500 Programming Adapters	1-30 1-32

#### Section 2 Reliability and Quality Control

Built-in TQC	2-1
Approaches to TQC	2-1
Implementation of Quality Control	2-3
Reliability Theory	2-5
Failure Analysis	2-9
Summary	2-9
Figure 1. NEC's Quality Control System	2-2
Figure 2. New Product Development	2-3
Figure 3. Electrical Testing and Screening	2-5
Figure 4. Reliability Life (Bathtub) Curve	2-5
Appendix 1A. Typical QC Flow for CMOS Fabrication	2-10
Appendix 1B. Typical QC Flow for PLCC Assembly/Test	2-11
Appendix 2. Typical Reliability Assurance Tests	2-13
Appendix 3. New Product/Process Change Tests	2-13
Appendix 4. Failure Analysis Flowchart	2-14

Section 3 Digital Signal Processors	
μ <b>PD77C20A, 7720A, 77P20</b> Digital Signal Processors	3a
μ <b>PD77C25/77P25</b> Digital Signal Processor	3b
μ <b>PD77220, 77P220</b> 24-Bit Fixed-Point Digital Signal Processor	30
μ <b>PD77230A, 77P230</b> 32-Bit Floating-Point Digital Signal Processor (150 ns cycle time)	3d
μ <b>PD77240</b> 32-Bit Floating-Point Digital Signal Processor (90 ns cycle time)	3e
μ <b>PD77810</b> Modem Digital Signal Processor	3f
μ <b>PD7281</b> Image Pipelined Processor	3g
$\mu$ PD9305 Memory Access and General Bus Interface for the $\mu$ PD7281	3h

## Section 4

Speech Processors	
μPD77C30	4a
ADPCM Speech Encoder/Decoder	
μPD7755/56/P56/57/58	4b
ADPCM Speech Processors	
μPD7759	4c
ADPCM Speech Processor	
μPD77501	4d
ADPCM Record and Playback Speech	
Processor	
μPD77522	4e
ADPCM Codec	

## Contents



Section 5 Development Tools	
Third-Party Development Tools	5-1
μPD77C20A, 7720A, 77P20 Digital Signal Processors	
<b>EVAKIT-7720B</b> μPD7720 Standalone Emulator	5a
ASM77 μPD7720 Absolute Assembler	5b
μPD77C25/77P25 Digital Signal Processor	
<b>EVAKIT-77C25</b> μPD77C25 Standalone Emulator	5c
<b>RA77C25</b> μPD77C25 Relocatable Assembler Package	5d
SM77C25 PC-Based Simulator for μPD77C25 and μPD77C20	5e
μPD77220/P220, μPD77230/P230 Digital Signal Processors	
<b>EVAKIT-77220</b> μPD77220 Standalone Emulator	5f
<b>EVAKIT-77230</b> μPD77230 Standalone Emulator	5g
<b>DDK-77220A</b> μPD77220 Evaluation Board	5h
<b>RA77230</b> μPD77220/μPD77230 Relocatable Assembler Package	5i
SM77230 PC-Based Simulator for µPD77220/µPD77230	5j
μPD77240 Digital Signal Processor	
IE-77240 In-Circuit Emulator for the µPD77240	5k
RA77240 Relocatable Assembler Package	51
μPD77810 Modem Digital Signal Processor	
<b>IE-77810</b> In-Circuit Emulator for the μPD77810	5m
<b>RA77810</b> Relocatable Assembler Package for the μPD77810	5n

#### Section 5 Development Tools

#### μPD775x ADPCM Speech Processors and μPD77501 ADPCM Record and Playback Speech Processor

<b>NV-300</b> Speech Analysis Tool for μPD775x and μPD77501	50
NV-310 Speech Analysis Tool for µPD775x	5р
<b>EB-775x</b> Demonstration and Evaluation Box for $\mu$ PD775x	5q
PG-1500 Series EPROM Programmer	5r

#### Section 6 Package Drawings

i ackage brawings	
Package/Device Cross Reference	6-1
18-Pin Plastic DIP (300 mil) (A, C Outine)	6-3
18-Pin Plastic DIP (300 mil) (SA Outline)	6-3
20-Pin Plastic DIP (300 mil)	6-4
24-Pin Plastic SOP (450 mil)	6-4
28-Pin Plastic SOP (450 mil)	6-5
28-Pin Plastic DIP (600 mil)	6-5
28-Pin Ceramic DIP (600 mil)	6-6
28-Pin Cerdip (600 mil)	6-7
28-Pin PLCC	6-8
32-Pin SOP (525 mil)	6-8
40-Pin Plastic DIP (600 mil)	6-9
40-Pin Ceramic DIP (600 mil)	6-10
44-Pin PLCC	6-11
52-Pin Plastic QFP	6-12
68-Pin Ceramic PGA (A Outline)	6-13
68-Pin Ceramic PGA (A-1 Outline)	6-14
68-Pin PLCC	6-15
80-Pin Plastic QFP	6-16
132-Pin Ceramic PGA	6-17

# NEC

## Contents

#### Numerical Index

Device, μPD	Section
7281	3g
7720A	За
77220	30
77230A	3d
77240	Зе
77501	4d
77522	4e
7755	4b
7756	4b
7757	4b
7758	4b
7759	4c
77810	3f
77C20A	3a
77C25	3b
77C30	4a
77P20	3a
77P25	3b
77P220	30
77P230	3d
77P56	4b
9305	3h





# **Selection Guides**

**Reliability and Quality Control** 

**Digital Signal Processors** 

**Speech Processors** 

**Development Tools** 

**Package Drawings** 

1

#### Section 1 Selection Guides

Single-Chip Microcomputers	1-1
V-Series and RISC Microprocessors and Peripherals	1-8
Intelligent Peripheral Devices (IPD)	1-11
DSP and Speech Products	1-13
Development Tools for Micro Products V-Series Microprocessors 75xx Series Single-Chip Microcomputers 75xxx Series Single-Chip Microcomputers	1-15 1-18 1-20
78xx Series Single-Chip Microcomputers K2 (782xx) Series Single-Chip Microcomputers K3 (783xx) Series Single-Chip	1-24 1-26 1-28
Microcomputers DSP and Speech Products PG-1500 Programming Adapters	1-30 1-32

#### Part Numbering System

μPD72001L	Typical microdevice part number
μP	NEC monolithic silicon integrated circuit
D	Device type (D = digital MOS)

- 72001 Device identifier (alphanumeric)
  - L Package type (L = PLCC)

A part number may include an alphanumeric suffix that identifies special device characteristics; for example, µPD72001L-11 has an 11-MHz CPU clock rating.

#### 4-Bit, Single-Chip CMOS Microcomputers; 75xx Series

Device (μPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
7502A	LCD controller/driver	0.41	2.5 to 6.0	2K	128	23	QFP	64
7503A	LCD controller/driver	0.41	2.5 to 6.0	4K	224	23	QFP	64
7507B	General-purpose	0.5	2.2 to 6.0	2К	128	32	SDIP QFP	40 44
7508B	General-purpose	0.5	2.2 to 6.0	4K	224	32	SDIP QFP	40 44
7533	A/D converter	0.51	2.7 to 6.0	4K	160	30	DIP SDIP QFP	42 42 44
75CG33	Piggyback EPROM; A/D converter	0.51	4.5 to 5.5	4K	160	30	Ceramic DIP	42
7554	Serial I/O; external clock or RC oscillator	0.71	2.5 to 6.0	1K	64	16	SDIP SOP	20 20
7554A	Serial I/O; external clock or RC oscillator	0.71	2.0 to 6.0	1K	64	16	SDIP SOP	20 20
75P54	Serial I/O; external clock or RC oscillator	0.71	4.5 to 6.0	1K OTPROM	64	16	SDIP SOP	20 20
7564/7564A	Serial I/O; ceramic oscillator	0.71	2.7 to 6.0	1K	64	15	SDIP SOP	20 20
75P64	Serial I/O; ceramic oscillator	0.71	4.5 to 6.0	1K OTPROM	64	15	SDIP SOP	20 20
7556	Comparator; external clock or RC oscillator	0.71	2.5 to 6.0	1K	64	20	SDIP SOP	24 24
7556A	Comparator; external clock or RC oscillator	0.71	2.0 to 6.0	1K	64	20	SDIP SOP	24 24
75P56	Comparator; external clock or RC oscillator	0.71	4.5 to 6.0	1K OTPROM	64	20	SDIP SOP	24 24
7566/7566A	Comparator; ceramic oscillator	0.71	2.7 to 6.0	1K	64	19	SDIP SOP	24 24
75P66	Comparator; ceramic oscillator	0.71	4.5 to 6.0	1K OTPROM	64	19	SDIP SOP	24 24

† Plastic unless ceramic (or cerdip) is specified.

#### 4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75004	General-purpose	4.19	2.7 to 6.0	4K	512	34	SDIP QFP	42 44
75006	General-purpose	4.19	2.7 to 6.0	6K	512	34	SDIP QFP	42 44
75008	General-purpose	4.19	2.7 to 6.0	8K	512	34	SDIP QFP	42 44
75P008	General-purposè; on- chip OTPROM	4.19	4.5 to 5.5	8K OTPROM	512	34	SDIP QFP	42 44
75028	A/D converter	4.19	2.7 to 6.0	8K	512	48	SDIP QFP	64 64
75P036	A/D converter; on-chip OTPROM	4.19	2.7 to 6.0	16K OTPROM	1024	48	SDIP QFP	64 64

.



## 4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series (cont)

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75048	A/D converter; 1K x 4 EEPROM	4.19	2.7 to 6.0	8K	512	48	SDIP QFP	64 64
75P048 *	A/D converter; 1K x 4 EEPROM; on-chip OTPROM	4.19	2.7 to 6.0	8K OTPROM	512	48	SDIP QFP	64 64
75104	High-end with 8-bit instruction	4.19	2.7 to 6.0	4K	320	52	SDIP QFP	64 64
75104A	High-end with 8-bit instruction	4.19	2.7 to 6.0	4K	320	52	QFP	64
75106	High-end with 8-bit instruction	4.19	2.7 to 6.0	6К	320	52	SDIP QFP	64 64
75108	High-end with 8-bit instruction	4.19	2.7 to 6.0	8K	512	52	SDIP QFP	64 64
75108A	High-end with 8-bit instruction	4.19	2.7 to 6.0	8K	512	52	QFP	64
75108F	High-end with 8-bit instruction; high speed	4.19	2.7 to 5.0	8K	512	52	QFP	64
75P108	High-end with 8-bit instruction; on-chip	4.19	4.5 to 5.5	8K OTPROM	512	52	SDIP QFP	64 64
	OTPROM or UVEPROM			8K UVEPROM	512	52	Shrink cerdip	64
75P108B	High-end with 8-bit instruction; on-chip OTPROM	4.19	2.7 to 6.0	8K OTPROM	512	52	SDIP QFP	64 64
75112	High-end with 8-bit instruction	4.19	2.7 to 6.0	12K	512	52	SDIP QFP	64 64
75112F	High-end with 8-bit instruction; high speed	4.19	2.7 to 5.0	12K	512	52	QFP	64
75116	High-end with 8-bit instruction	4.19	2.7 to 6.0	16K	512	52	SDIP QFP	64 64
75116F	High-end with 8-bit instruction; high speed	4.19	2.7 to 5.0	16K	512	52	QFP	64
75P116	High-end with 8-bit instruction; on-chip OTPROM	4.19	4.5 to 5.5	16K OTPROM	512	52	SDIP QFP	64 64
75116H	High-end with 8-bit instruction; high speed; low voltage	4.19	1.8 to 5.0	16K	768	52	QFP	64
75117H	High-end with 8-bit instruction; high speed; low voltage	4.19	1.8 to 5.0	24K	768	52	QFP	64
75P117H*	High-end with 8-bit instruction; high speed; low voltage; on- chip OTPROM	4.19	1.8 to 5.0	24K OTPROM	768	52	QFP	64
75206	FIP controller/driver	4.19	2.7 to 6.0	6K	369	28	SDIP QFP	64 64
75208	FIP controller/driver	4.19	2.7 to 6.0	8K	497	28	SDIP	64

### 4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series (cont)

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pins
75212A	FIP controller/driver	4.19	2.7 to 6.0	12K	512	28	SDIP QFP	64 64
75216A	FIP controller/driver; on-chip OTPROM	4.19	2.7 to 6.0	16K	512	28	SDIP QFP	64 64
75P216A	FIP controller/driver; on-chip OTPROM	4.19	4.5 to 5.5	16K OTPROM	512	28	SDIP	64
75217	FIP controller/driver	4.19	2.7 to 6.0	24K	768	28	SDIP QFP	64 64
75218	FIP controller/driver	6.0	2.7 to 6.0	32K	1024	28	SDIP QFP	64 64
75P218	FIP controller/driver; on-chip OTPROM or	6.0	2.7 to 6.0	32K OTPROM	1024	28	SDIP QFP	64 64
	UVEPROM			32K UVEPROM	1024	28	Ceramic LCC	64
75236	FIP controller/driver; A/D converter	4.19	2.7 to 6.0	16K	768	40	QFP	94
75237	FIP controller/driver; A/D converter	6.0	2.7 to 6.0	24K	1024	40	QFP	94
75238	FIP controller/driver; A/D converter	6.0	2.7 to 6.0	32K	1024	40	QFP	94
75P238	FIP controller/driver;	6.0	2.7 to 6.0	32K OTPROM	1024	40	QFP	94
	A/D converter; on-chip OTPROM or UVEPROM			32K UVEPROM	1024	40	Ceramic LCC	94
75268	FIP controller/driver	4.19	2.7 to 6.0	8K	512	28	SDIP QFP	64 64
75304	LCD controller/driver	4.19	2.7 to 6.0	4K	512	32	QFP	80
75306	LCD controller/driver	4.19	2.7 to 6.0	6К	512	32	QFP	80
75308	LCD controller/driver	4.19	2.7 to 6.0	8K	512	32	QFP	80
75308B	LCD controller/driver; low voltage	4.19	2.0 to 6.0	8K	512	32	QFP	80
75P308	LCD controller/driver;	4.19	4.75 to 5.25	8K OTPROM	512	32	QFP	80
	on-chip OTPROM or UVEPROM			8K UVEPROM	512	32	Ceramic LCC	80
75312	LCD controller/driver	4.19	2.7 to 6.0	12K	512	32	QFP	80
75316	LCD controller/driver	4.19	2.7 to 6.0	16K	512	32	QFP	80
75P316	LCD controller/driver; on-chip OTPROM	4.19	4.75 to 5.25	16K OTPROM	512	32	QFP	80
75P316A	LCD controller/driver;	4.19	2.7 to 6.0	16K OTPROM	512	32	QFP	80
	on-chip OTPROM or UVEPROM			16K UVEPROM	512	32	Ceramic LCC	80
75328	LCD controller/driver; A/D converter	4.19	2.7 to 6.0	8K	512	36	QFP	80
75P328	LCD controller/driver; A/D converter; on-chip OTPROM	4.19	4.5 to 5.5	8K OTPROM	512	36	QFP	80
75336	LLCD controller/driver; A/D converter; high-end	4.19	2.7 to 6.0	16K	768	36	QFP	80

### 4-Bit, Single-Chip CMOS Microcomputers; 75xxx Series (cont)

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X4)	I/O	Package †	Pine
75P336	LCD controller/driver; A/D converter; high- end; on-chip OTPROM	4.19	2.7 to 6.0	16K OTPROM	768	36	QFP	80
75348	LCD controller/driver; DTMF, high-end	4.19	2.0 to 6.0	8K	1024	32	QFP	100
75352	LCD controller/driver; DTMF, high-end	4.19	2.0 to 6.0	12K	1024	32	QFP	100
75402A	Low-end	4.19	2.7 to 6.0	2K	64	22	DIP SDIP QFP	28 28 44
75P402	Low-end; on-chip OTPROM	4.19	4.5 to 5.5	2K OTPROM	64	22	DIP SDIP QFP	28 28 44
75512	High-end; A/D converter	4.19	2.7 to 6.0	12K	512	64	QFP	80
75516	High-end; A/D converter	4.19	2.7 to 6.0	16K	512	64	QFP	80
75P516	High-end; A/D	4.19	4.75 to 5.5	16K OTPROM	512	64	QFP	80
	converter; on-chip OTPROM or UVEPROM			16K UVEPROM	512	64	Ceramic LCC	80
75517	High-end; A/D converter; high-speed	6.0	2.7 to 6.0	24K	1024	64	QFP	80
75518	High-end; A/D converter; high-speed	6.0	2.7 to 6.0	32K	1024	64	QFP	80
75P518	High-end; A/D converter; high-speed;	6.0	2.7 to 6.0	32K OTPROM	1024	64	QFP	80
	on-chip OTPROM and UVEPROM			32K UVEPROM	1024	64	Ceramic LCC	80
75616	LCD controller/driver; DTMF, high-end; A/D converter	6.0	2.0 to 6.0	16K	1536	32	QFP	100
75617	LCD controller/driver; DTMF, high-end; A/D converter	6.0	2.0 to 6.0	24K	1536	32	QFP	100
75P618	LCD controller/driver; DTMF, high-end; A/D converter; on-chip OTPROM	6.0	2.0 to 6.0	32K OTPROM	2048	32	QFP	100

† Plastic unless ceramic (or cerdip) is specified.

#### 8-Bit, Single-Chip CMOS Microcomputers; 78xx Series

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78C10A	CMOS; A/D converter	15	4.5 to 5.5	External	256	32	QUIP	64
							SDIP	64
							QFP	64
							PLCC	68
78C11A	CMOS; A/D converter	15	4.5 to 5.5	4K	256	40	QUIP	64
							SDIP	64
							QFP	64
							PLCC	68

#### 8-Bit, Single-Chip CMOS Microcomputers; 78xx Series (cont)

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78C12A	CMOS; A/D converter	15	4.5 to 5.5	8K	256	40	QUIP	64
							SDIP	64
							QFP	64
							PLCC	68
78C14/8C14A	CMOS; A/D converter	15	4.5 to 5.5	16K	256	40	QUIP	64
							SDIP	64
							QFP	64
							PLCC	68
78CP14	CMOS; A/D converter;	15	4.75 to 5.25	16K OTPROM	256	40	QUIP	64
	on-chip OTPROM or						SDIP	64
	UVEPROM						QFP	64
							PLCC	68
				16K UVEPROM	256	40	Ceramic QUIP	64
							Shrink cerdip	64
78C17	CMOS; A/D converter	15	4.5 to 5.5	External	1024	40	QUIP	64
							SDIP	64
							QFP	64
78C18	CMOS; A/D converter	15	4.5 to 5.5	32K	1024	40	QUIP	64
							SDIP	64
							QFP	64
78CP18	CMOS; A/D converter;	15	4.75 to 5.25	32K OTPROM	1024	40	QUIP	64
	on-chip OTPROM or						SDIP	64
	UVEPROM						QFP	64
				32K UVEPROM	1024	40	Ceramic LCC	64

† Plastic unless ceramic (or cerdip) is specified.

#### 8-Bit, Single-Chip CMOS Microcomputers; 782xx (K2) Series

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78212	CMOS; A/D converter;	12	4.5 to 5.5	8K	384	54	SDIP	64
	advanced peripherals						QUIP	64
							QFP	64
							QFP	74
							PLCC	68
78213	CMOS; A/D converter;	12	4.5 to 5.5	External	512	36	SDIP	64
	advanced peripherals						QUIP	64
							QFP	64
							QFP	74
							PLCC	68
78214	CMOS; A/D converter;	12	4.5 to 5.5	16K	512	54	SDIP	64
	advanced peripherals						QUIP	64
							QFP	64
							QFP	74
							PLCC	68
78P214	CMOS; A/D converter;	12	4.5 to 5.5	16K OTPROM	512	54	SDIP	64
	advanced peripherals;						QUIP	64
	on-chip OTPROM or						QFP	64
	UVEPROM						QFP	74
							PLCC	68
				16K UVEPROM	512	54	Shrink cerdip	64
78217A	CMOS; A/D converter;	12	4.5 to 5.5	External	1024	36	SDIP	64
	advanced peripherals						QFP	64



### 8-Bit, Single-Chip CMOS Microcomputers; 782xx (K2) Series (cont)

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78218A	CMOS; A/D converter; advanced peripherals	12	4.5 to 5.5	32K	1024	54	SDIP QFP	64 64
78P218A	CMOS; A/D converter; advanced peripherals; on-chip OTPROM or	12	4.5 to 5.5	32K OTPROM	1024	54	SDIP QFP	64 64
	UVEPROM			32K UVEPROM	1024	54	Shrink cerdip	64
78220	CMOS; analog comparator; large I/O	12	4.5 to 5.5	External	640	53	PLCC QFP	84 94
78224	CMOS; analog comparator; large I/O	12	4.5 to 5.5	16K	640	71	PLCC QFP	84 94
78P224	CMOS; analog comparator; large I/O; on-chip OTPROM	12	4.5 to 5.5	16K OTPROM	640	71	PLCC QFP	84 94
78233	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	External	640	46	QFP QFP PLCC	80 94 84
78234	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	16K	640	64	QFP QFP PLCC	80 94 84
78237	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	External	1024	64	QFP QFP PLCC	80 94 84
78238	CMOS; real-time outputs; A/D and D/A converters	12	4.5 to 5.5	32K	1024	64	QFP QFP PLCC	80 94 84
78P238	CMOS; real-time outputs; A/D and D/A converters; on-chip	12	4.5 to 5.5	32K OTPROM	1024	64	QFP QFP PLCC	80 94 84
	OTPROM or UVEPROM			32K UVEPROM	1024	64	Ceramic LCC	94
78243	CMOS; A/D converter; EEPROM	12	4.5 to 5.5	External	512 512 EEPROM	36	SDIP QFP	64 64
78244	CMOS; A/D converter; EEPROM	12	4.5 to 5.5	16K	512 512 EEPROM	54	SDIP QFP	64 64

† Plastic unless ceramic (or cerdip) is specified.

#### 8/16-Bit, Single-Chip CMOS Microcomputers; 783xx (K3) Series

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78310A	Real-time motor control	12	4.5 to 5.5	External	256	48	SDIP	64
							QUIP	64
							QFP	64
							PLCC	68
78312A	Real-time motor control	12	4.5 to 5.5	8K	256	48	SDIP	64
							QUIP	64
							QFP	64
							PLCC	68

### 8/16-Bit, Single-Chip CMOS Microcomputers; 783xx (K3) Series

Device (µPD)	Features	Clock (MHz)	Supply Voltage (V)	ROM (X8)	RAM (X8)	I/O	Package †	Pins
78P312A	Real-time motor control; on-chip	12	4.5 to 5.5	8K UVEPROM	256	48	Shrink cerdip Ceramic QUIP	64 64
	OTPROM or UVEPROM			8K OTPROM	256	48	SDIP QUIP QFP PLCC	64 64 64 68
78320	Real-time control; A/D converter	16	4.5 to 5.5	External	640	37	QFP PLCC	74 68
78322	Real-time control; A/D converter	16	4.5 to 5.5	16K	640	55	QFP PLCC	74 68
78P322	Real-time control; A/D converter; on-chip	16	4.5 to 5.5	16K OTPROM	640	55	QFP PLCC	74 68
	OTPROM or UVEPROM			16K UVEPROM	640	55	Ceramic LCC Ceramic LCC	68 74
78323	Real-time control; A/D converter	16	4.5 to 5.5	External	1024	37	QFP PLCC	74 68
78324	Real-time control; A/D converter	16	4.5 to 5.5	32K	1024	55	QFP PLCC	74 68
78P324	Real-time control; A/D converter	16	4.5 to 5.5	32K OTPROM	1024	55	QFP PLCC	74 68
				32K UVEPROM	1024	55	Ceramic LCC Ceramic LCC	68 74
78327	Real-time control; A/D converter; enhanced real-time output	16	4.5 to 5.5	External	512	34	SDIP QFP	64 64
78328	Real-time control; A/D converter; enhanced real-time output	16	4.5 to 5.5	16K	512	52	SDIP QFP	64 64
78P328	Real-time control; A/D converter; enhanced real-time output; on-	16	4.5 to 5.5	16K OTPROM	512	52	SDIP QFP	64 64
	chip OTPROM or UVEPROM			16K UVEPROM	512	52	Ceramic SDIP	64
78330	Real-time control; A/D converter, enhanced real-time pulse unit	16	4.5 to 5.5	External	1024	52	QFP PLCC	94 84
78334	Real-time control; A/D converter, enhanced real-time pulse unit	16	4.5 to 5.5	32K	1024	70	QFP PLCC	94 84
78P334	Real-time control; A/D converter, enhanced	16	4.5 to 5.5	32K OTPROM	1024	70	QFP PLCC	94 84
	real-time pulse unit; on-chip OTPROM or UVEPROM			32K UVEPROM	1024	70	Ceramic LCC Ceramic LCC	94 84
78350	High speed; multiply and accumulate instruction	25	4.5 to 5.5	External	640	30	QFP	64
78P352	High speed; multiply and accumluate instruction; on-chip OTPROM	25	4.5 to 5.5	32K OTPROM	640	50	QFP	64



### **V-Series CMOS Microprocessors**

Device, μPD	Features	Data Bits	Clock (MHz)	Package †	Pins
70108 (V20)	8088 compatible; enhanced	8/16	8 or 10	DIP Ceramic DIP QFP PLCC	40 40 52 44
70108H (V20H)	Fully static; pin compatible with 80C88 enhanced microprocessor	8/16	10, 12, 16	DIP QFP PLCC	40 52 44
70116 (V30)	8086 compatible; enhanced	16	8 or 10	DIP Ceramic DIP QFP PLCC	40 40 52 44
70116H (V30H)	Fully static; pin compatible with 80C86 enhanced microprocessor	16	10, 12, 16	DIP QFP PLCC	40 52 44
70208 (V40)	MS-DOS, V20 compatible CPU with peripherals	8/16	8 or 10	Ceramic PGA PLCC QFP	68 68 80
70208H (V40H)	Fully static; low power; 80C88 compatible CPU plus peripherals	8/16	10, 12, 16	Ceramic PGA PLCC QFP	68 68 80
70216 (V50)	MS-DOS, V30 compatible CPU with peripherals	16/16	8 or 10	PGA PLCC QFP	68 68 80
70216H (V50H)	Fully static; low power; 80C88 compatible CPU plus peripherals	16	10, 12, 16	Ceramic PGA PLCC QFP	68 68 80
70136 (V33)	Hardwired, enhanced V30	8 and 16 dynamic	12 or 16	PGA PLCC	68 68
70236 (V53)	V33 core-based; high-integration; DMA, serial I/O, interrupt controller, etc.	8 and 16 dynamic	10, 12, 16	Ceramic PGA QFP	132 120
70320 (V25)	MS-DOS compatible microcontroller; high- integration; DMA, serial I/O, interrupt controller, etc.	8/16	5 or 8	PLCC QFP	84 94
70330 (V35)	MS-DOS compatible microcontroller; high- integration; DMA, serial I/O, interrupt controller, etc.	16	8	PLCC QFP	84 94
70325 (V25 Plus)	MS-DOS compatible microcontroller; high- integration; high-speed DMA	8/16	8 or 10	PLCC QFP	84 94
70335 (V35 Plus)	MS-DOS compatible microcontroller; high- integration; high-speed DMA	16	8 or 10	PLCC QFP	84 94
70327 (V25 Software Guard)	MS-DOS compatible microcontroller; high- integration; software protection	8/16	8	PLCC QFP	84 94
70337 (V35 Software Guard)	MS-DOS compatible microcontroller; high- integration; software protection	16	8	PLCC QFP	84 94

### V-Series CMOS System Support Products

Device, μPD	Features	Data Bits	Clock (MHz)	Package †	Pins
71011	Clock Pulse Generator/Driver	_	20	DIP SOP	18 20
71037	Programmable DMA Controller	8	10	DIP QFP PLCC	40 40 44
71051	Serial Control Unit	8	8/10	DIP QFP PLCC	28 44 28
71054	Programmable Timer/Controller	8	8/10	DIP QFP PLCC	24 44 28
71055	Parallel Interface Unit	8	8/10	DIP QFP PLCC	40 44 44
71059	Interrupt Control Unit	8	8/10	DIP QFP PLCC	28 44 28
71071	DMA Controller	8/16	8/10	DIP Ceramic DIP QFP PLCC	48 48 52 52
71082	Transparent Latch	8	8	DIP SOP	20 20
71083	Transparent Latch	8	8	DIP SOP	20 20
71084	Clock Pulse Generator/Driver		25	DIP SOP	18 20
71086	Bus Buffer/Driver	8	8	DIP SOP	18 20
71087	Bus Buffer/Driver	8	8	DIP SOP	20 20
71088	System Bus Controller		8/10	DIP SOP	20 20
71101	Complex Peripheral Unit; serial, parallel, timer, interrupt	8	10	QFP	120
71641	Cache Memory Controller	8/16/32	25	PGA	132
72291	Floating Point Coprocessor for V33/V53	16	16	PGA	68
9335	Numeric Interface Adapter for V40/V50 ↔ i8087		8	DIP	20

Device	Name	Clock	Package	Pins
µPD30310 (V <sub>B</sub> 3000A)	RISC Microprocessor	25 MHz	PQFP	160
		25, 33 MHz	PPGA or CPGA	175
		40 MHz	CPGA	175
μΡD30311 (V <sub>B</sub> 3010A)	Floating-Point Processor	25 MHz	PQFP	160
		25, 33 MHz	PPGA or CPGA	84
		40 MHz	CPGA	84
µPD30361 (V <sub>B</sub> 3600)	RISC Microprocessor	25, 33 MHz	PPGA	175
		40 MHz	CPGA	175
µPD30362 (V <sub>B</sub> 3600)	RISC Microprocessor	25, 33 MHz	PPGA	175
	·	40 MHz	CPGA	175
μPD31311	Bus Interface Unit	25, 33 MHz	PPGA	208
μPD46710	16K x 10-Bit x 2 SRAM	Access time: 12, 15 20 ns	PLCC	52
μPD46741	8K x 20-Bit x 2 SRAM	Access time: 12, 15, 20 ns	PLCC	68
µPD30400 (V <sub>R</sub> 4000PC)	RISC Microprocessor	50, 66, 75 MHz	CPGA	179
µPD30401 (V <sub>R</sub> 4000SC)	RISC Microprocessor	50, 66, 75 MHz	CPGA or LGA	447
µPD30402 (V <sub>B</sub> 4000MC)	RISC Microprocessor	50, 66, 75 MHz	CPGA or LGA	447

NEC

## **RISC Microprocessors and Peripherals**

### **Communications Controllers**

Device, μPD	Name	Description	Maximum Data Rate	Package †	Pins
72001	CMOS, Advanced Multiprotocol Serial Communications Controller	Functional superset of 8530; 8086/V30 interface; two full-duplex serial channels; two DPLLs; two baud-rate generators per channel; loopback test mode; short frame and mark idle detection	2.5 Mb/s	DIP QFP PLCC	40 52 52
72002	CMOS, Advanced Multiprotocol Serial Communications Controller	Low-cost, single-channel version of 72001; software compatible; direct interface to 71071/ 8237 DMA controllers	2.5 Mb/s	DIP QFP PLCC	40 44 44
72103	CMOS, HDLC Controller	Single full-duplex serial channel; on-chip DMA controller	4 Mb/s	SDIP PLCC QFP	64 68 80

### **Graphics Controllers**

Device, μPD	Name	Description	Maximum Drawing Rate	Package †	Pins
7220A	High-Performance Graphics Display Controller	General-purpose, high-integration controller; hardwired support for lines, arc/circles, rectangles, and graphics characters; 1024x1024 pixel display with four planes	500 ns/dot	Ceramic DIP	40
72020	Graphics Display Controller	CMOS 7220A with 2M video memory; dual-port RAM control; write-masking on any bit; enhanced external sync	500 ns/dot	DIP QFP	40 52
72120	Advanced Graphics Display Controller	High-speed graphics operations including paint, area fill, slant, arbitrary angle rotate, up to 16x enlargement and reduction; dual-port RAM control; CMOS	500 ns/dot	PLCC QFP	84 94
72123	Advanced Graphics Display Controller II	Enhanced 72120; expanded command set; improved painting performance; laser printer interface controls; CMOS	400 ns/dot	PLCC QFP	84 94

#### Advanced Compression/Expansion Engine

Device, µPD	Name	Description	Package †	Pins
72185	Advanced Compression/	High-speed CCITT Group 3/4 bit-map image compression/expansion	SDIP	64
	Expansion Engine	(A4 test chart, 400 PPI x 400 LPI in under 1 second); 32K-pixel line	PLCC	68
	(ACEE)	length; 32-megabyte image memory; on-chip DMA and refresh timing generator; CMOS	QFP	80
72186	High-Speed Advanced Compression/Expansion Engine	High-speed upgrade of 72185 (A4 test chart, 400 PPI x 400 LPI in 0.5 second average); software compatible with 72185; separate image address and data buses	QFP	100



### **Floppy-Disk Controllers**

Device, μPD	Name	Description	Maximum Transfer Rate	Package †	Pins
765A/B	Floppy-Disk Controller	Industry-standard controller supporting IBM 3740 and IBM System 34 double-density format; enhanced 765B supports multitasking applications	500 kb/s	DIP	40
72064	Floppy-Disk Controller	CMOS; all features of 72068 with complete AT register set and 48-mA drivers. Pin compatible with WD 37C65/A/B but with higher performance DPLL and reliable multitasking operation	500 kb/s	PLCC QFP	44 52
72065/65B	CMOS Floppy-Disk Controller	100% 765A/B microcode compatible; compatible with 808x microprocessor families	500 kb/s	DIP PLCC QFP	40 44 52
72070	High-Capacity Universal Floppy-Disk Controller (UFDC)	Single-chip FDC solution for high-capacity FDDs of various types, conventional FDDs; DPLL; 1.25 Mb/s data rate; perpendicular recording format	24 MHz	QFP	64

#### **SCSI Controllers**

Device, μPD	Name	Description	Maximum Read/Write Clock	Package †	Pins
72111	Small Computer System Interface (SCSI) Controller	Selectable 8/16-bit data bus width; 16 high-level commands for reduced CPU load; single- command automatic execution; 4-Mb sync/ async; CMOS	16 MHz	SDIP PLCC QFP	64 68 74
72611	Small Computer System Interface-2 (SCSI-2) Controller	8/16/32-bit host data bus; supports fast SCSI, command queuing, single and automatic execution	20 MHz	QFP	100

#### **Digital Signal Processors**

Device, μPD	Description	Instruction Cycle (ns)	Instruction ROM (Bits)	Data ROM (Bits)	Data RAM (Bits)	Package †	Pine
7720A	16-bit fixed point DSP; NMOS	240	512 x 23	510 x 13	128 x 16	DIP	28
77C20A	16-bit fixed-point DSP; CMOS	244	512 x 23	510 x 13	128 x 16	DIP PLCC SOP PLCC	28 28 32 44
77P20	16-bit fixed-point DSP; NMOS	244	512 x 23 UVEPROM	510 x 13 UVEPROM	128 x 16	Cerdip	28
77C25	16-bit fixed-point DSP; CMOS	122/100	2048 x 24	1024 x 16	256 x 16	DIP SOP PLCC	28 32 44
77P25	16-bit fixed-point DSP; CMOS	122/100	2048 x 24 OTPROM	1024 x 16 OTPROM	256 x 16	DIP SOP PLCC	28 32 44
			2048 x 24 UVEPROM	1024 x 16 UVEPROM	256 x 16	Cerdip	28
77220	24-bit fixed-point DSP; CMOS	122/100	2048 x 32	1024 x 24	512 x 24	Ceramic PGA PLCC	68 68
77P220L	24-bit fixed-point DSP; CMOS	122/100	2048 x 32 OTPROM	1024 x 24 OTPROM	512 x 24	PLCC	68
77P220R	24-bit fixed-point DSP; CMOS	122/100	2048 x 32 UVEPROM	1024 x 24 UVEPROM	512 x 24	Ceramic PGA	68
77230AR	32-bit floating-point DSP; CMOS	150	2048 x 32	1024 x 32	1024 x 32	Ceramic PGA	68
77230AR-003	32-bit floating-point DSP; CMOS; standard library software	150	n/a	n/a	n/a	Ceramic PGA	68
77P230R	32-bit floating-point DSP; CMOS	150	2048 x 32 UVEPROM	1024 x 32 UVEPROM	1024 x 32	Ceramic PGA	68
77240	32-bit floating-point DSP; CMOS	90	64K x 32 external	n/a	16M x 32 external	Ceramic PGA	132
77810	16-bit fixed-point modem DSP; CMOS	181	2048 x 24	1024 x 16	256 x 16	Ceramic PGA PLCC	68 68
7281	Image pipelined processor; NMOS	5-MHz clock	n/a	n/a	512 x 18	Ceramic DIP	40
9305	Support device for µPD7281 processors; CMOS	10-MHz clock	n/a	n/a	n/a	Ceramic PGA	132

28

## **DSP and Speech Products**



#### Speech Processors

Device, μPD	Name	Technology	Bit Rate (kb/s)	Data ROM (Bits)	Package †	Pins
77C30	ADPCM Speech Encoder/Decoder	NMOS	32, 24		DIP PLCC	28 44
7755	ADPCM Speech Processor	CMOS	10-32	96K	DIP SOP	18 24
7756	ADPCM Speech Processor	CMOS	10-32	256K	DIP SOP	18 24
77P56	ADPCM Speech Processor	CMOS	10-32	256K OTPROM	DIP SOP	20 24
7757	ADPCM Speech Processor	CMOS	10-32	512K	DIP SOP	18 24
7758	ADPCM Speech Processor	CMOS	10-32	1M	DIP SOP	18 24
7759	ADPCM Speech Processor	CMOS	10-32	1024K External RAM	DIP QFP	40 52
77501	ADPCM Record and Playback Speech Processor	CMOS	12, 18, 24	16M DRAM 1M SRAM External RAM	QFP	80
77522	ADPCM Codec	CMOS	32	· · · · · · · · · · · · · · · · · · ·	SOP	28

### **V-Series Microprocessors**

Device (Note 1)	Full Emulator	Full Emulator Probe	Mini-IE Emulator	Mini-IE Probe	Evaluation Boards	EPROM Device	Relocatable Assembler (Note 11)	C Compiler (Note 12)
μPD70136GJ-12	IE-70136- A016	EP-70136L-A (Note 2)	IE-70136-PC	EP-70136L-PC (Note 2)	DDK-70136		RA70136	CC70136
μPD70136GJ-16	IE-70136- A016	EP-70136L-A (Note 2)	IE-70136-PC	EP-70136L-PC (Note 2)	DDK-70136		RA70136	CC70136
μPD70136L-16	IE-70136- A016	EP-70136L-A	IE-70136-PC	EP-70136L-PC	DDK-70136		RA70136	CC70136
μPD70136L-12	IE-70136- A016	EP-70136L-A	IE-70136-PC	EP-70136L-PC	DDK-70136		RA70136	CC70136
µPD70136R-12	IE-70136- A016	EP-70136L-A (Note 3)	IE-70136-PC	EP-70136L-PC (Note 3)	DDK-70136		RA70136	CC70136
μPD70136R-16	IE-70136- A016	EP-70136L-A (Note 3)	IE-70136-PC	EP-70136L-PC (Note 3)	DDK-70136	_	RA70136	CC70136
μPD70208GF-8	IE-70208- A010		EB-V40MINI- IE		EB-70208	—	RA70116	CC70116
μPD70208GF-10	IE-70208- A010		EB-V40MINI- IE		EB-70208		RA70116	CC70116
μPD70208L-8	IE-70208- A010	IE-70000 - 2958	EB-V40MINI- IE	ADAPT68PGA 68PLCC (Note 4)	EB-70208	_	RA70116	CC70116
μPD70208L-10	IE-70208- A010	IE-70000 - 2958	EB-V40MINI- IE	ADAPT68PGA 68PLCC (Note 4)	EB-70208	_	RA70116	CC70116
μPD70208R-8	IE-70208- A010	IE-70000- 2959	EB-V40MINI- IE	(Note 4)	EB-70208		RA70116	CC70116
μPD70208R-10	IE-70208- A010	IE-70000 - 2959	EB-V40MINI- IE	(Note 4)	EB-70208		RA70116	CC70116
µPD70216GF-8	IE-70216- A010	EP-70320J	EB-V50MINI- IE		EB70216		RA70116	CC70116
µPD70216GF-10	IE-70216- A010	EP-70320J	EB-V50MINI- IE		EB70216		RA70116	CC70116
μPD70216L-8	IE-70216- A010	IE-70000- 2958	EB-V50MINI- IE	ADAPT68PGA 68PLCC (Note 4)	EB70216	_	RA70116	CC70116
μPD70216L-10	IE-70216- A010	IE-70000- 2958	EB-V50MINI- IE	ADAPT68PGA 68PLCC (Note 4)	EB70216	_	RA70116	CC70116
μPD70216R-8	IE-70216- A010	IE-70000 - 2959	EB-V50MINI- IE	(Note 4)	EB70216		RA70116	CC70116
μPD70216R-10	IE-70216- A010	IE-70000 - 2959	EB-V50MINI- IE	(Note 4)	EB70216		RA70116	CC70116
µPD70236GD-10	IE-70236-BX	EV-9500GD- 120 (Note 16)			DDK-70236		RA70136	CC70136
µPD70236GD-12	IE-70236-BX	EV-9500GD- 120 (Note 16)	_		DDK-70236		RA70136	CC70136
μPD70236GD-16	IE-70236-BX	EV-9500GD- 120 (Note 16)			DDK-70236		RA70136	CC70136

# **Development Tools for Micro Products**



## V-Series Microprocessors (cont)

Device (Note 1)	Full Emulator	Full Emulator Probe	Mini-IE Emulator	Mini-IE Probe	Evaluation Boards	EPROM Device	Relocatable Assembler (Note 11)	C Compiler (Note 12)
µPD70236R-10	IE-70236-BX	(Note 15)			DDK-70236		RA70136	CC70136
µPD70236R-12	IE-70236-BX	(Note 15)			DDK-70236		RA70136	CC70136
µPD70236R-16	IE-70236-BX	(Note 15)			DDK-70236		RA70136	CC70136
μPD70320GJ	IE-70320- A008	EP-70320GJ (Note 5)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70320		RA70320	CC70116
μPD70320GJ-8	IE-70320 - A008	EP-70320GJ (Note 5)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70320		RA70320	CC70116
μPD70320L	IE-70320- A008	EP-70320L	EB-V25MINI- IE-P	(Note 7)	DDK-70320		RA70320	CC70116
µPD70320L-8	IE-70320- A008	EP-70320L	EB-V25MINI- IE-P	(Note 7)	DDK-70320		RA70320	CC70116
μPD70322GJ	IE-70320- A008	EV-9500GJ- 94 (Note 14)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70320	_	RA70320	CC70116
µPD70322GJ-8	IE-70320- A008	EP-70320GJ	EB-V25MINI- IE-P	EP-70320GJ	DDK-70320		RA70320	CC70116
µPD70322L	IE-70320- A008	(Note 13)	EB-V25MINI- IE-P	(Note 7)	DDK-70320	70P322K (Note 10)	RA70320	CC70116
μPD70322L-8	IE-70320- A008	(Note 13)	EB-V25MINI- IE-P	(Note 7)	DDK-70320	70P322K (Note 10)	RA70320	CC70116
μPD70325GJ-8	IE-70325-BX	EV-9500GJ- 94 (Note 14)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70325		RA70320	CC70116
μPD70325GJ-10	IE-70325-BX (Note 8)	EV-9500GJ- 94 (Note 14)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70325	_	RA70320	CC70116
μPD70325L-8	IE-70325-BX	(Note 13)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70325		RA70320	CC70116
µPD70325L-10	IE-70325-BX (Note 8)	(Note 13)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	DDK-70325		RA70320	CC70116
μPD70327GJ-8 (Note 9)	IE-70320- A008	EP-70320GJ (Note 5)	EB-V25MINI- IE-P	EP-70320GJ (Note 6)	_		RA70320	CC70116
μPD70327L-8 (Note 9)	IE-70230- A008	EP-70320L	EB-V25MINI- IE-P	(Note 7)			RA70320	CC70116
μPD70330GJ-8	IE-70330- A008	EP-70320G <b>J</b> (Note 5)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330		RA70320	CC70116
µPD70330L-8	IE-70330- A008	EP-70320L	EB-V35MINI- IE-P	(Note 7)	DDK-70330		RA70320	CC70116
μPD70332GJ-8	IE-70330 - A008	EP-70320GJ (Note 5)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330		RA70320	CC70116
µPD70332L-8	IE-70330 - A008	EP-70320L	EB-V35MINI- IE-P	(Note 7)	DDK-70330	70P322K (Note 10)	RA70320	CC70116
μPD70335GJ-8	IE-70335-BX	EV-9500GJ- 94 (Note 14)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330		RA70320	CC70116

#### V-Series Microprocessors (cont)

Device (Note 1)	Full Emulator	Full Emulator Probe	Mini-IE Emulator	Mini-IE Probe	Evaluation Boards	EPROM Device	Relocatable Assembler (Note 11)	C Compiler (Note 12)
μPD70335GJ-10	IE-70335-BX (Note 8)EV- 9500GJ-94 (Note 14)	EV-9500GJ- 94 (Note 14)	EP-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330	_	RA70320	CC70116
μPD70335L-8	IE-70335-BX	(Note 13)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330		RA70320	CC70116
μPD70335L-10	IE-70335-BX (Note 8)	(Note 13)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	DDK-70330		RA70320	CC70116
μPD70337GJ-8 (Note 9)	IE-70330- A008	EP-70320GJ (Note 5)	EB-V35MINI- IE-P	EP-70320GJ (Note 6)	_		RA70320	CC70116
μPD70337L-8 (Note 9)	IE-70330- A008	EP-70320L	EB-V35MINI- IE-P	(Note 7)			RA70320	CC70116

#### Notes:

1	(1)	)	P	а	с	k	а	a	e	s	

- GF 80-pin plastic QFP
- GJ 74-pin or 94-pin plastic QFP
- K 84-pin ceramic LCC with window
- L 68-pin or 84-pin plastic LCC
- R 68-pin PGA
- (2) The EP-70136GL-A and EP-70136L-PC contain both a 68-pin PLCC probe and an adapter which converts the 68-pin PLCC probes to a 74-pin QFP footprint.
- (3) 68-pin PGA parts are supported by using the EP-70136L-A PLCC probe or EP-70136L-PC PLCC probe, plus a PLCC socket with a PGA-pinout. A PLCC socket of this type is supplied with the EP-70136L-A.
- (4) The EB-V40 MINI-IE and EB-V50 MINI-IE support PGA packages directly; the ADAPT68PGA68PLCC adapter converts the PGApinout on the MINI-IE to a PLCC footprint. This adapter is supplied with the MINI-IE.
- (5) The EP-70320GJ is an adapter to the EP-70320L, which converts 84-pin PLCC probes to a 94-pin QFP footprint. For GJ parts, both the PLCC probe and the adapter are needed.
- (6) The EP-70320GJ adapter can be used to convert the supplied 84-pin PLCC cable of the EB-V25 MINI-IE-P or EB-V35 MINI-IE-P to a 94-pin QFP.
- (7) The EB-V25 MINI-IE-P and EB-V35 MINI-IE-P are supplied with an 84-pin PLCC cable.
- (8) Contact your local NEC Sales Office for the latest information on 10-MHz emulation.
- (9) Development for the µPD70327 or µPD70337 can be done using the appropriate µPD70320 or µPD70330 tools; however, debugging the programs in the Software Guard mode is not supported at this time.
- (10) The μPD70P322K EPROM device can be used for both μPD70322 and μPD70332 emulation. The μPD70P322K EPROM device can be programmed by using the PA-70P322L Programming Adapter and the PG-1500 EPROM Programmer.

(11)	The following rele	ocatable assemblers ar	e available:
()	RA70116-D52	For V20®/V30®/	(MS-DOS®)
	RA70116-VVT1	V40™/V50™	(VAX®/VMS®)
	RA70116-VXT1		(VAX/UNIX® 4.2 BSD or
			Últrix™)
	RA70136-D52	For V33™/V53™	(MS-DOS)
	RA70136-VVT1		(VAX/VMŚ)
	RA70136-VXT1		(VAX/UNIX 4.2 BSD or
			Últrix)
	RA70320-D52	For V25™/V35™	(MS-DOS)
	RA70320-VVT1		(VAX/VMŚ)
	RA70320-VXT1		(VAX/UNIX 4.2 BSD or
			Últrix)
(12)	The following C of	compilers are available:	
` '	CC70116-D52	For V20®/V30®/	(MS-DOS)
	CC70116-VVT1	V40 <sup>™</sup> /V50 <sup>™</sup>	(VAX/VMS)
	CC70116-VXT1		(VAX/UNIX 4.2 BSD or Ultrix)

Ultrix)

(MS-DOS)

(VAX/VMS)

(VAX/UNIX 4.2 BSD or

- (13) 84-pin PLCC probe shipped with IE-70325-BX and IE-70335-BX.
- (14) The EV-9500GJ-94 is an adapter that converts the 84-pin PLCC probe to a 94-pin QFP. Target sockets must also be purchased to mate to this adapter. Target sockets are sold in packs of five as part number EV-92006-94x5.
- (15) The IE-70236-BX is shipped with the 132-pin PGA probe.

For V33™/V53™

CC70136-D52

CC70136-VV T1

CC70136-VXT1

(16) The EV-9500GD-120 is an adapter that converts the 132-pin PGA probe to a 120-pin QFP. Target sockets must also be purchased to mate to this adapter. Target sockets are sold in packs of five as part number EV-9200GD-120. 1



## 75xx Series Single-Chip Microcomputers

Device (Note 1)	Emulator*	Add-on Board*	System Evaluation Board	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Absolute Assembler (Note 3)
μPD7502AGF-3B8	EVAKIT-7500B	EV-7514	 SE-7514-A			ASM75
μPD7503AGF-3B8	EVAKIT-7500B	EV-7514	SE-7514-A			ASM75
uPD7507BCU	EVAKIT-7500B					ASM75
μPD7507BGB-3B4	EVAKIT-7500B					ASM75
μPD7508BCU	EVAKIT-7500B					ASM75
μPD7508BGB-3B4	EVAKIT-7500B					ASM75
μPD7533C	EVAKIT-7500B	EV-7533		µPD75CG33E	·····	ASM75
μPD7533CU	EVAKIT-7500B	EV-7533				ASM75
, μPD7533G-22	EVAKIT-7500B	EV-7533				ASM75
μPD75CG33E	EVAKIT-7500B	EV-7533				ASM75
μPD7554CS	EVAKIT-7500B	EV-7554A	SE-7554-A	µPD75P54CS	PA-75P54CS	ASM75
μPD7554G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54G	PA-75P54CS	ASM75
μPD7554ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54CS	PA-75P54CS	ASM75
μPD7554AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P54G	PA-75P54CS	ASM75
μPD75P54CS	EVAKIT-7500B	EV-7554A				ASM75
μPD75P54G	EVAKIT-7500B	EV-7554A				ASM75
μPD7556CS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56CS	PA-75P56CS	ASM75
μPD7556G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56G	PA-75P56CS	ASM75
μPD7556ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56CS	PA-75P56CS	ASM75
μPD7556AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P56G	PA-75P56CS	ASM75
μPD75P56CS	EVAKIT-7500B	EV-7554A				ASM75
μPD75P56G	EVAKIT-7500B	EV-7554A				ASM75
µPD7564CS	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64CS	PA-75P54CS	ASM75
μPD7564G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64G	PA-75P54CS	ASM75
µPD7564ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	µPD75P64CS	PA-75P54CS	ASM75
μPD7564AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P64G	PA-75P54CS	ASM75
μPD75P64CS	EVAKIT-7500B	EV-7554A	_			ASM75
μPD75P64G	EVAKIT-7500B	EV-7554A				ASM75
μPD7566CS	EVAKIT-7500B	EV-7554A	SE-7554-A	µPD75P66CS	PA-75P56CS	ASM75
μPD7566G	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P66G	PA-75P56CS	ASM75
µPD7566ACS	EVAKIT-7500B	EV-7554A	SE-7554-A	µPD75P66CS	PA-75P56CS	ASM75
μPD7566AG	EVAKIT-7500B	EV-7554A	SE-7554-A	μPD75P66G	PA-75P56CS	ASM75

#### 75xx Series Single-Chip Microcomputers (cont)

Device (Note 1)	Emulator*	Add-on Board*	System Evaluation Board	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Absolute Assembler (Note 3)
µPD75P66CS	EVAKIT-7500B	EV-7554A		_		ASM75
µPD75P66G	EVAKIT-7500B	EV-7554A				ASM75

#### Notes:

(1)	Packages:	
	C	42-pin plastic DIP (µPD7533)
	CS	20-pin plastic shrink DIP
		(µPD7554/54A/P54/64/64A/P64)
		24-pin plastic shrink DIP
		(µPD7556/56A/P56/66/66A/P66)
	CU	40-pin plastic shrink DIP (µPD7507B/08B)
		42-pin plastic shrink DIP (µPD7533)
	E	42-pin ceramic piggy-back DIP (µPD7533)
	G	20-pin plastic SO (µPD7554/54A/P54/64/64A/P64)
		24-pin plastic SO (µPD7556/56A/P56/66/66A/P66)
	G-22	44-pin plastic QFP (1.45 mm thick)
	GB-3B4	44-pin plastic QFP (2.7 mm thick)
	GF-3B8	64-pin plastic QFP (2.7 mm thick)

- (2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the OTP device.
- (3) The ASM75 Absolute Assembler is provided to run under the MS-DOS<sup>®</sup> operating system. (ASM75-D52).



## 75xxx Series Single-Chip Microcomputers

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μPD75004CU	IE-75000-R	EP-75008CU-R		µPD75P008CU	RA75X	ST75X
 μPD75004GB-3B4	IE-75000-R	EP-75008GB-R	EV-9200G-44	μPD75P008GB	RA75X	ST75X
μPD75006CU	IE-75000-R	EP-75008CU-R		μPD75P008CU	RA75X	ST75X
μPD75006GB-3B4	IE-75000-R	EP-75008GB-R	EV-9200G-44	μPD75P008GB	RA75X	ST75X
μPD75008CU	IE-75000-R	EP-75008CU-R		μPD75P008CU	RA75X	ST75X
μPD75008GB-3B4	IE-75000-R	EP-75008GB-R	EV-9200G-44	µPD75P008GB	RA75X	ST75X
μPD75P008CU	IE-75000-R	EP-75008CU-R			RA75X	ST75X
μPD75P008GB	IE-75000-R	EP-75008GB-R	EV-9200G-44		RA75X	ST75X
μPD75028CW	IE-75000-R	EP-75028CW-R		μPD75P036CW	RA75X	ST75X
μPD75028GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64	µPD75P036GC	RA75X	ST75X
μPD75P036CW	IE-75000-R	EP-75028CW-R			RA75X	ST75X
μPD75P036GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64		RA75X	ST75X
μPD75048CW	IE-75000-R	EP-75028CW-R		μPD75P048CW	RA75X	ST75X
μPD75048GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64	μPD75P048GC	RA75X	ST75X
μPD75P048CW	IE-75000-R	EP-75028CW-R	_		RA75X	ST75X
μPD75P048GC-AB8	IE-75000-R	EP-75028GC-R	EV-9200GC-64		RA75X	ST75X
μPD75104CW	IE-75000 -R	EP-75108CW-R		μPD75P108CW/ DW/BCW μPD75P116CW	RA75X	ST75X
μPD75104G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G μPD75P116GF	RA75X	ST75X
μPD75104GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G/BGF μPD75P116GF	RA75X	ST75X
μPD75104AGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64		RA75X	ST75X
μPD75106CW	IE-75000-R	EP-75108CW-R		μΡD75Ρ108CW/ DW/BCW μΡD75Ρ116CW	RA75X	ST75X
μPD75106G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G μPD75P116GF	RA75X	ST75X
μPD75106GF-3BE	E-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G/BGF μPD75P116GF	RA75X	ST75X
μPD75108CW	IE-75000-R	EP-75108CW-R	_	μPD75P108CW/ DW/BCW μPD75P116CW	RA75X	ST75X
μPD75108G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G μPD75P116GF	RA75X	ST75X
µPD75108GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P108G/BGF μPD75P116GF	RA75X	ST75X
μPD75108AG-22	IE-75000-R	EP-75108AGC-R	EV-9200GC-64		RA75X	ST75X
μPD75108AGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64		RA75X	ST75X
μPD75108FGF-3BE	IE-7500-R	EP-75108GF-R	EV-9200G-64	μPD75P108BGF μPD75P116GF	RA75X	ST75X
μPD75P108BCW	IE-75000-R	EP-75108CW-R			RA75X	ST75X
μPD75P108BGF	IE-75000-R	EP-75108GF-R	EV-9200G-64		RA75X	ST75X

## 75xxx Series Single-Chip Microcomputers (cont)

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μPD75P108CW	IE-75000-R	EP-75108CW-R				ST75X
μPD75P108DW	IE-75000-R	EP-75108CW-R			RA75X	ST75X
μPD75P108G-1B	IE-75000-R	EP-75108GF-R	EV-9200G-64		RA75X	ST75X
μPD75112CW	IE-75000-R	EP-75108CW-R		μPD75P116CW	RA75X	ST75X
μPD75112GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75112FGF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75116CW	IE-75000-R	EP-75108CW-R		μPD75P116CW	RA75X	ST75X
μPD75116GF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75116FGF-3BE	IE-75000-R	EP-75108GF-R	EV-9200G-64	μPD75P116GF	RA75X	ST75X
μPD75P116CW	IE-75000-R	EP-75108CW-R			RA75X	ST75X
μPD75P116GF	IE-75000-R	EP-75108GF-R	EV-9200G-64		RA75X	ST75X
μPD75116HGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	µPD75P117HGC	RA75X	ST75X
μPD75117HGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64	µPD75P117HGC	RA75X	ST75X
µPD75P117HGC-AB8	IE-75000-R	EP-75108AGC-R	EV-9200GC-64		RA75X	ST75X
µPD75206CW	IE-75000-R	EP-75216ACW-R		µPD75P216ACW	RA75X	ST75X
μPD75206G-1B	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
µPD75206GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
μPD75208CW	IE-75000-R	EP-75216ACW-R		µPD75P216ACW	RA75X	ST75X
μPD75208G-1B	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
µPD75208GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
µPD75212ACW	IE-75000-R	EP-75216ACW-R		µPD75P216ACW	RA75X	ST75X
µPD75212AGF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
µPD75216ACW	IE-75000-R	EP-75216ACW-R		µPD75P216ACW	RA75X	ST75X
μPD75216AGF	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
µPD75P216ACW	IE-75000-R	EP-75216ACW-R		µPD75P216ACW	RA75X	ST75X
µPD75217CW	IE-75000-R	EP-75216ACW-R		µPD75P218CW	RA75X	ST75X
μPD75217GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	µPD75P218GF/KB	RA75X	ST75X
µPD75218CW	IE-75000-R	EP-75216ACW-R		µPD75P218CW	RA75X	ST75X
μPD75218GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64	µPD75P218GF/KB	RA75X	ST75X
µPD75P218CW	IE-75000-R	EP-75216ACW-R			RA75X	ST75X
µPD75P218GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
μPD75P218KB	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
µPD75236GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	$\mu$ PD75P238GJ/KF	RA75X	ST75X
μPD75237GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	µPD75P238GJ/KF	RA75X	ST75X
μPD75238GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94	µPD75P238GJ/KF	RA75X	ST75X
μPD75P238GJ-5BG	IE-75000-R	EP-75238GJ-R	EV-9200G-94		RA75X	ST75X
μPD75P238KF	IE-75000-R	EP-75238GJ-R	EV-9200G-94		RA75X	ST75X
μPD75268CW	IE-75000-R	EP-75216ACW-R		µPD75P216ACW	RA75X	ST75X
μPD75268GF-3BE	IE-75000-R	EP-75216AGF-R	EV-9200G-64		RA75X	ST75X
μPD75304GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	µPD75P308GF/K	RA75X	ST75X



#### 75xxx Series Single-Chip Microcomputers (cont)

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μPD75306GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μPD75P308GF/K	RA75X	ST75X
µPD75308GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	µPD75P308GF/K	RA75X	ST75X
µPD75308BGF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	µPDP316AGF/AK	RA75X	ST75X
μPD75P308GF	IE-75000-R	EP-75308GF-R	EV-9200G-80	s	RA75X	ST75X
μPD75P308K	IE-75000-R	EP-75308GF-R	EV-9200G-80		RA75X	ST75X
µPD75312GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μPD75P316GF/ AGF/AK	RA75X	ST75X
μPD75316GF-3B9	IE-75000-R	EP-75308GF-R	EV-9200G-80	μPD75P316GF/ AGF/AK	RA75X	ST75X
µPD75P316GF	IE-75000-R	EP-75308GF-R	EV-9200G-80		RA75X	ST75X
μPD75P316AGF	IE-75000-R	EP-75308GF-R	EV-9200G-80		RA75X	ST75X
μPD75P316AK	IE-75000-R	EP-75308GF-R	EV-9200G-80		RA75X	ST75X
µPD75328GC-3B9	IE-75000-R	EP-75328GC-R	EV-9200GC-80	µPD75P328GC	RA75X	ST75X
µPD75P328GC-3B9	IE-75000-R	EP-75328GC-R	EV-9200GC-80		RA75X	ST75X
µPD75336GC-389	IE-75000-R	EP-75336GC-R	EV-9200GC-80	µPD75P336GC	RA75X	ST75X
µPD75P336GC-3B9	IE-75000-R	EP-75336GC-R	EV-9200GC-80		RA75X	ST75X
μPD75348GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	µPD75P618GF	RA75X	ST75X
μPD75352GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	μPD75P618GF	RA75X	ST75X
μPD75402AC	IE-75000-R	EP-75402C-R		µPD75P402C	RA75X	ST75X
μPD75402ACT	IE-75000-R	EP-75402C-R		µPD75P402CT	RA75X	ST75X
μPD75402AGB-3B4	IE-75000-R	EP-75402GB-R	EV-9200G-44	µPD75P402GB	RA75X	ST75X
μPD75P402C	IE-75000-R	EP-75402C-R			RA75X	ST75X
μPD75P402CT	IE-75000-R	EP-75402C-R			RA75X	ST75X
μPD75P402GB-3B4	IE-75000-R	EP-75402GB-R	EV-9200G-44		RA75X	ST75X
μPD75512GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	µPD75P516GF/K	RA75X	ST75X
μPD75516GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	µPD75P516GF/K	RA75X	ST75X
µPD75P516GF	IE-75000-R	EP-75516GF-R	EV-9200G-80		RA75X	ST75X
μPD75P516K	IE-75000-R	EP-75516GF-R	EV-9200G-80			
μPD75517GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	µPD75P518GF/K	RA75X	ST75X
μPD75518GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80	µPD75P518GF/K	RA75X	ST75X
µPD75P518GF-3B9	IE-75000-R	EP-75516GF-R	EV-9200G-80		RA75X	ST75X
μPD75P518K	IE-75000-R	EP-75516GF-R	EV-9200G-80		RA75X	ST75X

#### 75xxx Series Single-Chip Microcomputers (cont)

Device (Note 5)	Emulator*	Emulation Probe*	Optional Socket Adapter (Note 1)	EPROM/OTP Device (Note 2)	Relocatable Assembler (Note 3)	Structured Assembler (Note 4)
μPD75616GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	µPD75P618GF	RA75X	ST75X
μPD75617GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100	µPD75P618GF	RA75X	ST75X
μPD75P618GF-3BA	IE-75001-R	EP-75617GF-R	EV-9200G-100		RA75X	ST75X

#### Notes:

(1) The EV-9200G-XX is an LCC socket with the footprint of the flat package. One unit is supp lied with the probe. Additional units are available as replacement parts in sets of five.

- (2) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate socket adapter.
- (3) The RA75X relocatable assembler package is provided for the following operating system: RA75X-D52 (MS-DOS<sup>®</sup>)
- (4) The ST75X structured assembler preprocessor is provided with RA75X.
- (5) Packages:
  - С 28-pin plastic DIP СТ 28-pin plastic shrink DIP сu 42-pin plastic shrink DIP CW 64-pin plastic shrink DIP DW 64-pin ceramic shrink DIP with window G-1B 64-pin plastic QFP (2.05 mm thick) G-22 64-pin plastic QFP (1.55 mm thick) GB-3B4 44-pin plastic QFP GC-AB8 64-pin plastic QFP (2.55 mm thick) GC-3B9 80-pin plastic QFP GF-3BA 100-pin plastic QFP 64-pin plastic QFP (2.77 mm thick) GF-3BE GF-3B9 80-pin plastic QFP GJ-5BGK 94-pin plastic QFP KB 64-pin ceramic LCC KF 94-pin ceramic LCC
- \* Required tools.



## 78xx Series Single-Chip Microcomputers

Device (Note 1) †	Emulator*	Emulation Probe*	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Relocatable Assembler (Note 8)	C Compiler (Note 8)
µPD78C10ACW	IE-78C11-M	EV-9001-64 (Note 3)	_		RA87	CC87
μPD78C10AGQ36	IE-78C11-M	(Note 4)			RA87	CC87
µPD78C10AGF	IE-78C11-M	(Note 5)			RA87	CC87
µPD78C10AL	IE-78C11-M	(Note 7)			RA87	CC87
µPD78C11ACW	IE-78C11-M	EV-9001-64 (Note 3)	µPD78CP14CW/DW (Note 6)	PA-78CP14CW	RA87	CC87
μPD78C11AGQ-36	IE-78C11-M	(Note 4)	μPD78CP14G36/R (Note 6)	PA-78CP14GQ	RA87	CC87
µPD78C11AGF-3BE	IE-78C11-M	(Note 5)	μPD78CP14GF (Note 6)	PA-78CP14GF	RA87	CC87
μPD78C11AL	IE-78C11-M	(Note 7)	μPD78CP14L (Note 6)	PA-78CP14L	RA87	CC87
μPD78C12ACW	IE-78C11-M	EV-9001-64 (Note 3)	µPD78CP14CW/DW (Note 6)	PA-78CP14CW	RA87	CC87
µPD78C12AGQ	IE-78C11-M	(Note 4)	μPD78CP14G36/R (Note 6)	PA-78CP14GQ	RA87	CC87
µPD78C12AGF	IE-78C11-M	(Note 5)	μPD78CP14GF (Note 6)	PA-78CP14GF	RA87	CC87
μPD78C12AL	IE-78C11-M	(Note 7)	μPD78CP14L (Note 6)	PA-78CP14L	RA87	CC87
μPD78C14CW	IE-78C11-M	EV-9001-64 (Note 3)	µPD78CP14CW/DW	PA-78CP14CW	RA87	CC87
μPD78C14G-36	IE-78C11-M	(Note 4)	μPD78CP14G36/R μPD78CG14E	PA-78CP14GQ 	RA87	CC87
μPD78C14G-1B	IE-78C11-M	(Note 5)	µPD78CP14GF	PA-78CP14GF	RA87	CC87
μPD78C14GF	IE-78C11-M	(Note 5)	µPD78CP14GF	PA-78CP14GF	RA87	CC87
μPD78C14L	IE-78C11-M	(Note 7)	µPD78CP14L	PA-78CP14L	RA87	CC87
µPD78C14AG-AB8	IE-78C11-M	(Note 5)			RA87	CC87
µPD78CP14CW	IE-78C11-M	EV-9001-64 (Note 3)		PA-78CP14CW	RA87	CC87
µPD78CP14DW	IE-78C11-M	EV-9001-64 (Note 3)		PA-78CP14CW	RA87	CC87
µPD78CP14G36	IE-78C11-M	(Note 4)		PA-78CP14GQ	RA87	CC87
µPD78CP14GF	IE-78C11-M	(Note 5)		PA-78CP14GF	RA87	CC87
µPD78CP14L	IE-78C11-M	(Note 7)		PA-78CP14L	RA87	CC87
µPD78CP14R	IE-78C11-M	(Note 4)		PA-78CP14GQ	RA87	CC87
μPD78C17CW	IE-78C11-M	EV-9001-64 (Note 3)			RA87	CC87
µPD78C17GQ36	IE-78C11-M	(Note 4)			RA87	CC87
µPD78C17GF	IE-78C11-M	(Note 5)			RA87	CC87
μPD78C18CW	IE-78C11-M	EV-9001-64 (Note 3)	μPD78CP18CW (Note 6)	PA-78CP14CW	RA87	CC87
μPD78C18GQ	IE-78C11-M	(Note 4)	µPD78CP18GQ (Note 6)	PA-78CP14GQ	RA87	CC87

#### 78xx Series Single-Chip Microcomputers (cont)

Device (Note 1) †	Emulator*	Emulation Probe*	EPROM/OTP Device	PG-1500 Adapter (Note 2)	Relocatable Assembler (Note 8)	C Compiler (Note 8)
μPD78C18GF	IE-78C11-M	(Note 5)	μΡD78CP18GF (Note 6)	PA-78CP14GF	RA87	CC87
			μΡD78CP18KB (Note 6)	PA-78CP14KB		
µPD78CP18CW	IE-78C11-M	EV-9001-64 (Note 3)		PA-78CP14CW	RA87	CC87
µPD78CP18GQ	IE-78C11-M	(Note 4)		PA-78CP14GQ	RA87	CC87
µPD78CP18GF	IE-78C11-M	(Note 5)		PA-78CP14GF	RA87	CC87
µPD78CP18KB	IE-78C11-M	(Note 5)	_	PA-78CP14KB	RA87	CC87

\* Required tools

† For all μPD78C1x devices, you may use the DDK-78C10 for evaluation purposes.

Notes:

#### (1) Packages:

cw	64-pin plastic shrink DIP
DW	64-pin ceramic shrink DIP with window
G-1B	64-pin plastic QFP (resin thickness 2.05 mm)
G-36	64-pin plastic QUIP
G-AB8	64-pin plastic QFP (interpin pitch 0.8 mm)
GF-3BE	64-pin plastic QFP (resin thickness 2.7 mm)
GQ-36	64-pin plastic QUIP
KB	64-pin ceramic LCC with window
L	68-pin PLCC
R	64-pin ceramic QUIP with window

- (2) By using the specified adapter, the PG-1500 EPROM programmer can be used to program the EPROM/OTP device.
- (3) 64-pin shrink DIP adapter which plugs into the EP-7811HGQ emulation probe supplied with each IE.
- (4) The emulation probe for the 64-pin QUIP package (EP-7811HGQ) is supplied with the IE.
- (5) No emulation probe available.
- (6) The μPD78CP14/CP18 EPROM/OTP devices do not have pull-up resistors on ports A, B, and C.
- (7) The optional AS-QIP-PCC-D781X QUIP-to-PLCC adapter can be used with the EP-7811HGQ emulation probe supplied with each IE.
- (8) The following relocatable assemblers and C compilers are available:

RA87-D52 RA87-VVT1	(MS-DOS®) (VAX®/VMS®)	Relocatable assem- blers for 78xx series
CCMSD-15DD-87 CCMSD-15DD-87-16	(MS-DOS) (MS-DOS; extended memory)	C Compilers for 78xx Series
CCVMS-0T16-87 CCUNX-0T16-87	(VAX/VMS) (VAX/UNIX®; 4.2 BSD or Ultrix™)	



# K2 (µPD782xx) Series Single-Chip Microcomputers

Device (Notes 1, 2)	Evaluation Board (Note 3)	Low-End Emulator	Emulation System	Emulation Probe (Note 4)	Optional Socket Adapter (Note 5)	EPROM/OTP Device (Note 6)
µPD78212CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R		µPD78P214CW/DW
µPD78212GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	µPD78P214GC
μPD78212GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	μPD78P214GJ
µPD78212GQ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R		µPD78P214GQ
µPD78212L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R		µPD78P214L
µPD78213CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R		
µPD78213GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	
μPD78213GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	
µPD78213G36	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R		
μPD78213L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R		
μPD78214CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R		µPD78P214CW/DW
µPD78214GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	μPD78P214GC
μPD78214GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	μPD78P214GJ
μPD78214G36	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R		µPD78P214GQ
μPD78214L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R		μPD78P214L
μPD78P214CW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R		
μPD78P214DW	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240CW-R		
μPD78P214GC	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	
μPD78P214GJ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GJ-R	EV-9200G-74	
μPD78P214GQ	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240GQ-R		
μPD78P214L	DDB-78K2-21X	EB-78210-PC	IE-78240-R	EP-78240LP-R		
µPD78217ACW		EB-78240-PC	IE-78240-R	EP-78240CW-R		µPD78P218ACW/DW
μPD78217AGC		EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	μPD78P218AGC
µPD78218ACW		EB-78240-PC	IE-78240-R	EP-78240CW-R		µPD78P218ACW/DW
µPD78218AGC	. <del></del>	EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	µPD78P218AGC
µPD78P218ACW		EB-78240-PC	IE-78240-R	EP-78240CW-R		
µPD78P218ADW		EB-78240-PC	IE-78240-R	EP-78240CW-R		
µPD78P218AGC		EP-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	
µPD78220GJ	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	
μPD78220L	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230LQ-R		
µPD78224GJ	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	μPD78P224GJ
μPD78224L	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230LQ-R		µPD78P224L
μPD78P224GJ	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	
µPD78P224L	DDB-78K2-22X	EB-78220-PC	IE-78230-R	EP-78230LQ-R		
μPD78233GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	
μPD78233GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	
μPD78233LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R		
µPD78234GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	µPD78P238GC
μPD78234GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	µPD78P238GJ/KF
μPD78234LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R		µPD78P238LQ

#### K2 (µPD782xx) Series Single-Chip Microcomputers (cont)

Device (Notes 1, 2)	Evaluation Board (Note 3)	Low-End Emulator	Emulation System	Emulation Probe (Note 4)	Optional Socket Adapter (Note 5)	EPROM/OTP Device (Note 6)
µPD78237GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	
µPD78237GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	
µPD78237LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R		
µPD78238GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	µPD78P238GC
μPD78238GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	µPD78P238GJ/KF
µPD78238LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R		µPD78P238LQ
µPD78P238GC	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GC-R	EV-9200GC-80	
μPD78P238GJ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	
µPD78P238KF	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230GJ-R	EV-9200G-94	
µPD78P238LQ	DDB-78K2-23X	EB-78230-PC	IE-78230-R	EP-78230LQ-R		
µPD78243CW		EB-78240-PC	IE-78240-R	EP-78240CW-R		
μPD78243GC- AB8		EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	
µPD78244CW		EB-78240-PC	IE-78240-R	EP-78240CW-R		
µPD78244GC		EB-78240-PC	IE-78240-R	EP-78240GC-R	EV-9200GC-64	

#### Notes:

ST78K2 Structured Assembler Preprocessor: provided with RA78K2

CC78K2 C-Compiler package: CC78K2-D52 (MS-DOS)

(2) Packages:

CW	64-pin plastic shrink DIP
DW	64-pin ceramic shrink DIP with window
G36	64-pin plastic QUIP (µPD78213/214)
60	64-pip plastic OEP

G	0	64-pill plastic GFF
		(µPD78212/213/214/P214/217A/218A/P218A/244)
G	С	80-pin plastic QFP (µPD78233/234/237/238/P238)
G	C-AB8	64-pin plastic QFP
G	J	94-pin plastic QFP (µPD78220/224/P224/233/234/
		237/238/P238)
G	J	74-pin plastic QFP (µPD78212/213/214/P214)
G	Q	64-pin plastic QUIP (µPD78212/P214)
ĸ	F	94-pin ceramic LCC with window
L		68-pin PLCC (µPD78213/214/P214L)

- 68-pin PLCC (µPD/8213/214/P214L)
- 84-pin PLCC (μPD78220/224/P224L)
- LQ 84-pin PLCC

- (3) The DDB-78K2-2xx Evaluation Board is shipped with the RA78K2 Relocatable Assembler Package and the ST78K2 Structured Assembler Preprocessor.
- (4) This emulation probe can be used with both the EB-782xx-PC low-end emulator and the IE-782xx-R emulation system.
- (5) The EV-9200Gx-YY is an LCC socket with the footprint of the flat package. One unit is supplied with the probe. Additional units are available as replacement parts in sets of five.
- (6) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate programming adapter.

MS-DOS is a registered trademark of Microsoft Corporation.

The following software packages are available for the K2 Series. RA78K2 Relocatable Assembler Package: RA78K2-D52 (MS-DOS<sup>®</sup>)



# K3 (µPD783xx) Series Single-Chip Microcomputers

Device (Notes 1, 2)	Evaluation Board (Note 3)	Emulation System	Emulation Probe	Optional Socket Adapter (Note 4)	EPROM/OTP Device (Note 5)
µPD78310ACW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)		·
μPD78310AGF3BE	DDK-78310A	IE-78310A-R	EP-78310GF	EV-9200G-64	
µPD78310AGQ-36	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)		
μPD78310AL	DDK-78310A	IE-78310A-R	EP-78310L		
μPD78312ACW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)		µPD78P312ACW/DW
μPD78312AGF	DDK-78310A	IE-78310A-R	EP-78310GF	EV-9200G-64	µPD78P312AGF
μPD78312AGQ	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)		µPD78P312AGQ/RQ
μPD78312AL	DDK-78310A	IE-78310A-R	EP-78310L		µPD78P312AL
μPD78P312ACW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)		-
μPD78P312ADW	DDK-78310A	IE-78310A-R	EP-78310CW (Note 6)		
µPD78P312AGF	DDK-78310A	IE-78310A-R	EP-78310GF	EV-9200G-64	
µPD78P312AGQ-36	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)		
μPD78P312AL	DDK-78310A	IE-78310A-R	EP-78310L		
µPD78P312ARQ	DDK-78310A	IE-78310A-R	EP-78310GQ (Note 7)		
μPD78320GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	
µPD78320L	EB-78320-PC	IE-78327-R	EP-78320L-R		
μPD78322GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	µPD78P322GJ/KD
μPD78322L	EB-78320-PC	IE-78327-R	EP-78320L-R		µPD78P322L/KC
μPD78P322GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	·
μPD78P322KC	EB-78320-PC	IE-78327-R	EP-78320L-R		
µPD78P322KD	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	
µPD78P322L	EB-78320-PC	IE-78327-R	EP-78320L-R		<del></del> ,
μPD78323GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	
μPD78323LP	EB-78320'PC	IE-78327-R	EP-78320L-R		,
μPD78324GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	µPD78P324GJ/KD
μPD78324LP	EB-78320-PC	IE-78327-R	EP-78320L-R		µPD78P324LP/KC
μPD78P324GJ	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	
μPD78P324KC	EB-78320-PC	IE-70327-R	EP-78320L-R		
μPD78P324KD	EB-78320-PC	IE-78327-R	EP-78320GJ-R	EV-9200G-74	
μPD78P324LP	EB-78320-PC	IE-78327-R	EP-78320L-R	. —	
µPD78327CW	EB-78327-PC	IE-78327-R	EP-78327CW-R	· · · · · · · · · · · · · · · · · · ·	
µPD78327GF	EB-78327-PC	IE-78327-R	EP-78327GF-R	EV-9200G-64	
µPD78328CW	EB-78327-PC	IE-78327-R	EP-78327CW-R	<u> </u>	µPD78P328CW/DW
µPD78328GF	EB-78327-PC	IE-78327-R	EP-78327GF-R	EV-9200G-64	µPD78P328GF
µPD78P328CW	EB-78327-PC	IE-78327-R	EP-78327CW-R		
µPD78P328DW	EB-78327-PC	IE-78327-R	EP-78327CW-R		
µPD78P328GF	EB-78327-PC	IE-78327-R	EP-78327GF-R	EV-9200G-64	
μPD78330GJ	EB-78330-PC	IE-78330-R	EP-78330GJ-R	EV-9200G-94	
μPD78330LQ	EB-78330-PC	IE-78330-R	EP-78330LQ-R		
μPD78334GJ	EB-78330-PC	IE-78330-R	EP-78330GJ-R	EV-9200G-94	μPD78P334GJ

## K3 (µPD783xx) Series Single-Chip Microcomputers (cont)

Device (Notes 1, 2)	Evaluation Board (Note 3)	Emulation System	Emulation Probe	Optional Socket Adapter (Note 4)	EPROM/OTP Device (Note 5)
μPD78334LQ	EB-78330-PC	IE-78330-R	EP-78330LQ-R		µPD78P334LQ/KE
μPD78P334GJ	EB-78330-PC	IE-78330-R	EP-78330GJ-R	EV-9200G-94	
μPD78P334KE	EB-78330-PC	IE-78330-R	EP-78330LQ-R		
μPD78P334LQ	EB-78330-PC	IE-78330-R	EP-78330LQ-R	<u> </u>	
µPD78350GC	EB-78350-PC	IE-78350-R	EP-78240GC-R	EV-9200GC-64	µPD78P352GC
µPD78P352GC	EB-78350-PC	IE-78350-R	EP-78240GC-R	EV-9200GC-64	

#### Notes:

- The following software packages are available for the K3 series: RA78K3 Relocatable Assembler Package: RA78K3-D52 (MS-DOS<sup>®</sup>)
  - ST78K3 Structured Assembler Preprocessor: provided with RA78K3

CC78K3 C-Compiler Package: CC78K3-D52 (MS-DOS)

#### (2) Packages:

CW	64-pin plastic shrink DIP
DW	64-pin ceramic shrink DIP with window
GC-3BE	64-pin plastic QFP (14 x 14 mm)
GF-3BE	64-pin plastic QFP (14 x 20 mm)
GJ-5BG	94-pin plastic QFP
GJ-5BJ	74-pin plastic QFP (20 mm x 20 mm)
GQ-36	64-pin plastic QUIP
KC	68-pin ceramic LCC with window
KD	74-pin ceramic LCC with window
KE	84-pin ceramic LCC with window
L	44-pin PLCC (μPD71P301L)
	68-pin PLCC
	(μPD78310A/312A/P312AL, μPD78320/322L)
LP	68-pin PLCC
LQ	84-pin PLCC
RQ	64-pin ceramic QUIP with window

- (3) Evaluation boards are shipped with the RA78K3 Relocatable Assembler Package and the ST78K3 Structured Assembler Preprocessor.
- (4) The EV-9200G-xx is an LCC socket with the footprint of the flat package. One unit is supplied with the probe. Additional units are available as replacement parts in sets of five.
- (5) All EPROM/OTP devices can be programmed using the NEC PG-1500. Refer to the PG-1500 Programming Socket Adapter Selection Guide for the appropriate programming adapter.
- (6) The emulation probe for the 64-pin shrink DIP package (EP-78310CW) is supplied with the IE.
- (7) The emulation probe for the 64-pin QUIP package (EP-78310GQ) is supplied with the IE.

MS-DOS is a registered trademark of Microsoft Corporation.

# **Development Tools for Micro Products**



# **DSP and Speech Products**

Device (Note 6)	Emulator	Evaluation Board	Assembler (Note 1)	Simulator (Note 2)	EPROM/OTP Device	PG-1500 Adapter (Note 3)
μPD77P20D	EVAKIT-7720B		ASM77	SM77C25		
μPD77C20AC	EVAKIT-77C25		ASM77	SM77C25	μPD77P20D	(Note 5)
µPD77C20AGW	EVAKIT-77C25		ASM77	SM77C25	μPD77P20D	
µPD77C20AL	EVAKIT-77C25		ASM77	SM77C25		
µPD77C20ALK	EVAKIT-77C25	·	ASM77	SM77C25		
µPD77220L	EVAKIT-77230		RA77230	SM77230, SIM77230		
μPD77220R	EVAKIT-77230	DDK-77220 (Note 7)	RA77230	SM77230, SIM77230	μPD77P220R (EPROM) μPD77P220L (OTP)	PA-77P230R
µPD77P220L	EVAKIT-77230		RA77230	SM77230 SIM77230	_	PA-77P220L
µPD77P220R	EVAKIT-77230	DDK-77220 (Note 7)	RA77230	SM77230, SIM77230	_	PA-77P230R
μPD77230AR	EVAKIT-77230		RA77230	SM77230, SIM77230	µPD77P230R	PA-77P230R
µPD77230AR-003	EVAKIT-77230		RA77230	SM77230, SIM77230	µPD77P230R	PA-77P230R
μPD77P230AR	EVAKIT-77230	_	RA77230	SM77230, SIM77230	µPD77P230R	PA-77P230R
μPD77240R	IE-77240	IE-77240	RA77240	SIM77240		
µPD77C25C	EVAKIT-77C25		RA77C25	SM77C25	μPD77P25C/D	PA-77P25C
μPD77C25GW	EVAKIT-77C25		RA77C25	SM77C25	µPD77P25GW	
μPD77C25L	EVAKIT-77C25		RA77C25	SM77C25	μPD77P25L	PA-77P25L
µPD77P25C	EVAKIT-77C25		RA77C25	SM77C25		PA-77P25C
μPD77P25D	EVAKIT-77C25		RA77C25	SM77C25		PA-77P25C
µPD77P25GW	EVAKIT-77C25		RA77C25	SM77C25		PA-77P25GW
µPD77P25L	EVAKIT-77C25		RA77C25	SM77C25		PA-77P25L
μPD7755C	NV-300 System (Note 8)	EB-775x			µPD77P56CR	PA-77P56C
μPD7755G	NV-300 System (Note 8)	EB-775x/NV-310			μPD77P56G (Note 9)	PA-77P56C
μPD7756C	NV-300 System (Note 8)	EB-775x/NV-310	_	—	μPD77P56CR (Note 9)	PA-77P56C
μPD7756G	NV-300 System (Note 8)	EB-775x/NV-310	_		μΡD77P56G (Note 9)	PA-77P56C
μPD77P56CR	NV-300 System (Note 8)	EB-775x/NV-310	_			PA-77P56C
μPD77P56G	NV-300 System (Note 8)	EB-775x/NV-310				PA-77P56C
μPD7757C	NV-300 System (Note 8)	EB-775x/NV-310				
μPD7757G	NV-300 System (Note 8)	EB-775x/NV-310				
μPD7759C	NV-300 System (Note 8)	EB-775x/NV-310		_		

## **DSP and Speech Products (cont)**

Device (Note 6)	Emulator	Evaluation Board	Assembler (Note 1)	Simulator (Note 2)	EPROM/OTP Device	PG-1500 Adapter (Note 3)
μPD7759GC	NV-300 System (Note 8)	EB-775x/NV-310				
μPD77501GC	NV-300 System (Note 8)					
μPD77810L	IE-77810		RA77810	_		
μPD77810R	IE-77810		RA77810			

#### Notes:

(1)	The following as	semblers are available:
	ASM77-D52	Assembler for 7720 (MS-DOS®)
	RA77C25-D52	Assembler for 77C25 (MS-DOS)
	RA77C25-VVT1	Assembler for 77C25 (VAX®/VMS®)
	RA77230-D52	Assembler for 77230 (MS-DOS)
	RA77230-VVT1	Assembler for 77230 (VAX/VMS)
	RA77230-VXT1	Assembler for 77230 (VAX/UNIX® 4.2 BSD or Ultrix™)
(2)		nulators are available: Simulator for 77230 (VAX/UNIX)

SIM77230-VVT1	Simulator for 77230 (VAX/UNIX)
SIM77230-VXT1	Simulator for 77230 (VAX/UNIX 4.2 BSD or
	Ultrix)
SM77C25	Simulator for 77C25 (IBM-PC)
SM77230	Simulator for 77220, 77230 (IBM-PC)
SIM77240	Simulator for 77240 (IBM-PC)

- (3) By using the specified adapter, the NEC PG-1500 EPROM programmer can be used to program the EPROM/OTP device.
- (4) Please check with your NEC Sales Representative on the availability of a PLCC emulation probe.

(5) The  $\mu$ PD77P20D can be programmed using the EVAKIT-7720B.

#### (6) Packages:

- C 18, 28, or 40-pin plastic DIP
- D 28-pin ceramic DIP
- G 24-pin plastic SOP
- GC 52-pin plastic QFP
- L 44-or 68-pin PLCC
- LK 28-pin PLCC
- R 68-pin ceramic PGA
- GW 32-pin SOP
- (7) DDK-77220 is supported by Hypersignal Workstation/Window, a DSP software platform from Hyperception.
- (8) The NV-300 current version is Version 3.0. An upgrade from previous versions (hardware and software) is available under the designation NV-301.
- (9) The NV-310 emulation board includes a simple 77P56 programmer module.

# **Development Tools for Micro Products**

# PG-1500 Programming Adapters

Target Chip	Socket Adapter (Note 1)	Adapter Module (Note 2)
Standard 27xxx EPR	OM Devices	
μPD27256 (21 V)		027A Board
µPD27256A (12.5 V)		027A Board
µPD27C256 (21 V)		027A Board
µPD27C256A (12.5 V)		027A Board
μPD27C512	_	027A Board
µPD27C1000	·	027A Board
μPD27C1000A		027A Board
μPD27C1001		027A Board
µPD27C1001A	<u> </u>	027A Board
µPD27C1024		027A Board
μPD27C1024A		027A Board
V-Series Devices		
μPD70P322K	PA-70P322L	027A Board
75xx Series Devices	;	
μPD75P54CS	PA-75P54CS	04A Board
μPD75P54G	PA-75P54CS	04A Board
μPD75P56CS	PA-75P56CS	04A Board
μPD75P56G	PA-75P56CS	04A Board
μPD75P64CS	PA-75P56CS	04A Board
μPD75P64G	PA-75P54CS	04A Board
	PA-75P56CS	······································
μPD75P66CS μPD75P66G	PA-75P56CS	04A Board 04A Board
75xxx Series Device		
μPD75P008CU	PA-75P008CU	04A Board
μPD75P008GB	PA-75P008CU	04A Board
μPD75P036CW	PA-75P036CW	04A Board
μPD75P036GC	PA-75P036GC	04A Board
μPD75P048CW	PA-75P036CW	04A Board
μPD75P048GC	PA-75P036GC	04A Board
		04A Board
μPD75P108BCW μPD75P108CW	PA-75P108CW PA-75P108CW	04A Board 04A Board
μPD75P108CW μPD75P108DW	PA-75P108CW	04A Board 04A Board
μPD75P108BGF	PA-75P116GF PA-75P108G	04A Board
μPD75P108G μPD75P116CW	PA-75P108G PA-75P108CW	04A Board 04A Board
μPD75P116GF	PA-75P116GF	04A Board
μPD75P117HGC μPD75P216ACW	PA-75P117HGC PA-75P216ACW	04A Board 04A Board
μPD75P218CW	PA-75P216ACW	04A Board
μPD75P218GF	PA-75P218GF	04A Board
µPD75P218KB	PA-75P218KB	04A Board
$\mu$ PD75P238GJ	PA-75P238GJ	04A Board
µPD75P238KF	PA-75P238KF	04A Board
µPD75P308GF	PA-75P308GF	04A Board
μPD75P308K	PA-75P308K	04A Board
, μPD75P316GF	PA-75P308GF	04A Board
µPD75P316AGF	PA-75P308GF	04A Board

Target Chip	Socket Adapter (Note 1)	Adapter Module (Note 2)						
μPD75P316AK	PA-75P308K	04A Board						
µPD75P328GC	PA-75P328GC	04A Board						
μPD75P336GC	PA-75P328GC	04A Board						
µPD75P402C	(Note 3)	027A Board						
μPD75P402CT	PA-75P402CT	027A Board						
μPD75P402GB	PA-75P402GB	027A Board						
µPD75P516GF	PA-75P516GF	04A Board						
μPD75P516K	PA-75P516K	04A Board						
μPD75P518GF	PA-75P516GF	04A Board						
μPD75P518K	PA-75P516K	04A Board						
µPD75P618GF	PA-75P516GF	04A Board						
78xx Series Devices								
µPD78CP14CW	PA-78CP14CW	027A Board						
µPD78CP14DW	PA-78CP14CW	027A Board						
µPD78CP14G36	PA-78CP14GQ	027A Board						
µPD78CP14GF	PA-78CP14GF	027A Board						
µPD78CP14L	PA-78CP14L	027A Board						
μPD78CP14R	PA-78CP14GQ	027A Board						
µPD78CP18CW	PA-78CP14CW	027A Board						
µPD78CP18GQ	PA-78CP14GQ	027A Board						
μPD78CP18GF	PA-78CP14GF	027A Board						
µPD78CP18KB	PA-78CP14KB	027A Board						
K2 (782xx) Series Dev	vices							
μPD78P214CW	PA-78P214CW	027A Board						
µPD78P214DW	PA-78P214CW	027A Board						
μPD78P214GC	PA-78P214GC	027A Board						
μPD78P214GJ	PA-78P214GJ	027A Board						
µPD78P214GQ	PA-78P214GQ	027A Board						
μPD78P214L	PA-78P214L	027A Board						
µPD78P218ACW	PA-78P214CW	027A Board						
µPD78P218ADW	PA-78P214CW	027A Board						
µPD78P218AGC	PA-78P214GC	027A Board						
μPD78P224GJ	PA-78P224GJ	027A Board						
μPD78P224L	PA-78P224L	027A Board						
µPD78P238GC	PA-78P238GC	027A Board						
µPD78P238GJ	PA-78P238GJ	027A Board						
$\mu$ PD78P238KF	PA-78P238KF	027A Board						
μPD78P238LQ	PA-78P238LQ	027A Board						
K3 (783xx) Series Devices								
μPD78P312ACW	PA-78P312CW	027A Board						
μPD78P312ADW	PA-78P312CW	027A Board						
µPD78P312AGF	PA-78P312GF	027A Board						
µPD78P312AGQ	PA-78P312GQ	027A Board						
μPD78P312AL	PA-78P312L	027A Board						
μPD78P312ARQ	PA-78P312GQ	027A Board						
μPD78P322GJ	PA-78P322GJ	027A Board						
μPD78P322KC	PA-78P322KC	027A Board						
μPD78P322KD	PA-78P322KD	027A Board						

NEC

Target Chip	Socket Adapter (Note 1)	Adapter Module (Note 2)
K3 (783xx) Series	Devices (cont)	
µPD78P322L	PA-78P322L	027A Board
µPD78P324GJ	PA-78P324GJ	027A Board
µPD78P324KC	PA-78P324KC	027A Board
µPD78P324KD	PA-78P324KD	027A Board
μPD78P324LP	PA-78P324LP	027A Board
µPD78P328CW	PA-78P328CW	027A Board
µPD78P328DW	PA-78P328CW	027A Board
μPD78P328GF	PA-78P328GF	027A Board
µPD78P334GJ	PA-78P334GJ	027A Board
µPD78P334KE	PA-78P334KE	027A Board
μPD78P334LQ	PA-78P334LQ	027A Board
μPD78P352GC	PA-78P352GC	027A Board
DSP and Speech	Products	
µPD77P25C	PA-77P25C	027A Board
	D4 330050	

# PG-1500 Programming Adapters (cont)

DSF and Speech	FIGUUCIS		
μPD77P25C	PA-77P25C	027A Board	
µPD77P25D	PA-77P25C	027A Board	
$\mu$ PD77P25GW	PA-77P25GW	027A Board	
μPD77P25L	PA-77P25L	027A Board	
µPD77P220L	PA-77P220L	027A Board	
µPD77P220R	PA-77P230R	027A Board	
µPD77P230R	PA-77P230R	04A Board	
µPD77P56CR	PA-77P56C	04A Board	
µPD77P56G	PA-77P56C	027A Board	

#### Notes:

(1) Adapters must be purchased separately.

- (2) The 27A and 04A Adapter Modules are shipped with the PG-1500.
- (3) The µPD75P402C does not require a programming socket adapter. It can be plugged directly into the 027A board.

1-33



# NEC

telecipe telec

# **Reliability and Quality Control**

Digital Signal Processors

Speech Processors

Development Tools

Package Drawings

2

6

# **Reliability and Quality Control**

# Section 2 Reliability and Quality Control

Built-in TQC	2-1
Approaches to TQC .	2-1
Implementation of Quality Control	2-3
Reliability Theory	2-5
Failure Analysis	2-9
Summary	2-9
Figure 1. NEC's Quality Control System	2-2
Figure 2. New Product Development	2-3
Figure 3. Electrical Testing and Screening	2-5
Figure 4. Reliability Life (Bathtub) Curve	2-5
Appendix 1A. Typical QC Flow for CMOS Fabrication	2-10
Appendix 1B. Typical QC Flow for PLCC Assembly/Test	2-11
Appendix 2. Typical Reliability Assurance Tests	2-13
Appendix 3. New Product/Process Change Tests	2-13
Appendix 4. Failure Analysis Flowchart	2-14







As large-scale integration (LSI) reaches a higher level of density, the reliability of individual devices imposes a more profound impact on system reliability. As a result, great emphasis has been placed on assuring device reliability.

Conventionally, performing reliability tests and using feedback from the field have been the only methods of monitoring and measuring reliability. As LSI density increases, however, it has become more difficult to activate internal circuit elements in a device from external terminals and to detect their degradation. Testing and feedback alone cannot provide enough information to ensure today's demanding reliability requirements.

To guarantee and improve high levels of reliability for large-scale integrated circuits, a new philosophy and methodology are needed for reliability assurance. Quality and reliability must not only be monitored and measured but, most importantly, must be built into the product.

# **BUILT-IN TQC**

NEC has introduced the concept of total quality control (TQC) across its entire semiconductor product line to implement this philosophy. Rather than performing only a few simple quality inspections, quality control has become an integral part of each process step involving production, engineering, quality control staffs, and all management personnel. Figure 1 is a flowchart that shows how these activities form a comprehensive quality control system at NEC.

In addition to TQC, NEC has introduced a prescreening method into the production line that eliminates potentially defective units. This combination of building in quality and screening out projected early failures has resulted in superior quality and reliability.

Most large-scale integrated circuits use high-density MOS technology with state-of-the-art high performance due to improved fine-line generation techniques. When physical parameters are reduced, circuitdensity and performance increase while active circuit power dissipation decreases. The information presented here will show that this advanced technology combined with the practice of TQC yields products as reliable as those from previous technologies.

# **APPROACHES TO TQC**

TQC activities are geared toward total customer satisfaction. The success of these activities depends on management's commitment to enhancing employee development, maintaining a customer-first attitude, and fulfilling community responsibilities.

TQC is implemented in the following steps. First, quality control is embedded into each process, allowing early detection of possible failure mechanisms and immediate feedback. Second, the reliability and quality assurance policy is upheld through company-wide quality control activities. Third, emphasis is placed on research and development efforts to achieve even higher standards of device quality and reliability. Fourth, extensive failure analysis is performed periodically, and appropriate corrective actions are taken as preventative measures.

Process control limits are based on statistical data gathered from this analysis and used to determine the effectiveness of the in-process quality control steps.

New standards are continuously upgraded, and the iterative process continues. The goal is to maintain the superior product quality and reliability that has become synonymous with the NEC name.


### Zero Defects Program

One of the quality control activities that involves every staff level is the Zero Defects (ZD) Program. The purpose of the ZD Program is to minimize, if not prevent, defects due to controllable causes. These activities are organized by groups of workers around these four premises.

- A group must have a target or purpose to pursue.
- Several groups can be organized to pursue a common target.
- Each group must have a responsible leader.
- Each group is well supported by management.



Figure 1. NEC's Quality Control System



The group's target is selected from items relating to specifications, inspections, operation standards, etc. When past data is available, a Pareto diagram is created and reviewed to select an item most in need of quality improvement. Target defects related to this item are clearly defined. Records are analyzed to compute numerical equivalents of the defects. Then, action is taken to control these defects.

# **Statistical Approach**

Another approach to quality control is statistical analysis. NEC uses statistical analysis at each stage of LSI product development, trial runs, and mass production. Some implementations of this statistical approach are:

- Process comparisons
- Control charts
- Data analysis
  - --- Correlation, regression, multivariance, etc.
- Cp/Cpk studies
  - Variables and attributes data (performed monthly)


Process control sheets and other QC tools are used to monitor important parameters such as Cp, Cpk, X, X-R, electrical parameters, pattern dimensions, bond strength, test percentage defects, etc. The results of these studies are monitored by the production staff, QC engineers, and other associated engineers. If any out-of-control or out-of-specification limit is observed, corrective procedures are quickly taken.

# IMPLEMENTATION OF QUALITY CONTROL

Building quality into a product requires early detection of possible failure mechanisms and immediate feedback to remove such problems. A fixed quality inspection station often cannot provide prompt and accurate feedback about the process steps prior to the inspection. Quality control functions have therefore been distributed into each process step including the conceptual stage. The most significant areas where quality control has been placed include:

- Product development
- Incoming material inspection
- Wafer processing
- Chip mounting and packaging
- · Electrical testing and infant mortality screening
- Outgoing material inspection
- Reliability assurance tests
- Process/product changes







# **Product Development**

New product development includes the product concept, device proposal review, physical element design and organization, engineering evaluation, and, finally, product transfer to manufacturing. Quality and reliability are considered at every step. The new product development flow at NEC is shown in figure 2.

Design is the first and most important step in new product development. NEC believes that the foundation of device quality is determined at the design stage. The four steps involved are circuit design, mask pattern layout, package design, and the setting of process and product manufacturing conditions. Design standards have been established at NEC to maximize quality and reliability.

After completion of the design, a design review is performed to check for conformity to design standards and to consider other factors influencing reliability and quality. At this stage, modification or re-design may be necessary. NEC believes that design reviews are essential for product modifications as well as newly designed products.

Once a design successfully passes its review, a trial run takes place in which the product's electrical and mechanical characteristics, quality, and reliability are evaluated.

Additional runs are performed in which process conditions are varied deliberately, causing characteristic factors to change in mass production. These samples are evaluated to determine the best combination of process conditions. Reliability tests are then conducted to check the new product's electrical and mechanical stress resistance. If no problems are found at this stage, the product is approved for mass production.

Mass production begins after the product design department prepares a schedule that includes reliability and quality control steps. The standards for production and control steps are continuously re-examined for possible improvement, even after mass production has started.

#### **Incoming Material Inspection**

NEC has the following programs to control incoming materials:

- Vendor/material qualification system
- Purchasing specifications for materials
- Incoming materials inspection
- Inspection data feedback

- · Meetings with vendors concerning quality
- · Vendor audits

If any parts or materials are rejected at incoming inspection, they are returned to the vendor with a rejection notification form specifying the failure items and modes. The results of these inspections are used to rate the vendors for future purchasing.

# In-Process Quality Inspection

Typical in-process quality inspections performed at wafer fabrication, chip mounting and packaging, and device testing stages are listed in appendix 1A and appendix 1B.

# **Electrical Testing and Screening**

At the first electrical test, dc parameters are tested according to electrical specifications on 100% of each lot. This is a prescreening prior to any infant mortality test. At the second electrical test, ac functional tests as well as dc parameter tests are performed on 100% of each lot. If the percentage of defective units in a lot is unacceptably high in this test, the lot is subjected to an infant mortality rescreen. During this time, any defective units undergo extensive failure analysis. The results of these analyses are fed back into the process through corrective actions.

Figure 3 is a flowchart of the typical infant mortality screening and electrical testing.


# **Outgoing Inspection**

Prior to warehouse storage or shipment, lots are subjected to an outgoing inspection according to the following sampling plan:

- Electrical
  - Dc parameters, lot tolerance parts defective (LTPD) 3%
  - -Ac functional LTPD 3%
- Appearance
  - Major LTPD 3%
  - Minor LTPD 7%







# **Reliability Assurance Tests**

Prior to shipment, representative samples from each process family are taken on a regular basis and subjected to monitoring reliability tests. This testing is performed to confirm that NEC's products continually meet their field reliability targets.

# Process/Product Changes

As mentioned previously, a design review occurs for product changes as well as for new products. Once a design is approved and processes are altered for maximum quality, qualification testing is performed to check reliability. If the test results are acceptable, the product is internally qualified for mass production.

The typical reliability qualification tests performed at NEC are listed in appendix 3.

# **RELIABILITY THEORY**

Reliability is defined as a characteristic of an item expressed by the probability that it will perform a required function, under specific conditions, for a certain period of time. The concept of probability, the definition of required function, and the knowledge of how time affects the item of concern are therefore necessary tools for the study of reliability.

Definition of a required function, by implication, treats the definition of a failure. Failure of a device is defined as the termination of a device's ability to perform its required function. A device has failed if it is unable to meet guaranteed values given in its electrical specifications.

Failures are categorized by the period of time in which they occur. The critical times used in the discussion of device reliability and failure are the periods of early, random, and wearout failures. Probability is used to quantitatively estimate reliability levels during these periods as well as overall reliability. The relevant theories and methods of calculation will be discussed later.


Regarding individual devices, specific failure mechanisms seen in life tests and in infant mortality screening tests are the parameters of concern in the determination of overall device failure rates, thus reliability levels.

Regarding systems, the sum of individual device failure rates is the expected failure rate of the system hard-ware.

## Life Distribution

The fundamental principles of reliability engineering predict that the failure rate of a group of devices will follow the well-known bathtub curve in figure 4.

Figure 4. Reliability Life (Bathtub) Curve



2

The curve is divided into three regions: infant mortality, random failures, and wearout failures.

The infant mortality section of the curve, where the failure rate is declining rapidly, represents the early-life device failures. These failures are usually associated with one or more manufacturing defects.

After a period of time, the failure rate reaches a low value. This random failure area of the curve represents the useful portion of a device's life. During this random failure period, a slight decline is observed due to the depletion of potential random failures from the general population.

Wearout failures occur at the end of useful device life. These failures are observed in the rapidly rising failure rate portion of the curve; devices are wearing out both physically and electrically.

Therefore, for a device that has a very long life expectancy compared to the system that contains it, the areas of concern will be the infant mortality and random failure portions of the bathtub curve.

# Failure Distribution at NEC

To eliminate infant mortality failures, NEC subjects its products to production burn-in whenever necessary. This burn-in is performed at an elevated temperature on 100% of the devices involved and is designed to remove potentially defective units.

After elimination of early device failures, a system will be left to the random failures of its components. To make proper projections of the failure rate of a system in the operating environment, random failure rates must be predicted for the system's components.

To qualitatively study random failures, integrated circuits returned from the field, as well as in-house life testing failures, undergo extensive failure analyses at respective NEC manufacturing divisions. Failure mechanisms are identified and resulting data is fed back to appropriate production and engineering groups. Longterm failure rates are determined from this data to quantitatively study this random failure population.

# Infant Mortality Failure Screening

Establishing infant mortality screening requires knowledge of likely failure mechanisms and their associated activation energies. Typical problems associated with infant mortality failures are manufacturing defects and process anomalies, which consist of contamination, cracked chips, wire bond shorts, or bad wire bonds. Since these problems can result from a number of possible failure mechanisms, the activation energy for infant mortality can vary considerably. Correspondingly, the effectiveness of an infant mortality screening condition (preferably at some stress level to shorten the screening time) varies greatly with the failure mechanism.

For example, failures due to ionic contamination have an activation energy of approximately 1.0 eV. Therefore, a 15-hour stress at 125°C junction temperature would be the equivalent of approximately 314 days of operation at a junction temperature of 55°C. On the other hand, failures due to oxide defects have an activation energy of approximately 0.3 eV. A 15-hour stress at 125°C junction temperature in this case would be the equivalent of approximately 4 days of operation at 55°C junction temperature. The condition and duration of infant mortality screening is determined by the economic factors involved in the screening and by the allowable rate of component failure. A component failure causes a system failure.

Empirical data gathered at NEC indicates that any early failures generally occur after less than 4 hours of stress at 125°C ambient temperature. This fact is supported by the bathtub curve created from actual life test results. The failure rate after 4 hours of such stress testing shows random distribution as opposed to the rapidly decreasing failure rate observed in the early life portion of the curve.

Whenever necessary, NEC has adopted this infant mortality burn-in at 125°C as a standard production screening procedure. NEC believes it is imperative that failure modes associated with such infant mortality screens be understood and fixed at the manufacturing level. Failure analysis is performed on all infant mortality failures for this purpose. This in-line data coupled with data accumulated from the field is used to introduce corrective actions and quality improvement measures. If the early-life failures of a device can be minimized or eliminated and countermeasures appropriately monitored, then such screens can be eliminated. The result of such practices is that field reliability of NEC devices is an order of magnitude higher than NEC's long-term failure rate goals.

Name	Туре	НТВ	T/H	PCT	T/C
Micro (Note 1)	NMOS	9/23817 (15 FIT)	3/13625	0/5034	0/1817
	CMOS	7/20361 (6.6 FIT)	6/15155	8/16727	0/5913
Memory (HTOL)	DRAM (Note 2)	9/13072 (8.2 FIT)	2/12796	4/8477	3/3085
	1 Meg DRAM (Note 3)	24/13459 (68 FIT)	0/5414	0/2920	0/2100
	4 Meg DRAM (Note 4)	4/2150 (4.2 FIT)	0/550	0/550	0/760
	SRAM (Note 5)	0/3966 (6.6 FIT)	0/275	0/316	0/305
	1 Meg SRAM (Note 5)	0/458 (5.8 FIT)	1/3026	0/3838	0/1350
ASIC (Note 6)	CMOS	7/6146 (43 FIT)	2/2848	4/9159	6/5738
	ECL	0/1368 (8 FIT)			0/246
	BiCMOS	3/2801 (29 FIT)	0/3505	0/4370	0/5555

#### Table 1. Typical Reliability Test Results

#### Note:

Information in the table above has been extracted from NEC report numbers:

(1) IRQ-3Q-22833	(4) IRQ-2Q-70117
(2) TRQ-89-01-0021	(5) TRQ-90-11-0085
(3) TRQ-89-01-0021	(6) TRQ-91-02-0093

## Accelerated Reliability Testing

NEC performs extensive reliability testing at both preproduction and post-production levels to ensure that all products meet NEC's minimum expectations and those of the field.

Assume an electronic system contains 1000 integrated circuits and that 1% system failures per month can be tolerated by this system. The allowable failure rate per component is then calculated as follows:

 $\frac{1\% \text{ failures}}{720 \text{ hours x 1000 pieces}} = (0.0014) \frac{\% \text{ failures}}{1000 \text{ hours}}$ = 14 FITs

The rate of 14 FITs corresponds to one failure in 85 devices during an operating test of approximately 10,000 hours. To demonstrate this reliability level in a reasonable amount of time, a test condition is apparently required to accelerate the time-to-failure in a predictable and understandable way.

The most common method for decreasing time-tofailure is the use of high temperature to accelerate physiochemical reactions that can lead to device failure. Other stressful environmental conditions are voltage, current, humidity, vibration, or some combination of these. Appendix 2 lists typical accelerated reliability assurance tests performed at NEC on molded integrated circuits. Table 1 shows the results of some of these tests for various process types.

# **Reliability Assurance Tests**

NEC's life tests consist of the high-temperature operating/bias life (HTOL/HTB), the high-humidity storage life (HHSL), the high-temperature, high-humidity (T/H = HHSL + bias), and the high-temperature storage life (HTSL). Additionally, NEC performs various environmental and mechanical tests.

HTOL/HTB Test. These tests are used to accelerate failure mechanisms by operating devices in a dynamic (operating life) or static (bias) condition at an elevated temperature of 125°C. The data obtained is translated to a lower temperature to estimate device life expectancy using the Arrhenius relationship explained later.



HHSL and T/H Tests. Integrated circuits are extremely sensitive to the effects of humidity such as electrolytic corrosion between biased lines. The high-temperature and high-humidity tests are performed to detect failure mechanisms accelerated by temperature and humidity, such as leakage related problems and drifts in device parameters due to process instability.

HTSL Test. Another common test is the hightemperature storage life test in which devices are subjected to elevated temperatures with no applied bias. This test is used to detect process instability and stress migration problems.

**Environmental Tests.** Other environmental tests such as the pressure cooker test (PCT) or the temperature cycling test (T/C) detect problems related to the package and/or interactions between materials as well as the degradation of environmentally sensitive device characteristics.

# Failure Rate Calculation/Prediction

To predict the device failure rate from accelerated life test data, the activation energies of the failure mechanisms involved should be considered. In some cases, an average activation energy is assumed to accomplish a quick first-order approximation. NEC assumes an average activation energy of 0.7 eV for most products (0.3 eV for high-density memory devices). This average value has been assessed from extensive reliability test results and yields a conservative failure rate.

Since most semiconductor failures are temperature dependent, the Arrhenius relationship is used to normalize failure rate predictions at a system operation temperature of 55°C. It assumes that temperature dependence is an exponential function that defines the probability of failure occurrence, and that degradation of a performance parameter is linear with time. The Arrhenius model includes the effects of temperature and activation energies of the failure mechanisms in the following Arrhenius equation:

$$A = \exp \frac{-E_{A}(T_{J1}-T_{J2})}{k(T_{J1})(T_{J2})}$$

Where:

 $k = Boltzmann's constant = 8.62 \times 10^{-5} eV/K$ 

Because the thermal resistance and power dissipation of a particular device type cannot be ignored, junction temperatures ( $T_{J1}$  and  $T_{J2}$ ) are used instead of ambient temperatures ( $T_{A1}$  and  $T_{A2}$ ). We calculate junction temperatures using the following formula:

 $T_J = T_A + (\text{thermal resistance})(\text{power diss. at }T_A)$ 

With this information, a temperature acceleration factor can be calculated.

In some cases, the effect of voltage acceleration on failure rate must also be considered. Voltage acceleration can be characterized by the following equation:  $A(V) = \exp \left[-\beta(Vd - Vs)\right]$ 

Vd = Operating voltage (5.5 V)

- Vs = Life test stress voltage (7 V)
- $\beta$  = Empirically determined constant (dependent on electric field constant and oxide thickness)

The constant  $\beta$  has been given the value  $\approx$  1, which is a conservative figure. Therefore, the overall acceleration factor will be determined as the product: A(T,V) = A(T) \* A(V)

To estimate long-term failure rate, the acceleration factor must be multiplied by the actual time to determine the simulated test time. From the hightemperature operating or bias life test results, failure rates can then be predicted at a 60% confidence level using the following equation:

$$L = \frac{(X^2)10^5}{2T}$$

Where:

L = Failure rate in %/1000 hours

- $X^2$  = The tabular value of chi-squared distribution at a given confidence level and calculated degrees of freedom (2f + 2, where f = number of failures) See note below.
- T = # of equivalent device hours = (# of devices) x (# of test hours) x (acceleration factor)
- Note: Since the failures of concern here are the long-term failures, not the infant mortality failures (that is, the end of the downward slope and the middle constant section of the bathtub curve in figure 4), X<sup>2</sup> is determined by assuming a one-sided, fixed time test.

Another method of expressing failures is in FITs (failures in time). One FIT is equal to one failure in  $10^9$  hours. Since L is already expressed as %/1000 hours ( $10^{-5}$  failure/hr), an easy conversion from %/1000 hours to FIT would be to multiply the value of L by  $10^4$ .

To accurately determine this failure rate, a statistically large sample size must be accumulated. Depending on the accuracy needed, the following conditions should be imposed:

- A minimum of 1.2 million device hours (equal to sample size multiplied by test period) at 125°C should be accumulated to accurately predict a failure rate of 0.02% per 1000 hours at 55°C, with a 60% confidence level.
- A minimum of 3 million device hours at 125°C should be accumulated to accurately predict a failure rate of 0.01% per 1000 hours at 55°C, with a 60% confidence level.

**Failure Rate Calculation Example.** As an example of how this failure rate is calculated, assume a sample of 960 pieces was subjected to 1000 hours at 125°C burnin. One reject was observed. Given that the acceleration factor was calculated to be 34.6 using the Arrhenius equation, what is the failure rate normalized to 55°C using a confidence level of 60%? Express the failure rate in FITs.

# Solution:

For n = 2f + 2 = 2(1) + 2 = 4,  $X^2 = 4.046$ 

Then L =  $\frac{(X^2)10^5}{2T}$  (%/1000 hours) =  $\frac{(X^2)10^5}{2(\# \text{ devices})(\# \text{ test hours})(\text{accel. factor})}$ 

 $=\frac{(4.046)10^5}{2(960)(1000)(34.6)} = 0.0061 (\%/1000 \text{ hours})$ 

Therefore,  $FIT = (0.0061)(10^4) = 61$ 

# **Failure Rate Goals**

Reject rates at customer's incoming inspection, infant mortality rates, and long-term failure rates are monitored and checked against quality and reliability targets. Long-term failure rate goals are based on mask and process designs. NEC's quality and reliability targets are listed in table 2.

	Memo	Memory		ASIC			
Year	ECL RAM	MOS		BICMOS	CMOS		
Reject Rate at Customer's Incoming Equipment Inspection (PPM)							
1991	30	30	70	300	80	80	
1992	30	30	50	200 50		60	
Long	-Term Relia	bility (l	F <i>IT</i> )				
1991	30	30	30	300	30	90	
1992	30	30	20	300 30		80	
Infant Mortality							
1991	30	30	40	300	50	270	
1992	30	30	30	300	50	240	

#### Table 2. Quality and Reliability Targets

# FAILURE ANALYSIS

At NEC, failure analysis is performed not only on reliability testing and field failures, but also on products that exhibit defects during production. This data is closely checked for correlation process quality information, inspection results, and reliability test data. Information derived from these failure analyses is fed back into the process.

Since many failure mechanisms can be exhibited by LSI devices, highly advanced analytical tools and methodologies are required to investigate such LSI failures in detail. The standard failure analysis flow-chart relating to the returned products from customers is shown in appendix 4.

#### SUMMARY


Building quality and reliability into products by forming a total quality control system is the most efficient way to ensure product success.

The combination of building quality into products, effective prescreening of potential failures, and monitoring of reliability through extensive testing has established a singularly high standard for NEC's large-scale integrated circuits, as demonstrated in the most recent year's production.

The company's quality control program supports continuous research and development activities, extensive failure analysis, and process improvements. With this extensive program, NEC continuously sets and maintains higher standards of quality and reliability.



# Appendix 1A. Typical QC Flow for CMOS Fabrication



Appendix 1B. Typical QC Flow for PLCC Assembly/Test

		Inspection of Manufacturing Conditions				Inspection of Manufacturing Qualities			
Proc	ess/Materials	Inspection Item	Frequency	Instrument	Inspected by	Inspection Item	Frequency	Instrument	Inspected by
	Sorted Wafers								
2	Wafer Visual					Wafer Visual	100%	Naked Eye	Operator
3	Dicing	Table Speed DI Water Blade Height	Every Shift	Indicators Gauges	P.C.	Sawing Dimensions	Before Running	Microscope With Filter Eyeplece	Operator
4	Break and Expand	Wafer Break Conditions Wafer Expand Conditions	Every Shift	Indicators Gauges	P.C.	Wafer Visual	100%	Naked Eye	Operator
5	Die Visual Inspection					Die Visual	Every Lot Sampling (Or 100%)	Microscope	Operator
	Lead Frames	Die Attached Conditions	Every Shift	Indicators Thermocouple,	P.C.	Die Visual Epoxy	Every Magazine	Naked Eye	Operator
7	Die Attached	Temperature		Potentiometer		Coverage	Every Shift	Microscope	
8	Epoxy Cure (Not Done for Gold Die Attached product)	Heat Temperature N <sub>2</sub> Flow	Every Shift	Indicators Gauges	P.C.	Shear Strength	Every Shift	Dynamometer	Operator
	Fine Wire	Bonding Conditions	Every Shift	Indicators	P.C.	Visual	Every Magazine	Microscope	Operator
	Wire Bonding	Temperature	Every Week	Thermocouple and Potentlometer	P.C.	Wire Puli Test	Every Shift	Tenslon Gauge	Operator
11	Pre-Seal Visual Inspection					Die Visual	Every Lot Sampling (Or 100%)	Microscope	Inspector
12	Molding Compound	Temperature of Pellet, Expiration Date	Every Shift	Thermocouple	P.C.				
13	Molding	Temperature Profile of Die Set	Every Shift	Thermocouple, Potentiometer	P.C.	Visual	100%	Naked Eye	Operator
		Preheat Temperature Pressure Cure Time							
14	Mold Aging	Temperature	Every Shift	Indicator	P.C.				
	Deflashing	Deflashing Conditions	Every Shift	Indicators	P.C.	Visual	Every Lot	Naked Eye	Operator
$ $ $\vee$		Concentration	Every Week	Titration	Tech.				
		Density	Every Week	Density Meter	Tech.				
		Water Jet Pressure	Every Day	Gauge	Tech.				
16	Plating	Plating Conditions	Every Day	Indicators	P.C.				
		Concentration	Every Week	Titration	Tech.				83BD-7515B

2

		Inspection of Manufacturing Conditions				Inspection of Manufacturing Qualities				
Process/Materials		Inspection Item	Frequency	Instrument	Inspected by	Inspection Item	Frequency	Instrument	Inspected by	
	7	Plating Inspection					Visual Plating	Every Lot	Naked Eye	Technician
							Thickness	Every Lot	X-ray	Technician
							Composition	Every Lot	X-ray	Technician
							Solderability	Once/Day	Naked Eye	Technician
	18	Marking Ink	Marking Conditions	Every Shift	Indicators	P.C.	Visual	Every Lot	Naked Eye	Operator
	•	Marking								
2		Mark Cure	Temperature	Every Shift	Thermocouple	P.C.	Marking Permanency	Twice/Shift	Automatic Tester	Operator
2		Lead Forming	Dimensions	Every Shift (Before Running)	Test Jig. Caliper	Operator	Visual	Every Lot	Naked Eye	Operator
2	2	Final Assembly Inspection					Visual	Every Lot	Magnifying Lamp	Operator
			P.M. Check	Every Day	P.M. Jig.	Operator				
2	3	First Electrical Sorting	Sample Check	Before Testing	Test Samples	Operator	Electrical Characteristics	100%	IC Tester	Operator
	4	Bum-In (When Necessary)	Burn-In Conditions	Every Batch	Indicator	P.C.				
	L			Every Day	P.M. Jig.	Operator				
2	:5	First Electrical Sorting		Before Testing	Test Samples	Operator	Electrical Characteristics	100%	IC Tester	Operator
2	.6	Reliability Assurance Test		Every Month						
				Every Day	P.M. Jig.		Electrical Characteristics	Every Lot	IC Tester	Inspector
2	7	In-Warehouse Inspection		Before Testing	Test Samples		Visual (Major)	Every Lot	Naked Eye and Microscope	Inspector
							Visual (Minor)	Every Lot	Naked Eye	Inspector
<b>2</b> 2	8	Warehousing								

# Appendix 1B. Typical QC Flow for PLCC Assembly/Test (cont)

83RD-7616B

#### Appendix 2. Typical Reliability Assurance Tests

Test	Symbol	MIL-STD-883C Method	Test Conditions
High-temperature operating/bias life (Note 1)	HTOL/HTB	1005	T <sub>A</sub> = 125°C; V <sub>DD</sub> specified per device type
High-temperature storage life (Note 1)	HTSL	1008	$T_A = 150^{\circ}C (175^{\circ} \text{ or } 200^{\circ}C \text{ in some cases})$
High-temperature/high-humidity (Note 1)	T/H		$T_A = 85^{\circ}C; RH = 85\%; V_{DD} = 5.5 V$
High-humidity storage life (Note 1)	HHSL		$T_A = 85^{\circ}C; RH = 85\%$
Pressure cooker (Note 1)	PCT		$T_A = 125^{\circ}C; P = 2.3 \text{ atm}; RH \approx 100\%$
Temperature cycling (Note 1)	T/C	1010	–65°C to +150°C; 1 hour/cycle
Lead fatigue (Note 2)	C3	2004	90-degree bends; 3 bends without breaking
Solderability (Note 3)	C4	2003	230°C; 5 sec; rosin base flux
Soldering heat/temperature cycle/ thermal shock (Note 1)	C6	1010 1011 (Note 4)	10 sec @ 230°C; rosin base flux Ten 1-hour cycles @ -65°C to + 150°C Fifteen 10-minute cycles @ 0°C to + 100°C

Notes:

 Electrical test per data sheet is performed. Devices that exceed the data sheet limits are considered rejects.

(3) Less than 95% coverage is considered a reject.

(4) MIL-STD-750A, method 2031.

(2) Broken lead is considered a reject.

# Appendix 3. New Product/Process Change Tests


Test	Sample Size	Newly Developed Product	Shrink Die	New Package	Wafer	Assembly	Test Conditions
High-temperature operating/bias life	20 - 50 pieces; 1 - lots	0	0	0	0	0	See appendix 2; 1000H
High-temperature storage life	10 - 20 pieces; 1 - 3 lots	0	0	0	0	0	T = 150°C (plastic); T = 175°C (ceramic); 1000H
High-temperature/ high-humidity bias life (plastic package)	20 - 50 pieces; 1 - 3 lots	0	0	0	0	0	See appendix 2; 1000H
Pressure cooker (plastic package)	10 - 20 pieces; 1 - 3 lots	0	0	0	0	0	See appendix 2; 288H
Thermal environmental	10 - 20 pieces; 1 - 3 lots	0	х	0	х	0	See appendix 2
Mechanical environmental (ceramic package)	10 - 20 pieces; 1 - 3 lots	0	x	0	x	0	20G, 10 - 2000Hz; 1500G, 0.5 ms; 20000G, 1 min
Lead fatigue	5 pieces; 1 - 3 lots	х		х	-	х	See appendix 2
Solderability	5 pieces; 1 - 3 lots	х	-	х	-	x	See appendix 2
ESD	20 pieces; 1 - 3 lots	0	0		0	x	(1) C = 200 pF, R = 0 (2) C = 100 pF, R = $1.5 \text{ k}$
Long term T/C	10 - 50 pieces; 1 - 3 lots	0	0	0	0	0	See appendix 2; 1000 cy

Notes:

0: Performed. X: Perform if necessary. -: Not performed.



Appendix 4. Failure Analysis Flowchart



# NEC

Relability and Gumlity Control

# **Digital Signal Processors**

Speech Processors

Development Toels

Fackage Brawings

3

# **Digital Signal Processors**

Section 3 Digital Signal Processors	
μ <b>PD77C20A, 7720A, 77P20</b> Digital Signal Processors	3a
μ <b>PD77C25/77P25</b> Digital Signal Processor	3b
μ <b>PD77220, 77P220</b> 24-Bit Fixed-Point Digital Signal Processor	30
μ <b>PD77230A, 77P230</b> 32-Bit Floating-Point Digital Signal Processor (150 ns cycle time)	3d
<b>μPD77240</b> 32-Bit Floating-Point Digital Signal Processor (90 ns cycle time)	3e
μ <b>PD77810</b> Modem Digital Signal Processor	3f
μ <b>PD7281</b> Image Pipelined Processor	3g
μ <b>PD9305</b> Memory Access and General Bus Interface for the μPD7281	3h

# NEC



# Description

The  $\mu$ PD77C20A,  $\mu$ PD7720A, and  $\mu$ PD77P20—three signal processing interface (SPI) chips that are functionally the same—are advanced architecture microcomputers optimized for signal processing algorithms. Their speed and flexibility allow these SPIs to efficiently implement signal processing functions in a wide range of environments and applications.

The 7720A SPI, a revision of the 7720, the original mask ROM chip, uses a third less power than the 7720.

The 77C20A is a CMOS pin-for-pin compatible version of the NMOS version, 7720A. This advanced architecture CMOS microcomputer has power requirements 80 percent less than the 7720A, making the 77C20A appropriate for portable applications and other designs requiring low power and low heat dissipation.

Minor differences between 7720A and 77C20A are described in the Instruction Timing section.

The 77P20 is an ultraviolet erasable and electrically programmable (EPROM) version of the 7720A. Program and data ROM, masked for the 7720A, are implemented in EPROM for the 77P20. The 77P20 is useful in prototype applications or in systems where product quantities are insufficient for masked ROM development.

Since the inception of 7720 and its companion EPROM version, 77P20, there have been several mask revisions to improve manufacturability and function. A 77P20 must always be used to verify the functions of a user's system before ROM code for 77C20A or 7720A is submitted, but certain early versions of 77P20 must not be used for final verification. Refer to the section on  $\mu$ PD77P20 for details.

# Features

- Low-power CMOS: 24 mA typical current use (77C20A)
- Fast instruction execution: 240 ns with 8.333-MHz clock
- 16-bit data word
- Multioperation instructions for fast program execution: multiply, accumulate, move data, adjust memory pointers—all in one instruction cycle
- Modified Harvard architecture with three separate memory areas
  - Program ROM (512 x 23 bits)

- Data ROM (510 x 13 bits)
- --- Data RAM (128 x 16 bits)
- 16 x 16-bit multiplier; 31-bit product with every instruction
- Dual 16-bit accumulators
- External maskable interrupt
- Four-level stack for subroutines and/or interrupt
- Multiple I/O capabilities
  - --- Serial: 8- or 16-bit (480 ns/bit)
  - Parallel: 8- or 16-bit
  - DMA
- □ Compatible with most  $\mu$ Ps, including:
  - $--\mu$ PD8080
  - —μPD8085
  - —μPD8086/88
  - —μPD780 (Z80®)
- □ Single +5-volt power supply
- NMOS technology (7720A, 77P20)
- Extended temperature range

#### Applications

- Portable telecommunications equipment
- Digital filtering
- High-speed data modems
- Fast Fourier transforms (FFT)
- Speech synthesis and analysis
- Dual-tone multifrequency (DTMF) transmitters/ receivers
- Equalizers
- Adaptive control
- Numerical processing

#### Performance Benchmarks

- Second-order digital filter (biquad): 2.21 µs
- □ Sin/cos of angles: 5.16 µs
- $\square$   $\mu$ /A law to linear conversion: 0.49  $\mu$ s
- □ FFT

Z80 is a registered trademark of Zilog Corporation.




# **Ordering Information**


Package	Max Frequency of Operation	Normal Temperature Range
28-pin plastic DIP	8.33 MHz	-40 to +85°C
28-pin PLCC		
44-pin PLCC		
32-pin SOP		
28-pin plastic DIP	8.33 MHz	-10 to +70°C
28-pin cerdip	8.196 MHz	–10 to +70°C
	28-pin plastic DIP 28-pin PLCC 44-pin PLCC 32-pin SOP 28-pin plastic DIP	PackageFrequency of Operation28-pin plastic DIP8.33 MHz28-pin PLCC44-pin PLCC32-pin SOP323 MHz28-pin plastic DIP8.33 MHz

# **Pin Configurations**

#### 28-Pin DIP, Plastic and Ceramic




#### 28-Pin PLCC



#### 32-Pin SOP

1
RD-7448A

# 44-Pin PLCC



# **Pin Identification**

Symbol	Function
A <sub>0</sub>	Status/data register select input
CLK	Single-phase master clock input
CS	Chip select input
D <sub>0</sub> -D <sub>7</sub>	Three-state I/O data bus
DACK	DMA request acknowledge input
DRQ	DMA request output
INT	Interrupt input
P <sub>0</sub> , P <sub>1</sub>	General-purpose output control lines
RD	Read control signal input
RST	Reset input
SCK	Serial data I/O clock input
SI	Serial data input
SIEN	Serial input enable input
SO	Three-state serial data output
SOEN	Serial output enable input
SORQ	Serial data output request
WR	Write control signal input
GND	Ground
V <sub>cc</sub>	+5V power supply
NC/V <sub>PP</sub> /V <sub>CC</sub>	No connection (77C20A, 7720A)/ programming voltage (77P20)
	programming voltage (77P20)

# **PIN FUNCTIONS**

# A<sub>0</sub> (Status/Data Register Select)

This input selects data register for read/write (low) or status register for read (high).

# CLK

This is the single-phase master clock input.

# CS (Chip Select)

This input enables data transfer through the data port with  $\overline{\text{RD}}$  or  $\overline{\text{WR}}.$ 

# D<sub>0</sub>-D<sub>7</sub> (Data Bus)

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

# DACK (DMA Request Acknowledge)

This input indicates to the SPI that the data bus is ready for a DMA transfer (DACK = CS and  $A_0 = 0$ ).

# **DRQ (DMA Request)**

This output signals that the SPI is requesting a data transfer on the data bus.

# INT (Interrupt)

A low-to-high transition on this pin executes a call instruction to location 100H if interrupts were previously enabled.

# P<sub>0</sub>, P<sub>1</sub>

These pins are general-purpose output control lines.

# **RD** (Read Control Signal)

This input latches data from the data or status register to the data port where it is read by an external device.

# RST (Reset)

This input initializes the SPI internal logic and sets the PC to 0.

# SCK (Serial Data I/O Clock)

When this input is high, a serial data bit is transferred.

# SI (Serial Data Input)

This pin inputs 8- or 16-bit serial data words from an external device such as an A/D converter.

# SIEN (Serial Input Enable)

This input enables the shift clock to the serial input register.

# SO (Serial Data Output)

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

# **SOEN** (Serial Output Enable)

This input enables the shift clock to the serial output register.

# SORQ (Serial Data Output Request)

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8- or 16-bit word has been transferred.

З

3a



# WR (Write Control Signal)

This input writes data from the data port into the data register.

# GND

This is the connection to ground.

# V<sub>CC</sub> (Power Supply)


This pin is the + 5-volt power supply.

# **Block Diagram**

# NC/VPP/VCC

This pin is not internally connected in the 77C20A and 7720A. In the 77P20, this pin inputs the programming voltage ( $V_{PP}$ ) when the part is being programmed.

This pin must be connected to  $V_{\rm CC}$  for proper 77P20 operation. Consult the section on the  $\mu \rm PD77P20$  for details.



# FUNCTIONAL DESCRIPTION

The primary bus (unshaded in the block diagram) makes a data path between all of the registers (including I/O), memory, and the processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers K and L can be loaded not only from the IDB but alternatively via buses (darkened in the block diagram) directly from RAM to the K register and directly from data ROM to the L register. Output from the multiplier in the M and N registers is typically added via buses (shaded in the block diagram) to either accumulator A or B as part of a multioperation instruction.

The SPI is a complete 16-bit microcomputer on a single chip. ROM space provides program and coefficient storage; the on-chip RAM may be used for temporary data, coefficients, and results. A 16-bit arithmetic/logic unit (ALU) and a separate 16 x 16-bit, fully-parallel multiplier provide computational power. This combination allows the implementation of a "sum of products" operation in a single 240-ns instruction cycle. In addition, each arithmetic instruction allows a number of data movement operations to further increase throughput.

Two serial I/O ports interface to codecs and other serial-oriented devices; a parallel port provides both data and status information to conventional microprocessors. Handshaking signals, including DMA controls, allow the SPI to act as a sophisticated programmable peripheral as well as a standalone microcomputer.

# MEMORY

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The  $512 \times 23$ -bit words of instruction ROM are addressed by a 9-bit program counter that can be modified by an external reset, interrupt, call, jump, or return instruction.

The data ROM is organized in 510 x 13-bit words that are addressed through a 9-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for your processing needs.

Do not use data ROM locations 0 and 1 in the 77C20A or 7720A. These locations are reserved for storage of test pattern data. (When submitting code, set these locations to 0). Note that 77P20 allows use of these locations, but using them is not advised.

The data RAM is 128 x 16-bit words and is addressed through a 7-bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

# **ARITHMETIC CAPABILITIES**

One of the unique features of the SPI's architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the SPI is capable of carrying out a multiply, an add, or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

# ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on virtually any of the SPI's internal registers, thus giving the SPI both speed and versatility for efficient data management.

# Accumulators (ACCA/ACCB)

Associated with the ALU are two 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction (except NOP). Table 1 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the SPI incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

#### Table 1. ACC A/B Flag Registers

Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Flag B	SB1	SB0	СВ	ZB	OVB1	OVB0

# Sign Register (SGN)

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants 7FFFH(+) or 8000H(-) to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator B, but flags SB1, SB0, CB, ZB, OVB1, and OVB0 are affected.

# Multiplier

Thirty-one bit results are developed by a 16 x 16-bit two's complement multiplier in 240 ns. The result is automatically latched to two 16-bit registers, M and N, at the end of each instruction cycle. The sign bit and 15 higher bits are in M and the 15 lower bits are in N; the

LSB in N is zero. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

## Stack

The SPI contains a four-level program stack for efficient program usage and interrupt handling.

## Interrupt

The SPI supports a single-level interrupt. Upon sensing a high level on the INT pin, a subroutine call to location 100H is executed. The El bit of the status register automatically resets to 0, disabling the interrupt facility until it is reenabled under program control.


# **INPUT/OUTPUT**

## General

The SPI has three communication ports as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general-purpose, two-line output port rounds out a full complement of interface capability.

# Serial I/O


The two shift registers (SI, SO) are softwareconfigurable to single- or double-byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the SPI and serial peripherals such as A/D and D/A converters, codecs, or other SPIs. Figure 2 shows serial I/O timing







#### Figure 2. Serial I/O Timing



# Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the SPI's status as shown in table 2. Data transfer is handled through a 16-bit data register (DR) that is software-configurable for double- or single-byte data transfers. The port is ideally suited for operating with 8080, 8085, and 8086 processor buses and may be used with other processors and computer systems.

#### **DMA Mode Option**

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and DACK. DMA mode allows high-speed transfers and reduced processor overhead. When in DMA mode, DACK input resets DRQ output when data transfer is completed. DACK does not affect any status register bit or flag bit.

7

3a

						10010 2.		
CS	A <sub>0</sub>	WR	RD	Operation				
1	X	X	х	No effect on internal operation; $D_0$ - $D_7$ are				
x	х	1	1	at high impedance levels.				
0	0	0	1	Data from D <sub>0</sub> -D <sub>7</sub> is latched to DR (Note 1)				
0	0	1	0	Contents of DR are output to D <sub>0</sub> -D <sub>7</sub> (Note 1)				
0	1	0	1	lllegal (SR is read only)				
0	1	1	0	Eight MSBs of SR are output to D <sub>0</sub> -D <sub>7</sub>				
0	х	0	0	lllegal (may not read and write simultaneously)				

# Table 2 Percilal D/W Operation

#### Notes:

(1) Eight MSBs or 8 LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of DACK = 0 is equivalent to  $A_0 = CS = 0$ .

#### Status Register

The status register (figure 3) is a 16-bit register in which the eight most significant bits may be read by the system's microprocessor for the latest parallel data I/O status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the SPI's load immediate (LDI) or move (MOV) instructions. The El bit is automatically reset when an interrupt is serviced.

#### Figure 3. Status Register (SR)

			-				
15	14	13	12	11	10	9	8
RQM	USF1	USF0	DRS	DMA	DRC	SOC	SIC
MSB				<b></b>			
7	6	5	4	3	2	1	0
El	0	0	0	0	0	P1	P0
							LSB

#### Table 3. Status Register Flags

Flag	Description
RQM (Request for Master)	A read or write from DR to IDB sets RQM = 1. An external read (write) resets RQM = 0.
USF1 and USF0 (User Flags 1 and 0)	General-purpose flags which may be read by an external processor for user-defined signaling
DRS (DR Status)	For 16-bit DR transfers (DRC = 0). DRS = 1 after first 8 bits have been transferred. DRS = 0 after all 16 bits have been transferred.
DMA (DMA Enable)	DMA = 0 (Non-DMA transfer mode) DMA = 1 (DMA transfer mode)

Table 3. Status Register Flags (cont)								
Flag	Description							
DRC (DR control)	DRC = 0 (16-bit mode) DRC = 1 (8-bit mode)							
SOC (SO Control)	SOC = 0 (16-bit mode) SOC = 1 (8-bit mode)							
SIC (SI Control)	SIC = 0 (16-bit mode) SIC = 1 (8-bit mode)							
El (Enable Interrupt)	El = 0 (interrupts disabled) El = 1 (interrupts enabled)							
P0, P1 (Ports 0 and 1)	P0 and P1 directly control the state of output pins $P_0$ and $P_1$							

# INSTRUCTIONS

The SPI has three types of instructions: Load Immediate, Branch, and the multifunction OP instruction. Each type takes the form of a 23-bit word and executes in 240 ns.

## Instruction Timina

To control the execution of instructions, the external 8-MHz clock is divided into four phases for internal execution. The various elements of the 23-bit instruction word are executed in a set order. Multiplication automatically begins first. Also, data moves from source to destination before other elements of the instruction. Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes an NOP as the data move supersedes the ALU operation.

Pointer modifications occur at the end of the instruction cycle after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.

An assembly language OP instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 23-bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding the SPI's operation and to eliminate confusion, write assembly code in the order described; that is, data move, ALU operations, data pointer modifications, and then return.



Minor differences exist between 7720A and 77C20A in internal instruction execution timing. Using normal programming instruction statements, the differences will not appear. However, an instruction such as the following will yield a difference between NMOS and CMOS operation.

#### OP MOV @MEM,B XOR ACCB, RAM

The instruction, which is acceptable using the NEC assembler (AS77201), has an inherent conflict in that data is simultaneously being moved into memory and fetched in one instruction. ALU instructions involving either ACCA or ACCB should not be used. In summary, observe the following rules.

- (1) DST should not be @MEM when PSEL is RAM.
- (2) When SRC is NON, DST must be @NON.
- (3) A should not be used as both DST and ASL.
- (4) B should not be used as both DST AND ASL.

#### **OP/RT Instruction Field Specification**


Figure 4 illustrates the OP/RT instruction field specification. There are two instructions of this type, both of which are capable of executing all ALU functions listed in table 4. The ALU functions operate on the value specified by the P-select field (see table 5).

# Table 4. ALU Field

Besides the arithmetic functions, these instructions can also (1) modify the RAM data pointer DP, (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register. The possible source and destination registers are listed in tables 6 and 7, respectively.

The difference in the two instructions of this type is that RT executes a subroutine or interrupt return at the end of the instruction cycle, but the OP does not. Tables 8, 9, 10, and 11 show the ASL, DPL, DPH, and RPDCR fields, respectively.

#### Figure 4. OP/RT Instruction Field



Mnemonic	D <sub>18</sub>	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	ALU Function	SA1, SB1	SAO, SBO	CA, CB	ZA, ZB	OVA1, OVB1	OVA0, OVB0
NOP	0	0	0	0	No operation					······	
OR	0	0	0	1	OR	x	Δ	0	Δ	0	0
AND	0	0	1	0	AND	x	Δ	0	Δ	0	0
XOR	0	0	1	1	Exclusive OR	x	Δ	0	Δ	0	0
SUB	0	1	0	0	Subtract	Δ	Δ	Δ	Δ	Δ	Δ
ADD	0	1	0	1	ADD	Δ	Δ	Δ	Δ	Δ	Δ
SBB	0	1	1	0	Subtract with borrow	Δ	Δ	Δ	Δ	Δ	Δ
ADC	0	1	1	1	Add with carry	Δ	Δ	Δ	Δ	Δ	Δ
DEC	1	0	0	0	Decrement ACC	Δ	Δ	Δ	Δ	Δ	Δ
INC	1	0	0	1	Increment ACC	Δ	Δ	Δ	Δ	Δ	Δ
CMP	1	0	1	0	Complement ACC (one's complement)	x	Δ	0	Δ	0	0
SHR1	1	0	1	1	1-Bit right shift	x	Δ	Δ	Δ	0	0
SHL1	1	1	0	0	1-Bit left shift	x	Δ	Δ	Δ	0	0
SHL2	1	1	0	1	2-Bit left shift	x	Δ	0	Δ	0	0
SHL4	1	1	1	0	4-Bit left shift	x	Δ	0	Δ	0	0
XCHG	1	1	1	1	8-Bit exchange	x	Δ	0	Δ	0	0

 $\triangle$  May be affected, depending on the results. 0 Reset

Previous status can be held.

x Indefinite

9

3a

Table 5.	P-Select	Field
----------	----------	-------

Mnemonic	D <sub>20</sub>	D <sub>19</sub>	ALU Input
RAM	0	Ö	RAM
IDB	0	1	Internal Data Bus (Note 1)
M	1	0	M Register
N	1	1	N Register

Notes:

 Any value on the on-chip data bus. Value may be selected from any of the registers listed in table 6 source register selections.

#### Table 6. SRC Field

			-		
Mnemonic	D7	$D_6$	D <sub>5</sub>	D <sub>4</sub>	Source Register
NON	0	0	0	0	No register
A	0	0	0	1	ACCA (Accumulator A)
В	0	0	1	0	ACCB (Accumulator B)
TR	0	0	1	1	TR temporary register
DP	0	1	0	0	DP data pointer
RP	0	1	0	1	RP ROM pointer
RO	0	1	1	0	RO ROM output data
SGN	0	1	1	1	SGN sign register
DR	1	0	0	0	DR data register
DRNF	1	0	0	1	DR no flag (Note 1)
SR	1	0	1	0	SR status register
SIM	1	0	1	1	SI serial in MSB (Note 2)
SIL	1	1	0	0	SI serial in LSB (Note 3)
к	1	1	0	1	K register
L	1	1	1	0	L register
MEM	1	1	1	1	RAM

#### Notes:

- (1) DR to IDB, RQM not set. In DMA, DRQ not set.
- (2) First bit in goes to MSB, last bit to LSB.

(3) First bit goes to LSB, last bit to MSB (bit reversed).

#### Table 7. DST Field

Mnemonic	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do	<b>Destination Register</b>
@NON	0	0	0	0	No register
@A	0	0	0	1	ACCA (Accumulator A)
@B	0	0	1	0	ACCB (Accumulator B)
@TR	0	0	1	1	TR temporary register
@DP	0	1	0	0	DP data pointer
@RP	0	1	0	1	RP ROM pointer
@DR	0	1	1	0	DR data register
@SR	0	1	1	1	SR status register

#### Table 7. DST Field (cont)

20111012 (0011)				
D3	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Destination Register
1	0	0	0	SO serial out LSB (Note 1)
1	0	0	1	SO serial out MSB (Note 2)
1	0	1	0	K (Mult)
1	0	1	1	$\text{IDB} \rightarrow \text{K}, \text{ROM} \rightarrow \text{L} \text{ (Note 3)}$
1	1	0	0	Hi RAM $\rightarrow$ K, IDB $\rightarrow$ L (Note 4)
1	1	0	1	L (Mult)
1	1	1	0	No register
1	1	1	1	RAM
		D3         D2           1         0           1         0           1         0           1         0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### Notes:

(1) LSB is first bit out.

(2) MSB is first bit out.

(3) Internal data bus to K, and ROM to L register.

(4) Contents of RAM address specified by DP<sub>6</sub> = 1, is placed in K register, IDB is placed in L (that is, 1, DP<sub>5</sub>, DP<sub>4</sub> DP<sub>3</sub>-DP<sub>0</sub>).

#### Table 8. ASL Field

Mnemonic	D <sub>14</sub>	ACC Selection		
ACCA	0	ACCA		
ACCB	1	ACCB		

#### Table 9. DPL Field

Mnemonic	D <sub>13</sub>	D <sub>12</sub>	Low DP Modify (DP <sub>3</sub> -DP <sub>0</sub> )
DPNOP	0	0	No operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

#### Table 10. DPH Field

Mnemonic	D <sub>11</sub>	D <sub>10</sub>	D9	High DP Modify
MO	0	0	0	Exclusive OR of DPH (DP <sub>6</sub> -DP <sub>4</sub> )
M1	0	0	1	with the mask defined by the three bits (D <sub>11</sub> -D <sub>9</sub> ) of the DPH
M2	0	1	0	field
MЗ	0	1	1	
M4	1	0	0	
M5	1	0	1	•
M6	1	1	0	
M7	1	1	1	

Mnemonic	D <sub>8</sub>	RP Operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

#### Jump/Call/Branch

Figure 5 shows the JP instruction field specification. Three types of program counter modifications accommodated by the processor are listed in table 12. All the instructions, if unconditional or if the specified condition is true, take their next program execution address from the next address field (NA); otherwise PC = PC +1.

For the conditional jump instruction, the condition field specifies the jump condition. Table 13 lists all the instruction mnemonics of the jump/call/branch codes. BRCH or CND values not in table 13 are prohibited.

#### Load Data (LDI)

Figure 6 shows the LD instruction field specification. The load data instruction will take the 16-bit value contained in the immediate data field (ID) and place it in the location specified by the destination field (DST) See table 7.

#### Figure 5. JP Instruction FleId

22	20	17 1	3 12	4	3	0
1 C	BRCH	CND	NA			

FIG	ure 6.	LD Instruction Field				
22	20		5		3	0
1 1		ID		-	DST	

#### Table 12. BRCH Field

D <sub>20</sub>	20 D <sub>19</sub> D <sub>18</sub>		Branch Instruction
1	0	0	Unconditional jump
1	0	1	Subroutine call
0	1	0	Conditional jump

Mnemonic	. D	D <sub>19</sub>	D <sub>18</sub>	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	Conditions
JMP	1	0	0	0	0	0	0	0	No condition
CALL	1	0	1	0	0	0	0	0	No condition
JNCA	0	1	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	CA = 1
JNCB	0	1	0	0	0	0	1	0	CB = 0
JCB	0	1	0	0	0	0	1	1	CB = 1
JNZA	0	1	0	0	0	1	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	ZA = 1
JNZB	0	1	0	0	0	1	1	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	ZB = 1
JNOVAO	0	1	0	0	1	0	0	0	0VA0 = 0
JOVAO	0	1	0	0	1	0	0	1	0VA0 = 1
JNOVBO	0	1	0	0	1	0	1	0	0VB0 = 1
J0VB0	0	1	0	0	1	0	1	1	0VB0 = 1
JN0VA1	0	1	0	0	1	1	0	0	OVA1 = 0
J0VA1	0	1	0	0	1	1	0	1	0VA1 = 1
JNOV B1	0	1	0	0	1	1	1	0	0VB1 = 0
J0VB1	0	1	0	0	1	1	- 1	1	0VB1 = 1
JNSA0	0	1	0	1	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0	1	SA0 = 1
JNSB0	0	1.	0	1	0	0	1	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	DPL = 0
JDPLF	0	1	0	1	1	0	0	1	DPL = FH
JNSIAK	0	1	0	1	1	0	1	0	SI ACK = 0
JSIAK	0	1	0	1	1	0	1	1	SI ACK = 1
JNSOAK	0	1	0	1	1	1	0	0	SO ACK = 0
JSOAK	0	1	0	1	1	1	0	1	SO ACK = 1
JNRQM	0	1	0	1	1	1	1	0	RQM = 0
JRQM	0	1	0	1	1	1	1	1	RQM = 1

#### ELECTRICAL SPECIFICATIONS

#### Absolute Maximum Ratings

Supply voltage, V <sub>CC</sub>	
77C20A	–0.5 to +7.0 V
7720A	-0.5 to +7.0 V
77P20	-0.3 to +7.0 V
Programming voltage, V <sub>PP</sub> (77P20)	–0.3 to +22 V
Input voltage, V <sub>I</sub>	
77C20A	–0.5 to V <sub>CC</sub> + 0.5 V
7720A	-0.5 to +7.0 V
77P20	–0.3 to +7.0 V
Output voltage, V <sub>O</sub>	
77C20A	–0.5 to V <sub>CC</sub> + 0.5 V
7720A	-0.5 to +7.0 V
77P20	-0.3 to +7.0 V
Operating temperature, T <sub>OPT</sub>	
77C20A	-40 to +85℃
7720A, 77P20	–10 to +70°C
Storage temperature, T <sub>STG</sub>	–65 to +150°C

Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Characteristics**

 $T_A = -10$  to +70°C;  $V_{CC} = +5 V \pm 5\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage	VIL					
77C20A		-0.3		0.8	v	
7720A, 77P20		0.5		0.8	v	
nput high voltage	VIH					
77C20A		2.2		V <sub>CC</sub> + 0.3	v	
7720A, 77P20		2.0		$V_{CC} + 0.5$	v	
CLK low voltage	VøL					
77C20A	7 -	-0.3		0.45	v	
7720A, 77P20		-0.5		0.45	v	
CLK high voltage	Vфн					
77C20A	<b>*</b> ··	3.5		V <sub>CC</sub> + 0.3	v	
7720A, 77P20		3.5		$V_{CC} + 0.5$	v	
Output low voltage	V <sub>OL</sub>			0.45	v	I <sub>OL</sub> = 2.0 mA
Output high voltage	V <sub>OH</sub>	2.4			v	I <sub>OH</sub> = -400μA
Input load current	I <sub>LIL</sub>			-10	μA	V <sub>IN</sub> = 0 V
input load current	Ісін			10	μA	$V_{IN} = V_{CC}$
Output float leakage	ILOL			-10	μA	V <sub>OUT</sub> = 0.47 V
Output float leakage	ILOH			10	μA	V <sub>OUT</sub> = V <sub>CC</sub>

#### Capacitance

Parameter	Symbol	Min	Max	Unit	Conditions
CLK, SCK capacitance	Сф		20	pF	f <sub>c</sub> = 1 MHz
Input pin capacitance	C <sub>IN</sub>		10	pF	
Output pin capacitance	Cout		20	pF	



#### **DC** Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Power supply current	lcc					
77C20A			24	40	mA	f <sub>CLK</sub> = 8.192 MHz
7720A			120	170	mA	
77P20			270	350	mA	
V <sub>PP</sub> current (77P20 only)	I <sub>РР</sub>			70	mA	Program mode max pulse current (Note 1)
		0.5		3.0	mA	Program verify, inhibit (Note 2

#### Notes:

(1)  $V_{PP} = 21 \pm 0.5 V$ 

(2) For K-level parts:  $V_{PP} \max = (V_{CC} - 0.6 V) + 0.25 V$  $V_{PP} \min = (V_{CC} - 0.6 V) - 0.25 V$ For all other step levels:  $V_{PP} \max = V_{CC} + 0.25 V$  $V_{PP} \min = V_{CC} - 0.85 V$ 

#### **AC Characteristics**

 $T_A$  = -10 to +70°C;  $V_{CC}$  = +5 V  $\pm 5\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	φςγ			·····		
77C20A, 7720A	-	120		2000	ns	
77P20		122		2000	ns	
CLK pulse width	φD	60			ns	Note 4
CLK rise time	ØВ			10	ns	Note 1
CLK fall time	φf			10	ns	Note 1
Address setup time for RD	t <sub>AR</sub>	0			ns	
Address hold time for RD	t <sub>RA</sub>	0			ns	
RD pulse width	t <sub>RR</sub>	250			ns	
Data delay from RD	t <sub>RD</sub>			150	ns	C <sub>L</sub> = 100 pF
Read to data floating	t <sub>DF</sub>	10		100	ns	C <sub>L</sub> = 100 pF
Address setup time for WR	t <sub>AW</sub>	0			ns	
Address hold time for WR	t <sub>WA</sub>	0			ns	
WR pulse width	tww	250			ns	
Data setup time for WR	tDW	150			ns	
Data hold time for WR	t <sub>WD</sub>	0			ns	
RD, WR, recovery time	t <sub>RV</sub>	250			ns	Note 2
DRQ delay	<sup>t</sup> AM			150	ns	C <sub>L</sub> = 100 pF
DACK delay time	<sup>t</sup> DACK	1			φD	Note 2
DACK pulse width	t <sub>DD</sub>					
77C20A		250				
7720A		250		2000	ns	
77P20	11	250		50,000	ns	
SCK cycle time	tscy	480		DC	ns	
SCK pulse width	t <sub>SCK</sub>	230			ns	
SCK rise/fall time	t <sub>RSC</sub> /t <sub>FSC</sub>		20		ns	

За



#### AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
SORQ delay	tDRQ	30		150	ns	C <sub>L</sub> = 100 pF
SOEN hold time	tcso	30			ns	
SOEN setup time	tsoc	50			ns	
SO delay from SCK = low	tDCK			150	ns	
SO delay from SCK before 1st bit (Note 3)	<sup>t</sup> DZRQ	20		300	ns	Note 2
SO delay from SCK	tDZSC	20		300	ns	Note 2
SO delay for SOEN	t <sub>DZE</sub>	20		180	ns	Note 2
SOEN to SO floating	t <sub>HZE</sub>	20		200	ns	Note 2
SCK to SO floating with SORQ high	tHZSC	20		300	ns	Note 2
SO delay from SCK for last bit	<sup>t</sup> HZRQ	70		300	ns	Note 2
SIEN, SI setup time	tDC	55			ns	Note 2
SIEN, SI hold time	t <sub>CD</sub>	30			ns	
P <sub>0</sub> , P <sub>1</sub> delay	t <sub>DP</sub>			фсү + 150	ns	
RST pulse width	t <sub>RST</sub>	4			фсү	
INT pulse width	t <sub>INT</sub>	8			φсγ	

#### Notes:

(2) Voltage at ac timing measuring point:  $V_{II} = V_{OI} = 0.8 V$ 


 $V_{IL} = V_{OL} = 0.8 V$  $V_{IH} = V_{OH} = 2.0 V$ 

- (3) SO goes out of tristate, but data is not valid yet.
- (4) Pulse width includes CLK rise and fall times. Refer to Clock Timing Waveform.


<sup>(1)</sup> Voltage at timing measuring point: 1.0 V and 3.0 V.




#### **Timing Waveforms**




#### Clock




#### **Read Operation**




## Write Operation







## 16-Bit Transfer Mode



## Port Output




#### Reset




За

#### Timing Waveforms (cont)

#### Read/Write Cycle



#### Interrupt



#### SERIAL TIMING

#### Serial Output, Case 1

Figure 7 shows serial output timing when  $\overline{\text{SOEN}}$  is asserted in response to SORQ when SCK is low. If  $\overline{\text{SOEN}}$  is held inactive until after SORQ is asserted, and then  $\overline{\text{SOEN}}$  is asserted while SCK is low ( $\overline{\text{SOEN}}$  should be held inactive until the period of t<sub>CSO</sub> after the falling edge of SCK), SO will become active but not valid t<sub>DZSC</sub> after the next rising edge of SCK. SO will become valid with the first bit t<sub>DCK</sub> after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out  $t_{DCK}$  after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern and will be held valid  $t_{HZRQ}$  after the corresponding rising edge of SCK at which it is to be used. SORQ will be held  $t_{DRQ}$  after this same rising edge of SCK and then removed. SOEN should be released at least  $t_{SOC}$  before the next falling edge of SCK.

#### Serial Output, Case 2

Figure 8 shows timing for serial output when  $\overline{\text{SOEN}}$  is asserted in response to SORQ when SCK is high. If  $\overline{\text{SOEN}}$  is held inactive until after SORQ is asserted, and then  $\overline{\text{SOEN}}$  is asserted while SCK is high (at least  $t_{\text{SOC}}$  before the falling edge of SCK), SO will become active but not valid  $t_{\text{DZE}}$  after the falling edge of  $\overline{\text{SOEN}}$ . SO will become valid  $t_{\text{DCK}}$  after the falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Note that although figure 8 shows  $\overline{\text{SOEN}}$  being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK as long as  $\overline{\text{SOEN}}$  is still asserted t<sub>SOC</sub> before the falling edge of SCK. The timing for the second through the last bits is identical to the timing shown in figure 7.

#### Serial Output, Case 3

Figure 9 shows output timing when  $\overline{\text{SOEN}}$  is active before SORQ is high. If  $\overline{\text{SOEN}}$  is held active before SORQ is high, data will be shifted out whenever it becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise  $t_{DRQ}$  after a rising edge of SCK. SO will become active (but not valid yet)  $t_{DZRQ}$  after the same rising edge of SCK. The first valid SO bit occurs  $t_{DCK}$ after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out  $t_{DCK}$  after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern and will be held valid  $t_{HZRQ}$  after the corresponding rising edge of SCK at which it is to be used. SORQ will be held  $t_{DRQ}$  after this same rising edge of SCK and then removed.

# NEC






Figure 7. Serial Output Case 1: SOEN Asserted in Response to SORQ When SCK Is Low





3a





#### Figure 9. Serial Output Case 3: SOEN Active Before SORQ Is High

#### Serial Output, Case 4A

Avoid releasing  $\overline{\text{SOEN}}$  in the middle of a transfer (that is, before the last bit is shifted out), since this will stop the output shift operation. When  $\overline{\text{SOEN}}$  is again asserted, the remainder of the transfer will be shifted out before the next transfer can begin. The next transfer will begin immediately without any indication of the byte/word boundary. If  $\overline{\text{SOEN}}$  is released while SCK is high (figure 10) at least t<sub>SOC</sub> before the falling edge of SCK, then SO will go inactive t<sub>HZE</sub> after  $\overline{\text{SOEN}}$  is released (which may be before or after the falling edge of SCK).

#### Serial Output, Case 4B

If  $\overline{\text{SOEN}}$  is released while SCK is low (figure 11) at least  $t_{CSO}$  after the falling edge of SCK, then the next bit will be shifted out  $t_{DCK}$  after the falling edge of SCK for


useat the subsequent rising edge of SCK. SO will then go inactive  $t_{HZSC}$  after this rising edge of SCK.


Note: For all its uses, SOEN must not change state within t<sub>SOC</sub> before or t<sub>CSO</sub> after the falling edge of SCK; otherwise, the results will be indeterminate.

#### Serial Input


Serial input timing (figure 12) is much simpler than serial output timing. Data bits are shifted in on the rising edge of SCK if  $\overline{\text{SIEN}}$  is asserted. Both  $\overline{\text{SIEN}}$  and SI must be stable at least  $t_{DC}$  before and  $t_{CD}$  after the rising edge of SCK; otherwise the results will be indeterminate.








#### Figure 11. Serial Output Case 4B: If SOEN Is Released in the Middle of a Transfer During SCK Low





#### Serial Timing Example

Figure 13 shows serial timing of cascaded SPIs with a common SCK. SO from the first SPI equals SI of the second, and the first SPI's SORQ inverts to become SIEN of the second. SOEN of the first SPI is always asserted.

When cascading two SPIs in the described configuration, most of the timing involved is directly copied from the case of serial output with  $\overline{\text{SOEN}}$  always enabled (figure 13). It must be shown that the results will be suitable for the serial input timing of the second SPI.

(1) SORQ(1) rises  $t_{DRQ}$  after a rising edge of SCK, and it is inverted (inverter has  $t_{PHL}$  delay time) to become  $\overline{SIEN}(2)$ , which must be stable  $t_{DC}$  before the next rising edge of SCK. It also must not change until  $t_{CD}$  after this first rising edge of SCK as shown by case 2 in figure 8.

 $\begin{array}{l} t_{DRQ} \;(max) + \; t_{PHL} + \; t_{DC} \;(min) \leq \; t_{SCY} \;(min) \\ t_{PHL} \;(max) \leq \; t_{SCY} \;(min) - \; t_{DC} \;(min) - \; t_{DRQ} \;(max) \\ \leq \; 480 - 55 - \; 150 \\ \leq \; 275 \; ns \;(readily \; achieved \; by \; 74LS14, \\ \; for \; example) \end{array}$ 

(2) SORQ(1) is released t<sub>DRQ</sub> after the last useful rising edge of SCK and is inverted (inverter has t<sub>PHL</sub> delay time) to become SIEN(2), which must remain stable t<sub>CD</sub> after the rising edge of SCK.


 $\begin{array}{l} t_{\mathsf{DRQ}} \mbox{ (min) } + \mbox{ } t_{\mathsf{PLH}} \mbox{ (min) } \geq \mbox{ } t_{\mathsf{CD}} \mbox{ (min) } \\ t_{\mathsf{PLH}} \mbox{ (min) } \geq \mbox{ } t_{\mathsf{CD}} \mbox{ (min) } - \mbox{ } t_{\mathsf{DRQ}} \mbox{ (min) } \\ \geq \mbox{ } 30 - 30 \end{array}$ 

 $\geq$  0 (no problem, assuming causality)

Note: This also shows  $t_{PHL}$  (min)  $\geq 0$  for the rising edge of SORQ.



#### Figure 13. Serial Timing Example



(3) SO(1) is valid  $t_{DCK}$  after a falling edge of SCK; since it becomes SI(2), it must be valid  $t_{DC}$  before the next rising edge of SCK.

$$\begin{split} t_{\text{DCK}} (\text{max}) + t_{\text{DC}} (\text{min}) &\leq t_{\text{SCK}} (\text{min}) \\ 150 + 55 &\leq 230 \\ 205 &\leq 230 \text{ (this condition is satisfied)} \end{split}$$

(4) SO(1) remains valid t<sub>HZRQ</sub> after the last useful rising edge of SCK; since it becomes SI(2), it must remain valid t<sub>CD</sub> after this rising edge of SCK.

 $t_{HZRQ}$  (min)  $\ge t_{CD}$  (min) 70  $\ge$  30 (this condition is satisfied)

Note: The above calculations may need to be adjusted for rise and fall times, since  $t_{SCY}$  and  $t_{SCK}$  are measured for midpoints of wave slopes.

#### **µPD77P20 UV ERASABLE EPROM VERSION**

#### Function

The 77P20 operates from a single +5-volt power supply and can accordingly be used in any 77C20A/7720A masked ROM application.

#### Use of Evakit-7720

The following sections describe electrical conditions that are required for programming the 77P20. However, the Evakit-7720, NEC's hardware emulator development tool for the 77C20A/7720A/77P20, meets the electrical and timing specifications presented below. When the Evakit-7720 is used for programming 77P20, all data transfers and formatting are handled automatically by Evakit's monitor program. Please refer to the Evakit-7720 (B) User's Manual for programming procedures.


The information presented below in the sections on Configuration, Operation, and Programming (and the various subsections) is required only for users who do NOT intend to use an Evakit to program the 77P20.

#### Configuration

Data transfer for programming and reading the internal ROM is partitioned into three bytes for each 23-bit wide instruction location and into two bytes for each 13-bit wide data location. Partitioning of data transfer into and out of the data port is shown in figure 14.



#### Figure 14. Instruction ROM Format



#### Instruction ROM

The instruction ROM data is transferred through the data port as a high byte, middle byte, and low byte as shown in figure 15. Bit 7 of the middle byte should be assigned a value of zero. Data is presented to the data port in a bit-reversed format. The LSB through the MSB of an instruction ROM byte is applied to the MSB through the LSB of the data port, respectively.

#### Data ROM

Figure 16 shows the data ROM format. The data ROM data is transferred through the data port as a low byte and a high byte as shown in figure 17. Bits 0, 1, and 2 of the low byte should be assigned a value of zero. Data is presented to the data port in corresponding order. The MSB through the LSB of a data ROM byte is applied to the MSB through the LSB of the data port, respectively.

Initially and after each erasure, all bits of the 77P20 are in the zero state.

#### Figure 15. Transfer of Instruction ROM Data

Data Port	7	6	5	4	з	2	1	0	
High Byte	15	16	17	18	19	20	21	22	
Middle Byte	*	8	9	10	11	12	13	14	
Low Byte	0	1	2	3	4	5	6	7	
* Set to 0 as dummy data.									

#### Figure 16. Data ROM Format

MSB												LSB
12	11	10	9	8	7	6	5	4	3	2	1	0

Figure 17.	Tra	nsfei	of D	ata R	OM L	)ata			
Data Port	7	6	5	4	3	2	1	0	
High Byte	12	11	10	9	8	7	6	5	
,		r	·····				·		
Low Byte	4	3	2	1	0	*	*	*	
* Set to 0 as dummy data.									

#### **Operating Modes**

In order to read or write the instruction or data ROMs, the mode of operation of the 77P20 must be initially set. At the RST trailing edge, the RD,  $\overline{\text{MR}}$ , and  $\overline{\text{CS}}$  should be logical zero and the DACK, A<sub>0</sub>, and SI signals should be set to determine the mode of operation accordingly, as set out in table 14.

#### Table 14. µPD77P20 Operation Mode

An	SI	
0	0	Write mode instruction and data ROM
0	1	Read the instruction ROM
1	0	Read the data ROM
	A <sub>0</sub> 0 0 1	A0         SI           0         0           0         1           1         0

Once set, the 77P20 will remain in the selected mode. A reset is required to transfer to another mode.

#### Write Mode

The individual instruction ROM and data ROM bytes are specified by control signals  $\overline{RD}$ ,  $A_0$ , SI, and INT as set out in table 15. Before writing the EPROM location, the bytes should be loaded accordingly.

## Table 15. Write Mode Specification of ROM Bytes Page 2010

		29.00		
RD	A <sub>0</sub>	SI	INT	
1	0	0	1 ′	Write instruction byte, high
1	0	1	0	Write instruction byte, middle
1	0	1	1	Write instruction byte, low
1	1	0	0	Write data byte, low
1	1	0	1	Write data byte, high

#### **Read Mode**

The instruction ROM and data ROM bytes are specified by the control signals  $\overline{\text{RD}}$ ,  $A_0$ , SI, and INT as set out in table 16. Reading is accomplished by setting the control signals accordingly.

## 3a

Table 16.	Read Mode Specification	of ROM Bytes
-----------	-------------------------	--------------

RD	Ao	SI	INT	
0	0	0	1	Read instruction byte, high
0	0	1	0	Read instruction byte, middle
0	0	1	1	Read instruction byte, low
1	0	0	0	Read data byte, high and low

The instruction ROM and data ROM are addressed by the 9-bit program counter and the 9-bit ROM pointer respectively. The PC is reset to 000H and is automatically incremented to the end address 1FFH. The RP is reset to 1FFH and is automatically decremented to 000H.

#### Erasing

Programming can occur only when all data bits are in an erased or low (0) level state. Erase 77P20 programmed data by exposing it to light with wavelengths shorter than approximately 4000 angstroms. Note that constant exposure to direct sunlight or room level fluorescent lighting could erase the 77P20. Consequently, if the 77P20 will be exposed to these types of lighting conditions for long periods of time, mask its window to prevent unintentional erasure.

The recommended erasure procedure for the 77P20 is exposure to ultraviolet light with wavelength of 2537 angstroms. The integrated dose (i.e., UV intensity x exposure time) for erasure should not be less than 15 W·s/cm<sup>2</sup>. The erasure time is approximately 20 minutes using an ultraviolet lamp with a power rating of 12,000  $\mu$ W/cm<sup>2</sup>.

During erasure, place the 77P20 within 1 inch of the lamp tubes. If the lamp tubes have filters, remove the filters before erasure.

#### Programming

Programming of the 77P20 is achieved with a single 50-ms TTL pulse. Total programming time for the 11,776 bits of instruction EPROM and also for the 6630 bits of data EPROM is 26 seconds. Data is entered by programming a high level in the chosen bit locations. Both instruction ROM and data ROM should be programmed since they cannot be erased independently. Both instruction ROM and data ROM programming modes are entered in the same manner.

The device must be reset initially before it can be placed into the programming mode. After reset, the WR signal and all other inputs (RD, CS/PROG, DACK, A<sub>0</sub>, SI, and INT) should be a TTL low signal t<sub>RS</sub> prior to the falling edge of RST. WR is then held for t<sub>RH</sub> before being

set to a TTL high-level signal. The device is now in a programming mode and will stay in this mode, allowing ROM locations to be sequentially programmed.

**Programming Mode of Instruction ROM.** Instruction ROM locations are sequentially programmed from address 000H to address 1FFH. The location address is incremented by the application of CLK for a duration of  $t_{CY}$ . Data bytes for each location as specified by control signals RD, A<sub>0</sub>, SI, and INT (table 15) are clocked into the device by the falling edge of RD.

After the three bytes have been loaded into the device,  $V_{PP}$  is raised to 21 V  $\pm$ 0.5 V,  $t_{VS}$  prior to  $\overline{CS}/PROG$  transitioning to a TTL high-level signal.  $V_{PP}$  is held for the duration of  $t_{PRPR}$  plus  $t_{PRV}$  before returning to the  $V_{CC}$  level. After  $t_{PRCL}$ , the instruction ROM address can be incremented to program the next location. Figure 18 shows the programming mode of instruction ROM timing.

**Programming Mode of Data ROM.** Data ROM locations are sequentially programmed from address 1FFH to address 000H. The location address is decremented by the application of CLK for  $t_{CY}$ . The data bytes for each location as specified by control signals  $\overline{RD}$ ,  $A_0$ , SI, and INT are clocked into the device by the falling edge of  $\overline{RD}$ .

After the two bytes have been loaded into the device, V<sub>PP</sub> is raised to 21 V,  $\pm 0.5$  V t<sub>VPR</sub> prior to CS/PROG transitioning to a TTL high-level signal. V<sub>PP</sub> is held for the duration of t<sub>PRPR</sub> plus t<sub>PRV</sub> before returning to the V<sub>CC</sub> level. After t<sub>PRCL</sub>, the data ROM address can be decremented to program the next location. Figure 19 shows programming mode of data ROM timing.


**Read Mode.** A read should be performed to verify that the data was programmed correctly. Prior to entering read mode, the device must be reset.

**Read Mode of Instruction ROM.** This mode is entered by holding the WR signal at a TTL low level with the SI signal at a TTL high level and all other specified inputs (RD, CS/PROG, DACK, A<sub>0</sub>, INT) at TTL low levels for  $t_{CORS}$  prior to the falling edge of RST. WR is then held for  $t_{RSW}$  before being set to a TTL high level. The device is now in the instruction ROM read mode and will stay in this mode until reset.


Instruction ROM locations are sequentially read from address 000H through 1FFH. Application of CLK for  $t_{CY}$  will increment the location address. The three data bytes will be read as specified by the control signals RD, A<sub>0</sub>, SI, and INT (table 16). Figure 20 shows read mode of instruction ROM timing.



Figure 18. Programming Mode of Instruction ROM



За




NEC

Figure 19. Programming Mode of Data ROM




Figure 20. Read Mode of Instruction ROM



За



Figure 21. Read Mode of Data ROM



**Read Mode of Data ROM.** Figure 21 shows read mode of data ROM timing. This mode is entered by holding the WR signal at a TTL low level with the  $A_0$  signal at a TTL high level and all other specified inputs (RD, CS/PROG, DACK, SI, INT) at TTL low levels for t<sub>CORS</sub> prior to the falling edge of RST. WR and  $A_0$  are then held for t<sub>CORS</sub> prior to the falling edge of RST. WR and  $A_0$  are then held for t<sub>RSW</sub> before being set to a TTL high level

and TTL low level, respectively. The device is now in the data ROM read mode and will stay in this mode until it is reset.

Data ROM locations are sequentially read from address 1FFH through 000H. Application of CLK for  $t_{CY}$  will decrement the location address. After the address has been decremented, the low byte of the current location

will be available at the data port subsequent to a  $t_{CLD}$  delay. Application of  $\overline{RD}$  will present the high byte  $t_{RD1}$  from the falling edge of the  $\overline{RD}$  pulse.  $\overline{RD}$  is then applied for  $t_{RV1}$  to complete reading of the current location.

#### **Read Operation, AC Characteristics**

 $T_A = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = 5 V \pm 5\%; V_{PP} = V_{CC} + 0.25 V max; V_{PP} = V_{CC} - 0.85 V min$ 

Parameter	Symbol	Min	Мах	Unit	Conditions
Data access time from CLK	tCLD		1	μs	
Data delay time from SI, IN †	tCOD		1	μs	
Data flat time from SI, IN ↑	<sup>t</sup> CODF	0		ns	
SI, INT pulse width	tcoco	1		μs	
RD recovery time	t <sub>RV1</sub>	500		ns	
Data access time from RD↓	t <sub>RD1</sub>		150	ns	
Data float time from RD †	<sup>t</sup> DF 1	10		ns	

#### **Programming Operation, AC Characteristics**

 $T_A = 25^{\circ}C \pm 5^{\circ}C; V_{CC} = 5 V \pm 5\%; V_{PP} = 21 V \pm 0.5 V$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	t <sub>CY</sub>	240			ns	
CLK setup time to RD ↓	tCLR	2			μs	
CLK hold time from RST ↓	tRSCL	6			μs	
CLK hold time from PROG ↓	tPRCL	200			ns	
Control signal set-up time to RST↓	tCORS	1			μs	
WR hold time from RST↓	t <sub>RSW</sub>	6			μs	
Data set-up time from RD ↓	<sup>t</sup> DR1	1			μs	
Data hold time from RD ↓	t <sub>RD</sub>	100			ns	
RD pulse width	t <sub>RR1</sub>	1			μs	
SI, INT set-up time from $\overline{\text{RD}}$ †	tCOR	100			ns	
SI, INT hold time from RD ↓	tRCO	100			ns	
RD set-up time to PROG ↑	t <sub>RPR</sub>	100			ns	
RD hold time from PROG ↓	tPRR	2			μs	
V <sub>PP</sub> set-up time to PROG ↑	tVPR	2			μs	
V <sub>PP</sub> hold time from PROG ↓	t <sub>PRV</sub>	2			μs	
RST pulse width	t <sub>RST1</sub>	4			tcy	
PROG pulse width	tPRPR	45	50	55	ms	

#### **Operation Mode**

The 77P20 may be utilized in an operation mode after the instruction ROM and data ROM have been programmed. Since it was first introduced in 1982, the 77P20 has undergone several mask revisions to improve manufacturability and/or function. And since the purpose of the 77P20 is to run any program that may be programmed in the masked ROM 77C20A/7720A, it is important to know how to determine the step levels and the differences between them.

#### Step Level

The markings on the  $\mu$ PD77P20 package consist of three lines, as follows:

За

NEC JAPAN	Manufacturer
D77P20D	Part Number
nnnnXnnnn	Date code

In the date code, "X" identifies the step level of the part. Parts marked with step level K, E, or P should not be used for final system test by customers who are planning to submit code for the masked ROM 77C20A/ 7720A.

On all other 77P20 step versions, a slight functional change was made, and the change is incorporated in the 77C20A/7720A. The change allows the serial clock (SCK) to run asynchronously with CLK. Specified versions of 77P20 (i.e. K, E, P) and all Evakit-7720s and Evakit-7720Bs (Evaluation Systems for 77C20A/7720A/77P20) require that SCK run synchronously with CLK.


Because this functional change results in a slight change in internal serial timing, it is mandatory that code to be submitted for 77C20A/7720A be verified in customer's system using versions of 77P20 other than those listed above (i.e. K, E, P).

#### Pin 1 Connection

The K mask version requires that the programming voltage V<sub>PP</sub> be supplied in a different manner than for all later versions, as shown in figure 22. A silicon junction diode of 0.6 V forward voltage (V<sub>P</sub>) should be used. R should be 800 to 1800  $\Omega$  to satisfy the V<sub>PP</sub> and I<sub>PP</sub> requirements.

In all mask versions other than K, pin 1 must be connected directly to  $V_{\text{CC}}.$ 





#### **DEVELOPMENT TOOLS**

For software development, assembly into object code, and debugging, an absolute assembler and simulator are available. The ASM77 Absolute Assembler and SM77C25 Simulator for analyzing development code and I/O timing characteristics are available for systems supporting CP/M<sup>®</sup> and CP/M-86<sup>®</sup>, ISIS-II<sup>®</sup>, or MS-DOS<sup>®</sup> operating systems. Additionally, the ASM77 Absolute Assembler is offered in Fortran source code for mini and main frame computer systems.

Once software development is complete, the code can be completely evaluated and debugged in hardware with the Evakit-7720 Evaluation System. The Evakit provides true in-circuit real-time emulation of the SPI for debugging and demonstrating your final system design. Code may be down-loaded to the Evakit from a development system via an RS232 port using the EVA communications program. This program is available in executable form for ISIS-II systems and many CP/M, CP/M-86, and MS-DOS systems. The EVA communications source code is also available for adapting the program to other systems.


The Evakit also serves to program the 77P20, a fullspeed EPROM version of the SPI. The 77P20 may also be programmed using DATA I/O "Unisite" and "2900 Programming Systems." Library routines for common DSP routines such as N-stage IIR (biquadratic) and FIR (transversal filters) are available on disk (free). Other hardware interface test routines as well as a Software Development Took Kit are also available.

Further operational details of the SPI can be found in the  $\mu$ PD77C20A/7720A/77P20 Signal Processing Interface Design Manual. Operation of the SPI development tools is described in the Absolute Assembler User Manual, the Simulator Operating Manual, and the Evakit- 7720 User's Manual.

#### SYSTEM CONFIGURATION

Figures 23, 24, 25, and 26 show typical system applications for the 77C20A/77P20 SPI.

#### Figure 23. Spectrum Analysis System



CP/M and CP/M-86 are registered trademarks of Digital Research Corp. ISIS-II is a registered trademark of Intel Corp. MS-DOS is a registered trademark of Microsoft Corp.



Figure 24. Analog-to-Analog Dlgital Processing System Using a Single SPI




Figure 25. Signal Processing System Using Cascaded SPIs and Serial Communication





Figure 26. Signal Processing System Using SPIs as a Complex Computer Peripheral



3a





#### Description

The  $\mu$ PD77C25 and  $\mu$ PD77P25 Digital Signal Processors (DSP) are significant upgrades to the  $\mu$ PD7720—the original member of NEC's DSP family.  $\mu$ PD77C25 is the mask ROM version;  $\mu$ PD77P25 has an OTP ROM or a UVEPROM. All versions are CMOS and identical in function. Unless contextually excluded, references in this data sheet to 77C25 include 77P25

The 77C25 executes instructions twice as fast as the 77C20A/7720A. Additional instructions allow the 77C25 to execute common digital filter routines more efficiently and at more than twice the speed of a 7720 implementation.

In addition to doubled execution speed, the 77C25 has four times the instruction ROM space and twice the data ROM and RAM space of the 7720. Real savings are now possible, especially where one 77C25 can do the work of and replace two or more 7720s.

The external clock frequency (8.3 MHz maximum) remains the same as for 77C20A/7720A while the internal instruction execution speed is doubled. For most applications, the 77C25 is plug-in compatible with the 77C20A/7720A/77P20.

The feature that distinguishes digital signal processing chips from general-purpose microcomputers is the onchip multiplier necessary for high-speed signal processing algorithms. The 77C25 multiplier is very sophisticated, especially for a low-cost DSP chip; both multiplier inputs can be loaded simultaneously from two separate memory areas. These loading operations are only two of nine operations that can occur during one 122-ns instruction cycle.

For a typical DSP filter application involving many successive multiplications, the 77C25 provides a new multiplication product for addition to a sum of products every 122 nanoseconds. Additionally, during the same instruction, memory data pointers are manipulated, and even a return from subroutine may be executed. Table 1 compares 77C25 with 77C20A.

#### Features

- Low-power CMOS: 25 mA typical current use (77C25)
- Fast instruction execution: 122 ns with 8.192-MHz clock
- All instructions execute in one instruction cycle

- Drop-in compatible with 77C20A/7720A/77P20
- 16-bit data word
- Multioperation instructions for fast program execution: any part, any combination, or all of the following operations may constitute one instruction that executes in 122 ns.
  - --- Load one multiplier input
  - Load the other multiplier input
  - Multiply (automatic)
  - -Load product to output registers (automatic)
  - -Add product to accumulator
  - Move RAM column data pointer
  - Move RAM row pointer
  - Move data ROM pointer
  - Return from subroutine
- Modified Harvard architecture with three separate memory areas
  - Instruction ROM (2048 x 24 bits)
  - Data ROM (1024 x 16 bits)
  - Data RAM (256 x 16 bits)
- I6 x 16-bit multiplier; 31-bit product with every instruction
- Dual 16-bit accumulators
- External maskable interrupt
- Four-level stack for subroutines and/or interrupt
- Multiple I/O capabilities
  - --- Serial: 8 or 16-bit (244 ns/bit)
  - Parallel: 8 or 16-bit
  - DMA
- □ Compatible with most microprocessors, including: --µPD8080
  - \_\_\_\_μPD8085
  - --- µPD8086/88
  - μPD780 (Z80®)
  - $-\mu$ PD78xx family
- Packages: 28-pin DIP, 32-pin SOP, 44-pin PLCC
- Single + 5-volt power supply

Z80 is a registered trademark of Zilog Corporation.

#### Applications

- Portable telecommunications equipment
- Digital filtering
- High-speed data modems
- Fast Fourier transforms (FFT)

- □ Speech synthesis and analysis
- Dual-tone multifrequency (DTMF) transmitters/ receivers
- Equalizers
- Adaptive control
- Numerical processing

#### Performance Benchmarks

- Second-order digital filter (biquad): 1.1 μs
- □ Sin/cos of angles: 2.58 µs
- $\square$   $\mu$ -law or A-law to linear conversion: 0.24  $\mu$ s
- D FFT
  - 32-point complex: 0.35 ms
  - 64-point complex: 0.8 ms

#### **Ordering Information**

Part Number	Package	ROM	Operating Temperature Range
μPD77C25C-xxx 28-pin plastic DIP		Mask	-40 to +85°C
C25GW-xxx	32-pin SOP		
C25L-xxx	44-pin PLCC		
μPD77P25C	28-pin plastic DIP	OTP	–10 to +70 °C
P25D	28-pin ceramic DIP	UVEPROM	
P25GW	32-pin SOP	OTP	
P25L	44-pin PLCC	OTP	

#### Table 1. Comparison of 77C25 With 77C20A

	77C25/77P25	77C20A/77P20		
Technology	CMOS/CMOS	CMOS/NMOS		
Instruction cycle	122 ns 244 ns			
Instruction ROM	2048 x 24 bits	512 x 23 bits		
Data ROM	1024 x 16 bits	510 x 13 bits		
Data RAM	256 x 16 bits	128 x 16 bits		
Fixed-point multiplier	16 bits x 16 bits → 31 bits	16 bits x 16 bits → 3 bits		
ALU	16-bit fixed-point	16-bit fixed-point		
Accumulator	2 x 16 bits	2 x 16 bits		
Host CPU interface	8-bit bus	8-bit bus		
Serial interface	One input and one output	One input and one output		
	4 MHz	2 MHz		
Temporary registers	Two	One		

## Table 1. Comparison of 77C25 With 77C20A (cont)

	77C25/77P25	77C20A/77P20
Additional	JDPLNO	
instructions	JDPLNF	
	Modification of RAM column data pointer M8-MF	_
DMA mode	Fully implemented	Partially implemented
Package	28-pin DIP	28-pin DIP
	44-pin PLCC	44-pin PLCC
	32-pin SOP	
Power supply	5 V	5 V
Power consumption	50 mA (max) @ 8.192 MHz	40 mA (max) @ 8.192 MHz
Power saving mode (when idle)	Yes	No

Since the 77C25 executes an instruction in one external clock cycle (versus two cycles of the same 8.192-MHz clock for 77C20A), the 77C25 may be substituted for a 77C20A (or 7720A or 77P20) in a circuit without modification of that circuit. Hardware/software that implements data transfers—both serial and parallel between the 77C25 and other devices in an existing 7720 design should use the handshake protocol described in the 77C25 User's Manual.

#### **Pin Configurations**

#### 28-Pin DIP


	28 🗆 V <sub>DD</sub>
	27 🗆 A 0
DRQ 🗖 3	26 □ CS
P004	25 🗆 RD
P1 🗆 5	24 🗆 WR
	23 🗆 SORQ
D1 🗖 7	22 🗆 SO
D2[8	21 🗆 SI
D3[]9	20 🗆 SOEN
D4 🗖 10	19 🗆 SIEN
D5 🗆 11	18 🗆 SCK
D <sub>6</sub> □ 12	17 🗆 INT
D7 🗆 13	16 🗆 RST
GND 🗆 14	15 CLK
	49NR-304A

## Pin Configurations (cont)

#### 32-Pin SOP

		32 🗖 V <sub>DD</sub>	
NC/VPP	2	31 🗖 V <sub>DD</sub>	
	3	30 🗖 🗛	
	4	29 🗖 CS	
Po 🗆	5	28 🗖 RD	
P1 C	6	27 🗖 WR	
D <sub>0</sub>	7	26 🗖 SORQ	
D1 C	8	25 🗖 SO	
D <sub>2</sub>	9	24 🗖 SI	
D <sub>3</sub>	10	23 SOEN	
D4 🗆	11	22 SIEN	
D5 🗆	12	21 🗖 SCK	
D <sub>6</sub> 🗆	13	20 🗖 INT	
D7 C	14	19 🗖 RST	
GND 🗆	15	18 🗖 CLK	
GND 🗆	16	17 🗖 NC	
L			83NR-8079A

#### 44-Pin PLCC



#### Pin Identification

Symbol	Function
A <sub>0</sub>	Status/data register select input
CLK	Single-phase master clock input
CS	Chip select input
D <sub>0</sub> -D <sub>7</sub>	Three-state I/O data bus
DACK	DMA request acknowledge input
DRQ	DMA request output
INT	Interrupt input
P <sub>0</sub> , P <sub>1</sub>	General-purpose output control lines
RD	Read control signal input
RST	Reset input
SCK	Serial data I/O clock input
SI	Serial data input
SIEN	Serial input enable input
so	Three-state serial data output
SOEN	Serial output enable input
SORQ	Serial data output request
WR	Write control signal input
GND	Ground
V <sub>DD</sub>	+5 V power supply
NC/V <sub>PP</sub>	77C25: no connection 77P25: +12.5 V programming 77P25: +5 V for normal operation

#### **PIN FUNCTIONS**

#### A<sub>0</sub> (Status Data Register Select)

This input selects data register for read/write (low) or status register for read (high).

#### CLK

This is the single-phase master clock input.

#### CS (Chip Select)

This input enables data transfer through the data port with  $\overline{\text{RD}}$  or  $\overline{\text{WR}}$ .

#### D<sub>0</sub>-D<sub>7</sub> (Data Bus)

This three-state I/O data bus transfers data between the data register or status register and the external data bus.

#### DACK (DMA Request Acknowledge)

This input indicates to the 77C25 that the data bus is ready for a DMA transfer ( $\overline{DACK} = CS$  and  $A_0 = 0$ ).

З

#### **DRQ (DMA Request)**

This output signals that the 77C25 is requesting a data transfer on the data bus.

#### INT (Interrupt)

A low-to-high transition on this pin executes a call instruction to location 100H if interrupts were previously enabled.

## P<sub>0</sub>, P<sub>1</sub>

These pins are general-purpose output control lines.

## **RD** (Read Control Signal)

This input latches data from the data or status register to the data port where it is read by an external device.

#### **RST (Reset)**

This input initializes the 77C25 internal logic and sets the PC to 0.

#### SCK (Serial Data I/O Clock)

When this input is high, a serial data bit is transferred.

#### SI (Serial Data Input)

This pin inputs 8- or 16-bit serial data words from an external device such as an A/D converter.

## SIEN (Serial Input Enable)

This input enables the shift clock to the serial input register.

### SO (Serial Data Output)

This three-state port outputs 8- or 16-bit data words to an external device such as a D/A converter.

#### SOEN (Serial Output Enable)

This input enables the shift clock to the serial output register.

#### SORQ (Serial Data Output Request)

This output specifies to an external device that the serial data register has been loaded and is ready for output. SORQ is reset when the entire 8- or 16-bit word has been transferred.

#### WR (Write Control Signal)

This input writes data from the data port into the data register.

#### GND

This is the connection to ground.

#### V<sub>DD</sub> (Power Supply)

This pin is the + 5-volt power supply.

#### NC/VPP


This pin is not internally connected in the 77C25. In the 77P25, this pin inputs the programming voltage ( $V_{PP}$ ) when the part is being programmed.

This pin must be connected to  $V_{\text{DD}}$  for normal 77P25 operation.



µPD77C25/77P25

#### **Block Diagram**



#### DATA BUSES

The primary bus (unshaded in the block diagram) makes a data path between all of the registers (including I/O), memory, and the processing sections. This bus is referred to as the IDB (internal data bus). The multiplier input registers K and L can be loaded not only from the IDB but alternatively via buses (darkened in the block diagram) directly from RAM to the K register and directly from data ROM to the L register. Output from the multiplier in the M and N registers is

typically added via buses (shaded in the block diagram) to either accumulator A or B as part of a multioperation instruction.

#### MEMORY

Memory is divided into three types: instruction ROM, data ROM, and data RAM. The 2048 x 24-bit words of instruction ROM are addressed by an 11-bit program counter that can be modified by an external reset, interrupt, call, jump, or return instruction.

5

3b

The data ROM is organized in 1024 x 16-bit words that are addressed through a 10-bit ROM pointer (RP register). The RP may be modified simultaneously with arithmetic instructions so that the next value is available for the next instruction. The data ROM is ideal for storing the necessary coefficients, conversion tables, and other constants for signal and math processing.

The data RAM is 256 x 16-bit words and is addressed through an 8-bit data pointer (DP register). The DP has extensive addressing features that operate simultaneously with arithmetic instructions, eliminating additional time for addressing or address modification.

#### ARITHMETIC CAPABILITIES

One of the unique features of the 77C25 architecture is its arithmetic facilities. With a separate multiplier, ALU, and multiple internal data paths, the 77C25 is capable of carrying out a multiply, an add or other arithmetic operation, and a data move between internal registers in a single instruction cycle.

#### ALU

The ALU is a 16-bit two's complement unit capable of executing 16 distinct operations on data routed via the P and Q ALU inputs.

#### Accumulators (ACCA/ACCB)

Associated with the ALU are two 16-bit accumulators, each with its own set of flags, which are updated at the end of each arithmetic instruction. Table 2 shows the ACC A/B flag registers. In addition to zero result, sign, carry, and overflow flags, the 77C25 incorporates auxiliary overflow and sign flags (SA1, SB1, OVA1, OVB1). These flags enable the detection of an overflow condition and maintain the correct sign after as many as three successive additions or subtractions.

#### Table 2. ACC A/B Flag Registers

Flag A	SA1	SA0	CA	ZA	OVA1	OVA0
Flag B	SB1	SB0	СВ	ZB	OVB1	OVB0

#### Sign Register (SGN)

When OVA1 is set, the SA1 bit will hold the corrected sign of the overflow. The SGN register will use SA1 to automatically generate saturation constants 7FFH(+) or 8000H(-) to permit efficient limiting of a calculated value. The SGN register is not affected by arithmetic operations on accumulator B, but flags SB1, SB0, CB, ZB, OVB1, and OVB0 are affected.

#### Multiplier

Thirty-one bit results are developed by a 16 x 16-bit two's complement multiplier in 122 ns. The result is automatically latched to two 16-bit registers, M and N, at the end of each instruction cycle. The sign bit and 15 higher bits are in M and the 15 lower bits are in N; the LSB in N is zero. A new product is available for use after every instruction cycle, providing significant advantages in maximizing processing speed for real-time signal processing.

#### Stack

The 77C25 contains a four-level program stack for efficient program usage and interrupt handling.

#### Interrupt

The 77C25 supports a single-level interrupt. Upon sensing a high level on the INT terminal, a subroutine call to location 100H is executed. The El bit of the status register automatically resets to 0, disabling the interrupt facility until it is reenabled under program control.

#### **INPUT/OUTPUT**


The 77C25 has three communication ports as shown in figure 1: two serial and one 8-bit parallel, each with its own control lines for interface handshaking. Parallel port operation is software-configurable to be in either polled mode or DMA mode. A general-purpose, two-line output port rounds out a full complement of interface capability.

#### Serial I/O

The two shift registers (SI, SO) are softwareconfigurable to single- or double-byte transfers. The shift registers are externally clocked (SCK) to provide a simple interface between the 77C25 and serial peripherals such as A/D and D/A converters, codecs, or other 77C25's. Figure 2 shows serial I/O timing



#### Figure 1. 77C25 Communication Ports



#### Parallel I/O

The 8-bit parallel I/O port may be used for transferring data or reading the 77C25 status as shown in table 3. Data transfer is handled through a 16-bit data register (DR) that is software-configurable for double- or single-byte data transfers. The port is ideally suited for operating with 8080, 8085, and 8086 processor buses and may be used with other processors and computer systems.

#### **DMA Mode Option**

Parallel data transfers may be controlled (optionally) via DMA control lines DRQ and DACK. DMA mode allows high-speed transfers and reduced processor overhead. When in DMA mode, DACK input resets DRQ output when data transfer is completed.

Note: The RQM bit of the status register is affected by read/write operations in DMA mode the same as non-DMA mode. (In 7720 operation, RQM is not affected when in DMA mode.)

#### Table 3. Parallel R/W Operation

cs	A <sub>0</sub>	WR	RD	Operation			
1	х	х	х	No effect on internal operation; D <sub>0</sub> -D <sub>7</sub> are			
x	х	1	1	at high impedance levels.			
0	0	0	1	Data from D <sub>0</sub> -D <sub>7</sub> is latched to DR (Note 1)			
0	0	1	0	Contents of DR are output to $D_0$ - $D_7$ (Note 1)			
0	1	0	1	Illegal (SR is read only)			
0	1	1	0	Eight MSBs of SR are output to D <sub>0</sub> -D <sub>7</sub>			
0	х	0	0	lllegal (may not read and write simultaneously)			

#### Notes:


(1) Eight MSBs or LSBs of data register (DR) are used, depending on DR status bit (DRS). The condition of DACK = 0 is equivalent to  $A_0 = CS = 0$ .

#### Status Register

The status register, (figure 3, table 4) is a 16-bit register in which the 8 most significant bits may be read by the system's microprocessor for the latest parallel data I/O status. The RQM and DRS bits can only be affected by parallel data moves. The other bits can be written to (or read) by the 77C25 load immediate (LD) or move (MOV) instruction. The El bit is automatically reset when an interrupt is serviced.



#### Figure 2. Serial I/O Timing



#### Figure 3. Status Register

15	14	13	12	11	10	9	8
RQM	USF1	USF0	DRS	DMA	DRC	soc	SIC
MSB							
7	6	5	4	3	2	1	0
El	0	0	0	0	0	P1	P0
							LSB

#### Table 4. Status Register Flags

Flag	Description
RQM (Request	A read or write from DR to IDB sets RQM = 1.
for master)	An external read (write) resets RQM = 0.
USF1 and USF0 (User flags 1 and 0)	General-purpose flags that may be read by an external processor for user-defined signaling
DRS (DR status)	For 16-bit DR transfers (DRC = 0). DRS = 1 after the first 8 bits have been transferred. DRS = 0 after all 16 bits have been transferred.
DMA (DMA	DMA = 0 (Non-DMA transfer mode)
enable)	DMA = 1 (DMA transfer mode)
DRC (DR	DRC = 0 (16-bit mode)
control)	DRC = 1 (8-bit mode)
SOC (SO	SOC = 0 (16-bit mode)
control)	SOC = 1 (8-bit mode)
SIC (SI control)	SIC = 0 (16-bit mode) SIC = 1 (8-bit mode)
El (Enable	El = 0 (interrupts disabled)
interrupt)	El = 1 (interrupts enabled)
P1, P0 (Ports 0 and 1)	P0 and P1 directly control the state of output pins ${\rm P_0}$ and ${\rm P_1}$

#### **Temporary Registers**

The 77C25 has two 16-bit temporary registers.

#### INSTRUCTIONS

The 77C25 has three types of instructions: OP/RT (operation/return), JP (jump), and LD (load immediate). Each type takes the form of a 24-bit word and executes in 122 ns.

#### Instruction Timing

To control the execution of instructions, the external 8-MHz clock is divided into phases for internal execution. The various elements of the 24-bit instruction word are executed in a set order. Multiplication automatically begins first. Also, data moves from source to destination before other elements of the instruction.

Data being moved on the internal data bus (IDB) is available for use in ALU operations (if P-select field of

the instruction specifies IDB). However, if the accumulator specified in the ASL field is also specified as the destination of the data move, the ALU operation becomes a NOP, as the data move supersedes the ALU operation.

Pointer modifications occur at the end of the instruction cycle after their values have been used for data moves. The result of multiplication is available at the end of the instruction cycle for possible use in the next instruction. If a return is specified as part of an OP instruction, it is executed last.

An assembly language OP instruction may consist of what looks like one to six lines of assembly code, but all of these lines are assembled together into one 24-bit instruction word. Therefore, the order of the six lines makes no difference in the order of execution described above. However, for understanding 77C25 operation and to eliminate confusion, assembly code should be written in the order described; that is: data move, ALU operations, data pointer modifications, and then return.

#### **OP/RT Instructions**

Figure 4 illustrates the OP/RT (operation/return) instruction field specification. This is really one instruction type capable of executing all ALU functions listed in table 6.

The ALU functions operate on the value specified by the P-select field (table 5).

The RT indicates an option in bit  $D_{22}$  that causes a return from subroutine or interrupt service.

Besides the arithmetic functions, this instruction can also (1) modify the RAM data pointer DP, (2) modify the data ROM pointer RP, and (3) move data along the on-chip data bus from a source register to a destination register. Tables 7, 8, 9, and 10 show the ASL, DPL, DPH, and RPDCR fields, respectively. The possible source and destination registers are listed in tables 11 and 12.

#### Table 5. P-Select Field

Mnemonic	D <sub>21</sub>	D <sub>20</sub>	ALU Input				
RAM	. 0	0	RAM				
IDB	0	1	* Internal data bus				
M	1	0	M register				
N	1	1	N register				

\* Any value on the on-chip data bus. Value may be selected from any of the source registers listed in table 11.

#### Figure 4. OP/RT Instruction Field

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_	
OP	0	0		P- elect		A	LU		A S L	DF	Ľ		DPH	- M		RPDCR		SF	RC			D	ST			
RT	0	1			Same as OP Instruction																					
	<u> </u>																								49	M-000058E

#### Table 6. ALU Field

Mnemonic	D <sub>19</sub>	D <sub>18</sub>	D <sub>17</sub>	D <sub>16</sub>	ALU Function	SA1, SB1	SA0, SB0	CA, CB	ZA, ZB	OVA1, OVB1	OVA0, OVB0
NOP	0	0	0	0	No operation						
OR	0	0	0	1	OR	x	Δ	0	Δ	0	0
AND	0	0	1	0	AND	x	Δ	0	Δ	0	0
XOR	0	0	1	1	Exclusive OR	x	Δ	0	Δ	0	0
SUB	0	1	0	0	Subtract	Δ	Δ	Δ	Δ	Δ	Δ
ADD	0	1	0	1	Add	Δ	Δ	Δ	Δ	Δ	Δ
SBB	0	1	1	0	Subtract with borrow	Δ	Δ	Δ	Δ	Δ	Δ
ADC	0	1	1	1	Add with carry	Δ	Δ	Δ	Δ	Δ	Δ
DEC	1	0	0	0	Decrement ACC	Δ	Δ	Δ	Δ	Δ	Δ
INC	1	0	0	1	Increment ACC	Δ	Δ	Δ	Δ	Δ	Δ
CMP	1	0	1	0	Complement ACC (one's complement)	x	Δ	0	Δ	0	0
SHR1	1	0	1	1	1-bit right shift	x	. Δ	Δ	Δ	0	0
SHL1	1	1	0	0	1-bit left shift	x	Δ	Δ	Δ	0	0
SHL2	1	1	0	1	2-bit left shift	x	Δ	0	Δ	0	0
SHL4	1	1	1	0	4-bit left shift	x	Δ	0	Δ	0	0
XCHG	1	1	1	1	8-bit exchange	x	Δ	0	Δ	0	0

#### Symbols:

 $\bigtriangleup\,$  May be affected, depending on the results

— Previous status can be held

0 Reset

x Indefinite

## Table 7. ASL Field

Mnemonic	D <sub>15</sub>	ACC Selection
ACCA	0	ACCA
ACCB	1	ACCB

#### Table 8. DPL Field

Mnemonic	D <sub>14</sub>	D <sub>13</sub>	Low DP Modify (DP3-DP0)
DPNOP	0	0	No operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DPL

#### Table 9. DPH Field

Mnemonic	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	High DP Modify
MO	0	0	0	0	Exclusive OR of DPH
M1	0	0	0	1	(DP <sub>7</sub> -DP <sub>4</sub> ) with the mask defined by the 4 bits
M2	0	0	1	0	(D <sub>12</sub> -D <sub>9</sub> ) of the DPH field
МЗ	0	0	1	1	
M4	0	1	0	0	
M5	0	1	0	1	
M6	0	1	1	0	
M7	0	1	1	1	
M8	1	0	0	0	
M9	1	0	0	1	
MA	1	0	1	0	
MB	1	0	1	1	
MC	1	1	0	0	
MD	1	1	0	1	
ME	1	1	1	0	
MF	1	1	1	1	-

#### Table 10. RPDCR Field

Mnemonic	D <sub>8</sub>	RP operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

#### Table 11. SRC Field

NON/TRB         0         0         0         0         TRB (Note 1)           A         0         0         0         1         ACCA (Accumulat B         ACCB (Accumulat CR         ACCB (Accumulat	
B         0         0         1         0         ACCB (Accumulat           TR         0         0         1         1         TR temporary reg           DP         0         1         0         0         DP data pointer	
TR     0     0     1     1     TR temporary reg       DP     0     1     0     0     DP data pointer	or A)
DP 0 1 0 DP data pointer	or B)
	ister
RP 0 1 0 1 RP ROM pointer	
RO 0 1 1 0 RO ROM output of	lata
SGN 0 1 1 1 SGN sign register	
DR 1 0 0 0 DR data register	
DRNF 1 0 0 1 DR no flag (Note :	2)
SR 1 0 1 0 SR status register	

#### Table 11. SRC Field (cont)

Mnemonic	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Source Register
SIM	1	0	1	1	SI serial in MSB (Note 3)
SIL	1	1	0	0	SI serial in LSB (Note 4)
к	1	1	0	1	K register
L	1	1	1	0	L register
MEM	1	1	1	1	RAM

#### Notes:

- (1) Contents of TRB register are also output if NON is specified.
- (2) DR to IDB, RQM not set. In DMA, DRQ not set.
- (3) First bit in goes to MSB, last bit to LSB.
- (4) First bit goes to LSB, last bit to MSB (bit reversed).

#### Jump Instructions

Figure 5 shows the JP instruction field specification. Bits  $D_{21}$ ,  $D_{20}$ , and  $D_{19}$  of the BRCH field identify the three types of instructions: unconditional jump (100), subroutine call (101), and conditional jump (010). Table 13 lists the instruction mnemonics for the complete BRCH field, bits  $D_{21}$ - $D_{13}$ .

All the instructions in table 13—if unconditional or if the specified condition is true—take their next program execution address from the next address field (NA) in figure 5. Otherwise, PC = PC + 1.

#### Load Data (LD) Instructions

Figure 6 shows the LD instruction field specification.

The load data instruction will take the 16-bit value contained in the immediate data field (ID) and place it in the register specified by the destination field (DST). This is the same as the DST field (table 12) in the OP/RT instruction.

## Table 12. DST Field

Mnemonic	$D_3$	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Destination Register	
@NON	0	0	0	0	No register	
@A	0	0	0	1	ACCA (Accumulator A)	
@B	0	0	1	0	ACCB (Accumulator B)	
@TR	0	0	1	1	TR temporary register	
@DP	0	1	0	0	DP data pointer	
@ RP	0	1	0	1	RP ROM pointer	
@DR	0	1	1	0	DR data register	
@SR	0	1	1	1	SR status register	
@SOL	1	0	0	0	SO serial out LSB (Note	



Table 12.	DST	Field			
Mnemonic	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Destination Register
@SOM	1	0	0	1	SO serial out MSB (Note 2)
@K	1	0	1	0	K (Mult)
@KLR	1	0	1	1	$IDB \rightarrow K, ROM \rightarrow L$ (Note 3)
@KLM	1	1	0	0	Hi RAM → K, IDB → L (Note 4)
@L	1	1	0	1	L register
@TRB	1	1	1	0	TRB register

Mnemonic	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	Destination Register
@MEM	. 1	1	1	1	RAM

#### Notes:


(1) LSB is first bit out.

(2) MSB is first bit out.


(3) Internal data bus to K, and ROM to L register.

(4) Contents of RAM address specified by DP<sub>6</sub> = 1 is placed in K register, IDB is placed in L (that is: 1, DP<sub>5</sub>, DP<sub>4</sub>, DP<sub>3</sub>-DP<sub>0</sub>).

#### Figure 5. JP Instruction Field Specification



#### Figure 6. LD Instruction Field Specification



#### Table 13. BRCH Field

Mnemonic	D <sub>21</sub> -D <sub>19</sub>	D <sub>18</sub> -D <sub>16</sub>	D <sub>15</sub> -D <sub>13</sub>	Conditions	Mnemonic	D <sub>21</sub> -D <sub>19</sub>	D <sub>18</sub> -D <sub>16</sub>	D <sub>15</sub> -D <sub>13</sub>	Conditions
JMP	100	000	000	No condition	JNOVB1	010	011	100	OVB1 = 0
CALL	101	000	000	No condition	JOVB1	010	011	110	OVB1 = 1
JNCA	010	000	000	CA = 0	JNSAO	010	100	000	SA0 = 0
JCA	010	000	010	CA = 1	JSA0	0 1 0	100	010	SA0 = 1
JNCB	010	000	100	CB = 0	JNSB0	010	100	100	SB0 = 0
JCB	010	000	110	CB = 1	JSB0	010	100	110	SB0 = 1
JNZA	010	001	000	ZA = 0	JNSA1	010	101	000	SA1 = 0
JZA	010	001	010	ZA = 1	JSA1	010	101	010	SA1 = 1
JNZB	010	001	100	ZB = 0	JNSB1	010	101	100	SB1 = 0
JZB	010	001	110	ZB = 1	JSB1	010	101	110	SB1 = 1
JNOVA0	010	0.1 0	000	OVA0 = 0	JDPL0	010	1 1 0	000	DPL = 0
JOVA0	010	010	010	OVA0 = 1	JDPLNO	010	1 1 0	001	DPL ≠ 0
JNOVB0	010	010	100	OVB0 = 0	JDPLF	010	110	010	DPL = FH
JOVB0	010	010	110	OVB0 = 1	JDPLNF	0 1 0	110	011	DPL ≠ FH
JNOVA1	010	011	000	OVA1 = 0	JNSIAK	010	1 1 0	100	SI ACK = 0
JOVA1	010	011	010	OVA1 = 1	JSIAK	010	110	110	SI ACK = 1

#### Table 13. BRCH Field (cont)

Mnemonic	D <sub>21</sub> -D <sub>19</sub>	D <sub>18</sub> -D <sub>16</sub>	D <sub>15</sub> -D <sub>13</sub>	Conditions	
JNSOAK	010	111	000	SO ACK = 0	
JSOAK	010	111	010	SO ACK = 1	
JNRQM	010	111	100	RQM = 0	
JRQM	010	1 1 1	110	RQM = 1	

#### **ELECTRICAL SPECIFICATIONS**

#### **Absolute Maximum Ratings**

 $T_A = 25^{\circ}C$  unless otherwise specified

Supply voltage, V <sub>DD</sub>	-0.5 to +7.0 V
V <sub>PP</sub> (77P25)	–0.5 to +13.5 V
Input voltage, V <sub>I</sub>	– 0.5 to V <sub>DD</sub> + 0.5 V
V <sub>RST</sub> (77P25)	-0.5 to + 13 V
Output voltage, V <sub>O</sub>	- 0.5 to V <sub>DD</sub> + 0.5 V
Storage temperature, T <sub>STG</sub>	–65 to 150°C
Operating temperature, T <sub>OPT</sub> 77C25/77C25-10 77P25 (Normal operation) 77P25 (PROM mode)	-40 to + 80°C −10 to + 70°C + 20 to + 30°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Supply voltage	V <sub>DD</sub>	4.5	5.0	5.5	V	Normal operation
		5.7	6.0	6.25	v	Programming*
	V <sub>PP</sub> *	4.5	5.0	5.5	v	Reading and normal operation
		12	12.5	12.8	V	Programming
Input voltage, low	VIL	-0.3		0.8	V	
Input voltage, high	VIH	2.2		V <sub>DD</sub> + 0.3	v	-
CLK input voltage, low	VILC	-0.3		0.5	v	-
CLK input voltage, high	VIHC	3.5		V <sub>DD</sub> + 0.3	v	-
Input voltage for setting PROM mode	V <sub>RST</sub> *	11.5	12.0	12.5	v	Reading and writing
Operating temperature	Торт	-40	+ 25	+ 85	°C	77C25/77C25-10
		-10	+ 25	+ 70	°C	Normal operation*
		+ 20	+ 25	+ 30	°C	PROM mode*

\* For *µ*PD77P25

DC Characteristics, Normal  $T_A = -40$  to  $+85^{\circ}$ C (77C25/77C25-10), -10 to 70°C (77P25);  $V_{DD} = 4.5$  to 5.5 V

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Output voltage, low	V <sub>OL</sub>			0.45	V	l <sub>OL</sub> = 2.0 mA
Output voltage, high	V <sub>OH</sub>	0.7 V <sub>DD</sub>			V	l <sub>OH</sub> = 400 μA
Input leakage current, low	ILIL			-10	μA	$V_{IN} = 0 V$
Input leakage current, high	1 <sub>LIH</sub>			10	μA	$V_{IN} = V_{DD}$
Output leakage current, low	ILOL			-10	μA	V <sub>OUT</sub> = 0.47 V
Output leakage current, high	I <sub>LOH</sub>			10	μA	$V_{OUT} = V_{DD}$
Supply current (77C25)	IDD		25	50	mA	f <sub>CLK</sub> = 8.192 MHz
			15	25	mA	f <sub>CLK</sub> = 8.192 MHz; RST = 1
Supply current (77P25)	IDD		35	60	mA	f <sub>CLK</sub> = 8.192 MHz
			20	35	mA	f <sub>CLK</sub> = 8.192 MHz; RST = 1
	lpp			1	mA	

# **DC Characteristics, PROM Mode** $T_A = +20 \text{ to } + 30^{\circ}\text{C}; V_{DD} = 5.75 \text{ to } 6.25 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input leakage current	IRST			30	μA	V <sub>RST</sub> = 12.0 ± 0.5 V
Supply current	lcc			60	mA	
	lpp			30	mA	•

# **Capacitance** $T_A = 25^{\circ}C; V_{DD} = 0.V$

Parameter	Symbol	Тур	Max	Unit	Conditions
CLK, SCK capacitance	Сф		20	pF	fc = 1 MHz
Input capacitance	CIN		20	pF	
Output capacitance	Соит		20	pF	

#### **AC Characteristics**

 $T_A = -40$  to 85°C (77C25/77C25-10), -10 to +70°C (77P25);  $V_{DD} = 4.5$  to 5.5 V

Parameter	Symbol	Min	Тур	Мах	Unit	Conditions
Clock						
CLK cycle time	tcyc					Measuring at 2 V
77C25/77P25		120	122	2000	ns	
77C25-10		100	100	2000	ns	_
CLK pulse width	tcc	55				
77C25 77P25		55 60			ns ns	
77C25-10		45			ns	
CLK rise time	t <sub>CR</sub>			10	ns	Measuring at 1 and 3 V
CLK fall time	t <sub>CF</sub>			10	ns	_
SCK cycle time	t <sub>CYS</sub>					
77C25/77P25	010	240	244		ns	
77C25-10		200	200		ns	
SCK high pulse with	tssH					-
77C25/77P25		100			ns	
77C25-10		80			ns	
SCK low pulse width	t <sub>SSL</sub>					
77C25/77P25 77C25-10		100 80			ns ns	
SCK rise time	tan	00		20		_
SCK fall time	t <sub>SR</sub>			20	ns	_
	tsF			20	(15	
Host Interface Timing A0, CS, DACK setup time for RD		0				
	tSAR				ns	_
A0, CS, DACK hold time for RD	tHRA	0			ns	_
RD pulse width 77C25/77P25	twrd	120				
77C25-10		100			ns ns	
A0, CS, DACK setup time for WR	tsaw	0			ns	_
A0, CS, DACK hold time for WR	t <sub>HWA</sub>	0			ns	_
WR pulse width	twwn					_
77C25/77P25	*W W H	120			ns	
77C25-10		100			ns	
Data setup time for WR	tspw					
77C25/77P25		100			ns	
77C25-10		80			ns	_
Data hold time for WR	thwd	0			ns	_
RD, WR recovery time	t <sub>RV</sub>	100				
77C25/77P25 77C25-10		100 80			ns ns	
DACK hold time for DRQ	t <sub>HRQA</sub>	0.5t <sub>CYC</sub>			ns	_
RD, WR setup time for CLK		50			ns	Note 1
RD, WR setup time for CLK	tsrwc thcrw	50			ns	Note 1
Host Interface Switching	'HCKW					
RD↓→ data delay time	toos					
77C25/77P25	tDRD			100	ns	
77C25-10				80	ns	

3b



### AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
RD ↑ → data float time	<sup>t</sup> F RD					
77C25/77P25 77C25-10		10 10		65 50	ns ns	
		10			115	
CLK↑ → DRQ delay time 77C25/77P25	<sup>t</sup> DCRQ			80	ns	
77C25-10				65	ns	
DACK↓→ DRQ delay time	<sup>t</sup> DARQ					
77C25/77P25	DAng			110	ns	
77C25-10				90	ns	
$CLK \uparrow \rightarrow P_0, P_1$ delay time	<sup>t</sup> DCP					
77C25/77P25 77C25-10				100 80	ns ns	
Interrupt Reset Timing						
						N
RST setup time for CLK 77C25/77P25	<sup>t</sup> SRSC	50			ns	Note 1
77C25-10		40			ns	
RST hold time for CLK	tHCRS					Note 1
77C25/77P25	nono	50			ns	
77C25-10		40			ns	
RST pulse width	<sup>t</sup> RST	2t <sub>CYC</sub>			ns	System reset
		3t <sub>CYC</sub>			ns	Enter power saving state
INT setup time for CLK	tsinc					Note 1
77C25/77P25 77C25-10		50 40			ns ns	
INT hold time for CLK	tHCIN					Note 1
77C25/77P25	HOIN	50			ns	
77C25-10		40			ns	
INT pulse width	t <sub>INT</sub>	<sup>3t</sup> CYC			ns	
INT recovery time	t <sub>RINT</sub>	2t <sub>CYC</sub>			ns	
Interrupt Reset Switching						
CLK ↑ → reset state delay time	tDCRS					
77C25/77P25 77C25-10				100 80	ns	
					ns	
Serial Interface Timing						
SIEN, SI setup time for SCK 77C25/77P25	tssis	50			ns	
77C25-10		40			ns	
SIEN, SI hold time for SCK	tHSSI		· · · · · · · · · · · · · · · · · · ·			
77C25/77P25	'H551	30			ns	
77C25-10		20			ns	
SOEN setup time for SCK	tsses					
77C25/77P25		50			ns	
77C25-10		40			ns	
SOEN hold time for SCK 77C25/77P25	<sup>t</sup> HSSE	30			ns	
77C25-10		25			ns	
CLK setup time for SCK	tscs				·	Note 1
77C25/77P25	-303	50			ns	
77C25-10		40			ns	

#### AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK hold time for SCK 77C25/77P25	tHSC	50				Note 1
77C25-10		40			ns ns	
SCK setup time for CLK	tssc					Note 1
77C25/77P25 77C25-10		50 40			ns ns	
SCK hold time for CLK	tHCS					Note 1
77C25/77P25 77C25-10		50 40			ns ns	
Serial Interface Switching			<u></u>			
SCK ↑ → SORQ delay time	tDSSQ					
77C25/77P25 77C25-10		30 20		150 120	ns ns	
SCK↓→ SO delay time	tDSLSO					_
77C25/77P25 77C25-10				60 50	ns ns	
SCK↓→ SO hold time	tHSLSO					_
77C25/77P25 77C25-10		0 0			ns ns	
SCK↓→ SO float time	t <sub>FSSO</sub>					_
77C25/77P25 77C25-10				60 50	ns ns	

Notes:

(1) Setup and hold requirement for asynchronous signal only guarantees recognition at next CLK.

#### **PROM Program Timing**

 $T_A = 25 \pm 5^{\circ}C; V_{IHR} = 12.0 \pm 0.5 V$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Data Read							
CE setup time for RST	tSRSCE	2			μs	$V_{DD} = 5.0 \pm 0.5 V$	
OE setup time for RST	<sup>t</sup> SRSOE	2			μs	- V <sub>PP</sub> = V <sub>DD</sub>	
Data Read Switching							
Address to output delay	tDAD			200	ns	$V_{DD} = 5.0 \pm 0.5 V$	
CE to output delay	tDCD			200	ns	$V_{PP} = V_{DD}$	
OE to output delay	<sup>t</sup> DODR			75	ns		
OE high to output float	tFCD	0		60	ns		
Address to output hold	tHAD	0			ns		
Data Write							
CE setup time for RST	tSRSCE	2			μs	$V_{DD} = 6.0 \pm 0.25 V$	
CE setup time for address	tSAC	2			μs	V <sub>PP</sub> = 12.5 ±0.3 V	
CE setup time for data	tspc	2			μs		
CE setup time for V <sub>PP</sub>	tsvpc	2			μs		
CE setup time for V <sub>DD</sub>	tsvdc	2			μs		
OE setup time for data	tspo	2			μs		




#### PROM Program Timing (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions	
Address hold time	t <sub>HCA</sub>	2			μs		
Data hold time	<sup>t</sup> HCD	2			μs		
Initial program pulse width	twco	0.95	1.0	1.05	ms		
Overprogram pulse width	twc1*	2.85		78.75	ms		
Data Write Switching							
OE to output float time	t <sub>FOD</sub>	0		130	ns	$V_{DD} = 6.0 \pm 0.25 V$	
OE to output delay	t <sub>DODW</sub>			150	ns	V <sub>PP</sub> = 12.5 ±0.3 V	


t<sub>WC1</sub> = 3nt<sub>WC0</sub> assuming initial program pulse is applied n times.

#### **Timing Waveforms**


### Input/Output Voltage Reference Levels




#### Clock Timing



#### Host Read Operation




#### Host Write Operation






#### Normal Operation, 8-Bit Mode




3b



#### Normal Operation, 16-Bit Mode




#### Port Operation






#### DMA Operation, 8-Bit Mode



3b




#### DMA Operation, 16-Bit Mode






#### Reset Operation




3b



#### Interrupt Operation



#### PROM Read Timing



# NEC

## µPD77C25/77P25

#### PROM Program Timing





Figure 7. Serial Input Operation



#### SERIAL TIMING

## Serial Output Case 1: SOEN Asserted in Response to SORQ

Figure 8 shows timing for serial output when  $\overline{\text{SOEN}}$  is asserted in response to SORQ. If  $\overline{\text{SOEN}}$  is held inactive until after SORQ is asserted, and then  $\overline{\text{SOEN}}$  is asserted at least t<sub>SSES</sub> before the falling edge of SCK, SO will become valid t<sub>DSLSO</sub> after the falling edge of SCK for use by an external device at the subsequent rising edge of SCK.


Note that, although figure 8 shows  $\overline{\text{SOEN}}$  being asserted during a different SCK pulse than the one in which SORQ is asserted, it is permissible for these to occur during the same pulse of SCK as long as  $\overline{\text{SOEN}}$  is still asserted t<sub>SSES</sub> before the falling edge of SCK.

25

3b



#### Figure 8. Serial Output Case 1



## Serial Output Case 2: SOEN Active Before SORQ Is High

Figure 9 shows output timing when SOEN is active before SORQ is high. If SOEN is held active before SORQ is high, data will be shifted out whenever it becomes available in the serial output register (assuming previous data is already shifted out). In this case, SORQ will rise  $t_{DSSQ}$  after a rising edge of SCK. The first SO bit occurs  $t_{DSLSO}$  after the next falling edge of SCK for use by an external device at the subsequent rising edge of SCK.

Subsequent bits will be shifted out  $t_{DSLSO}$  after subsequent falling edges of SCK for use at subsequent rising edges of SCK. The last bit to be shifted out will also follow this pattern, and will be held valid  $t_{FSSO}$  after the

corresponding falling edge of SCK at which it is to be used. SORQ will be held  $t_{\text{DSSQ}}$  after this same rising edge of SCK, and then removed.

## Serial Output Case 3: SOEN Released During a Transfer

If  $\overline{\text{SOEN}}$  is released while SCK is in the middle of a transfer, as shown in figure 10, at least t<sub>HSSE</sub> after the falling edge of SCK, then the next bit will be shifted out t<sub>DSLSO</sub> after the falling edge of SCK for use at the subsequent rising edge of SCK. SO will go inactive t<sub>FSSO</sub> after the falling edge of SCK.

Note: For all its uses, SOEN must not change state within t<sub>SSES</sub> before or t<sub>HSSE</sub> after the falling edge of SCK; otherwise the results will be indeterminate.





Figure 9. Serial Output Case 2




#### Figure 10. Serial Output Case 3



#### Serial Input

Serial input timing (figure 11) is much simpler than serial output timing (figure 12). Data bits are shifted in on the rising edge of SCK if SIEN is asserted. Both SIEN and SI must be stable at least  $t_{\rm SSIS}$  before and  $t_{\rm HSSI}$  after the rising edge of SCK; otherwise the results will be indeterminate.






3b








#### μPD77P25 PROM

The  $\mu$ PD77P25 has a PROM—one-time programmable (OTP) or ultraviolet erasable (UVE)—consisting of a 2K x 24-bit instruction ROM and a 1K x 16-bit data ROM.

Data is written to or read from the PROM in 8-bit bytes. Because instruction words are 24 bits and data words are 16 bits, special byte addresses are assigned to the instruction ROM (0H-1FFFH) and data ROM (2000H-27FFH) as shown in figures 13 and 14.


Each internal word address of the instruction ROM is equivalent to three byte addresses used by external devices plus one dummy byte address. For example, in figure 13, internal word address 0H corresponds to byte addresses 0H, 1H, and 2H plus dummy byte address 3H (not shown).

#### Figure 13. Instruction ROM





#### Figure 14. Data ROM



#### UVEPROM Erasure

Data in a UVEPROM can be erased by exposure to light with a wavelength shorter than 400 nm. Usually, ultraviolet light with a 254-nm wavelength is used. The erasure process, which sets all data bits to 1's, must take place before data is programmed to a UVEPROM.

The total light quantity required to completely erase the written data is 15 Ws/cm<sup>2</sup>, equivalent to exposure to a UV lamp with a rating of 12,000  $\mu$ W/cm<sup>2</sup> for about 20 minutes. A longer time may be necessary because of such factors as the age of the UV lamp and stains on the package window. The window must be positioned within 1 inch of the UV lamp.

If the UVEPROM is exposed to direct sunlight or fluorescent light for a long time, the data might be destroyed. To prevent this, mask the window with a cover or film after the erasure process.

#### Data Programming Procedure

Following is the procedure for programming the 77P25. Table 15 shows the reassigned pin functions when writing/reading the PROM.

Since the area from byte address 2800H to 3FFFH is for internal testing, the area for the instruction ROM and data ROM must be set from byte address 0H to 27FFH. Set the data to dummy byte addresses in the instruction ROM area to FFH in the normal programming.

- Apply + 12.5 V to RST (pin 16), + 6 V to V<sub>DD</sub>, and + 12.5 V to V<sub>PP</sub>. This causes the PROM to enter program mode.
- (2) Specify the desired ROM byte address from address input pins A<sub>0</sub> to A<sub>13</sub>.
- (3) Program the data on the data bus  $(D_0-D_7)$  by applying 0 to  $\overline{CE}$  while  $\overline{OE}$  is 1 (program mode).

- (4) Output the programmed data to the data bus (D<sub>0</sub>-D<sub>7</sub>) by applying 0 to OE while CE is 1 (program verify mode).
- (5) Repeat steps 2 through 4, 25 times maximum until the data is properly written to the specified address.
- (6) After verifying that the data has been properly programmed, apply additional pulses by setting OE to 1 (clear CE to 0). The pulse width is 3X ms if the number of repetitions in steps 3 and 4 is X.

The above procedure completes writing one byte of data. If the data will not be properly programmed even after steps 2 to 4 have been repeated more than 25 times, the 77P25 is defective.

#### Table 14. Pin Functions for PROM Programming/ Reading

ncaung						
Program Mode	Normal Mode	Function				
A <sub>0</sub>	A <sub>0</sub>	Input address (viewed from external device)				
A <sub>1</sub>	WR	for programming/reading PROM (instruction ROM and data ROM).				
A <sub>2</sub>	SORQ					
A <sub>3</sub>	SO					
A <sub>4</sub>	SI	• •				
A <sub>5</sub>	SOEN					
A <sub>6</sub>	SIEN					
A <sub>7</sub>	SCI					
A <sub>8</sub>	INT					
Ag	CLK					
A <sub>10</sub>	P <sub>1</sub>					
A <sub>11</sub>	P <sub>0</sub>					
A <sub>12</sub>	DRQ					
A <sub>13</sub>	DACK					
D <sub>0</sub> -D <sub>7</sub>	D <sub>0</sub> -D <sub>7</sub>	Input/output data for PROM (instruction ROM and data ROM)				
CE	CS	PROM program strobe signal (active low)				
OE	RD	PROM read strobe signal (active low)				
V <sub>PP</sub>	V <sub>PP</sub>	Power pin for programming PROM; apply +12.5 V for writing and +5 V for reading.				
V <sub>DD</sub>	V <sub>DD</sub>	Power pin; apply +6 V for programming and +5 V for reading.				
GND	GND	Ground pin				
	RST	Sets PROM program or read mode. Mode is set when +12.5 V is applied.				



#### **Data Reading Procedure**

- (1) Apply + 12.5 V to RST, +5.0 V to V<sub>DD</sub>, and +5.0 V to V<sub>PP</sub>. This causes the PROM to enter read mode.
- (2) Specify the desired ROM byte address from the address input pins  $A_0$  to  $A_{13}$ .
- (3) Data will be output to the data bus (D<sub>0</sub>-D<sub>7</sub>) by clearing OE and CE to 0.

#### Instruction ROM Code Protection

A word of the instruction ROM can be protected if data FEH is programmed to a dummy byte address. For example, byte addresses 0H, 1H, and 2H (word address 0H) are protected if FEH is programmed to dummy byte address 3H. Following is the procedure for protecting the instruction ROM.

- (1) Set data FFH to the dummy addresses; then perform the data program procedure.
- (2) Verify the programmed data by the data read procedure.
- (3) Set data FEH to the dummy addresses; again perform the data program procedure.

#### **DEVELOPMENT TOOLS**

For software development and assembly into object code, a relocatable assembler (RA77C25) is available. This software is available to run on MS-DOS®, CP/M®, VAX®/VMS®, and VAX/UNIX® systems.

For debugging, a hardware emulator (EVAKIT-77C25) provides in-circuit, real-time emulation of the 77C25. Features of the EVAKIT-77C25 include break/step emulation, symbolic debugging, and on-line assembly/ disassembly of code.

The EVAKIT-77C25 connects via a probe to the target system for test and demonstration of the final system design. It also connects to the host development system via an RS-232 port. Using Kermit or NEC's EVA communications program, code can be downloaded or uploaded between development system and EVAKIT.

MS-DOS is a registered trademark of Microsoft Corporation. CP/M is a registered trademark of Digital Research, Incorporated. VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a registered trademark of UNIX System Laboratories, Incorporated.


By connecting to a PROM programmer, the EVAKIT is also used to prepare 77P25 PROMs intended for prototyping and small volume applications. A program adaptor, PA-77P25, is provided for use with the data I/O programmer.

Code submittal for the mask ROM  $\mu$ PD77C25 is accomplished by preparing a 27C256A or  $\mu$ PD77P25 PROM using the same programming device.

#### SYSTEM CONFIGURATION

Figures 15, 16, 17, and 18 show typical system applications for the 77C25.

#### Figure 15. Spectrum Analysis System



#### Figure 16. Analog-to-Analog Digital Processing System Using a Single 77C25






Figure 17. Signal Processing System Using Cascaded 77C25's and Serial Communication





Figure 18. Signal Processing System Using 77C25's As a Complex Computer Peripheral



3b





## μPD77220, 77P220 24-Bit Fixed-Point Digital Signal Processor

#### Description

The  $\mu$ PD77220 is a highly accurate digital signal processor (DSP). The  $\mu$ PD77220 has a mask ROM; the  $\mu$ PD77P220 has a one-time programmable (OTP) or an ultraviolet erasable (UVE) PROM. There are also two speed versions, 8 and 10 MHz. The part numbers of 10-MHz versions have a -10 suffix. The 8- and 10-MHz units process 24-bit fixed-point data at 122 and 100 ns/ instruction.

Note: Unless excluded by context, μPD77220 means both the μPD77220 and the μPD77P220.

The internal circuit consists of a multiplier ( $24 \times 24$  bits), instruction ROM (2K words x 32 bits), data ROM (1K words x 24 bits), and two independent data RAMs (256 words x 24 bits each).

The  $\mu$ PD77220 has two operation modes: master and slave. These modes can be set using external pins. In master mode, an external 8K-word memory can be added, and 4K words in the memory can be used as an instruction area. In slave mode, the  $\mu$ PD77220 operates as an I/O processor for the host CPU. An external 8K-byte data memory can be added.

#### Features

- Processes 24-bit fixed-point data
- 24-bit fixed-point multiplication circuit 24 bits x 24 bits  $\rightarrow$  47 bits
  - 47-bit ALU with eight working registers
  - -47-bit barrel shifter
- □ High-speed operation and efficient data transfer
  - -Instruction cycle 122 or 100 ns
  - Three-stage pipeline processing
  - Dedicated data buses in the internal RAM, multiplication circuit, and ALU

- Architecture suitable for digital signal processing
   Two built-in independent data RAMs and data
   RAM pointers
  - Each data RAM pointer consists of a base pointer and index register: the base pointer performs a ring count operation in any range
  - Data ROM pointer steps forward in two-step increments (2N) in addition to normal autoincrement/autodecrement addressing
- Flexible external interfaces
- Two modes of operation: master or slave
  - In master mode, 4K words by 32-bit instruction area
  - High-speed access to external memory Master mode: 4K words by 24 bits Slave mode: 4K words by 8 bits
- CMOS process
- □ Single + 5-volt single power supply
- □ 68-pin PGA array and PLCC packages


#### **Ordering Information**

Part Number μPD77220R L R-10 L-10		Package	Max Speed	ROM	
		68-pin PGA	8 MHz	Mask	
		68-pin PLCC	8 MHz		
		68-pin PGA	10 MHz	•	
		68-pin PLCC	10 MHz	_	
µPD77	P220R	68-pin PGA	8 MHz	UVE	
	L	68-pin PLCC	8 MHz	OTP	
R-10		68-pin PGA	10 MHz	UVE	
	L-10	68-pin PLCC	10 MHz	OTP	



#### **Pin Configurations**


#### 68-Pin PLCC





#### Pin Configurations (cont)

#### 68-Pin Ceramic PGA



3C

#### $\mu\text{PD77220}$ and $\mu\text{PD77230A}$ Comparison

The  $\mu$ PD77220 is a 24-bit fixed-point signal processor; the  $\mu$ PD77230A is a 32-bit floating-point signal processor. The two processors are generally compatible on an object level. However, the following  $\mu$ PD77230A instructions are not available on the  $\mu$ PD77220. ADDF, SUBF, NORM, CVT (OP field)

- TRNORM, RDNORM, FLTFIX, FIXMA (CNT field)
- SPIE, IESP (CNT field)
- WRBEL8, WRBL8E (CNT field)
- JEV0, JEV1 (C field)
- TRE (DST field)

Also, the CMP instruction on the  $\mu$ PD77220 treats data as 47-bit fixed-point data at the time of comparison (as opposed to 55-bit floating-point data on the  $\mu$ PD77230A).

Internal memory differences between the two processors are shown in table 1. Table 2 describes the differences in the data lengths between the  $\mu$ PD77220 and the  $\mu$ PD77230A.

## Table 1. Internal Memory Differences Between μPD77220 and μPD77230A


Memory Type	μPD77220	μPD77230A
Instruction ROM	2K words x 32 bits	2K words x 32 bits
Data ROM	1K words x 24 bits	1K words x 32 bits
RAM 0	256 x 24 bits	512 x 32 bits
RAM 1	256 x 24 bits	512 x 32 bits

	D77220 and µPD77230A	aneen
Symbol	μPD77220	μPD77230A
MAIN BUS	24 bits	32 bits
P, Q	47 bits	55 bits
PSW0, PSW1	4 bits (OVFE not present)	5 bits
RAM0, RAM1	24 bits	32 bits
IXO, IX1	9 bits	4
RP	10 bits	4
м	47 bits	55 bits
DRS	32 bits	4
SI, SO	32 bits	4
LC	10 bits	←
TR	24 bits	32 bits
PU BUS	47 bits	55 bits
WR0 - WR7	47 bits	55 bits
SVR	7 bits	4-
BP0, BP1	9 bits	<del>~</del>
ROM	24 bits	32 bits
K, L	24 bits	32 bits
DR	32 bits	←
AR	13 bits	<del>~</del>
STK	13 bits	<del>~</del>
SR	20 bits	←

Table 2. Data Length Differences Between



#### Master Mode Block Diagram




5

**3**C




### Slave Mode Block Diagram





#### Master Mode Operation

Slave Mode Operation



#### **Pin Functions**

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
Power Su	oply			
V <sub>DD</sub>	B6	36		+ 5 V power supply
	K4	66	—	Be sure to connect these three pins
	K8	6		
Vpp	F11	18		PROM program power input pin. Connect +5 V for normal operation or + 12.5 V for PROM program mode
B4         40         —         Ground terminals           B8         32         —         Be sure to ground these three           K6         2         —         Fractional states three				
	B8	32		Be sure to ground these three pins
	K6	2		
Setting M	odes			
M/S	E2	51	I	Operation mode; mode cannot be changed during operation 0: Master mode 1: Slave mode
Clocks				
X1	L10	9	I	Input pins for crystal oscillator connection
X2	K9	8		If an external clock is used, connect it to the X1 pin and leave X2 open
CLKOUT	L9	7	0	$\mu PD77220$ internal system clock output. The output signal frequency is half the frequency of the crystal oscillator connected to the X1 or X2 pin
Reset and	l Interrupt			
RESET	L7	3	I	Internal system reset signal input (low-level active) — Requires latitude of more than three system clock (CLKOUT) cycles

3c



#### Pin Functions (cont)

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
NMI	F2	53	I	Non-maskable interrupt input (low-level active) — Requires latitude of more than three system clock (CLKOUT) cycles — Fall edge detection — The interrupt address is 10H
INT	F1	52	Ι	Maskable interrupt input (low-level active) — Requires latitude of more than three system clock (CLKOUT) cycles — Fall edge detection — The interrupt address is 100H
Serial Int	erfaces			
SOCK	L3	63	I/O	Serial output data clock I/O — Serial data is output synchronously when the clock to be input or output at this pin rises — Whether the external clock is to be input or the internal clock to be output depends on the status register
SORQ	K2	62	0	Serial output request (high-level active) — When output data is in the SO register, set to 1 When output is terminated, set to 0
SOEN	K5	68	I	Serial output enable (low-level active) — Enables serial data output from the SO pin
SO	L4	65	O (3 state)	Serial data output — Serial data output is synchronized with the leading edge of the SOCK signal
SICK	КЗ	64	I/O	Serial input data clock I/O — Serial data is latched internally at the trailing edge of the clock input to or output from this terminal — The status register determines whether to input the external clock or to output the internal clock
SIEN	L6	1	I	Serial input enable (low-level active) — Enables serial data input from the SI pin
SI	L5	67	I	Serial data input — Inputs serial data synchronously when SICK falls

Note: The system clock is an internal clock generated by CLK GEN on the basis of the clock (master clock hereafter) input in X1. Its frequency is half of that of the master clock.

Externa	al Memory Inter	faces (Master N	lode Only)	
WR	К7	4	0	Write output (low-level active) — Write control output for external memory. If 0 is set, the output address is valid and data is output to data bus (D0 to D31)
RD	L8	5	0	Read output (low-level active) — Read output control for the external memory. If 0 is set, the output address is valid and data is output to data bus (D0 to D31)
AX	Α5	37	0	<ul> <li>Highest-order memory address output</li> <li>If the external instruction memory is accessed (highest-order bit PC12 of the internal program counter is 1), 0 is output</li> <li>If the external data memory is accessed, the value of the highest-order bit AR12 of the internal address register is output</li> <li>0: High-speed access area</li> <li>1: Low-speed access area</li> </ul>

### Pin Functions (cont)

Symbol	PGA Pin Location	PLCC Pin Number	I/O	Function
External Me	emory Interface	es (Master Mode	Only) (co	ont)
A0 - A11	See PGA pin configuration diagram	See PLCC pin configuration diagram	O (3 state)	Memory address output — Address output when the external memory is accessed — If the external instruction memory is accessed, the value of low-order 12 bits of the internal program counter is output — If the external data memory is accessed, the value of low-order 12 bits of the address register is output
D0 - D31	See PGA pin configuration diagram	See PLCC pin configuration diagram	I/O (3 state)	32-bit data bus for the external memory
Host CPU II	nterfaces (Slav	e Mode Only)		
CS	H10	15	1	Chip select input (low-level active) — If 0 is set, read/write from host CPU through 16-bit data bus (l/O0 to l/O15) is enabled
HWR	G11	16	I	Host CPU write input (low-level active) — If 0 is set, 16-bit data bus (I/O0 to I/O15) is ready for input (also $\overline{CS} = 0$ )
HRD	G10	17	I	Host CPU read input (low-level active) — If 0 is set, 16-bit data bus (I/O0 to I/O15) is ready for output (for $\overline{CS} = 0$ )
I/O0 to I/O15	See PGA pin configuration diagram	See PLCC pin configuration diagram	I/O (3 state)	<ul> <li>16-bit data buses for host CPU</li> <li>Bidirectional buses that input and output data according to control signals CS, HWR, and HRD from the host CPU</li> <li>16-bit or 32-bit I/O data transfer format can be set in the internal status register</li> </ul>
RQM	H11	14	0	Host request input — Signal that indicates a read or write request to host CPU
External Da	ata Memory Inte	erfaces (Slave Mo	ode Only)	
WR	K7	4	0	Write data output (low-level active) — Write control output for the external memory. If set to 0, the output address is valid and data is output to data buses (D0 to D7)
RD	L8	5	0	Read data output (low-level active) — Read control output for the external memory. If set to 0, the output address is valid and data is input through data buses (D0 to D7)
AX	A5	37	0	Highest-order memory address output — If the external memory is accessed, the value of the highest-order bit AR12 of the internal address register is output 0: High-speed access area 1: Low-speed access area
A0 - A11	See PGA pin configuration diagram	See PLCC pin configuration diagram	0	Memory address output — Address output when the external memory is accessed. The value of the low-order 12 bits of the internal address resister is output from this address
D0 - D7	See PGA pin configuration diagram	See PLCC pin configuration diagram	I/O (3 state)	8-bit data bus for external memory — 1-byte, 2-byte, 3-byte, or 4-byte I/O data transfer format can be set in the internal status register



Symbol	PGA Pin Location	PLCC n Pin Number	I/O	Function
General-Pu	irpose I/O Po	rts (Slave Mode Only	)	
P0, P1	J10, J11	13, 12	I	General-purpose input port — The status of these general-purpose input ports can be determined by an instruction
P2, P3	K10, K11	11,10	0	General-purpose output port — Data to be output from these general-purpose output pins can be set using an instruction; the data is stored unless the set value is changed
Internal F	unctions			
Symbol		Multiplier	De	scription
Multiplier	Peripheral C	ircuits		
MPY		Multiplier	24	-bit fixed-point data multiplier
			24	bits x 24 bits $\rightarrow$ 47 bits
К		K Register	MF	PY input data storage register (24 bits)
L		L Register	MF	PY input data storage register (24 bits)
M		M Register	MF	PY multiplication result storage register (47 bits)
ALU Peripl	heral Circuits	5		
ALU		Arithmetic Logic Unit	47	-bit data logical operation circuit
P	<u> </u>	P Register	AL	U input data storage register (47 bits)
Q		Q Register	AL	U input data storage register (47 bits)
EXCHANGE		Data Exchanger	Se	lects P or Q from which the fixed-point data is to be input to the barrel shifte
BSHIFT		Barrel Shifter	Ba	rrel shifter for fixed-point data in the P or Q register
SVR		Shift Value Register	Sh	ift value set register
WRIC		Working Register Interface Circuit	Sp	ecifies the format of data transfer between the working register and PU bus
WR0 - WR7		Working Register (0-7)	AL	U operation result storage register (47 bits)
PSW0		Program Status Word 0	AL	U operation result status register
PSW1		Program Status Word 1	AL	U operation result status register
Data Memo	ory Periphera	al Circuits	-	
ROM		Data ROM	Fix	ced-data storage ROM (1 kW x 24 bits)
RP		ROM Pointer	Re	gister specifying ROM address (10 bits)
RAM0		Data RAM0	Da	ta storage RAM0 (256 W x 24 bits)
BP0		Base Pointer 0	Re	gister specifying RAM0 base address (9 bits)
IXO		Index Register 0	Re	gister specifying RAM0 index address (9 bits)
RAM1		Data RAM1	Da	ta storage RAM1 (256 W x 24 bits)
BP1		Base Pointer, 1	Re	gister specifying RAM1 base address (9 bits)
IX1		Index Register 1	Re	gister specifying RAM1 index address (9 bits)
Instruction	n <b>ROM P</b> eripi	heral Circuits		
INSTRUCTIO	N ROM	Instruction ROM	Ins	struction storage ROM (2 kW x 32 bits)
PC		Program Counter	Re	gister specifying instruction ROM address (13 bits)

8-level 13-bit stack

STK

Stack

#### Internal Functions (cont)

Symbol	Multiplier	Description
Instruction ROM Pe	ripheral Circuits (cont)	
SP	Stack Pointer	Pointer indicating stack address
DECODER	Instruction Decoder	Instruction decoding circuit
Parallel Interface B	uses	
DP	Data Port	Master mode: — 32-bit parallel data bus for the external memory
		Slave mode: — 8-bit parallel data bus for the external data memory — 16-bit parallel data bus for host CPU — Read/write control signal for host CPU — General-purpose I/O port
AP	Address Port	Master mode: — Address bus for the external memory
		Slave mode: — Address bus for the external data memory
DR	Data Register	Master mode: — Register for interface between mode DP and internal data bus (main bus) (32 bits)
		Slave mode: — Register for interface between mode DP (8-bit parallel data bus for the external data memory) and main bus (32 bits)
DRS	Data Register for Slave	Slave mode: — Register for interface between mode DP (16-bit parallel data bus for host CPU) and main bus (32 bits)
AR	Address Register	Register specifies external data memory address (13 bits)
HOST R/W CNT	Host CPU Read/Write Control Circuit	Slave Host CPU interface control mode circuit
R/W CNT	Read/Write Control Circuit	External memory read/write control circuit
Serial Input/Output	Interfaces	
SO	Serial Output Data Register	Serial output data storage register (32 bits)
OSFT	Output Shift Register	Shift register - outputs SO data serially
SOCNT	Serial Output Control Circuit	Serial output control circuit
SI	Serial Input Data Register	Serial input data storage register (32 bits)
ISFT	Input Shift Register	Shift register - inputs serial data
SICNT	Serial Input Control Circuit	Serial input control circuit
Control Circuits		
CLK GEN	Clock Generator	Circuit for generating internal system clock and serial I/O clock
	Interrupt Controller	Internal interrupt control circuit
TR	Temporary Register	General-purpose register (24 bits)
LC	Loop Counter	Register which sets program loop count (10 bits)



#### **ELECTRICAL SPECIFICATIONS**

For the electrical specifications of the  $\mu$ PD77P220 in PROM program/read mode, see the later section titled PROM Electrical Specifications.

#### Capacitance

 $T_A = +25^{\circ}C; V_{DD} = 0 V$ 

Parameter	Symbol	Max	Unit	Conditions	
Input capacitance	CIN	10	pF	f <sub>c</sub> = 1 MHz	
Output capacitance	COUT	20	рF	•	

#### **Absolute Maximum Ratings**

$T_{A} = +25^{\circ}C$	
Operating temperature, T <sub>OPT</sub>	-10 to +70°C
Storage temperature, T <sub>STG</sub>	–65 to +150°C
Output voltage, V <sub>O</sub>	-0.5 to V <sub>DD</sub> + 0.5 V
Input voltage, VI (except SIEN/PROG)	–0.5 to V <sub>DD</sub> + 0.5 V
VI (SIEN/PROG)	-0.5 to +12.5 V
Power supply voltage, V <sub>DD</sub>	-0.5 to +6.5 V
V <sub>PP</sub>	0.5 to +13.5 V

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

#### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Power supply voltage	V <sub>DD</sub>	4.75	5.0	5.25	V	Normal operation
		5.75	6.0	6.25	V	PROM mode
	V <sub>PP</sub>	4.75	5.0	5.25	V	Normal operation
		12.2	12.5	12.8	V	PROM mode
Low-level input voltage	VIL	0.3		0.8	V	
High-level input voltage	VIH	2.2		V <sub>DD</sub> + 0.3	V	
Low-level X1 input voltage	VILX	-0.3		0.5	v	
High-level X1 input voltage	VIHX	3.9		V <sub>DD</sub> + 0.3	V	
Input voltage for PROM mode	VPROG	11.5	12.0	12.5	V	
Operating temperature	Торт	-10	+ 25	+ 70	°C	Normal operation
		+ 20	+ 25	+ 30	°C	PROM mode

#### DC Characteristics

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Low-level output voltage	VOL			0.45	V	I <sub>OL</sub> = 2.0 mA
High-level output voltage	VoH	0.7 V <sub>DD</sub>			V	I <sub>OH</sub> =-400 μA
Low-level input current	Ч∟			-400	μA	RESET, SICK, SOCK, VIN = 0 V
High-level input current	l <sub>IH</sub>			400	μA	$\overline{M}/S V_{IN} = V_{DD}$
Low-level input leak current	LIL			-10	μA	Except $\overline{\text{RESET}}$ , SICK, SOCK, $V_{\text{IN}} = 0$ V
High-level input leak current	ILIH			10	μA	Except $\overline{M}/S$ , $V_{IN} = V_{DD}$
Low-level output leak current	LOL			-10	μA	V <sub>OUT</sub> = 0 V
High-level output leak current	LOH			10	μA	$V_{OUT} = V_{DD}$
X1 input current	I <sub>IX1</sub>		,	400	μA	X1 pin, external clock input
Input leak current	IPROG			30	μA	$V_{PROG} = 12.0$
Power supply current	IDD		140	200	mA	f <sub>CYX</sub> = 16.384 MHz (Normal operation)
				100	mA	PROM programming mode
	lpp			1	mA	Normal operation
				30	mA	PROM programming mode

## Crystal Oscillator Connection Conditions $T_{A}=~-10$ to $+~70^{\circ}C;~V_{DD}=~5~V~\pm5\%$

Parameter	Symbol	Min	Тур	Мах	Unit	Conditions
Oscillation frequency	fcyx					Figure 1
8-MHz version		1.0	16.384	16.667	MHz	
10-MHz version		1.0		20.000	MHz	
C1, C2 capacitance			15		pF	

## Timing Requirements (Figure 4) $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$

		8-MHz Version		10-MHz Version			· · · · ·		
Parameter	Symbol	Min	Тур	Max	Min	Тур	Гур Мах	Unit	Conditions
X1 cycle time	tcyx	60	61	1000	50		1000	ns	Figures 2 and 3.
X1 high pulse width	<sup>t</sup> XXH	25			20			ns	Voltage threshold for timing measurements are 1.0 and 3.0 volts.
X1 low pulse width	t <sub>XXL</sub>	25			20			ns	
X1 rise time	<sup>t</sup> XR			5			5	ns	-
X1 fall time	<sup>t</sup> XF			5			5	ns	-
SICK, SOCK cycle time	tCYS	240	244		240	244		ns	-
SICK, SOCK high pulse width	t <sub>SSH</sub>	100			100			ns	-
SICK, SOCK low pulse width	t <sub>SSL</sub>	100			100			ns	-
SICK, SOCK rise time	t <sub>SR</sub>			20			20	ns	-
SICK, SOCK fall time	t <sub>SF</sub>			20			20	ns	-

#### Switching Characteristics (Figure 4)

Parameter	Symbol	Min	Max	Unit
X1 ↑ to RD delay time	t <sub>DXC</sub>		50	ns
X1 to CLKOUT hold time	t <sub>HXC</sub>	0		ns
SCK cycle time	t <sub>CYS</sub>	8t <sub>CYX</sub>		ns
SCK high pulse width	t <sub>SSH</sub>	4t <sub>CYX</sub> – 65		ns
SCK low pulse width	t <sub>SSL</sub>	4t <sub>CYX</sub> – 65		ns
SCK rise time	t <sub>SR</sub>		20	ns
SCK fall time	t <sub>SF</sub>		20	ns
X1 † to SCK † delay time	t <sub>DXS</sub>	10	120	ns



## External Memory Access Timing (Figures 5, 6) $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$

		8-N	Hz Version	10-1	MHz Version			
Parameter	Symbol	Min	Мах	Min	Max	Unit	Conditions	
Data set time (for address)	tsadi		2t <sub>CYX</sub> - 85		2t <sub>CYX</sub> – 75	ns	When an instruction is read	
Data set time (for RD +)	tSRDI		t <sub>CYX</sub> – 25		t <sub>CYX</sub> – 25	ns	-	
Data hold time (for RD 1)	tHRDI	0		0		ns	-	
Data set time (for address)	tSAD1		4t <sub>CYX</sub> – 135		4t <sub>CYX</sub> - 115	ns	Applies to high-speed access area	
	tSAD2		8t <sub>CYX</sub> – 135		8t <sub>CYX</sub> – 115	ns	Applies to low-speed access area	
Data set time (for RD +)	tSRD1		Зt <sub>СYX</sub> – 75		3t <sub>CYX</sub> – 65	ns	Applies to high-speed access area	
	tSRD2		7t <sub>CYX</sub> – 75		7t <sub>CYX</sub> – 65	ns	Applies to low-speed access area	
Data hold time (for RD 1)	t <sub>HRD</sub>	0		0		ns		

## Switching Characteristics (Figures 5 - 8) $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%; C_L = 100 \text{ pF}$

Parameter	Symbol	Min	Max	Unit	Conditions
X1 ↑ to RD delay time	tDXRD	*********	55	ns	
X1 ↑ to WR delay time	t <sub>DXWR</sub>		55	ns	
Address set time (for RD ↓)	t <sub>SAR</sub>	t <sub>CYX</sub> – 50		ns	
Address hold time (for RD 1)	t <sub>HRA</sub>	5		ns	
RD low-level width	t <sub>WR1</sub>	t <sub>CYX</sub> – 20		ns	When an instruction is read
	t <sub>WR2</sub>	3t <sub>CYX</sub> – 30		ns	Applies to high-speed access area
	t <sub>WR3</sub>	7t <sub>CYX</sub> – 30		ns	Applies to low-speed access area
Address set time (For WR +)	tSAW	t <sub>CYX</sub> – 45		ns	
Address hold time (for WR 1)	t <sub>HWA</sub>	5		ns	
WR low-level width	tww1	3t <sub>CYX</sub> – 50		ns	Applies to high-speed access area
	t <sub>WW2</sub>	7t <sub>CYX</sub> – 50		ns	Applies to low-speed access area
Data set time (for WR 1)	t <sub>SDW1</sub>	3t <sub>CYX</sub> – 100		ns	Applies to high-speed access area
	t <sub>SDW2</sub>	7t <sub>CYX</sub> - 100		ns	Applies to low-speed access area
WR↓to data delay time	tDWD	0		ns	
Data float time (for WR 1)	t <sub>FWD</sub>	10	50	ns	
RD, WR recovery time	t <sub>RV</sub>	t <sub>CYX</sub> - 30		ns	At time of continuous operation


## Host Interface Timing, Slave Mode (Figures 9, 10) $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$

Parameter	Symbol	Min	Unit
CS set time (for HRD ↓)	tSCR	0	ns
CS hold time (for HRD 1)	t <sub>HRC</sub>	0	ns
HRD low-level width	t <sub>WHRD</sub>	150	ns
CS set time (for HWR ↓)	tscw	0	ns
CS hold time (for HWR 1)	t <sub>HWC</sub>	0	ns
HWR low-level width	twhwr	150	ns
Data set time (for <del>HWR</del> ↓)	tsihw	100	ns
Data hold time (for HHR ↑)	t <sub>HHWI</sub>	0	ns
HRD, HWR recovery time	t <sub>HRV</sub>	100	ns
HRD, HWR hold time (for RQM 1)	t <sub>HRH</sub>	tcyx	ns
P0, P1 set time (for X1 1)	t <sub>SPX</sub>	tcyx	ns
P0, P1 hold time (for X1 1)	t <sub>HXP</sub>	t <sub>CYX</sub>	ns

## Switching Characteristics (Figures 9, 11) The 10 to $\pm 70^{\circ}$ (V = 5.14 ± 5%) Co = 100 p =

Parameter	Symbol	Min	Max	Unit
HRD ↓ to data delay time	t <sub>DHRI</sub>		100	ns
HRD ↓ to data float time	t <sub>FHRI</sub>	10	65	ns
X1 † to RQM † delay time	tDXRH		100	ns
X1 ↑ to RQM ↓ delay time	t <sub>DXRL</sub>		100	ns
HRD, HWR ↑ to RQM ↓ delay time	<sup>t</sup> DHR		2t <sub>CYX</sub> + 100	ns
X1 to P2, P3 delay time	t <sub>DXP</sub>		100	ns

#### Figure 1. Oscillation Circuit Diagram



#### Interrupt Reset Timing (Figure 12)

 $T_A = -10$  to  $+70^{\circ}$ C;  $V_{DD} = 5$  V  $\pm 5\%$ 

Parameter	Symbol	Min	Unit
RESET low-level width	t <sub>RST</sub>	6t <sub>CYX</sub>	ns
NMI, INT hold time (for RESET↑)	t <sub>HRNI</sub>	6t <sub>CYX</sub>	ns
NMI, INT low-level width	t <sub>INT</sub>	6t <sub>CYX</sub>	ns
NMI, INT recovery time	t <sub>RINT</sub>	6t <sub>CYX</sub>	ns

#### Serial Interface Timing (Figure 13)


 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$ 

Parameter	Symbol	Min	Unit
SIEN, SI set time (for SCK ↓)	tssis	55	ns
SIEN, SI hold time (for SCK ↓)	tHSSI	30	ns
SOEN set time (for SCK 1)	tSSES	50	ns
SOEN hold time (for SCK 1)	tHSSE	30	ns
SIEN, SOEN recovery time	tsRv	tCYS	ns

## Switching Characteristics (Figures 14 - 16) $T_A = -10$ to $+70^{\circ}$ C; $V_{DD} = 5$ V $\pm 5\%$ ; $C_L = 100$ pF

<i>n</i> , DD	· -			
Parameter	Symbol	Min	Max	Unit
SCK↓to SORQ↑delay time	tDSSQ	30	150	ns
SOEN ↓ to SO delay time	t <sub>DSES</sub> O		60	ns
SOEN 1 to SO float time	t <sub>FSESO</sub>	10	100	ns
SCK t to SO delay time	t <sub>DSHSO</sub>		60	ns
SCK↓to SO hold time	t <sub>HSHSO</sub>	0		ns
SCK↓to SO delay time	t <sub>DSLSO</sub>		60	ns
Switching Characteristics				
SCK↓to SO float time (at time of SORQ↓)	t <sub>FSSO</sub>	10	100	ns


#### Figure 2. External Clock Connection Diagram




510




#### Figure 3. Switching Characteristics




#### Figure 4. Clock Input/Output












### Figure 6. Data Read Operation





#### Figure 7. Data Write Operation





Figure 8. Data Read/Write Operation




3c


### µPD77220, 77P220



### Figure 9. Host Read Operation









### µPD77220, 77P220

### Figure 11. RQM Port





Figure 12. Interrupt Reset Timing Chart



21



### Figure 13. Serial In






Figure 14. Serial OUT 1 (SOEN Interrupt Control)








### Figure 15. Serial OUT 2 (SOEN Control: SOEN Low AT SCK is Low Level






3c



### DATA FORMAT

The  $\mu$ PD77220 can process fixed-point data. Data is represented by a 2's complement, and the highestorder bit of fixed-point data indicates the sign. See figure 4. Table 3 shows the 24-bit fixed-point data format. Table 4 shows the 47-bit fixed point data.

Numeric data is processed in fixed-point data format, and the decimal point is positioned between the sign bit and the following bit.



#### Table 3. 24-Bit Fixed-Point Internal Data Format

Value	<b>Binary Notation</b>	Hexadecimal Notation	Conversion to Decimal Number
Maximum Positive Value	0111 1111	7FFFF <sub>H</sub>	1.0 – 2 <sup>-23</sup> ≈ 1.0
	0111 1110	7FFFF <sub>H</sub>	1.0 - 2-22
	:	:	:
	0100 0000	400000 <sub>H</sub>	$1.0 - 2^{-1} = 0.5$
	:	:	:
Minimum Positive Value	0000 0001	000001 <sub>H</sub>	2 <sup>-23</sup> ≈ 1.2x10 <sup>-7</sup>
Zero	0000 0000	000000 <sub>H</sub>	0.0
Maximum Negative Value	1111 1111	FFFFFF	$-(2^{-23}) \approx -1.2 \times 10^{-7}$
	;	:	:
	1100 0000	C00000 <sub>H</sub>	$-(2^{-1}) = -0.5$
	:	:	:
	1000 0001	800001 <sub>H</sub>	-1.0 + 2 <sup>-23</sup>
Minimum Negative Value	1000 0000	800000 <sub>H</sub>	-1.0

### Table 4. 47-Bit Fixed-Point Internal Data Format

Value	<b>Binary Notation</b>	Hexadecimal Notation	Conversion to Decimal Number		
Maximum Positive Value	0111 1111	7FFFFFFFFFE <sub>H</sub>	1.0 – 2 <sup>-46</sup> ≈ 1.0		
	0111 1110	7FFFFFFFFFFC <sub>H</sub>	1.0 – 2 <sup>-45</sup>		
	:	:	:		
	0100 0000	400000000000 <sub>H</sub>	$1.0 - 2^{-1} = 0.5$		
	:	:	:		
Minimum Positive Value	0000 0001	0000000002 <sub>H</sub>	$2^{-46} \approx 1.4 \times 10^{-14}$		
Zero	0000 0000	00000000000000H	0.0		
Maximum Negative Value	1111 1111	FFFFFFFFFE <sub>H</sub>	$-(2^{-46}) \approx -1.4 \times 10^{-14}$		
	:	:	:		
	1100 0000	C00000000000H	$-(2^{-1}) = -0.5$		
		:	:		
	1000 0001	8000000002 <sub>H</sub>	-1.0 + 2 <sup>-46</sup>		
Minimum Negative Value	1000 0000	800000000000H	-1.0		

Conversion of data (47 bits) into hexadecimal format ranges from the highest-order bit (sign bit) to the lowest-order bit sequentially.



### INSTRUCTIONS

All  $\mu$ PD77220 instructions consist of a 32-bit word. The instructions fall into three categories:

- Operation instructions
- Branch instructions
- Load instructions

### **Operation Instructions**

An operation (OP) instruction is an ALU operation instruction where 22 different operations may be specified in the upper five bits. Figure 5 shows the bit format.

Pointer modifications may be specified in the CNT field. Transfers may also be specified within the SRC and DST fields of an OP instruction. When all fields are specified in an OP instruction, several different tasks are performed simultaneously.

**OP Field.** The 5-bit OP field specifies the operation type in the ALU. Table 5 lists the 22 types of operations it may contain.

**CNT (Control) Field.** The CNT field is 12 bits long and specifies a pointer, flag operation, register switch-over, data transfer format, and loop counter decrement.

The control field bit configuration is shown in figure 6. The field has 22 types of subfields. Table 6 describes the subfields.

### Figure 18. Operation Instruction Format




Table 5. OP Field Specifications				
Symbol	OP Field (31-27)	Operation		
NOP	00000	No operation		
INC	00001	Increment		
DEC	00010	Decrement		
ABS	00011	Absolute		
NOT	00100	Not		
NEG	00101	Negate		
SHLC	00110	Shift left with carry for double precision		
SHRC	00111	Shift right with carry for double precision		
ROL	01000	Rotate left		
Table 5. O	P Field Specifications			
Symbol OP Field (31-27)		Operation		
ROR	01001	Rotate right		
SHLM	01010	Shift left multiple (see note)		
SHRM	01011	Shift right multiple (see note)		
SHRAM	01100	Shift right arithmetic multiple see note)		
CLR	01101	Clear		
ADD	10000	Add fixed-point data		
SUB	10001	Subtract fixed-point data		
ADDC	10010	Add fixed-point data with carry		
SUBC	10011	Subtract fixed-point data with carry		
СМР	10100	Compare		
AND	10101	AND		
OR	10110	OR		
XOR	10111	Exclusive OR		

-----

Multiple value is in SVR or specification value of SHV bit.

Table 6. Control Field Specifications

Group	Field	Function	Effective
Interrupt	EM	Enables/disables maskable interrupt	<b>→</b>
	BM	Sets and clears maskable interrupt input flag	→
PSW	FIS	PSW control	*/>
	FC	Switches over PSW0, PSW1	*
ROM pointer	RP	Rules ROM pointer count operations	→
	RPC	Specifies n value in ROM pointer operation	→
	RPS	Specifies low-order nine bits of data ROM address	<b>→</b>
RAM0/RAM1 pointers	MO	Specifies base pointer 0 and index register 0	<b>→</b>
	M1	Specifies base pointer 1 and index register 1	→
	DPO	Rules count operations of base pointer 0 and index register 0	→
	DP1	Rules count operations of base pointer 1 and index register 1	<b>→</b>
	BASE0	Specifies counter length of modulo counter base pointer 0	<b>→</b>
	BASE1	Specifies counter length of modulo counter counter base pointer 1	→
Data format conversion	WI	Specifies transfer format when working register is specified in the DST field	→ <sup>`</sup>
	WT	Specifies transfer format when working register is specified in the SRC field	$\rightarrow$
Shift specification	SHV	Specifies amount of shift for 47-bit fixed-point data	*
Data memory access	RW	Specifies input/output operation for external memory	*
	EA	Address register increment and decrement	*/>
General-purpose output port	P2	Controls signal output of pins with the same name	<b>→</b>
	P3	Controls signal output of pins with the same name	<b>→</b>
Loop counter	L	Loop counter decrement	*
Jump	NAL	Specifies unconditional jump address	*

NEC

\* Effective starting with current instruction. → Effective starting with the next instruction.



**P Field.** The 2-bit P field (bits 14, 13) specifies the source of input to the register, which is used as an input to the ALU for operations requiring two operands. The internal data bus, MPY output, RAM0, or RAM1 can be specified. Table 7 shows the field specifications.

### Table 7. P Field Specifications

Symbol	Bit 14	Bit 13	Input of P Register
IB	0	0	PU bus
M4	0	1	Multiplier output register (MPY output)
RAMO	1	0	RAM block 0
RAM1	1	1	RAM block 1

Figure 19. CNT Field Bit Configuration

	27					15	12	9		4	
OP		1 1 1	C	NT		P	ļ		SRC		DST
/	/						_	<b>`</b> `	<u> </u>	<b>-</b> ,	<b>-</b> .
26	25	24	23	22	21	20	19	18	17	16	15
0	0	M	0	N	11		DP0			DP1	
0	1	0	0	E	A		DP0			DP1	
0	1	0	1	R	P	N	10		DPO		FC
0	1	1	0	R	P	N	11		DP1		FC
0	1	1	1	R	P	N	10	M1		L	FC
1	0	0	0	0	E	BASE	0	E	ASE	1	FC
1	0	0	0	1		R	PC		•	L	FC
1	0	0	1	0	P3	P2	EM	в	м	L	FC
1	0	0	1	1	R	w		-		L	FC
1	0	1	0	0		WΤ				L	FC
1	0	1	0	1		•		٧	VI	Ĺ	FC
1	0	1	1	0		FIS			•	L	-
1	0	1	1	1 SHV							
1	1	0		RPS							
1	1	1		NAL							
											83ML

**Q** Field. The 3-bit Q field (bits 12-10) specifies the source of input to the Q register, which is the second of two ALU input registers.

One of the working registers, WR0 to WR7, must be specified in the Q field. The result of the operation is placed in the working register specified in the Q field. Table 8 provides the Q field specifications.

Symbol	Bit 12	Bit 11	Bit 10	Register
WR0	0	0	0	Working register 0
WR1	0	0	1	Working register 1
WR2	0	1	0 Working re	
WR3	0	1	1	Working register 3
WR4	1	0	0	Working register 4
WR5	1	0	1 Working regis	
WR6	1	1 0 Workin		Working register 6
WR7	1	1	1	Working register 7

**SRC (Source) Field.** The 5-bit SRC field (bits 9-5) holds the source register for a transfer instruction. Table 9 lists the 32 types of registers that may be specified in this field.

ladie 9.	SHC FIEID SPECI	Field Specifications				
Symbol	SRC Field (9-5)	Selected Source Register				
NON	00000	Non-selection				
RP	00001	ROM pointer				
PSW0	00010	Program status word 0				
PSW1	00011	Program status word 1				
SVR	00100	SVR (shift value register)				
SR	00101	Status register				
LC	00110	Loop counter				
STK	00111	Stack				
М	01000	M register				
ML	01001	Low 24 bits of M register				
ROM	01010	Data ROM				
TR	01011	Temporary register				
AR	01100	Address register				
SI	01101	Serial input register				
DR	01110	Data register				
DRS	01111	Data register for slave				
WR0	10000	Working register 0				
WR1	10001	Working register 1				
WR2	10010	Working register 2				
WR3	10011	Working register 3				
WR4	10100	Working register 4				
WR5	10101	Working resister 5				
WR6	10110	Working register 6				
WR7	10111	Working register 7				
RAM0	11000	RAM 0				
RAM1	11001	RAM 1				
BP0	11010	Base pointer 0				
BP1	11011	Base pointer 1				
IXO	11100	Index register 0				
IX1	11101	Index register 1				
К	11110	K register				
L	11111	L register				

**DST (Destination) Field.** The DST field (bits 4-0) is 5 bits long and specifies the destination register for a transfer instruction. Table 10 lists the 31 destinations that may be specified in the DST field.

Symbol	DST Field (4-0)	Selected Destination Register
NON	00000	Non-selection
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Stack
LKR0	01000	L register (RAM 0 to K register)
KLR1	01001	K register (RAM 1 to L register)
TR	01011	Temporary register
AR	01100	Address register
so	01101	Serial output register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working resister 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM 0
RAM1	11001	RAM 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
К	11110	K register
L	11111	L register

### **Branch Instructions**

Branch instructions specify a conditional jump, an unconditional jump, subroutine call, or return. The format of the branch instruction, consisting of five fields, is shown in figure 7.

Note that the SRC and DST fields may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent. **B Field.** This field (bits 31-28) indicates a branch instruction. The value of this field is always 1101.

**C Field.** This 5-bit field (bits 14-10) indicates the nature of the branch instruction. Table 11 summaries the branch conditions that can be specified.

**NA Field.** The destination address of the branch is contained in the 13-bit NA field (bits 27-15). Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory.

**SRC Field.** The SRC field (bits 9-5) specifies a type of source register for a transfer instruction. There are 32 possible types.


**DST Field.** The DST field (bits 4-0) indicates the type of destination register to be used for a transfer instruction. There are 31 possible types.

### Load Instructions


The load instruction consists of three fields as shown in figure 8. This instruction loads 24-bit data specified in the IM field into the register specified in the DST field. The data is input to each register through the main bus.

The value of the LDI field is always 111.

### Figure 20. Branch Instruction Format







Symbol	C Field (14-10)	Jump with Condition
JMP	00000	Jump with no condition
CALL	00001	Subroutine call
RET	00010	Return
JNZRP	00011	Jump if ROM pointer is not zero
JZ0	00100	Jump if zero flag 0 is set
JNZ0	00101	Jump if zero flag 0 is reset
JZ1	00110	Jump if zero flag 1 is set
JNZ1	00111	Jump if zero flag 1 is reset
JC0	01000	Jump if carry flag 0 is set
JNC0	01001	Jump if carry flag 0 is reset
JC1	01010	Jump if carry flag 1 is set
JNC1	01011	Jump if carry flag 1 is reset
JS0	01100	Jump if sign flag 0 is set
JNSO	01101	Jump if sign flag 0 is reset
JS1	01110	Jump if sign flag 1 is set
JNS1	01111	Jump if sign flag 1 is reset
JV0	10000	Jump if overflow flag 0 is set
JNVO	10001	Jump if overflow flag 0 is reset
JV1	10010	Jump if overflow flag 1 is set
JNV1	10011	Jump if overflow flag 1 is reset
JNFSI	10110	Jump if SI register is not full
JNESO	10111	Jump if SO register is not empty
JIP0*	11000	Jump if input port 0 is on
JIP1*	11001	Jump if input port 1 is on
JNZIXO	11010	Jump if index register 0 is nonzero
JNZIX1	11011	Jump if index register 1 is nonzero
JNZ BP0	11100	Jump if base pointer 0 is nonzero
JNZBP1	11101	Jump if base pointer 1 is nonzero
JRDY	11110	Jump if ready is on
JRQM*	11111	Jump if request for master is on

\* Valid for slave mode only.

### Table 11. Branch Condition Summary



### **PROM INTERFACE**

The  $\mu$ PD77P220 has a PROM—one-time programmable (OTP) or ultraviolet erasable (UVE)—consisting of a 2K-word x 32-bit instruction ROM and a 1K-word x 24-bit data ROM.

The 32-bit instruction words and 24-bit data words require special byte addresses because data is written to and read from the PROM in 8-bit bytes. Figure 22 shows the special byte addresses assigned to the data ROM (2000H to 2003H).

Each internal word address for the data ROM is equivalent to three byte addresses used by external devices plus one dummy byte address. For example, in figure 23, the internal word address OH corresponds to 3 byte addresses (2001H to 2003H) plus one dummy byte address (2000H)

Figure 22. Instruction ROM Memory Map





Figure 23. Data ROM Memory Map



### UVEPROM Erasure

Data in the UVEPROM can be erased by exposure to light with a wavelength shorter than 400 nm. Usually, ultraviolet light with a 254-nm wavelength is used. The erasure process, which sets all data bits to 1's, must take place before data is programmed to a UVEPROM.

The total light quantity required to completely erase the written data is 15Ws/cm<sup>2</sup>, equivalent to exposure to a UV lamp with a rating of 12,000  $\mu$ W/cm<sup>2</sup> for about 20 minutes. A longer time may be necessary due to factors such as the age of the UV lamp and stains on the package window. The window must be positioned within 1 inch of the UV lamp.

If the UVEPROM is exposed to direct sunlight or fluorescent light for a long time, the data might be destroyed. To prevent this, mask the window with a cover of film after the erasure process.

### **Data Programming Procedure**

This section describes how to program the PROM. Table 12 shows the reassigned pin functions when in PROM program/read mode. Figure 24 shows the onchip PROM program timing.

Since no PROM cell exists for the data ROM dummy byte addresses, set the dummy byte addresses to FFH, the default data for normal programming. The data programming procedure is as follows:

- (1) Enter PROM program mode by applying +12.5  $\pm 0.5$  V to the SIEN/PROG PIN, +6 V to the V<sub>DD</sub> pin, and +12.5  $\pm 0.3$  V to the V<sub>PP</sub> pin.
- (2) Specify the desired ROM byte address from the address input pins A<sub>0</sub> - A<sub>13</sub>.
- (3) Program the data on the data bus  $(D_0 D_7)$  by applying 0 to the  $\overline{CE}$  pin and 1 to the  $\overline{OE}$  pin. (Program mode.)
- (4) Output programmed data to the data bus  $(D_0 D_7)$  by applying 0 to the  $\overline{OE}$  pin and 1 to the  $\overline{CE}$  pin. (Program verify mode.)
- (5) Repeat steps 2 through 4 to a maximum of 25 times until the data is properly written to the specified address.
- (6) After verifying that the data has been properly programmed, apply an additional overprogram pulse by setting OE to 1 (clear CE to 0). The overprogram pulse width is determined by multiplying the initial pulse width by 3X ms, where X equals the number of times steps 3 and 4 were repeated.

The above procedure completes writing one byte of data. If steps 2 to 4 have been repeated more than 25 times and the data has not programmed properly, the  $\mu$ PD77P220 is defective.

### Table 12. Pin Functions for PROM

Program Mode	Normal M/S Mode	Function
A <sub>0</sub> - A <sub>8</sub>	A <sub>0</sub> - A <sub>8</sub>	Input address pins
A <sub>9</sub>	INT	(viewed from external device) for programming/
A <sub>10</sub>	A <sub>10</sub>	reading PROM
A <sub>11</sub>	A <sub>11</sub>	(instruction ROM and data ROM).
A <sub>12</sub>	AX	und fromy.
A <sub>13</sub>	A <sub>9</sub>	
D <sub>0</sub> - D <sub>7</sub>	D <sub>0</sub> - D <sub>7</sub>	Input/output data pins for PROM (instruction ROM and data ROM).
CE	D <sub>25</sub> /HWR	PROM program strobe signal (active low)
OE	D <sub>24</sub> /HRD	PROM read strobe signal (active low)
V <sub>PP</sub>	V <sub>PP</sub>	Power pin to read or program PROM; apply + 12.5 V for programming and + 5 V for reading.
V <sub>DD</sub>	V <sub>DD</sub>	Power pin; apply +6 V for programming and +5 V for reading.
GND	GND	Ground terminals
PROG	SIEN	Sets PROM program or read mode; apply + 12.5 V to set PROM program/ read mode.

### **Data Reading Procedure**

This section describes the data reading procedure. Figure 25 shows the on-chip PROM read timing. The programming procedure is as follows:

- (1) Enter the PROM read mode by applying + 12.5  $\pm 0.5$  V to SIEN/PROG pin, + 5 V to the V<sub>DD</sub> pin, and + 5 V to the V<sub>PP</sub> pin.
- (2) Specify the desired ROM byte address from the address input pins  $A_0 A_{13}$ .
- (3) Output data to the data bus ( $D_0 D_7$ ) by clearing  $\overline{OE}$  and  $\overline{CE}$  to 0.



### **PROM ELECTRICAL SPECIFICATIONS**

This section lists the electrical specifications of the  $\mu$ PD77P220 while in PROM program/read mode.

### **Data Program Timing Requirements**

 $T_A = 25 \pm 5^{\circ}C$ ;  $V_{DD} = 6 \pm 0.25 V$ ;  $V_{PP} = 12.5 \pm 0.3 V$ ;  $V_{PROG} = 12.0 \pm 0.5 V$ 

Parameter	Symbol	Min	Тур	Max	Unit
CE setup time for SIEN/PROG	tSRSCE	2			μs
CE setup time for address	tSAC	2			μs
CE setup time for data	tsDC	2			μs
CE setup time for V <sub>PP</sub>	tSVPC	2			μs
CE setup time for V <sub>DD</sub>	tsvDC	2			μs
OE setup time for data	tsDO	2			μs
Address hold time	<sup>t</sup> HCA	2			μs
Data hold time	tHCD	2			μs
Initial program pulse width	twcD	0.95	1.0	1.05	ms
Overprogram pulse width	<sup>t</sup> WC1*	2.85		78.75	ms

\*t<sub>WC1</sub> = 3nt<sub>WC0</sub> assuming initial program pulse is applied n times.

### Data Program Switching Characteristics

 $T_A = 25 \pm 5^{\circ}C$ ;  $V_{DD} = 6 \pm 0.25 V$ ;  $V_{PP} = 12.5 \pm 0.3 V$ ;  $V_{PROG} = 12.0 \pm 0.5 V$ 

Parameter	Symbol	Min	Тур	Max	Unit
OE to output float time	t <sub>FOD</sub>	0		130	ns
OE to output delay	t <sub>DODW</sub>			250	ns

### Data Program Read Timing Requirements

 $T_A = 25 \pm 5^{\circ}C; V_{DD} = V_{PP} = 5 \pm 0.5 V; V_{PROG} = 12.0 \pm 0.5 V$ 

Parameter	Symbol	Min	Тур	Max	Unit
CE setup time for SIEN/PROG	tSRSCE	2			μs
OE setup time for SIEN/PROG	<sup>t</sup> SRSOE	2			μs

### **Data Read Switching Characteristics**


 $T_A = 25 \pm 5^{\circ}C; V_{DD} = V_{PP} = 5 \pm 0.5 V; V_{PROG} = 12.0 \pm 0.5 V$ 

Parameter	Symbol	Min	Тур	Max	Unit
Address to output delay	<sup>t</sup> DAD			200	ns
CE to output delay	<sup>t</sup> DCD			200	ns
OE to output delay	<sup>t</sup> DODR			100	ns
OE to high to output float	t <sub>FCD</sub>	0		65	ns
Address to output hold	thad	0			ns




### µPD77220, 77P220

### Figure 24. On-Chip PROM Program Timing



### Figure 25. On-Chip PROM Read Timing



3c





### μPD77230A, 77P230 32-Bit Floating-Point Digital Signal Processor

### Description

The  $\mu$ PD77230A Digital Signal Processor (DSP) is the high-end member of a new third-generation family of 32-bit DSPs. This CMOS chip implements 32-bit full floating-point arithmetic, and is intended for digital signal processing and other applications requiring high speed and high precision.

The  $\mu$ PD77230A has on-chip instruction and data ROM. These ROM areas can be mask ROM ( $\mu$ PD77230AR) or EPROM ( $\mu$ PD77P230R). The mask ROM is also available as a standard part with a standard, general-purpose DSP library ( $\mu$ PD77230AR-003).

All instructions execute in one instruction cycle. The  $\mu$ PD77230A executes a 32-bit by 32-bit floating-point multiply with 55-bit product, sum of products, data move, and multiple data pointer manipulations—all in one 150-ns instruction cycle.

Note: Unless contextually excluded, references in this data sheet to  $\mu$ PD77230 mean  $\mu$ PD77230A and  $\mu$ PD77P230.

#### Features

- □ Fast instruction cycle: 150 ns using 13.3-MHz clock
- All instructions execute in one cycle
- 32- x 32-bit floating-point arithmetic
- □ Large on-chip memory (32-bit words)
- 1K data RAM (two 512-word blocks)
- 1K data coefficient ROM
- 2K instruction ROM
- 8K- x 32-bit external memory; 4K may be instruction memory
- □ 1.5-µm CMOS technology
- 32-bit internal bus
- □ 55-bit ALU bus
- Dedicated internal buses for RAM, multiplier, and ALU
- □ Eight accumulators/working registers (55 bits)
- 47-bit bidirectional barrel shifter
- Two independent data RAM pointers
- D Modulo 2<sup>n</sup> incrementing for circular RAM buffers
- Base and index addressing of internal RAM
- Data ROM capable of 2<sup>n</sup> incrementing
- Loop counter for repetitive processing

- Eight-level stack accessible to internal bus
- Two interrupts: maskable and nonmaskable (NMI)
- Serial I/O (4 MHz)
- □ Master/slave mode operation
- Three-stage instruction pipeline
- □ Single +5-volt power supply
- Approximately 1.2 watts

### **Ordering Information**

Part Number	ROM	Package Type
μPD77230AR	PD77230AR Mask ROM	
µPD77230AR-003	Mask ROM (Standard library)	-
µPD77P230R	EPROM	-

### Applications


- General-purpose digital filtering (FIR, IIR, FFT)
- High-speed data modems
- Adaptive equalization (CCITT)
- Echo cancelling
- High-speed controls
- Image processing
- Graphic transformations
- Instrumentation electronics
- Numerical processing
- Speech processing
- Sonar/radar signal processing
- Waveform generation

#### Floating-Point Performance Benchmarks

Second-order digital filter (biquad)	0.9 <i>µ</i> s
32-tap finite impulse response filter	5.25 μs
Fast Fourier transform (FFT)	
32-point complex (radix 2)	0.15 ms
512-point complex FFT	4.7 ms
1024-point complex FFT	11.78 ms
4096-point complex FFT	69.51 ms
Square root	6.0 µs

### **Pin Configuration**

### 68-Pin Ceramic PGA



### **Pin Identification**

No.	Master	*Slave	No.	Master	*Slave
A2	A <sub>7</sub>		F 10	D <sub>23</sub>	I/O <sub>15</sub>
A3	Ag		F11	NC (No connection	
A4	A <sub>10</sub>		G1	D <sub>7</sub>	
A5	A <sub>X</sub>		G2	D <sub>6</sub>	
A6	D <sub>8</sub>	1/00	G10	D <sub>24</sub>	HRD
A7	D <sub>10</sub>	1/0 <sub>2</sub>	G11	D <sub>25</sub>	HWR
A8	D <sub>11</sub>	I/O <sub>3</sub>	H1	$D_5$	
A9	D <sub>12</sub>	I/O <sub>4</sub>	H2	D <sub>4</sub>	
A10	D <sub>15</sub>	1/0 <sub>7</sub>	H10	D <sub>26</sub>	CS
B1	A <sub>6</sub>		H11	D <sub>27</sub>	RQM
B2	A <sub>5</sub>		J1	$D_3$	
ВЗ	A <sub>8</sub>		J2	D <sub>2</sub>	
B4	GND		J10	D <sub>28</sub>	P0
B5	A <sub>11</sub>		J11	D <sub>29</sub>	P1
B6	V <sub>DD</sub>		K1	D1	
B7	D <sub>9</sub>	1/0 <sub>1</sub>	K2	SORQ	
B8	GND		КЗ	SICK	
B9	D <sub>13</sub>	I/O <sub>5</sub>	K4	V <sub>DD</sub>	
B10	D <sub>14</sub>	I/O <sub>6</sub>	K5	SOEN	
B11	D <sub>16</sub>	I/O <sub>8</sub>	K6	GND	
C1	A <sub>4</sub>		К7	WR	
C2	A <sub>3</sub>		K8	V <sub>DD</sub>	
C10	D <sub>17</sub>	I/O <sub>9</sub>	К9	X2	
C11	D <sub>18</sub>	1/0 <sub>10</sub>	K10	D <sub>30</sub>	P2
D1	A <sub>2</sub>		K11	D <sub>31</sub>	P3
D2	A <sub>1</sub>		L2	Do	
D10	D <sub>19</sub>	I/O <sub>11</sub>	L3	SOCK	
				and the second se	

### Pin Identification (cont)

No.	Master	*Slave	No.	Master	*Slave
D11	D <sub>20</sub>	I/O <sub>12</sub>	L4	SO	
E1	A <sub>0</sub>		L5	SI	
E2	M/S		L6	SIEN	
E10	D <sub>21</sub>	I/O <sub>13</sub>	L7	RESET	
E11	D <sub>22</sub>	I/O <sub>14</sub>	L8	RD	
F1	INT		L9	CLKOUT	
F2	NMI		L10	X1	

\* If not specified, slave-mode pins are the same in master-mode.

### **Pin Function Summary**

Symbol	I/O	Function
A <sub>0</sub> - A <sub>11</sub>	0	Address bus to external memory
A <sub>X</sub>	0	Highest bit of memory address
CLKOUT	0	Internal system clock
CS	1	Chip select
D <sub>0</sub> - D <sub>7</sub>	I/O*	Data bus for access to external memory in slave mode.
D <sub>0</sub> - D <sub>31</sub>	I/O*	Data bus for access to external memory (data or instruction) in master mode.
GND		Ground (Connect ground to all GND pins.)
HRD	I	Host CPU read
HWR	I	Host CPU write
1/0 <sub>0</sub> - 1/0 <sub>15</sub>	I/O*	Port to host CPU data bus
INT	I	Maskable interrupt
NMI	1	Nonmaskable interrupt
M/S	1	Operation mode select
P0, P1	I	General-purpose input port
P2, P3	0	General-purpose output port
RD	0	Controls data read from external memory
RESET	Ι	System reset
RQM	0	Data read/write request
SI	I	Serial input data
SICK	I/O	Clock for serial input data
SIEN	I	Serial input data enable
so	0*	Serial output data
SOCK	I/O	Clock for serial output data
SOEN	I	Serial output data enable
SORQ	0	Serial output request
V <sub>DD</sub>		+5-volt power (Connect +5 V to all V <sub>DD</sub> pins.)
WR	0	Controls data write to external memory
X1, X2	I	External clock (X1) or crystal (X1, X2)

\* These pins have a high-impedance inactive state.

### PIN FUNCTIONS

Paragraphs below supplement the brief descriptions in the preceding table. Pin symbols are in alphabetical order within several master and slave mode categories.

### Master and Slave Modes

**CLKOUT (System Clock).** Outputs internal system clock. Output signal frequency is half the oscillation frequency of crystal connected across X1 and X2 pins.

**INT (Maskable Interrupt).** Inputs maskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 100H.

M/S (Mode Select). Selects operation mode. Operation mode must not be switched during operation, however. Master = 0; slave = 1.

**NMI** (Nonmaskable Interrupt). Inputs nonmaskable interrupt signal, which is active-low and must be at least three system clock pulses wide. Interrupt signal is detected at falling edge. Interrupt address is 10H.

**RESET** (System Reset). Inputs internal system reset signal, which is active-low and must be at least three system clock pulses wide.

SI (Serial Input Data). Inputs serial data synchronized with falling edge of SICK.

**SICK (Serial Input Clock).** Inputs or outputs clock for serial input data. Serial data is internally latched at the falling edge of the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

SIEN (Serial Input Enable). Enables SI pin to input serial data. This pin is active-low.

**SO (Serial Output Data).** Outputs serial data synchronized with rising edge of SOCK pin. When inactive, this pin becomes high impedance.

**SOCK (Serial Output Clock).** Inputs or outputs clock for serial output data. The serial output data is synchronized with the clock that is input to or output from this pin. Whether the clock is to be input from an external source or the internal clock is to be output is determined by the status register setting.

**SOEN** (Serial Output Enable). Enables SO pin to output serial data. This pin is active-low.

**SORQ (Serial Output Request).** Outputs serial output request signal, which is active-high. When data is ready

in the serial output register, this signal becomes 1. It will become 0 after data has been output.

X1, X2 (External Clock). Connection to external oscillator crystal (X1, X2) or external clock (X1).

### Master Mode, External Memory Interface

 $A_0 - A_{11}$  (Address Bus). Address bus for access to external memory. When accessing external instruction memory, the lower 12 bits of the program counter are output to these pins. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.

**A<sub>X</sub>** (Highest Address Bit). Outputs the highest bit of the memory address. When accessing external instruction memory, the highest bit of the program counter (PC<sub>12</sub>) is output to this pin. When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area = 0; low-speed memory area = 1.

 $D_0 - D_{31}$  (Data Bus). These pins form a 32-bit, threestate data bus for external memory (data or instruction).

**RD** (Data Read). Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins  $D_0$  to  $D_{31}$ .

**WR** (Data Write). Controls data write to external memory. This signal becomes 0 after the output address is valid and data is output to the data port formed by pins  $D_0$  to  $D_{31}$ .

#### Slave Mode, External Memory Interface

 $A_0 - A_{11}$  (Address Bus). Address bus for accessing external memory. When accessing external data memory, the lower 12 bits of the external address register are output to these pins.

 $A_X$  (Highest Address Bit). When accessing external data memory, the highest bit of the external address register is output to this pin. High-speed memory area = 0; low-speed memory area = 1.

 $D_0 - D_7$  (Data Bus). These pins form an 8-bit, threestate data bus for external data memory access. Data may be transferred in one of four formats (1-, 2-, 3-, or 4-byte words), depending on the status register setting.

**RD** (Data Read). Controls data read from external memory. This signal becomes 0 after the output address is valid, and data is input at the rising edge to the data port formed by pins  $D_0$  to  $D_7$ .



**WR** (Data Write). Controls data write to external memory. This signal becomes 0 after the output address is valid, and data is output to the data port formed by pins  $D_0$  to  $D_7$ .

### Slave Mode, Host CPU Interface

 $\overline{\text{CS}}$  (Chip Select). Active-low chip select input signal. When this pin becomes 0, the host CPU may perform read/write operations on the 16-bit port formed by pins I/O<sub>0</sub> to I/O<sub>15</sub>.

**HRD** (Host CPU Read). Active-low host read input signal. In conjunction with  $\overline{CS}$ , this signal allows the host CPU to read data from the DRS register via the 16-bit port formed by pins  $I/O_0$  to  $I/O_{15}$ .

**HWR** (Host CPU Write). Active-low host write input signal. In conjunction with  $\overline{CS}$ , this signal allows the host CPU to write data into the DRS register via the 16-bit port formed by pins I/O<sub>0</sub> to I/O<sub>15</sub>.

 $I/O_0 - I/O_{15}$  (Data Port). These pins form an I/O port to the host CPU bidirectional data bus. It is used for input to or output from the DRS register under control of host CPU signals  $\overline{CS}$ ,  $\overline{HWR}$ , and  $\overline{HRD}$ . Data transfer format can be specified in the status register as either a 16-bit or a 32-bit transfer.

**RQM (Read/Write Request).** Requests host CPU to read or write data via the host CPU data bus.

### Slave Mode, I/O Port

**P0, P1 (Input Port).** These pins form a general-purpose input port. Status of either of these pins may be tested by a conditional branch instruction.

**P2, P3 (Output Port).** These pins form a generalpurpose output port. Data output by these pins can be set directly by an instruction and will be retained until explicitly changed.

### FUNCTIONAL DESCRIPTION

Figure 1 is the functional block diagram of the  $\mu$ PD77230 in its master mode configuration. The main internal bus (32 bits) ties together all the functional blocks of the  $\mu$ PD77230, including the ALU area. The 55-bit processing unit (PU) bus links the ALU input to the 55-bit multiplier output register and the eight 55-bit working registers. Thus, the full 55 bits of precision can be maintained during extensive calculations.

In addition to the main bus and the PU bus, there is a sub-bus linking each of the two RAM areas to both the ALU input and the multiplier input registers. This allows simultaneous loading of the multiplier input registers in parallel with ALU operations and in parallel with data transfer operations, which make use of the main bus. There is a sub-bus connecting the ALU input to the 55-bit multiplier output and another sub-bus that can route the working registers' contents back to the ALU input.

### Architecture

The  $\mu$ PD77230 has a Harvard architecture with separate memory areas for program storage and data storage as well as separate multiple buses. A three-stage instruction execution pipelining scheme performs instruction fetch and execution in parallel. All instructions are executed in a single cycle, even if the instruction is stored in the exernal instruction memory expansion area.

### Instruction Memory

The  $\mu$ PD77230 has an internal instruction ROM that holds 2K 32-bit instruction words. An additional 4Kword external memory expansion is also available. A 13-bit program counter (PC) contains the current instruction address; the most significant bit of the PC determines whether on-chip or external instructions are to be fetched. An eight-level stack holds subroutine and interrupt return addresses, and it is accessible to/from the main internal bus.

### **Data Memory**

The data ROM area on the  $\mu$ PD77230 holds 1K 32-bit words. The ROM pointer (RP) contains the current ROM address, which can also be specified within an instruction field. The ROM pointer has auto-increment and auto-decrement features and an add 2<sup>n</sup> to the RP option.

There are two separate and independently addressable data RAM areas, each 512 words by 32 bits. Each RAM area can be addressed by a base register, an index register, or the sum of the two. The base register and/or the index register may be incremented, decremented, or cleared. In addition, the base pointer can operate in a modulo count mode, and the index register contents may be replaced by the sum of the index and base registers.

Data memory may be expanded by the addition of 8K words of external memory. External data memory is divided into a high-speed half, which is accessed in two instruction cycles, and a low-speed half, which is accessed in four instruction cycles. Both high-speed and low-speed memory accesses occur in parallel with normal program execution.

### Multiplier and ALU

The floating-point multiplier has two 32-bit input registers, called the K and L registers, which are accessible both to and from the main bus. The multiplier produces the 55-bit product of the K and L register contents automatically in a single instruction cycle (there is no multiply instruction). The 55-bit result is stored in the M register in 8-bit exponent, 47-bit mantissa format. The contents of the M register can be transferred to the main bus (32 bits) or to the ALU via the processing unit bus (55 bits). The multiplier con sists of a 24- by 24-bit fixed-point multiplier and an exponent adder, so that it can also be used for fixed-point multiplications.

The 55-bit floating-point ALU is capable of a full set of arithmetic and logical operations (see Instruction Set section). There is a 47-bit bidirectional barrel shifter, which can perform general-purpose shifting in addition to the mantissa alignments required for floatingpoint arithmetic. A separate exponent ALU (EAU) determines shift values in floating-point work. The ALU status is reflected in one of two identical processor status words (PSW) that contain carry, zero, sign, and overflow flags. The results of the ALU operation are stored in one of eight 55-bit accumulators or ''working registers."

There are two 55-bit input registers to the ALU called the P register and the Q register. The Q register input is selected from one of the eight working registers, while the P register input is selected from among the 32-bit main bus, data RAM 0, data RAM 1, and the 55-bit M register.

A loop counter is included in the design of the  $\mu$ PD77230. This loop counter is a 10-bit register, attached to the main bus, which can be decremented by a control bit built into an ordinary ALU instruction. When the loop counter is decremented to zero, the instruction following the one that decremented it will be skipped.

### System Control

The master system clock may be provided to the  $\mu$ PD77230 via either an external crystal or an already available clock signal. The internal clock of the  $\mu$ PD77230 contains two phases and is obtained by dividing the master clock frequency by 2. If desired, the serial input and output clocks can be derived from the master clock by dividing it by 8.

Both a maskable and nonmaskable interrupt are available in the  $\mu$ PD77230. The maskable interrupt can be "memorized," so that if an interrupt occurs while it is in the interrupt disabled condition, then it may be acted

upon (or disregarded) at a later time. The status of the interrupts and other aspects of the  $\mu$ PD77230 are determined by or reflected in the 20-bit status register.

### Serial I/O

The serial input and output circuitry in the  $\mu$ PD77230 is designed for easy interfacing to codecs and other  $\mu$ PD77230s. The input and output circuits are independently clocked by either an internal clock or an external clock up to 4 MHz. The length of the serial input and output data words can be independently programmed to be 8, 16, 24, or 32 bits.

The parallel I/O capabilities in the  $\mu$ PD77230 can be used for external instruction and data memory expansion and for interaction with a host processor. The difference between master mode and slave mode operation must be defined to further discuss the nature of the parallel interface in the  $\mu$ PD77230.

### Master/Slave Modes

The master mode parallel interface is shown in figure 1. In this mode, the  $\mu$ PD77230 is intended to act as a standalone processor with the parallel interface allowing access to external memory, memory-mapped I/O devices, and/or a system-level bus. Master mode operation allows for external instruction memory expansion and external data memory expansion. There is an 8K external memory space. The lower 4K can be shared between instructions and data, while the upper 4K can be used for data only.


The slave mode parallel interface is shown in figure 2. In this mode, the  $\mu$ PD77230 is a ''peripheral'' to a host processor. The full 8K external memory space is available for data memory expansion, but instruction memory expansion is not allowed in slave mode. The 8-bit external data bus is used to assemble words in the data register (DR), which can be 8, 16, 24, or 32 bits wide. Communication with the host occurs across the 16-bit host data bus. Word lengths of 16 or 32 bits can be transferred between the  $\mu$ PD77230 and the host. Four pins can be used in slave mode as general-purpose I/O ports: two input pins and two output pins.

Figure 3 shows the functional pin groups in master mode and slave mode.

### µPD77230A, 77P230




Figure 1. Master Mode Block Diagram





### µPD77230A, 77P230


Figure 2. Slave Mode Block Diagram



7

3d

### Figure 3. Functional Pin Groups





### **INSTRUCTION SET**

All  $\mu$ PD77230 instructions consist of a single 32-bit word. Figure 4 shows the bit format for the three basic types of instructions.


### **OP Type Instruction**

This is an ALU operation instruction where 26 different operations may be specified in the upper five bits (figure 4). Pointer modifications may be specified in the CNT field. Transfers may also be specified within an OP instruction by use of the SRC and DST fields. When all fields are specified in an OP instruction, several different tasks are performed at once. The high five bits make up the OP field, summarized in table 1.

Table 2 summarizes the effect on bits in the PSW resulting from ALU operations.

### **Control Field (CNT)**

This 12-bit field contains specifications for control modes and pointer modifications. Figure 5 summarizes the bit field format, table 3 summarizes the function of CNT field groups, and table 4 summarizes the function of each mnemonic within the 23 groups. Table 5 shows the possible combinations of control field instructions according to the 15 lines in the table on figure 5; for example, case 1 includes the M0, M1, DP0, and DP1 instructions.



### Table 1. OP Field Specifications

Table 2. Effects of ALU Operations on PSW Flags (cont)

Mnemonic	OP Field (31-27)	Operation		
NOP	00000	No operation		
INC	00001	Increment		
DEC	00010	Decrement		
ABS	00011	Absolute value		
NOT	00100	Not-one's complement		
NEG	00101	Negate-two's complement		
SHLC	00110	Shift left with carry		
SHRC	00111	Shift right with carry		
ROL	01000	Rotate left		
ROR	01001	Rotate right		
SHLM	01010	Shift left multiple		
SHRM	01011	Shift right multiple		
SHRAM	01100	Shift right arithmetic multiple		
CLR	01101	Clear		
NORM	01110	Normalize		
CVT	01111	Convert floating point format		
ADD	10000	Fixed-point add		
SUB	10001	Fixed-point subtract		
ADDC	10010	Fixed-point add with carry		
SUBC	10011	Fixed-point subtract with borrow		
CMP	10100	Compare (floating-point)		
AND	10101	Logical AND		
OR	10110	Logical OR		
XOR	10111	Logical exclusive OR		
ADDF	11000	Floating-point add		
SUBF	11001	Floating-point subtract		

	Contents of PSW				
ALU Operation	OVFE	С	z	S	OVFN
NOP	*	*	*	*	*
INC	*	\$	\$	\$	\$
DEC	*	\$	\$	\$	\$
ABS	*	\$	\$	0	\$+
NOT	*	0	\$	\$	0
NEG	*	\$	\$	\$	\$+
SHLC	*	\$	\$	\$	0
SHRC	*	\$	\$	\$	0
ROL	*	0	*	\$	0
ROR	*	0	*	\$	0
SHLM	*	0	\$	\$	0

		Cont	ents of	PSW	
ALU Operation	OVFE	С	Z	S	OVFM
SHRM	*	0	\$	\$	0
SHRAM	*	0	\$	\$	0
CLR	0	0	1	0	0
NORM (NORM.)	\$	0	\$	\$	0
(ROUNDING)	\$	\$	\$	\$	\$
(FLT-FIX)	*	0	\$	\$	\$
(FIX M.A.)	*	0	\$	\$	\$
CVT	х	0	\$	\$	0
ADD	*	\$	\$	\$	\$
SUB	*	\$	\$	\$	\$
ADDC	*	\$	\$	\$	\$
SUBC	*	\$	\$	\$	\$
CMP	\$	\$	\$	\$	\$
AND	*	0	\$	\$	0
OR	*	0	\$	\$	0
XOR	*	0	\$	\$	0
ADDF	\$	\$	\$	\$	\$
SUBF	\$	\$	\$	\$	\$

\$ Flag will be affected by result of operation.


0 Flag will be reset to 0.

1 Flag will be reset to 1.

\* Previous condition of flag will be preserved.

+ If original mantissa was 80----0H, OVFM = 1 after operation.

### Figure 5. Control Field Bit Format



3d

Group	Field	Function	Effective
Interrupt	EM, BM	Enable and disable maskable interrupt, and control interrupt memorization.	→
PSW	FIS	PSW control (select and clear)	*
	FC	Select other PSW	*
Data ROM poiner	RP	Controls ROM pointer operation	<b>→</b>
	RPC	Specifies n value for special manipulation of ROM pointer	→
	RPS	Specifies 9 lower bits of data ROM address	<b>→</b>
Data RAM0 and RAM1	MO	Specifies RAM0 addressing mode	<b>→</b>
pointers	M1	Specifies RAM1 addressing mode	→
	DP0	Controls modification of base pointer 0 and index register 0	<b>→</b>
	DP1	Controls modification of base pointer 1 and index register 1	<b>→</b>
	BASE0	Specifies counter length of modulo count operation of base pointer 0	→
	BASE1	Specifies counter length of modulo count operation of base pointer 1	→
Data format conversion	FD	Controls conversion mode for floating point CVT.	*
	WI	Controls transfer format when working register is specified in DST field.	- <b>&gt;</b>
	WT	Controls transfer format when working register is specified in SRC field.	<b>→</b>
Normalization specification	NF	Specifies normalization, normalization with rounding, floating-point to fixed-point conversion, or digit alignment.	*
Shift specification	SHV	Controls amount of shift for 47- bit mantissa	*
Data memory	RW	Specifies read/write operation for external memory.	*
access	EA	Increments or decrements external address register	*
General-	P2	Controls state of P2 pin	<b>→</b>
purpose	P3	Controls state of P3 pin	<b>→</b>
Loop counter	L	Decrements loop counter	<b>→</b>
Jump	NAL	Specifies unconditional local jump address	*

#### LIA 2 trol Field Fr c ... ~ ---

\* Effective starting with current instruction. → Effective starting with next instruction.

### Table 4. Control Field Mnemonic Summary

Operation	Mnemonic		Code
EM, BM Field (19-17)			
Maskable interrupt	EM	BM	
No operation	(NOP)	(NOP)	000
Clear booking flag	(NOP)	CLRBM	001
Set booking flag	(NOP)	SETBM	010
Interrupt disabled	DI	(NOP)	011
Interrupt enabled	EI	(NOP)	100
Interrupt enabled and clear booking flag	El	CLRM	101
Interrupt enabled and set booking flag	EI	SETBM	110
Use prohibited			111
<ul> <li>Default: interrupt disabled a</li> <li>Writing (NOP) is not necess available combinations and</li> </ul>	ary, just useful		ering th
FIS Field (21-19)			
Flag initialize and select			
No operation	(NOP)		000
Specify PSW 0 for operation (default)	SPCPSW0		001
Specify PSW 1 for operation	SPCPSW1		010
Clear PSW 0	CLRPSW0		100
Clear PSW 1	CLRPSW1		101
Clear PSW 0 and PSW 1	CLRPSW		110
FC Bit (15)			
Flag change operation			
No operation	(NOP)		0
Exchange PSW for operation	XCHPSW		1
RP Field (22, 21)			
ROM pointer modification			
No operation	(NOP)		00
Increment ROM pointer	INCRP		01
Decrement ROM pointer	DECRP		10
Increment specified bit of ROM pointer (that is, add 2 <sup>N</sup> )	INCBRP		11
RPC Field (21-18)			
Specify N for adding 2 <sup>N</sup> to ROM pointer *imm (= n) is 0 through 9	BITRP imm		(imm)I

## Table 4. Control Field Mnemonic Summary

Operation	Mnemonic	Code
RPS Field (23-15)		
Specify immediate ROM address *0 ≤ imm ≤ 511	SPCRA imm	(imm)B
M0 Field		
Specify RAM pointer		
No change in specification	(NON)	00
Base pointer 0	SPCBP0	01
Index register 0	SPC IX0	10
Base pointer 0 + index register 0 (default)	SPCBIO	11
M1 Field		
Specify RAM pointer		
No change in specification	(NON)	00
Base pointer 1	SPCBP1	01
Index register 1	SPCIX1	10
Base pointer 1 + index register 1 (default)	SPCBI1	11
DP0 Field		
Pointer modification operation	ו	
No operation	(NOP)	000
Increment base pointer 0	INCBP0	001
Decrement base pointer 0	DEC BP0	010
Clear base pointer 0	CLRBP0	011
Store base + index to index register 0	STIX0	100
Increment index register 0	INCIX0	101
Decrement index register 0	DECIX0	110
Clear index register 0	CLRIXO	111
DP1 Field		
Pointer modification operation	ו	- <u></u>
No operation	(NOP)	000
Increment base pointer 1	INCBP1	001
Decrement base pointer 1	DEC BP1	010
Clear base pointer 1	CLRBP1	011
Store base + index to index register 1	STIX1	100
Increment index register 1	INCIX1	101
Decrement index register 1	DECIX1	110
Clear index register 1	CLRIX1	111

Operation	Mnemonic	Code
Specify modulo count number (2 <sup>N</sup> ) for incrementing base pointer 0	MCNBP0 imm	(imm) B
*imm (=n) is 1 through 7; 0 sp	ecifies ordinary count	
BASE1 Field (18-16)		
	MCNBP1 imm	(imm)B
Specify modulo count number (2 <sup>N</sup> ) for incrementing base pointer 1		(inini)B
*imm (=n) is 1 through 7; 0 sp	ecifies ordinary count	
FD Field		
Data conversion format specif	ication	
No change of specification	(NON)	00
Conversion of ASP format to IEEE format (default)	SPIE	01
Conversion of IEEE format to ASP format	IESP	10
Use prohibited		11
WI Field (18, 17)		
Specification of transfer forma	t when data is moved f	rom IB to WF
No change of specification	(NON)	00
Transfer low 24 bits of mantissa to high 24 bits	BWRL24	01
Ordinary transfer (default)	BWRORD	10
Use prohibited		11
WT Field (21-19)		
Specification of transfer forma	t when data is moved f	rom WR to IE
No change of specification	(NON)	000
Ordinary transfer (default)	WRBORD	001
Low 24 bits of mantissa to high 24	WRBL24	010
Low 23 bits (bit 23 = 0) to high 24	WRBL23	011
Exponent part to mantissa low 8 bits	WRBEL8	100
Mantissa low 8 bits to exponent part	WRBL8E	101
Exchange high 8 bits of mantissa with low 8 bits of mantissa	WRBXCH	110
Bit reverse entire mantissa	WRBBRV	111
NF Field (21-19)		
Normalization format specifica	ation	
No change of specification	(NON)	000
Truncating normalization (default)	TRNORM	010

### Table 4. Control Field Mnemonic Summary (cont)

(com)		
Operation	Mnemonic	Code
Rounding normalization	RDNORM	100
Convert floating-point to fixed-point	FLTFIX	110
Fixed-point multiple alignment (multiple value is in SVR)	FIXMA	111
SHV Field (21-15)		
Set shift value to SVR		
imm bits left shift (default)	SETSVL imm	0 (imm)B
imm bits right shift	SETSVR imm	1 (imm)B
*0 ≤ imm ≤ 46		
RW Field (21, 20)		
Operation for external data	memory	
No operation	(NOP)	00
Read	RD	01
Write	WR	10
Use prohibited		11
EA Field (22, 21)		
Operation for external addre	ss register	
No operation	(NOP)	00
Increment external address register	INCAR	01

Operation	Mnemonic	Code
Decrement external address register	DECAR	10
Use prohibited		11
P2 Bit (20)		
P2 pin control (slave mode or	nly)	
Clear output port pin 2	CLRP2	0
Set output port pin 2	SETP2	1
P3 Bit (21)		
P3 pin control (slave mode o	nly)	
Clear output port pin 3	CLRP3	0
Set output port pin 3	SETP3	1
L Bit (16)		
Loop counter operation		
No operation	(NOP)	0
Decrement loop counter	DECLC	1
NAL Bit (23-15)		
Local branch; jump to imm address in local block *≤ imm ≤ 511	JBLK imm	(imm)E

### Table 5. Control Field Instruction Combinations

Case 1	SPCBP0 SPCIX0 SPCBI0	SPCBP1 SPCIX1 SPCBI1	INCBPO DECBPO CLRBPO STIXO INCIXO DECIXO CLRIXO	INCBP1 DECBP1 CLRBP1 STIX1 INCIX1 DECIX1 CLRIX1	
Case 2	INCAR DECAR	INC BP0 DEC BP0 CLRBP0 STIX0 INC IX0 DEC IX0 CLRIX0	INCBP1 DECBP1 CLRBP1 STIX1 INCIX1 DECIX1 CLRIX1		
Case 3	INCRP DECRP INCBRP	SPCBPO SPCIXO SPCBIO	INCBPO DECBPO CLRBPO STIXO INCIXO DECIXO CLRIXO	XCHPSW	

Case 4	INCRP	SPCBP1	INCBP1	XCHPSW		
	DECRP	SPCIX1	DECBP1			
	INCBRP	SPCBI1	CLRBP1			
			STIX1			
			INCIX1			
			DECIX1			
			CLRIX1			
Case 5	INCRP	SPCBP0	SPCBP1	DECLC	XCHPSW	
	DECRP	SPCIX0	SPCIX1			
	INCBRP	SPCBIO	SPCBI1			
Case 6	MCNBP0 imm	MCNBP1 imm	XCHPSW			
Case 7	BITRP imm	DECLC	XCHPSW			
Case 8	CLRP2	CLRP3	El	CLRBM	DECLC	XCHPSW
	SETP2	SETP3	DI	SETBM		
Case 9	RD	DECLC	XCHPSW			
	SR					
Case 10	WRBORD	DECLC	XCHPSW			
	WRBL24					
	WRBL23					
	WRBEL8					
	WRBL8E					
	WRBXCH					
	WRBBRV					
Case 11	TRNORM	BWRL24	DECLC	XCHPSW		
	RDNORM	BWRORD				
	FLTFIX					
	FIXMA					
Case 12	SPCPSW0	SPIE	DECLC			
	SPCPSW1	IESP				
	CLRPSW0					
	CLRPSW1					
	CLRPSW			••••••••••••••••••••••••••••••••••••••	·····	
Case 13	SETSVL imm					
	SETSVR imm					
Case 14	SPCRA imm					
Case 15	JBLK imm					

### P Field

The two-bit P field specifies the source of input to the P register, which is used as an input to the ALU for operations requiring two operands. See table 6.

### Table 6. P Field Specifications

Mnemonic	P Field (14, 13)	Input of P Register
IB	0 0	Internal bus
М	0 1	Multiplier output register
RAM0	1 0	RAM block 0
RAM1	1 1	RAM block 1

3d

### Q Field

The three-bit Q field specifies the source of input to the Q register, which is the other of two ALU input registers. See table 7.

### Table 7. Q Field Specifications

Mnemonic	Q Field (12-10)	Register
WR0	000	Working register 0
WR1	001	Working register 1
WR2	010	Working register 2
WR3	011	Working register 3
WR4	100	Working register 4
WR5	101	Working register 5
WR6	110	Working register 6
WR7	111	Working register 7

### Source Field

Table 8 lists 32 source registers that may be specified in the source field.

### **Destination Field**

Table 9 lists 32 destinations that may be specified in the DST field. Note that the LKR0 and KLR1 specifications will simultaneously load both the K and L registers as destinations.

### Branch Instruction

The branch instruction type is used for a jump, conditional jump, call, or return. The format of the branch instruction is shown in figure 4. The destination address of the branch is contained in the 13-bit NA field. Note that the most significant bit of the NA field is used to determine whether the destination address is in internal or external instruction memory. The five-bit C field summarized in table 10 determines the nature of the branch.

Note also that an SRC and DST may be included as part of the branch instruction. This data transfer will take place regardless of any condition upon which a jump may be dependent.

### LDI Instuction

Figure 4 shows the format of the LDI instruction type. The 24-bit IM (immediate) field contains the data that will be loaded into the register specified by the DST field. It is also possible to load a 32-bit floating-point number using this instruction in conjunction with the TRE destination field specification.

Mnemonic	SRC Field (9-5)	Selected Source Register
NON	00000	No source selected
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR*	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Top of stack
М	01000	M register (multiplier output)
ML	01001	Low 24 bits of M register
ROM	01010	Data ROM output
TR	01011	Temporary register
AR	01100	External address register
SI	01101	Serial input register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	101 10	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM block 0
RAM1	11001	RAM block 1
BPO	11010	Base pointer 0
BP1	11011	Base pointer 1
IX0	11100	Index register 0
IX1	11101	Index register 1
к	11110	K register
L	11111	L register

### Table 9. DST Field Specifications

### Table 10. Branch Condition Summary (C Field)

Mnemonic	DST Field (4-0)	Selected Destination Register
NON	00000	No destination selected
RP	00001	ROM pointer
PSW0	00010	Program status word 0
PSW1	00011	Program status word 1
SVR	00100	SVR (shift value register)
SR	00101	Status register
LC	00110	Loop counter
STK	00111	Top oiack
LKR0	01000	L register (RAM 0 to K register)
KLR1	01001	K register (RAM 1 to L register)
TRE	01010	Exponent part of temporary register
TR	01011	Temporary register
AR	01100	External address register
so	01101	Serial output register
DR	01110	Data register
DRS	01111	Data register for slave
WR0	10000	Working register 0
WR1	10001	Working register 1
WR2	10010	Working register 2
WR3	10011	Working register 3
WR4	10100	Working register 4
WR5	10101	Working register 5
WR6	10110	Working register 6
WR7	10111	Working register 7
RAM0	11000	RAM block 0
RAM1	11001	RAM block 1
BP0	11010	Base pointer 0
BP1	11011	Base pointer 1
IXO	11100	Index register 0
IX1	11101	Index register 1
к	11110	K register
L	11111	L register

Mnemonic	C Field (14-10)	Jump with Condition
JMP	00000	Jump unconditionally
CALL	00001	Subroutine call
RET	00010	Return from interrupt or subroutine
JNZRP	00011	Jump if ROM pointer not zero
JZ0	00100	Jump if zero flag 0 is set
JNZ0	00101	Jump if zero flag 0 is reset
JZ1	00110	Jump if zero flag 1 is set
JNZ1	00111	Jump if zero flag 1 is reset
JC0	01000	Jump if carry flag 0 is set
JNC0	01001	Jump if carry flag 0 is reset
JC1	01010	Jump if carry flag 1 is set
JNC1	01011	Jump if carry flag 1 is reset
JS0	01100	Jump if sign flag 0 is set
JNS0	01101	Jump if sign flag 0 is reset
JS1	01110	Jump if sign flag 1 is set
JNS1	01111	Jump if sign flag 1 is reset
JVO	10000	Jump if overflow flag 0 is set
JNV0	10001	Jump if overflow flag 0 is reset
JV1	10010	Jump if overflow flag 1 is set
JNV1	10011	Jump if overflow flag 1 is reset
JEV0	10100	Jump if exponent overflow flag 0 is set
JEV1	10101	Jump if exponent overflow flag 1 is set
JNFSI	10110	Jump if SI register is not full
JNES0	10111	Jump if SO register is not empty
JIP0	11000	Jump if input port 0 is on
JIP1	11001	Jump if input port 1 is on
JNZIXO	11010	Jump if index register 0 nonzero
JNZIX1	11011	Jump if index register 1 nonzero
JNZBP0	11100	Jump if base pointer 0 nonzero
JNZBP1	11101	Jump if base pointer 1 nonzero
JRDY	11110	Jump if ready is on
JROM	11111	Jump if request for master is on

3d



### SYSTEM CONFIGURATIONS

The  $\mu$ PD77230 may be configured in a variety of ways, from simple to complex systems. Figure 6 is the simplest example showing the  $\mu$ PD77230 as a standalone processor performing a preset filtering function. The only other devices needed are A/D and D/A converters, which can be a single-chip combo device as shown in the figure plus necessary clock and timing circuitry. Figure 7 shows the same standalone operation with external memory and memory-mapped I/O to implement various control functions along with processing the signal itself. Figure 8 shows a  $\mu$ PD77230 in a slave mode as a peripheral to a host processor. Note that in slave mode, the  $\mu$ PD77230 can still be the ''master'' of its local bus with the four general-purpose I/O pins available for use.

Figure 9 shows how to cascade multiple  $\mu$ PD77230s to increase system throughput. The cascading is done by using only the serial ports so that the  $\mu$ PD77230s themselves can be in any mode of operation desired. For example, they may all be in master mode, they may all be slaves to the same host processor, they may all be slaves to different hosts, or one may be the master with the others as slaves to it.

### Figure 8. Slave µPD77230 as Peripheral to Host Processor





Figure 6. Standalone µPD77230 With Codec

### Figure 7. Standalone µPD77230 With Codec, External Memory, and I/O






Figure 9. µPD77230s Cascaded Through Serial I/O Ports




Figure 10. Large System With Many Options




Figure 10 shows an arbitrarily large system with cascading master mode and slave mode  $\mu$ PD77230s. In this example, the master  $\mu$ PD77230 might do little actual signal processing. Instead, it will be an overall system controller gathering information from inputs in the I/O block, from the slave  $\mu$ PD77230 I/O ports, and from its own processing of the signal. It will then control the other  $\mu$ PD77230s and the system outputs of the I/O block.

17

3d

### SUPPORT TOOLS

The  $\mu$ PD77230 has a wide variety of development and software support tools. Both absolute and relocatable assemblers, with powerful pre-assembler options, are available. In addition, a software simulator and incircuit emulator will aid the designer in performance evaluation and hardware integration. The software tools options are as follows:

 Assembler: MS-DOS®, CP/M®-86, VAX®/VMS®, VAX/ UNIX®

Simulator: VAX/VMS, VAX/UNIX

### **ELECTRICAL SPECIFICATIONS**

### Absolute Maximum Ratings

 $T_A = 25^{\circ}C$ 

Supply voltage, V <sub>DD</sub>	–0.5 to +6.5 V
Voltage on any input pin, V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.5 V
Voltage on any output pin, V <sub>O</sub>	–0.5 to V <sub>DD</sub> + 0.5 V
Storage temperature, T <sub>STG</sub>	–65 to +150°

Note: Voltages are with respect to ground.

### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub>	4.75	5.0	5.25	٧
Low-level input voltage	V <sub>IL</sub>	-0.3		0.8	۷
High-level input voltage	VIH	2.2	`	V <sub>DD</sub> + 0.3	۷
Low-level X1 input voltage	V <sub>ILX</sub>	-0.3		0.5	۷
High-level X1 input voltage	V <sub>IHX</sub>	3.9		V <sub>DD</sub> + 0.3	۷
Operating free-air temperature	Торт	~10	25	70	°C

### Capacitance

 $T_A = 25^{\circ}C; V_{DD} = 0 V$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input capacitance	C <sub>IN</sub>			10	pF	f <sub>C</sub> = 1 MHz
Output capacitance	C <sub>OUT</sub>			20	pF	•

MS-DOS is a registered trademark of Microsoft Corporation. CP/M is a registered trademark of Digital Research, Incorporated. VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a registered trademark of UNIX System Laboratories, Incorporated.

### **DC Characteristics**

$T_A =$	-10 to	+ 70°C;	V <sub>DD</sub>	-	5	۷	±5%
---------	--------	---------	-----------------	---	---	---	-----

A lete lie	e, • 00	• • •				
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Low-level output voltage	V <sub>OL</sub>			0.45	٧	$I_{OL} = 2.0 \text{ mA}$
High-level output voltage	V <sub>OH</sub>	0.7 V <sub>DD</sub>			V	$I_{OH} = -400 \mu A$
Low-level input current	l <sub>IL</sub>			-400	μA	V <sub>IN</sub> = 0 V; RESET, SICK, SOCK
High-level input current	lн			400	μA	$V_{IN} = V_{DD};$ $\overline{M}/S$
Low-level input leak current	LIL			-10	μA	V <sub>IN</sub> = 0 V, except RESET, SICK, SOCK
High-level input leak current	ILIH			10	μA	V <sub>IN</sub> = V <sub>DD</sub> , except M/S
Low-level output leak current	LOL			-10	μA	V <sub>OUT</sub> = 0 V
High-level output leak current	ILOH			10	μA	$V_{OUT} = V_{DD}$
X1 input current	I <sub>IX1</sub>			400	μA	External clock input
Supply current	IDD		200	300	mA	f <sub>CYX</sub> =13.3333 MHz

### **Clock Timing**

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%; C_L = 100 \text{ pF}$ 


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Internal Cloc	k					
Input clock frequency	fcyx	1	13.3333	13.513	MHz	
C1, C2 capacitance			15		pF	
External Cloc	:k					
X1 cycle time	t <sub>CYX</sub>	74	75	1000	ns	
X1 high pulse width	<sup>t</sup> XXH	27			ns	Measured at 1.0 V and
X1 low pulse width	tXXL	27			ns	3.0 V
X1 rise time	<sup>t</sup> XR			10	ns	
X1 fall time	t <sub>XF</sub>			10	ns	
SICK, SOCK cycle time	t <sub>CYS</sub>	242	244		ns	
SICK, SOCK high pulse width	tssh	101			ns	-
SICK, SOCK low pulse width	t <sub>SSL</sub>	101			ns	
SICK, SOCK rise time	t <sub>SR</sub>			20	ns	-

# NEC

### Clock Timing (cont)

Parameter	Symbo	l Min	Тур	Max	Unit	Conditions
SICK, SOCK fall time	t <sub>SF</sub>			20	ns	
Switching						
X1 ↑ → CLKOUT delay time	t <sub>DXC</sub>			50	ns	
X1 ↑ → CLKOUT hold time	t <sub>HXC</sub>	0			ns	
SCK cycle time	t <sub>CYS</sub>	8t <sub>CYX</sub>			ns	
SCK high pulse width	tssh	<sup>4t</sup> CYX –65			ns	
SCK low pulse width	tssL	<sup>4t</sup> СҮК —65			ns	
SCK rise time	t <sub>SR</sub>			20	ns	
SCK fall time	t <sub>SF</sub>			20	ns	
S1 → SCK ↑ delay time	<sup>t</sup> DKS	10		120	ns	

### **Clock Circuits**



# External Memory Access Timing $T_A = -10 \text{ to} + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%; C_L = 100 \text{ pF}$

		00	<u> </u>	100 pi	
Parameter	Symbo	l Min	Max	Unit	Conditions
Setup and H	lold				
Data setup time for address	tsadi		2t <sub>CYX</sub> -95	ns	Instruction read
Data setup time for RD	t <sub>SRDI</sub>		2t <sub>CYX</sub> -35	ns	
Data hold time for RD	t <sub>HRDI</sub>	0		ns	
Data setup time for	t <sub>SAD1</sub>		4t <sub>CYX</sub> −135	ns	High-speed
address	t <sub>SAD2</sub>		<sup>8t</sup> CYX -135	ns	Low-speed
Data hold time for RD	t <sub>HRD</sub>	0		ns	
Switching					
X1 ↑ → RD delay time	t <sub>DXRD</sub>		70	ns	
X1 ↑ → WR delay time	<sup>t</sup> DXWR		70	ns	
Address setup time for RD	tsar	t <sub>CYK</sub> -60		ns	
Address hold time for RD	t <sub>HRA</sub>	5		ns	
RD pulse width	t <sub>WRI</sub>	t <sub>CYX</sub> -30		ns	Instruction read
	t <sub>WR1</sub>	3t <sub>CYK</sub> -30		ns	High-speed
	t <sub>WR2</sub>	7t <sub>CYX</sub> -30		ns	Low-speed
Address set <u>up t</u> ime for WR	tsaw	t <sub>CYX</sub> -55		ns	
Address hold time for WR	t <sub>HWA</sub>	5		ns	
WR pulse	t <sub>WW1</sub>	3t <sub>CYK</sub> -50		ns	High-speed
width	t <sub>WW2</sub>	7t <sub>CYK</sub> -50		ns	Low-speed
Data setup	t <sub>SDW1</sub>	3t <sub>CYX</sub> -100		ns	High-speed
time for WR	t <sub>SDW2</sub>	7t <sub>CYX</sub> -100		ns	Low-speed
WR↓→ data delay time	t <sub>DWD</sub>	0		ns	
WR 1→ data float time	t <sub>FWD</sub>	10	50	ns	
RD, WR recovery time	t <sub>RV</sub>	t <sub>CYX</sub> -35		ns	

### Host Interface Timing, Slave Mode

$T_A =$	: −10 to	+ 70°C; V <sub>DD</sub>	= 5 V	±5%; CL	= 100 pF	

Parameter	Symbol	Min	Max	Unit
Setup and Hold				
CS setup time for HRD	tSCR	0		ns
CS hold time for HRD	tHRC	0		ns
HRD pulse width	twhrd	150		ns
CS setup time for HWR	tscw	0		ns
CS hold time for HWR	t <sub>HWC</sub>	0		ns
HWR pulse width	twhwr	150		ns
Data setup time for HWR	<sup>t</sup> sihw	100		ns
Data hold time for HWR	t <sub>HHWI</sub>	0		ns
HRD, HWR recovery time	t <sub>HRV</sub>	100		ns
HRD, HWR hold time for RQM	t <sub>HRH</sub>	tcyx		ns
P0, P1 setup time for X1	t <sub>SPX</sub>	tсүх		ns
P0, P1 hold time for X1	t <sub>HXP</sub>	tcyx		ns
Switching				
HRD ↓ → data delay time	<sup>t</sup> DHRI		100	ns
HRD ↑ → data float time	<sup>t</sup> FHRI	10	65	ns
X1 ↑ → RQM ↑ delay time	<sup>t</sup> DXRH		100	ns
X1 ↑ → RQM ↓ delay time	<sup>t</sup> DXRL		100	ns
HRD, HWR↑→ RQM↓delay time	tDHR		2t <sub>CYX</sub> + 100	ns
X1 ↑ → P2, P3 delay time	t <sub>DXP</sub>		100	ns

# Interrupt Reset Timing $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$

Parameter	Symbol	Min	Max	Unit
NMI, INT pulse width	t <sub>INT</sub>	6t <sub>CYX</sub>		ns
NMI, INT hold time for RESET ↑	t <sub>HRNI</sub>	6t <sub>CYX</sub>		ns
MMI, INT recovery time	<sup>t</sup> rint	6t <sub>CYX</sub>		ns
RESET pulse width	t <sub>RST</sub>	6t <sub>CYX</sub>		ns


Serial Interface Timing  $T_A = -10 \text{ to } + 70^\circ\text{C}; V_{DD} = 5 \text{ V} \pm 5\%; C_L = 100 \text{ pF}$ 

Parameter	Symbol	Min	Max	Unit
Setup and Hold				
SIEN, SI setup time for SCK↓	tssis	55		ns
SIEN, SI hold time for SCK↓	tHSSI	30		ns
SOEN setup time for SCK †	tsses	50		ns
SOEN hold time for SCK	<sup>t</sup> HSSE	30		ns
SIEN, SOEN recovery time	t <sub>SRV</sub>	tcys		ns
Switching				
SCK↓→ SORQ delay time	tDSSQ	30	150	ns
SOEN ↓ → SO delay time	<sup>t</sup> DSES O		60	ns
SOEN ↑ → SO float time	tFSESO	10	100	ns
SCK ↑ → SO delay time	tDSLS O		60	ns
SCK↑→ SO hold time	thshso	0		ns
SCK ↑ → SO delay time	t <sub>DSHSO</sub>		60	ns
SCK ↑ → SO float time (SORQ ↓)	t <sub>FSSO</sub>	10	100	ns




### µPD77230A, 77P230

### **Timing Measurement Points**




### **Clock Timing Waveforms**

### Master Clock




### **Clock Output**






Clock Timing Waveforms (cont)

## Switching



# **External Memory Access Timing Waveforms**


#### Instruction Read (Master)





# External Memory Access Timing Waveforms (cont)


#### Data Read






# External Memory Access Timing Waveforms (cont)


#### Data Write



#### Read → Write












# Host Interface Timing Waveforms, Slave Mode

#### **RQM** Port



#### Host Read






25




# Interrupt Reset Timing Waveform



# Serial Interface Timing Waveforms


Serial In






# Serial Interface Timing Waveforms (cont)





Serial Out, Case 2 (SOEN control: SOEN low at SCK low)




**3d** 



Serial Interface Timing Waveforms (cont)

# Serial Out, Case 3 (SOEN control: SOEN low at SCK high)





#### Description

The  $\mu$ PD77240 Digital Signal Processor (DSP) has been developed for applications that demand high speed, high precision, and a large data address area. Operations on 32-bit floating-point data (8-bit exponent, 24-bit mantissa) or 24-bit fixed-point data are executed at 90 ns per instruction.

The instruction area is  $64K \times 32$ -bit words, and the data area is  $16M \times 32$ -bit words. These large memory areas open a wide range of application fields, such as computer graphics.

Internal circuitry includes a multiplier ( $32 \times 32$  bits), instruction decoder, ALU (55 bits), and two independent data RAMs (each 512 x 32-bit words). An on-chip library of commonly used DSP utility programs is accessed as subroutine calls.

Also, there are two input ports and two generalpurpose output ports for system expansion, such as handshaking with the host CPU, external device control, memory bank switching, etc.

**Note:** A table at the end of this data sheet compares the  $\mu$ PD77240 with its predecessor, the  $\mu$ PD77230A.

#### Features

- 32-bit floating-point or 24-bit fixed-point data operations
  - 32-bit floating-point multiplication circuit (8-bit exponent + 24-bit mantissa) x 8-bit exponent + 24-bit mantissa) → (8-bit exponent + 47-bit mantissa)
  - 55-bit floating-point ALU and eight 55-bit working registers
  - -47-bit barrel shifter
- Fast operations and efficient data transfer
  - 90-ns instruction cycle
  - Three-stage pipelining
  - Dedicated data bus for on-chip RAM, multiplier, and ALU
- Architecture specially suited to digital signal processing
  - Two independent on-chip data RAMs and data RAM pointers
  - On-chip data RAM pointer comprises base pointer and index register; base pointer can use ring counting within any desired range.

- Data ROM pointer operations include 2<sup>n</sup>-step incrementing in addition to normal increment/ decrement operations
- External interface maintains Harvard architecture with separate paths to instruction and data memory areas.
  - Usable instruction area: 64K x 32-bit words

  - Address register specifying data area address has provision for addition to base register as well as increment/decrement operations.
- On-chip utility programs (subroutines)
   34 vector/matrix operations
  - Data transfer to/from RAM with/without IEEE
  - format conversion — Conversion: radians/degrees
  - Scalar functions: Floating-point division Exponential, logarithmic Trigonometric
- CMOS technology
- Single 5-volt power supply
- □ 132-pin ceramic PGA

#### Applications

- Graphics processing
- Image compression
- Numerical processing
- Speech processing
- General-purpose digital signal processing
- Digital filtering (FIR, IIR) and FFT
- Instrumentation electronics
- High-speed controls


#### Ordering Information

Part Number	Package
μPD77240R	132-pin ceramic PGA



# **Pin Configuration**

#### 132-Pin Ceramic PGA



#### Pin-to-Symbol

Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
A1	D <sub>11</sub>	C1	D <sub>5</sub>	F3	D2	L1	A <sub>12</sub>	N9	IA <sub>3</sub>
A2	D <sub>13</sub>	C2	D <sub>9</sub>	F12	ID <sub>10</sub>	L2	Ag	N10	IA <sub>1</sub>
A3	D <sub>16</sub>	C3	GND	F13	ID <sub>12</sub>	L3	GND	N11	RESET
A4	D <sub>17</sub>	C4	V <sub>DD</sub>	F14	ID <sub>13</sub>	L12	ID <sub>31</sub>	N12	CLOCK
A5	D <sub>20</sub>	C5	D <sub>14</sub>	G1	A <sub>21</sub>	L13	ID <sub>28</sub>	N13	GND
A6	D <sub>22</sub>	C6	D <sub>18</sub>	G2	A <sub>22</sub>	L14	ID <sub>25</sub>	N14	ID <sub>29</sub>
A7	D <sub>25</sub>	C7	D <sub>23</sub>	G3	A <sub>23</sub>	M1	A <sub>11</sub>	P1	A <sub>6</sub>
A8	D <sub>26</sub>	C8	D <sub>27</sub>	G12	ID <sub>14</sub>	M2	A <sub>7</sub>	P2	A <sub>3</sub>
A9	D <sub>28</sub>	C9	D <sub>31</sub>	G13	ID <sub>15</sub>	MЗ	GND	P3	A <sub>0</sub>
A10	D <sub>30</sub>	C10	OP1	G14	ID <sub>16</sub>	M4	A <sub>5</sub>	P4	IA <sub>14</sub>
A11	IPO	C11	ID <sub>1</sub>	H1	A <sub>20</sub>	M5	A <sub>1</sub>	P5	IA <sub>12</sub>
A12	OP0	C12	GND	H2	A <sub>19</sub>	M6	IA <sub>13</sub>	P6	IA10
A13	IC	C13	ID <sub>3</sub>	НЗ	A <sub>18</sub>	M7	IA <sub>9</sub>	P7	V <sub>DD</sub>
A14	ID <sub>2</sub>	C14	ID <sub>7</sub>	H12	ID <sub>19</sub>	M8	IA <sub>5</sub>	P8	IA <sub>7</sub>
B1	D <sub>8</sub>	D1	D <sub>4</sub>	H13	ID <sub>18</sub>	M9	IAO	P9	IA4
B2	GND	D2	D <sub>7</sub>	H14	ID <sub>17</sub>	M10	NMI	P10	IA <sub>2</sub>
B3	D <sub>12</sub>	D3	D <sub>10</sub>	J1	A <sub>17</sub>	M11	V <sub>DD</sub>	P11	RD
B4	D <sub>15</sub>	D12	GND	J2	A <sub>16</sub>	M12	GND	P12	WR
B5	D <sub>19</sub>	D13	ID <sub>5</sub>	J3	A <sub>14</sub>	M13	ID <sub>30</sub>	P13	INT
B6	D <sub>21</sub>	D14	ID <sub>8</sub>	J12	ID <sub>23</sub>	M14	ID <sub>26</sub>	P14	V <sub>DD</sub>
B7	D <sub>24</sub>	E1	D <sub>1</sub>	J13	ID <sub>21</sub>	N1	A <sub>8</sub>		
B8	V <sub>DD</sub>	E2	D <sub>3</sub>	J14	ID20	N2	V <sub>DD</sub>		
B9	D <sub>29</sub>	E3	$D_6$	K1	A <sub>15</sub>	N3	A <sub>4</sub>		
B10	IP1	E12	ID <sub>6</sub>	K2	A <sub>13</sub>	N4	A <sub>2</sub>		
B11	IC	E13	ID <sub>9</sub>	КЗ	A <sub>10</sub>	N5	IS <sub>15</sub>		
B12	ID <sub>0</sub>	E14		K12	ID27	N6	IA11		
B13	VDD	F1	BUSFREZ	K13	1D24	N7	IA <sub>8</sub>		
B14	ID <sub>4</sub>	F2	Do	K14	ID22	N8	IA <sub>6</sub>	1	

# NEC

# Symbol-to-Pin

Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin
A <sub>0</sub> A <sub>1</sub> A <sub>2</sub> A <sub>3</sub>	P3 M5 N4 P2	D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub>	F2 E1 F3 E2	IA <sub>0</sub> IA <sub>1</sub> IA <sub>2</sub> IA <sub>3</sub>	M9 N10 P10 N9	ID <sub>0</sub> ID <sub>1</sub> ID <sub>2</sub> ID <sub>3</sub>	B12 C11 A14 C13	BUSFREZ CLOCK INT IP0	F1 N12 P13 A11
A <sub>4</sub> A <sub>5</sub> A <sub>6</sub> A <sub>7</sub>	N3 M4 P1 M2	D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	D1 C1 E3 D2	IA <sub>4</sub> IA <sub>5</sub> IA <sub>6</sub> IA <sub>7</sub>	P9 M8 N8 P8	ID <sub>4</sub> ID <sub>5</sub> ID <sub>6</sub> ID <sub>7</sub>	B14 D13 E12 C14	IPI NMI OP0 OP1	B10 M10 A12 C10
A <sub>8</sub> A <sub>9</sub> A <sub>10</sub> A <sub>11</sub>	N1 L2 K3 M1	D <sub>8</sub> D <sub>9</sub> D <sub>10</sub> D <sub>11</sub>	B1 C2 D3 A1	IA <sub>8</sub> IA <sub>9</sub> IA <sub>10</sub> IA <sub>11</sub>	N7 M7 P6 N6	ID <sub>8</sub> ID <sub>9</sub> ID <sub>10</sub> ID <sub>11</sub>	D14 E13 F12 E14	RD RESET WR IC	P11 N11 P12 A13
A <sub>12</sub> A <sub>13</sub> A <sub>14</sub> A <sub>15</sub>	L1 K2 J3 K1	D <sub>12</sub> D <sub>13</sub> D <sub>14</sub> D <sub>15</sub>	B3 A2 C5 B4	IA <sub>12</sub> IA <sub>13</sub> IA <sub>14</sub> IA <sub>15</sub>	P5 M6 P4 N5	ID <sub>12</sub> ID <sub>13</sub> ID <sub>14</sub> ID <sub>15</sub>	F13 F14 G12 G13	IC V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	B11 B8 B13 C4
A <sub>16</sub> A <sub>17</sub> A <sub>18</sub> A <sub>19</sub>	J2 J1 H3 H2	D <sub>16</sub> D <sub>17</sub> D <sub>18</sub> D <sub>19</sub>	A3 A4 C6 B5			ID <sub>16</sub> ID <sub>17</sub> ID <sub>18</sub> ID <sub>19</sub>	G14 H14 H13 H12	V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	M11 N2 P7 P14
A <sub>20</sub> A <sub>21</sub> A <sub>22</sub> A <sub>23</sub>	H1 G1 G2 G3	D <sub>20</sub> D <sub>21</sub> D <sub>22</sub> D <sub>23</sub>	A5 B6 A6 C7			ID <sub>20</sub> ID <sub>21</sub> ID <sub>22</sub> ID <sub>23</sub>	J14 J13 K14 J12	GND GND GND GND	B2 C3 C12 D12
		D <sub>24</sub> D <sub>25</sub> D <sub>26</sub> D <sub>27</sub>	B7 A7 A8 C8			ID <sub>24</sub> ID <sub>25</sub> ID <sub>26</sub> ID <sub>27</sub>	K13 L14 M14 K12	GND GND GND GND	L3 M3 M12 N13
		D <sub>28</sub> D <sub>29</sub> D <sub>30</sub> D <sub>31</sub>	A9 B9 A10 C9			ID <sub>28</sub> ID <sub>29</sub> ID <sub>30</sub> ID <sub>31</sub>	L13 N14 M13 L12		



#### **Pin Functions**

Symbol	Function
A <sub>0</sub> - A <sub>23</sub>	External data memory address output; becomes high impedance when BUSFREZ is driven low.
BUSFREZ	External data memory break input. When this pin is driven low, pins $A_0$ - $A_{31}$ and $D_0$ - $D_{31}$ become high impedance.
CLOCK	External clock input; 11.1111 MHz maximum
IA <sub>0</sub> - IA <sub>15</sub>	External instruction memory address bus; outputs program counter (PC) value; becomes high impedance on RESET input.
ID <sub>0</sub> - ID <sub>31</sub>	External instruction memory data bus input.
ĪNT	Maskable interrupt input; keep low at least three system clock cycles. INT should be driven high during reset and within four system clock cycles after rise of RESET signal. Falling edge detection; interrupt address 8H.
IPO, IP1	General-purpose input port; pin status is judged by branch instruction.
NMI	Nonmaskable interrupt input; keep low at least three system clock cycles. NMI should be driven high during reset and within four system clock cycles after rise of RESET signal. Falling edge detection; interrupt address 4H.
OP0, OP1	General-purpose output port; pin status can be set and checked by bits 2 and 3 of status register SR.
RD	External data memory read strobe output; when RD is low, data is input via the data bus. RD is high during hardware reset and is not influenced by BUSFREZ.
RESET	Internal system reset signal input; keep low at least three system clock cycles.
WR	External data memory write strobe output; when WR is low, data is output via the data bus. WR is high during hardware reset and is not influenced by BUSFREZ.
V <sub>DD</sub>	$\pm$ 5-volt power supply input; connect all V_DD pins to $\pm$ 5 volts.
GND	Connect all GND pins to ground.
IC	Internal connection; leave this pin open. Caution: When any signal is applied to or read out from this pin, normal operation of the $\mu$ PD77240 is not assured.

#### FUNCTIONAL DESCRIPTION

The block diagram shows the internal 32-bit main bus connecting to all functional blocks, including the ALU area. Blocks are described in the Internal Functions table.

The 55-bit processing-unit (PU) bus links the ALU input to the 55-bit multiplier output register and the eight 55-bit working registers. Thus, the full 55 bits of precision can be maintained during extensive calculations. In addition to the main bus and the PU bus, there is a sub-bus linking the two RAM areas to both the ALU input and the multiplier input registers. This link allows simultaneous loading of the multiplier input registers in parallel with ALU operations and in parallel with data transfer operations that make use of the main bus. There is a sub-bus connecting the ALU input to the 55-bit multiplier output and another sub-bus that can route the working registers' contents back to the ALU input.

#### Architecture

The  $\mu$ PD77240 has a Harvard architecture with separate memory areas for program storage and data storage as well as separate multiple buses. A three stage instruction execution pipelining scheme performs instruction fetch and execution in parallel. All instructions are executed in a single cycle regardless of whether the instruction is stored internally or in external memory.

#### Instruction Memory

Internal instruction ROM holds 2K words x 32 bits pre-programmed with library functions that perform vector/matrix operations, scalar functions, conversions, etc. The addresses of these subroutines are in the high 2K of the 64K-word instruction memory address space.

#### Data Memory

 $\mu$ PD77240 has three data memory areas: internal data ROM, internal data RAM, and external data RAM. Data ROM holds 1K words x 32 bits pre-programmed with table lookup data and constants accessed by the internal library routines as well as by user programs.

Internal data RAM consists of two separate and independently addressable areas, each 512 words x 32 bits. Each RAM area can be addressed by a base register, an index register, or the sum of the two. The base register and/or index register may be incremented, decremented, or cleared. In addition, the base pointer can operate in a modulo count mode, and the index register contents may be replaced by the sum of the index and base registers. Data stored in RAM0 and RAM1 can be simultaneously input to the multiplier.

External data RAM may contain up to 16M words x 32 bits for data exchange with other devices and processing large volumes of data. External RAM is addressed by the 24-bit AR register.



#### **Multiplier and ALU**

The floating-point multiplier has two 32-bit input registers (K and L), which are accessible both to and from the main bus. The multiplier produces the 55-bit product of the K and L register contents automatically in a single instruction cycle (there is no multiply instruction).

The 55-bit result is stored in the M register in 8-bit exponent, 47-bit mantissa format. The contents of the M register can be transferred to the main bus (32 bits) or to the ALU via the processing unit bus (55 bits). The multiplier consists of a 24- by 24-bit fixed-point multiplier and an exponent adder, so that it can also be used for fixed-point multiplications.

The 55-bit floating-point ALU is capable of a full set of arithmetic and logical operations (see "Instructions" section). There is a 47-bit bidirectional barrel shifter, which can perform general-purpose shifting in addition to the mantissa alignments required for floatingpoint arithmetic.

A separate exponent ALU (EAU) determines shift values in floating-point work. The ALU status is reflected in one of two identical processor status words (PSW) that contain carry, zero, sign, and overflow flags. The results of the ALU operation are stored in one of eight 55-bit accumulators or "working registers."

There are two 55-bit input registers to the ALU called the P register and the Q register. The Q register input is selected from one of the eight working registers, while the P register input is selected from among the 55-bit PU bus, the 32-bit main bus, data RAM0, data RAM1, and the 55-bit M register.

#### Loop Counter

A loop counter is included in the design of the  $\mu$ PD77240. This 32-bit register connects to the main bus and can be used for general-purpose storage as well as a loop counter. When used as a loop counter, only the low 10 bits are active; the upper 22 bits are not affected. The count can be decremented by a control field bit during an operation (OP) instruction. When the loop counter is decremented past zero, the instruction following the decrementing will be skipped.

#### System Control

An external clock drives internal clocking at the same rate (single phase).

Two interrupts are provided: one maskable, one nonmaskable. The maskable interrupt can be "memorized," so that if an interrupt occurs while it is in the interrrupt disabled condition, then it may be acted upon (or disregarded) at a later time. Interrupt status can be read from the SR register; status is changed by control field manipulation in an OP instruction.

Control of two general-purpose output pins is effected by writing to the SR register. The states of two generalpurpose intput pins are tested by conditional branch instructions.

#### Mode Register

Addition of the 32-bit mode register (MR) is a significant enhancement over  $\mu$ PD77230 architecture. The various bit fields of the mode register are usually set/cleared by control field (CNT) instructions. The register can be read and written, saved and restored. This feature is useful for interrupt handling and other subroutines, as well as during debugging. The mode register records the state of RAM and ROM addressing specifications, PU specifications for format and normalization processing, and for interfacing the PU bus with the main bus.

# Internal Functions

Symbol	Name	Description
ALU	Arithmetic logic unit	Logical operation circuit for 47-bit mantissa data
AP	Address port	24-bit address port for data memory
AR	Address register	24-bit register specifying data memory address
BP0	Base pointer 0	Register specifying RAM0 base address
BP1	Base pointer 1	Register specifying RAM1 base address
BR	Base register	32-bit base register for data memory address register AR
BSHIFT	Barrel shifter	Barrel shifter for P and Q register mantissa
CLKGEN	Clock generator	Internal system clock generation circuit
Decoder	Instruction decoder	Instruction decoding circuit
DP	Data port	32-bit data port for data memory
DR	Data register	32-bit register for interface . between DP and internal data bus (main bus)
DROM	Data ROM	ROM holding fixed data (1K words x 32 bits)
EAU	Exponent arithmetic unit	8-bit exponent data operation circuit
Exchange	Data exchanger	Selects P or Q mantissa data as input to barrel shifter.
FMPY	Floating- point multiplier	32-bit floating-point data multiplie (8-bit exponent, 24-bit mantissa); 32 bits x 32 bits → 55 bits
IAP	Instruction address port	16-bit address bus for instruction memory
IDP	Instruction data port	32-bit data bus for instruction memory
INT CNT	Interrupt controller	External interrupt control circuit
IROM	Instruction ROM	ROM holding on-chip, fixed utility programs (2K words x 32 bits)
IXO	Index register 0	Register specifying RAM0 index address
IX1	Index register 1	Register specifying RAM1 index address
к	K register	32-bit register holding FMPY input data
L	L register	32-bit register holding FMPY input data
LC	Loop counter	32-bit program loop count setting register


Symbol	Name	Description
м	M register	55-bit register holding FMPY multiplication result
MR	Mode register	32-bit register showing specification or operation status of internal status, such as on-chip data RAM pointer specification
P	P register	55-bit register holding ALU and EAU input data
PC	Program counter	16-bit register specifying instruction memory address
PORT	Port	General-purpose input-output port
PSW0, PSW1	Program status word 0, word 1	Registers indicating ALU/EAU operation result status
Q	Q register	55-bit register holding ALU and EAU input data.
RAM0, RAM1	Data RAM 0, 1	Data storage RAM0 and RAM1 (each 512 words x 32 bits)
RP	ROM pointer	Register specifying ROM address
R/W CNT	Read/write control circuit	Data memory read/write control circuit
SAC	Shift and count circuit	Shift amount detection circuit for Q register mantissa data
SP	Stack pointer	Pointer indicating stack address
SR	Status register	22-bit register showing general- purpose output port setting, confirmation and error status, and maskable interrupt operating status
STK	Stack	Eight-level, 16-bit stack
SVR	Shift value register	Shift amount setting register
TR	Temporary register	32-bit general-purpose register
WRIC	Working register interface circuit	Specifies data transfer format between working registers and PU bus
WR0 to WR7	Working register 0 to 7	Registers holding ALU and EAU operation results

NEC



3e

#### μPD77240 Block Diagram




7

#### DATA FORMATS

Figure 1 shows the formats for floating-point data and fixed-point data.

#### Figure 1. Data Formats



#### **Floating-Point Data**

On the 32-bit bus, the high-order 8 bits represent the exponent and the low-order 24 bits represent the mantissa.

In a 55-bit representation as used in the M register, the P and Q registers, WR0 through WR7, etc., the highorder 8 bits are the exponent and the low-order 47 bits are the mantissa.

Both the exponent and the mantissa are expressed in two's complement with the most significant bit (MSB) as the sign bit.

#### **Fixed-Point Data**

Fixed-point data does not use the high-order 8 bits (exponent) of the floating-point notation. The 8 bits are set to 00H by execution of a fixed-point operation or an LDI instruction. They are unchanged by a logical operation.

Only the low-order 24 or 47 bits of a 32-bit or 55-bit bus or register are valid.

Data is expressed in two's complement with the most significant bit (MSB) as the sign bit.

#### INSTRUCTIONS


Each  $\mu$ PD77240 instruction is one 32-bit word. The three basic types are Operation, Branch, and Load. All types execute in a single instruction cycle, except the

"long branch" requires two cycles to branch to any arbitrary location in the 64K-word instruction ROM area.

#### **Operation Instructions**

The three basic elements of operation (OP) instructions are ALU, transfer, and control. All three elements operate simultaneously, sometimes interactively. Figure 2 shows the six fields in the instruction format.

#### Figure 2. Operation Instruction Format



**OP Field.** The 5-bit OP field specifies the type of ALU operation. Table 1 lists the 26 types.

#### Table 1. OP Field Contents

	OP Field	
Mnemonic	Bits 31-27	Operation
NOP	00000	No operation
INC	00001	Increment
DEC	00010	Decrement
ABS	00011	Absolute
NOT	00100	NOT
NEG	00101	Negate
SHLC	00110	Shift left with carry for double precision
SHRC	01011	Shift right with carry for double precision
ROL	01100	Rotate left
ROR	01101	Rotate right
SHLM	01100	*Shift left multiple
SHRM	01101	*Shift right multiple
SHRAM	01100	*Shift right arithmetic multiple
CLR	01101	Clear
NORM	01110	Normalize
CVT	01111	Convert pseudo IEEE data format
ADD	10000	Add fixed-point data
DUB	10001	Subtract fixed-point data
SDDC	10010	Add fixed-point data with carry
SUBC	10011	Subtract fixed-point data with carry
CMP	10100	Compare floating-point data
AND	10101	AND
OR	10110	OR
XOR	10111	Exclusive OR
ADDF	11000	Add floating-point data
SUBF	11001	Subtract floating-point data

\* Multiple value is in SVR register or specification value of SHV bit.

3e

**CNT Field.** The 12-bit CNT field is used to perform pointer specification, flag manipulation, register switching, data transfer format specification, etc. The

23 subfields described in table 2 can be arranged in any of the 15 patterns shown in figure 3.

#### Table 2. Control Field List

Group	Subfield	Subfield Function	*Function Valid
Interrupt	EM	Maskable interrupt enable/disable	<b>→</b>
	BM	Maskable interrupt input flag set/clear	- <b>→</b>
PSW	FIS	PSW control	● or →
	FC	PSW0/PSW1 switchover	•
RAM ponter	RP	ROM pointer count operation specification	<b>→</b>
	RPC	n-value specification in ROM pointer special operation	→
	RPS	Specification of data ROM address low-order 9 bits	<b>→</b>
RAM0, RAM1 pointer M0		Base pointer0/index register0 selection	<b>→</b>
	M1	Base pointer1/index register1 selection	->
	DP0	Base pointer0/index register0 count operation specification	→
	DP1	Base pointer1/index register1 count operation specification	→
	BASE0	Modulo counter base pointer0 counter length specification	<b>→</b>
	BASE1	Modulo counter base pointer1 counter length specification	<b>→</b>
Data format conversion	FD	µPD77240/IEEE data format conversion operation specification	•
	WI	Transfer format specification when working register is specified by DST field	<b>→</b>
	WT	Transfer format specification when working register is specified by SRC field	→
Normalization specification	NF	Normalization/rounding normalization/floating-point to fixed- point conversion/fixed-point data left shift specification	٠
Shift specification	SHV	Shift amount specification for 47-bit mantissa data	•
Data memory access	RW	Input/output operation specification for external data memory	•
	EA	Address register increment/decrement	● or →
	APM	Address register increment/decrement and IX0 or IX1 decrement specification	<b>→</b>
Loop counter	L	Loop counter decrement	•
Jump	NAL	Unconditional jump address specification	•

\* The timing for validity of the function set by each subfield differs.

• Valid from the same instruction.

 $\rightarrow$  Valid from the next instruction.



26	25	24	23	22	21	20	19	18	17	16	15
0	0	N	10	N	11		DP0			DP1	
0	1	0	0	E	A		DP0			DP1	
0	1	0	1	R	P	N	10		DP0		FC
0	1	1	0	R	P	N	11		DP1		FC
0	1	1	1	R	P	N	10	Ν	11	L	FC
1	0	0	0	0	0 BASE0 E		BASE	1	FC		
1	0	0	0	1	1 RPC – L		FC				
1	0	0	1	0	0 – EM BM L		FC				
1	0	0	1	1	1 RW APM L		FC				
1	0	1	0	0	0 WT L F		FC				
1	0	1	0	1		NF		v	VI	L	FC
1	0	1	1	0	0 FIS FD L		1				
1	0	1	1	1	1 SHV						
1	1	0		RPS							
1	1	1		NAL							
											83FM

**P** Field. The 2-bit P field specifies the input data to the P register object of the operation when a dyadic operation is executed. See table 3.

Table 3. P Field Contents	Table :	3. P.	Field	Contents
---------------------------	---------	-------	-------	----------

Mnemonic	P Field Bits 14-13	Input Data to P Register
IB	0 0	PU bus
М	0 1	*FMPY output data
RAM0	10	RAM0
RAM1	1 1	RAM1

\* In the SRC field, M refers to M register data.

**Q Field.** The 3-bit Q field specifies one of the working registers, WR0 through WR7. See table 4.

- (1) A monadic (one-operand) operation is performed on the data in the working register specified by the Q field and the result is stored in the same working register.
- (2) A dyadic (two-operand) operation is performed on the data specified by the Q field and the P field, and the result is stored in the working register specified by the Q field.

#### Table 4. Q Field Contents

Mnemonic	Q Field Bits 12-10	Working Register
WR0	0 0 0	0
WR1	001	1
WR2	010	2
WR3	011	З
WR4	100	4
WR5	101	5
WR6	110	6
WR7	111	7

**SRC Field.** The 5-bit SRC field specifies the source register in a transfer instruction. Table 5 lists the 32 selections.

**DST Field.** The 5-bit DST field specifies the destination register in a transfer instruction. Table 6 lists the 32 selections.

#### Table 5. SRC Field Contents

Mnemonic	SRC Field Bits 9-5	Selected Register	*Bus
NON	00000	Nonselection	
RP	00001	ROM pointer	Main
PSW0	00010	Program status word0	Main
PSW1	00011	Program status word1	Main
SVR	00100	Shift value register	Main
SR	00101	Status register	Main
LC	00110	Loop counter	Main
STK	00111	Stack	Main
М	01000	# M register	PU
ML	01001	Low 24 bits of M register	PU
ROM	01010	Data ROM	Main
TR	01011	Temporary register	Main
AR	01100	Address register	Main
BR	01101	Address base register	Main
DR	01110	Data register	Main
MR	01111	Mode register	Main
WR0	10000	Working register0	PU
WR1	10001	Working register1	PU
WR2	10010	Working register2	PU
WR3	10011	Working register3	PU
WR4	10100	Working register4	PU
WR5	10101	Working register5	PU
WR6	10110	Working register6	PU
WR7	10111	Working register7	PU
RAMO	11000	RAM0	Main
RAM1	11001	RAM1	Main
BPO	11010	Base pointer0	Main
BP1	11011	Base pointer1	Main
IXO	11100	Index register0	Main
IX1	11101	Index register1	Main
к	11110	K register	Main
L	11111	L register	Main

\* Bus connected to selected register.

# In the P field, M indicates FMPY output data.

#### Table 6. DST Field Contents


Mnemonic	DST Field Bits 4-0	Selected Register	*Bus
NON	00000	Nonselection	
RP	00001	ROM pointer	Main
PSW0	00010	Program status word0	Main
PSW1	00011	Program status word1	Main
SVR	00100	Shift value register	Main
SR	00101	Status register	main
LC	00110	Loop counter	Main
STK	00111	Stack	Main
LKR0	01000	L register (RAM0 to K register)	PU
KLR1	01001	K register (RAM1 to L register)	ΡU
TRE	01010	Exponent part of TR register	Main
TR	01011	Temporary register	Main
AR	01100	Address register	Main
BR	01101	Address base register	Main
DR	01110	Data register	Main
MR	01111	Mode register	Main
WRO	10000	Working register0	PU
WR1	10001	Working register1	PU
WR2	10010	Working register2	PU
WR3	10011	Working register3	PU
WR4	10100	Working register4	PU
WR5	10101	Working register5	PU
WR6	10110	Working register6	PU
WR7	10111	Working register7	PU
RAM0	11000	RAMO	Main
RAM1	11001	RAM1	Main
BP0	11010	Base pointer0	Main
BP1	11011	Base pointer1	Main
IXO	11100	Index register0	Main
IX1	11101	Index register1	Main
к	11110	K register	Main
L	11111	L register	Main

\* Bus connected to selected register.

#### **Branch Instructions**

Branch instructions specify unconditional jump, conditional jump, subroutine call, and return. Transfer processing can be performed at the same time. Figure 4 shows the format of the branch instruction and the long branch prefix instruction. The latter is used to extend the displacement value of the branch destination address.

#### Figure 4. Branch Instruction Format



**B Field.** The 4-bit B field indicating a branch instruction is always binary 1101.

NA Field. This field contains the 13-bit displacement value (+4096 to -4096) added to the current PC value to give the branch destination address.

NAH Field. This field contains a 3-bit prefix that is combined with the NA field of the immediately following branch instruction to create a 16-bit displacement value, +32K to -32K

**C Field.** The 5-bit C field specifies one of the 28 kinds of branch instructions described in table 7.

**SRC Field.** The 5-bit SRC field specifies the source register in a transfer (move) instruction. See table 5.

**DST Field.** The 5-bit DST field specifies the destination register in a transfer (move) instruction. See table 6.



Mnemonic	C-Field Bits 14-10	Branch Condition
JMP	0 0 0 0 0 0	Branch with no condition.
CALL	0 0 0 0 1	Subroutine call.
RET	0 0 0 1 0	Return
JNZRP	0 0 0 1 1	If ROM pointer is not zero.
JZ0	0 0 1 0 0	lf zero flag0 is set.
JNZ0	0 0 1 0 1	If zero flag0 is reset.
JZ1	0 0 1 1 0	If zero flag1 is set.
JNZ1	0 0 1 1 1	If zero flag1 is reset.
JC0	0 1 0 0 0	lf carry flag0 is set.
JNC0	0 1 0 0 1	If carry flag0 is reset.
JC1	0 1 0 1 0	If carry flag1 is set.
JNC1	0 1 0 1 1	If carry flag1 is reset.
JS0 JNS0 JS1 JNS1	0 1 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 1 1 0 0 1 1 1 1	lf sign flag0 is set. If sign flag0 is reset. If sign flag1 is set. If sign flag1 is reset.
JV0	1 0 0 0 0	If overflow flag0 is set.
JNV0	1 0 0 0 1	If overflow flag0 is reset.
JV1	1 0 0 1 0	If overflow flag1 is set.
JNV1	1 0 0 1 1	If overflow flag1 is reset.
JEV0	1 0 1 0 0	If exponent overflow flag0 is set.
JEV1	1 0 1 0 1	If exponent overflow flag1 is reset.
JIP0	1 1 0 0 0	If input port0 is on.
JIP1	1 1 0 0 1	If if input port1 is on.
JNZIXO JNZIX1 JNZBPO JNZBP1 PRE	1 1 0 1 0 1 1 0 1 1 1 1 1 0 0 1 1 1 0 1 1 1 1 0 1 1 1 1 1	If index register0 is not zero. If index register1 is not zero. If base pointer0 is not zero. If base pointer1 is not zero. Prefix for long branch

## **ELECTRICAL SPECIFICATIONS**

#### **Absolute Maximum Ratings**

$I_{A} = +25^{\circ}C$	
Power supply voltage, V <sub>DD</sub>	-0.5 to +6.5 V
Input voltage, V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.5 V
Output voltage, V <sub>O</sub>	-0.5 to V <sub>DD</sub> + 0.5 V
Operating temperature, T <sub>OPT</sub>	−10 to +70°C
Storage temperature, T <sub>STG</sub>	–65 to +150°C

#### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Power supply voltage	V <sub>DD</sub>	4.75	5.0	5.25	v
Low-level input voltage	V <sub>IL</sub>	-0.3		+ 0.8	۷
High-level input voltage	V <sub>IH</sub>	2.2		V <sub>DD</sub> + 0.3	۷
Low-level clock input voltage	VILC	-0.3		+ 0.5	۷
High-level clock input voltage	VIHC	3.9		V <sub>DD</sub> + 0.3	۷

#### Capacitance

 $T_A = +25^{\circ}C; V_{DD} = 0 V; f_C = 1 MHz$ 

Parameter	Symbol	Тур	Max	Unit	Conditions
Input capacitance	CI		10	pF	Unmeasured pins returned to 0 V
Output capacitance	co		20	pF	


Note: A result is not assured if an object code not specified above is used.

#### Load Instructions

A load instruction consists of three fields as shown in figure 5. The register (or other element) specified by the DST field (table 5) is loaded with the 24-bit data contents of the IM field. The data path into the register is via the 24 mantissa bits of the main bus.

The LDI field is always binary 111.

#### Figure 5. Load Instruction Format





#### **DC Characteristics**

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Low-level output voltage	V <sub>OL</sub>			0.45	٧	l <sub>OL</sub> = 2.0 mA
High-level output voltage	V <sub>OH</sub>	0.7 V <sub>DD</sub>			٧	I <sub>OH</sub> = -400 μA
Low-level input leakage current	LIL			-10	μA	$V_{IN} = 0 V$
High-level input leakage current	Lін			10	μA	$V_{IN} = V_{DD}$
Low-level output leakage current	ILOL			-10	μA	V <sub>OUT</sub> = 0 V
High-level output leakage current	I <sub>LOH</sub>			10	μA	$V_{OUT} = V_{DD}$
Clock input current	lic			400	μA	
Power supply current	IDD		320	460	mA	f <sub>CY</sub> = 11.1111 MH

# AC Characteristics

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 5\%; C_L = 100 \text{ pF}$ 

Parameter	Symbol	Min	Мах	Unit	Conditions
Clock Timing					
Clock cycle time	tcc	90	1000	ns	Test points at
Clock high-level width	twch	45	500	ns	1.0 and 3.0 V
Clock low-level width	twcL	45	500	ns	
Clock rise time	t <sub>RC</sub>		5	ns	
Clock fall time	t <sub>FC</sub>		5	ns	
Instruction Read Timing					
Data setup time to CLOCK↓	ts UIDC	15		ns	When an
Data hold time from address fixed	tHAID	5		ns	instruction is read
CLOCK ↓ to address delay time	<sup>t</sup> DCIA		35	ns	
CLOCK ↓ to address hold time	tHCIA	0		ns	
Data Read/Write Timing					
Data setup time to CLOCK †	tsudc	15		ns	Applies to
Data hold time from RD ↑	t <sub>HRD</sub>	5		ns	external data memory
CLOCK ↓ to address delay time	t <sub>DCA</sub>		35	ns	access
CLOCK ↓ to address hold time	tHCA	0		ns	
CLOCK ↑ to RD ↓ delay time	tDCR		25	ns	
CLOCK ↑ to RD hold time	tHCR	0		ns	
RD low-level width	<sup>t</sup> wR	70		ns	
CLOCK ↑ to WR ↓ delay time	tDCW		25	ns	
CLOCK ↑ to ₩R hold time	tHCW	0		ns	
WR low-level width	tww	70		ns	
CLOCK ↑ to data delay time	tDCD		45	ns	
CLOCK↓to output data hold time	tHCQ	0		ns	
CLOCK↓to output float time	<sup>t</sup> DCDZ		60	ns	
RD, WR recovery time	<sup>t</sup> R∕	70		ns	Continuous operation




# AC Characteristics (cont)


Parameter	Symbol	Min	Max	Unit	Conditions
Interrupt, Reset Timing				•	
RESET setup time to CLOCK ↓	tS URSTCL	30		ns	
RESET low-level width	twrst	4tcc		ns	
NMI, INT input disable time from RESET 1	<sup>t</sup> DISRSTINT	4t <sub>CC</sub>		ns	
NMI, INT low-level width	<sup>t</sup> WINT	3t <sub>CC</sub>		ns	
NMI, INT recovery time	<sup>t</sup> RVINT	3t <sub>CC</sub>		ns	
RESET↓ to Hi-Z data float time	<sup>t</sup> DRSTDZ		3t <sub>CC</sub>	ns	
Hi-Z data fixed time	tDCLDV		$3t_{CC} + t_{FC} + 30$	ns	
Input, Output Port Timing			·		
IP0, IP1 setup time to CLOCK↓	ts UIP	35		ns	
IP0, IP1 hold time from CLOCK↓	t <sub>HIP</sub>	35		ns	
CLOCK↓to OP0, OP1 delay time	tDOP		40	ns	
BUSF REZ Timing					
BUSFREZ low-level width	<sup>t</sup> WBF R	3t <sub>CC</sub>	· · ·	ns	· · · · · · · · · · · · · · · · · · ·
BUSFREZ setup time to CLOCK ↓	tS UBF R	10	· · · · ·	ns	
BUSFREZ input disable time from RESET 1	<sup>t</sup> DISRSTBF R	4tcc		ns	
RESET release disable time from BUSFREZ †	tDISBF RRST	4t <sub>CC</sub>	,	ns	
CLOCK↓ to data output float time	<sup>t</sup> DBF RDZ		60	ns	,
CLOCK I to address output float time	<sup>t</sup> DBF RAZ		60	ns	
CLOCK↓to data output delay time	<sup>t</sup> DBF RD		45	ns	
CLOCK I to address output delay time	t <sub>DBF RA</sub>		40	ns	

# **Timing Waveforms**

#### Voltage Thresholds for Timing Measurements




Clock Input






3e

#### Instruction Read




## Data Read






#### Data Write




#### Read/Write






3e

#### Interrupt, Reset




# Input/Output Port





# **BUSF REZ**



# μPD77230A and μPD77240 Comparison

lter	m	μPD77230A	μPD77240
1	Operation mode	Master and slave modes	Master mode Most functions are derived from 77230A master and slave mode functions.
2	Host I/O pins	CS, HRD, HWR, RQM, and I/O <sub>0</sub> - I/O <sub>15</sub>	Not available Data input/output with another CPU is via the external data memory area.
3	Serial I/O pins	SICK, SIEN, SI, SOCK, SORQ, SOEN, and SO	Not available Data input/output with another device is via the external data memory area.
4	Low-speed area of external data memory	External data memory access timing is divided by the memory address into two parts: • High-speed access area requiring two instruction cycles per read or write operation. • Low-speed access area requiring four instruction cycles per read or write operation.	All external data memory accesses can be made in two instruction cycles.
5	External clock	External clock, if required, must be twice the internal clock frequency. Internal clock can be controlled by an external crystal.	External clock must be the same frequency as the internal clock.

# μPD77230A and μPD77240 Comparison (cont)

iten	n	μPD77230A	μPD77240
6	RDY function	Available	Not available All external data memory accesses are terminated in two instruction cycles.
7	Instruction cycle	150 ns max (6.66 MHz)	90 ns max (11.11 MHz)
8	External memory pins	Pins $D_0$ - $D_{31}$ and $A_0$ - $A_{31}$ serve external instruction memory and data memory, While a program in instruction memory is being executed, data memory cannot be accessed.	Pins $ID_0 - ID_{31}$ and $IA_0 - IA_{15}$ serve external instruction memory; pins $D_0 - D_{31}$ and $A_0 - A_{23}$ serve external data memory. While a program in instruction memory is being executed, data memory can be accessed.
9	Instruction memory area	6K words max On-chip memory: 2K words External addition: 4K words max	64K words max On-chip memory: 2K words External addition: 62K words max
10	External data memory area	8K words (32K bytes) max 4K words are shared with external instruction memory	16M words (64M bytes) max All words are dedicated to data memory.
11	Address and library program of on-chip instruction memory	0H to 7FFH: user programmable	F800H to FFFFH: library program is loaded. • Primary math functions (sin, exp, etc.) • Vector matrix operation library
12	Loop counter (LC)	10-bit configuration 10-bit down counter	32-bit configuration High-order 22-bit latch + low-order 10-bit down counter. In decrement by DECLC instruction, only the low- order 10-bit data changes.
13	Branch operation	<ul> <li>Absolute address branch</li> <li>Branch instructions (JMP and others): branch to all areas (0H to 7FFH, 1000H to 1FFFH)</li> <li>CNT field NAL bit (JBLK): branch in block every 200H. When PC = 470H, branch to 400H to 5FFH.</li> </ul>	<ul> <li>Relative address branch</li> <li>Branch instructions (JMP and others): PC ← current PC + jdisp (jdisp; signed displacement -4096 to 4095).</li> <li>When PC = 1470H, branch to 470H to 246FH.</li> <li>Long branch prefix instruction (PRE instruction): branch to all address areas (0H to FFFFH) in combination with the above branch instruction.</li> <li>CNT field NAL bit (JBLK): PC ← current PC + jdisp (jdisp; signed displacement -256 to + 255).</li> <li>When PC = 470H, branch to 370H to 46FH.</li> </ul>
14	NMI, INT interrupt address	NMI: subroutine call at address 10H. INT: subroutine call at address 100H.	NMI:         subroutine         call at address         4H.           INT:         subroutine         call at address         8H.
15	SVR (shift value register)	When the hardware is reset, the register contents are undefined.	Initialized to 00H by hardware reset.
16	Package	68-pin PGA	132-pin PGA
17	V <sub>DD</sub> and GND pins	3 V <sub>DD</sub> pins; 3 GND pins	7 V <sub>DD</sub> pins; 8 GND pins
18	General-purpose input and output ports	Input: P0, P1 Output: P2, P3 Data at the output ports is set by bits P2 and P3 in the CNT field	Input: IP0, IP1 Output: OP0, OP1 Data at the output ports is set by transferring bits OP0 and OP1 from the status register.
19	Hardware reset timing	Interrupt input is disabled in three instruction cycles after hardware reset.	Interrupt input is disabled in four instruction cycles after hardware reset.
20	RD/WR signal	Active low for 1.5 instruction cycles. When "MOV WR0, DR RD;" is executed, the WR0 contents are undefined.	Active low for 1 instruction cycle. When "MOV WR0, DR RD;" is executed, the DR contents are transferred to WR0 before RD instruction execution.
21	Address port in RD/ WR operation	AR contents cannot be changed in execution of RD/WR instruction.	AR contents can be changed in execution of RD/ WR instruction (read/write operations are carried out with the contents before change).



# μPD77230A AND μPD77240 COMPARISON (cont)

lten	ı	μPD77230A	μ <b>PD77240</b>			
22	Timing when data transferred to address register AR becomes valid	The data becomes valid when the external data memory address from the next instruction cycle of data is transferred to AR. Example: LDI AR, 1000H; RD; Contents at address 1000H of the external data memory can be read to DR. Data in CNT field operations becomes valid from the next instruction cycle of the executed instruction cycle.	The data becomes valid when the external data memory address from the second instruction cycle of data is transferred to DR. Example: LDI AR, 1000H; NOP; BD; Contents at address 1000H of the external data memory can be read to DR. Data in CNT field operations becomes valid from the next instruction cycle of the executed instruction cycle.			
23	Status register SR	The following statuses are indicated/set: • Error status (6-bit configuration) • Operation mode (master/slave) • Bus transfer format in slave mode • Serial input/output format • Interrupt status	The following statuses are indicated/set: • Error status (1-bit configuration) • General-purpose output port data • Interrupt status			
24	Base register BR	Not available	Available: 32-bit general-purpose register. Since a special instruction for addition to address register AR is available (STRAR: AR ← AR + BR), the BR is most suitable for an AR operation register.			
25	Mode register MR	Not available	Available: 32-bit general-purpose register for internal operation status set/read. The MR supports the following internal functions: • RAM0 and RAM1 address pointer • BP0 and BP1 modulo counter • Data ROM direct addressing address • Data ROM addressing method • RP 2 <sup>n</sup> addition • PSW selection • CVT instruction format conversion • NORM instruction normalization • Format for data transfer with PU bus and working register			
26	BUSFREZ pin	Not available	Available. The external data memory pins ( $D_0 - D_{31}$ and $A_0 - A_{23}$ ) can be set to high impedance by setting this pin to low level. The BUSFREZ pin is used for data exchange with the host CPU via the external data memory.			
27	APM bit	Index registers IX0 and IX1 and address register AR cannot be operated at the same time.	Index registers IX0 and IX1 and address register AR can be operated at the same time. Example: INCARDX0 ; AR ← AR + 1, IX0 ← IX0 - 1 The APM bit is useful to transfer data between the external data memory and RAM0 or RAM1.			



# μPD77810 Modem Digital Signal Processor

#### Description

The  $\mu$ PD77810 is a CMOS 16-bit signal processor designed for modem applications. It provides a compact digital signal processing system for modulation and demodulation and features low power consumption and high reliability at low cost. The  $\mu$ PD77810 consists of a dual processor and a modem function block. The dual processor comprises a  $\mu$ PD77C25 digital signal processor (DSP) and  $\mu$ COM78K/I general purpose processor (GPP).

The  $\mu$ PD77810 is software compatible with both the  $\mu$ PD77C25 and  $\mu$ COM78K/I families.

#### Features

- Dual Processor
  - --- DSP (μPD77C25)

Minimum instruction execution time (181 ns with 5.5296 MHz clock) Dedicated built-in 16-bit multiplier (31 bits) Instruction ROM (2048 words x 24 bits) Data ROM (1024 words x 16 bits) Data RAM (256 words x 16 bits)

#### — GPP (μCOM78K/I)

Minimum instruction execution time (362 ns with 5.5296 MHz clock) Memory mapped built-in peripheral hardware (special function register) Powerful interrupt functions Non-maskable interrupt (1 type) Maskable interrupt (9 types) Internal ROM (16,384 words x 8 bits) Internal RAM (192 words x 8 bits) Control RAM (16 words x 8 bits)

- Modem Function Block
  - Built-in scrambler and descrambler CCITT V Series Recommendations Built-in hardware for the V.22, V.22bis, V.26, V.27, V.27bis, V.27ter, V.29 and V.32
  - Built-in transmit and receive PLLs (TxPLL and RxPLL)
  - Built-in synchronous/asynchronous serial communication interfaces (ASC, SAC, and UART)
  - Built-in A/D and D/A converter serial interfaces (8 or 16 bits)
- Software Compatibility
  - DSP (μPD77C25)
    - Compatible at assembler source program level Upward compatible with the  $\mu$ PD7720 at assembler source program level
  - GPP (µCOM78K/I)
    - Compatible at assembler source program level
- Built-in clock generator (11.0592 MHz)
- □ Single +5 V power supply
- D 68-pin PLCC
- D 68-pin PGA


#### **Ordering Information**

Part Number	Package Type
μPD77810L	68-pin PLCC
μPD77810R	68-pin PGA




#### **Pin Configurations**

#### 68-Pin PLCC







[1] In normal operation connect the Pull Up (PU) pin to the V<sub>DD</sub> Pin through a pull up resistor.

[2] In normal operation the Internal Connection (IC) pin must be open.

83ML-5904E

# **Pin Identification**

Symbol	I/O	Function				
General	Purpo	ose Parallel Port				
A <sub>0</sub> -A <sub>3</sub> / PC <sub>0</sub> -PC <sub>3</sub>	In	Address A0 to A3: Address input. Used to specify the C-RAM address.				
CS/PC4	in	Chip Select: Chip Select Input.				
D <sub>0</sub> -D <sub>7</sub> / PD <sub>0</sub> -PD <sub>7</sub>	I/O	Data Bus $D_0$ - $D_7$ : Data Bus. When specified as a bus by the PCMR register, $D_0$ - $D_7$ are used as a tri-state data bus. In this case, port C is used as an address bus or control bus, or inputs a Chip Select signal.				
PA <sub>0</sub> -PA <sub>7</sub>	I/O	Port A: 8-bit general-purpose I/O port. I/O is selectable on a four-bit basis. It can be specified by the PTMR register.				
PB <sub>0</sub> -PB <sub>7</sub>	I/O	Port B: 8-bit general-purpose I/O port. I/O is selectable on a two-bit basis. It can be specified by the PTMR register.				
PC <sub>0</sub> -PC <sub>6</sub>						
PD <sub>0</sub> -PD <sub>7</sub>	I/O	Port D: 8-bit general-purpose I/O port. I/O is selectable as a general-purpose I/O port on a bit basis. It can be specified by the PDMR register. Port D has a data bus function, transferring data to and from an external unit in the 16-byte C-RAM space. The bus/port can be specified by the PCMR register.				
PE	In	Port E: 1-bit general-purpose input port.				
PF0-PF2	Out	Port F: 3-bit general-purpose input port.				
RD/PC5	In	Read Strobe: Used to input Read Strobe from the host computer.				
WR/PC6	In	Write Strobe: Used to input Write Strobe from the host computer.				
General	Purpo	se Serial Port				
SI1	In	Serial Input 1: General-purpose serial input pin (16 bits). The pin reads data input to SI1 in synchronization with the rising edge of the S1CK serial clock when the S1EN pin is 0.				
SIICK	In	Serial Clock for S11 and SO1: Input pin for S11 and SO1 serial clock. The I/O serial data is in synchronization with S1CK.				
SIIEN	In	Serial Input 1 Enable: SI1 serial input enable pin. When this pin is 0, SI1 serial input is enabled.				
SO1	Out	Serial Output 1: General-purpose serial output pin (16 bits). The pin outputs data in synchronization with the falling edge of the STCK serial clock when the SO1EN pin is 0.				

Symbol	I/O	Function					
Genera	I-Purpo	ose Serial Port (cont)					
SO1EN	In	Serial Output 1 Enable: Enable pin for SO1 serial input. When this pin is 0, SO1 serial output is enabled.					
SO1RQ	Out	Serial Output 1 Request: Request pin for SO1 serial output. This pin is set to 1 when a serial output instruction to SO1 is executed. When inverted, SO1RQ can be input to SO1EN.					
SO2	Out	Serial Output 2: DSP serial output pin (16 bits). This pin outputs serial data with an instruction in synchronization with the falling edge of the ADCK serial clock when SO2ST is 1.					
SO2ST	Out	Serial Output 2 Strobe: Request pin for SO2 serial output. This pin is set to 1 when a serial output instruction to SO2 is executed.					
A/D and	I D/A S	Serial Interface					
ADCK	Out	A/D Serial Clock: A/D conversion serial clock. Data is input to the ADIN pin in synchronization with the falling edge of the ADCK.					
ADIN	In	A/D Data Input: Input pin for A/D conversion data. Data input to this ADIN pin is input from MSB in synchronization with the rising edge of the ADCK serial clock when ADST is 1. The ADIN pin is serial input of the DSP portion.					
ADST	Out	A/D Start Strobe: Output pin for A/D conversion start strobe. This ADST pin is enable signal for the ADIN serial input. It can combine receive PLL with ADCK.					
DACK	Out	D/A Serial Clock: D/A conversion serial clock. Data is output from the DAOT pin in synchronization with the falling edge of DACK,					
DALD	Out	D/A Data Load Strobe: Output pin for D/A conversion load strobe. This pin can combine transmit PLL together with DACK.					
DAOT	Out	D/A Data Output: Output pin for D/A conversion data. The pin outputs D/A conversion data from MSB in synchronization with the falling edge of the DACK serial clock when DALD pin output is 1.					
Serial (	Contro	1					
RBAUD (PG <sub>0</sub> )	I/O	RX Baud Rate Clock: Received data baud rate clock output. This pin is also used as an input port (PG <sub>0</sub> ) depending on the PLLMR1 mode setting.					
RT	Out	RX Clock: Received data bit rate clock output.					
RxD	Out	Received Data: Received data serial output or output port. The received data is output from LSB using the bit string synchronous to the RT received clock as a start-stop signal.					

# Pin Identification (cont)

Symbol	I/O	Function
Serial C	ontro	l (cont)
SBAUD (PG <sub>1</sub> )	I/O	TX Baud Rate Clock: Transmitted data baud rate clock output. This pin is also used as an input port (PG1) depending on the PLLMR1 mode setting.
STEXT	In	TX Clock External: Transmitted data bit rate clock input.
STINT	Out	TX Clock Internal: Transmitted data bit rate clock output.
TxD	In	Transmitted Data: Transmitted data serial input or input port. The transmitted data is input from LSB using the start-stop signal input to the TxD pin as a transmit clock or in synchronization with STINT or STEXT.
Circuit	Contro	
CLKO	Out	Clock Out: CLKO is a 3.6864 MHz (50% duty) output pin, one third of a system clock (11.0592 MHz).
INT	In	Interrupt: Maskable interrupt input. The interrupt address is 14H.
RST	In	Reset: Low-level active system reset input. RST takes priority over any other operations. After reset, the GPP and DSP start programs from address 0.
X1	In	Crystal oscillator (11.0592 MHz ± 100 ppm) connector.
X2	Out	-
VDD		Power Supply: +5 V ±10%.
GND		Ground: GND (common).

# Absolute Maximum Ratings $T_A = 25 \ ^{\circ}C$

4

A - 23 0	
Supply voltage, V <sub>DD</sub>	– 0.5 to +7.0 V
Input voltage, V <sub>i</sub>	- 0.5 to V <sub>DD</sub> + 0.5 V
Output voltage, V <sub>O</sub>	-0.5 to V <sub>DD</sub> +0.5 V
Operating temperature, T <sub>OPT</sub>	– 10 to +70 °C
Storage temperature, T <sub>STG</sub>	−65 to +150 °C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

# Capacitance

TA	=	25	°C;	$V_{DD}$	=	0 V				

Parameter	Symbol	Min	Max	Unit	Conditions
X1, SCK capacitance	Сф		20	pF	f <sub>C</sub> = 1 MHz. All pins are grounded except measuring pins.
Input capacitance	CI		20	pF	
Output capacitance	Co		20	pF	

**EC** 

#### **DC** Characteristics

 $T_A = -10$  to +70 °C;  $V_{DD} = +5$  V  $\pm 10\%$ ;  $f_{OSC} = 11.0592$  MHz

Parameter	Symbol	Min	Тур	Мах	Unit	Conditions
Input voltage, low	VIL	- 0.3		0.8	v	
Input voltage, high	VIH	2.2		V <sub>DD</sub> + 0.3	v	
X1 input voltage low	VILC	- 0.3		0.8	۷	
X1 input voltage high	VIHC	2.2		V <sub>DD</sub> + 0.3	v	
Output voltage low	V <sub>OL</sub>			0.45	v	$I_{OL} = 2.0 \text{ mA}$
Output voltage, high	V <sub>OH</sub>	0.7 V <sub>DD</sub>			v	I <sub>OH</sub> = - 400 μA
Input leak current, low	ILIL			- 10	μA	V <sub>I</sub> = 0 V
Input leak current, high	I <sub>LIH</sub>			10	μA	$V_{I} = V_{DD}$
Output leak current,low	ILOL			- 10	μA	$V_0 = 0.47 V$
Output leak current, high	ILOH			10	μA	$V_{O} = V_{DD}$
Supply current	IDD		80		mA	

# NEC

#### AC Characteristics

 $T_A = -10$  to +70 °C;  $V_{DD} = +5$  V  $\pm 10\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
X1 cycle time	tcyc		90		ns	11.0592 MHz ± 100 ppm
X1 pulse width, high	tссн		35		ns	
X1 pulse width, low	tCCL		35		ns	
X1 rise time	t <sub>CR</sub>			10	ns	(Note 4)
X1 fall time	t <sub>CF</sub>			10	ns	
CLKO cycle time	tCOCY		271		ns	
CLKO width, high	tсосн		115		ns	
CLKO width, low	tCOCL		115		ns	
Address set time for RD	tAR	0			ns	
Address hold time for RD	t <sub>RA</sub>	0			ns	
RD width	t <sub>RR</sub>	170			ns	•
Data access time RD	t <sub>RD</sub>		110		ns	C <sub>L</sub> = 100 pF
Data float time for RD	t <sub>DF</sub>	0		50	ns	$C_L = 20 \text{ pF, } R_L = 2 \text{ k}\Omega$
Access set time for WR	tAW	0			ns	
Address hold time for WR	twA	0			ns	
WR pulse width	tww	150			ns	
Data set time WR	t <sub>DW</sub>	100			ns	
Data hold time WR	t <sub>WD</sub>	0			ns	
RD and WR recovery time	t <sub>RV</sub>	180			ns	
ADCK cycle time	tADCY		1065		ńs	
ADCK pulse width, high	t <sub>ADCH</sub>		532		ns	
ADCK pulse width, low	tADCL		532		ns	
DACK cycle time	t <sub>DACY</sub>		1085		ns	
DACK pulse width, high	<sup>t</sup> DACH		532		ns	
DACK pulse width, low	t <sub>DACL</sub>		532		ns	
Serial I/O request delay time	tDRQ	50		150	ns	<u></u>
Serial input set time for SCK	t <sub>DC</sub>	50			ns	
Serial input hold time for SCK	t <sub>CD</sub>	30			ns	
SO1EN set time for SCK	tsoc	50			ns	
SO1EN hold time for SCK	tcso	30			ns	
Serial output delay time for SCK	tDCK			60	ns	
Serial output hold time for SCK	t <sub>HCK</sub>	0			ns	***********
Serial output float time for SCK	tHZCK			60	ns	nakang dalaman persawang ang ditikan dipang penghakat dan ang pendakat di Bangaran dalam di Bang dan seb
Reset pulse width	t <sub>RST</sub>	10			μs	
INT pulse width	tINT	8		tcyc		

#### Notes:

(1) SCK includes S1CK, ADCK, and DACK.


(2) Serial input includes ADIN and SI1.

(3) Serial output includes DAOT, SO1, and SO2.


(4) Voltage at timing measuring point: 1.0 V and 3.0 V.



# **Timing Waveforms**




#### Reset




# Interrupt



# **Read Operation**



#### Write Operation







μPD77810

# **Timing Waveforms (cont)**


# Read/Write Cycle Timing



# A/D Serial Input



# D/A Serial Output




7




# Timing Waveforms (cont)


# Serial Input SI1



# Serial Output SO1




# Serial Output SO2





μPD77810

## **Block Diagram**



3f



# µPD77810 Functional Units

The  $\mu$ PD77810 contains the following functional units:

- DSP (μPD77C25)
- GPP (μCOM78K/I)
- Modem Function Block
  - Timers: WDTMR and TMR
  - Control RAM
  - Scrambler and Descrambler
  - UART, SAC, and ASC
  - Phase-Locked Loops: TxPLL and RxPLL
  - Interface to A/D and D/A
  - Serial I/O
  - Parallel I/O


## Figure 1. Overview of the µPD77810

Figure 1 shows an overview of the  $\mu$ PD77810. Figure 2 shows the functional pin groups of the  $\mu$ PD77810.

# DSP FUNCTIONAL DESCRIPTION


Figure 3 is the block diagram of the DSP. The DSP consists of the following:

- Multiplier
- ALU Peripheral
- Data Memory with Data ROM and RAM
- Instruction ROM
- Parallel Interface
- Serial Interface
- G-bus Interface





### Figure 2. Functional Pin Groups of the µPD77810



# Differences Between the $\mu$ PD77810 and $\mu$ PD7720 and $\mu$ PD77C25 Families.

The DSP was designed on the basis of the  $\mu$ PD7720 and  $\mu$ PD77C25 16-bit signal processor families, allowing the  $\mu$ PD77810 to be compatible with these families at the assembler source program level. Table 1 lists the differences between the  $\mu$ PD77810 and the  $\mu$ PD7720 and  $\mu$ PD77C25 families.

#### **DSP Internal Functions**

**Instruction ROM.** The instruction ROM is a 2048 word x 24 bit mask programmable ROM that stores programs. Its addressing is generated by the Program Counter (PC).

**Program Counter [PC].** The program counter is an 11-bit binary counter that addresses the instruction ROM. The PC is incremented during every instruction fetch cycle and instructions are read from the ROM sequentially. When a jump or subroutine call instruction is executed, the contents of the address field (NA field) of the instruction are transferred to the PC. When a return instruction is executed, the contents of the Stack register are transferred to the PC and when a interrupt is issued, the fixed address 100H is transferred.During a reset, the PC is set to the start address 000H.


**Stack.** The 4 x 11 bit stack memory stores the return address when a subroutine call instruction is executed or an interrupt is issued. It has a four-level last-in first-out (LIFO) memory. When a return instruction is executed, the return address is read from the stack memory to the PC.

**RAM.** The 256 word x 16 bit RAM stores data. Its address is set by the data pointer (DP). Data is transferred between the RAM and internal data bus and also to the ALU P input. Data at the RAM address specified as  $DP_6$ = 1 can be directly output to the K register.

**Data Pointer [DP].** The 8-bit data pointer specifies the RAM address. The DP is connected to the low-order eight bits of the internal data bus and is transferred to and from other registers via the bus.







## Table 1. Differences Between the #PD77810 and the #PD7720 and #PD77C25 Families

Member		μPD7720	μPD77C25	μPD77810 DSP
Memory	Instruction ROM	512 x 23 bits	2048 x 24 bits	2048 x 24 bits
	Data ROM	510 x 13 bits	1024 x 16 bits	1024 x 16 bits
	RAM	128 x 16 bits	256 x 16 bits	256 x 16 bits
Registers	PC	9 bits	11 bits	11 bits
	STACK	9 bits x 4 levels	11 bits x 4 levels	11 bits x 4 levels
	RP	9 bits	10 bits	10 bits
	RO	13 bits	16 bits	16 bits
	DP	7 bits	8 bits	8 bits
	Additional register		TRB	TRB
Instruction ler	ngth	23 bits (DP <sub>H</sub> /M field, 3 bits)	24 bits (DP <sub>H</sub> /M field, 4 bits)	24 bits (DP <sub>H</sub> /M field, 4 bits)
Additional inst	truction		JDPLNO JDPLNF M8-MF (DP modified)	JDPLNO JDPLNF M8-MF (DP modified)

Member	μPD7720	μPD77C25	μPD77810 DSP
DMA mode	Available	Available	Unavailable
Operation clock (instruction cycle)	8.192 MHz (244 ns)	8.192 MHz (122 ns)	5.5296 MHz (181 ns)
Other			<ul> <li>SR (status register) bits 0 and 1 have been changed to R<sub>X</sub>PLL decremental data setting port output.</li> </ul>
			<ul> <li>SR (status register) bit 11 has been changed to USFO.</li> </ul>

Table 1. Differences Between the #PD77810 and the #PD7720 and #PD77C25 Families (cont)

The high-order four bits (DP<sub>H</sub>) of DP can be modified by exclusive OR of four bits of the  $DP_H/M$  field in an instruction.

The low-order four bits (DP<sub>L</sub>) of DP are assigned to an increment/decrement counter. The DP increments, decrements, or clears  $DP_L$  field of an instruction.

**Data ROM.** The 1024 word x 16 bits mask ROM stores fixed data; for example, digital filter coefficients and data used to decode  $\mu$ -law or A-law compressed non-linear data. The data ROM address is set by the RP register. ROM data is output to the internal data bus via the RO register.

Addresses 0 and 1 that were not accessible to the  $\mu$ PD7720 family user are available for the  $\mu$ PD77810.

**ROM Pointer [RP].** The ROM pointer specifies the data ROM address. RP consists of a 10-bit decrement counter. It can transfer data to and from the low-order ten bits of the internal data. The RP register can be decremented by the RPDCR bit of an instruction.

**ROM Output Buffer [RO].** The ROM output buffer (RO) is a 16-bit register that stores the ROM output data. RO data is output to the internal data bus or directly output to the L register.

**Multiplier.** The parallel multiplier using the Second Order Booth algorithms multiplies 16-bit data of two's compliments notation. The result is a sign bit plus 30 bits of data. The sign bit plus the low-order 15 bits are output to the M register and the lower-order 15 bits without the sign bit are output to the high-order of the N register. Bit 0 of the N register is set to 0. The multiplier inputs data from the K and L registers. K and L Registers. The K and L registers are 16-bit registers that store the multiplier and multiplicand that are to be input to the multiplier. The K register also inputs RAM output data and the L register inputs data ROM output data. Immediately after input data is set in the K and L registers, it is input to the multiplier for processing.

**M** and N Registers. The M and N registers are multiplier output registers. Of the multiplier result, the signed bit and the high-order 15 bits are output to the M register and the low-order 15 bits are output to the high-order of the N register. Bit 0 of the N register is set to 0. The M and N register output is connected to the ALU P input.

ALU, A<sub>CC</sub>A and A<sub>CC</sub> B. The ALU is a 16-bit arithmetic and logical unit, which performs the following operations for its P and Q data inputs:

- OR
- AND
- XOR (Exclusive OR)
- SUB
- --- ADD
- Shift [A<sub>CC</sub>A, A<sub>CC</sub>B only]
- 1's complement [A<sub>CCA</sub>, A<sub>CC</sub>B only]

P input: RAM, internal data bus, M register, N register, shift register, 0000H

Q input: A<sub>CC</sub>A, A<sub>CC</sub>B

 $A_{CC}A$  and  $A_{CC}B$  are 16-bit registers that store the result of the ALU operation. It can also input data from the internal data bus. The ASL bit of an instruction specifies whether the ALU output is input to  $A_{CC}A$  or  $A_{CC}B$ . Register data can be output to the internal data bus or to the shift register together with the ALU Q input. Shift. The shift register shifts 16-bits of data that is input from  $A_{CC}A$  and  $A_{CC}B$ . One-bit right shifting, left shifting on one-, two, and four bit basis, and 8-bit replacement are available.

**Flag A and Flag B Registers.** Flag A is a register used to store flags generated when  $A_{CC}A$  is selected. Similarly, flag B is the register which stores flags when  $A_{CC}B$  is selected. Table 2 shows the flags changed by the results of ALU operations. The flag A and flag B register contain flag bits as shown below.

FLAG A	SA1	SA0	CA	ZA	OVA1	OVA0
FLAG B	SB1	SB0	СВ	ZB	OVB1	OVB0

CA and CB [Carry]: CA and CB are flags that store the carries that occur from the results of an operation. The operations are SUB, ADD, SBB, ADC, DEC, and INC.

ZA and ZB [Zero]: When data to be stored in the  $A_{CC}$  is 0 after an operation, excluding NOP, a 1 is set in the ZA or ZB flag.

SA0 and SB0 [Sign 0]: SA0 and SB0 store the MSB of the data to be stored in  $A_{CC}$ , when an operation excluding NOP is executed.

OVA0 and OVB0 [Overflow 0]: OVA0 and OVB0 store the exclusive ORed results of carries that occur in ALU bits 15 and 14 when SUB, ADD, SBB, ADC, DEC, or INC is executed.

OVA1 and OVB1 [Overflow 1]: OVA1 and OVB1 flags are designed for effective overflow processing from the results of up to three operations. The operations are SUB, ADD, SBB, ADC, DEC, and INC.

SA1 and SB1 [Sign1]: SA1 and SB1 are used in conjunction with OVA1 and OVB1 flags. The flags are designed for effective overflow processing and indicate the direction in which the overflow occurred.

Table 2.	Flags Changed by Results of ALU
	Operations

Mnemonic	SA1/ SB1	SA0/ SB0	CA/ CB	ZA/ ZB	OVA1/ OVB1	OVA0/ OVB0
NOP	٠	٠	٠	٠	٠	•
OR	х	\$	0	\$	0	0
AND	х	\$	0	\$	0	0
XOR	х	\$	0	\$	0	0
SUB	\$	\$	\$	\$	\$	\$
ADD	\$	\$	\$	\$	\$	\$
SBB	\$	\$	\$	\$	\$	\$
ADC	\$	\$	\$	\$	\$	\$
DEC	\$	\$	\$	\$	\$	\$
INC	\$	\$	\$	\$	\$	\$
СМР	х	\$	0	\$	0	0
SHR1	х	\$	\$	\$	0	0
SHL1	х	\$	\$	\$	0	0
SHL2	х	\$	0	\$	0	0
SHL4	х	\$	0	\$	0	0
XCHG	х	\$	0	\$	0	0

#### Symbols:

\$ = The flag is changed by the result of operation.

• = The flag remains unchanged.

0 = Flag is reset.

X = Undefined

**Temporary Register [TR and TRB].**TR and TRB are 16-bit general-purpose registers that can be used to latch data temporarily.

**Sign Register [SGN].**The SGN register stores 8000H when the SA1 flag is 0 and 7FFFH when it is 1. If an overflow occurs, overflow correction can be performed with only one instruction.

**Status Register [SR].**The SR register stores interface information for the GPP. Internally, it is handled as a 16-bit register. Of the 16 bits of data, eight bits can be read by the GPP by specifying the SFR address FF62H or FF6H.



The SR register consists of 16-bits as shown below.

MSB							LSB
RQM	USF2	USF 1	DRS	USFO	DRC	SOC	SIC
MSB							LSB
El	0	0	0	0	0	RF 1	RF0

RF0 and RF1: RF0 and RF1 correspond to output ports RF0 and RF1. The values set in the bits are output directly to the ports.

Bits RF0 and RF1 specify the value to be set in the decrementer in RxPLL of the modem function block.

El [Enable Interrupt]: The El bit specifies whether an interrupt request input to the INT pin is enabled.

0 = Disabled

1 = Enabled

SIC [SI Control]: The SIC bit specifies the length of serial data to be input to the ADIN A/D conversion input pin.

- 0 = Serial input data is 16 bits
- 1 = Serial input data is 8 bits

SOC [SO Control]: The SOC bit specifies the length of serial data to be output to the SO serial output pin.

- 0 = Serial output data is 16 bits
- 1 = Serial output data is 8 bits

DRC [DR Control]: The DRC bit sets the DR register configuration for GPP as eight or 16 bits.

- 0 = The DR register is treated as a 16-bit register
- 1 = The DR register is treated as a 8-bit register.

DRS [DR Status]: The DRS bit indicates the DR register transfer status.

0 = End of data transfer

1 = Data is being transferred

When DRC = 1, the DRS bit is always set to 0.

USF0, USF1, and USF2 [User's Flag]: USF0, USF1, and USF2 are flag bits which can be used freely. They are used as a status bit in an interface with an external unit.

Request for Master [RQM]: RQM is a flag bit used to transfer data between the DR register and GPP.

**Data Register [DR].** DR is a 16-bit register used to transfer data to and from the GPP. One of its sides is connected to the 8-bit bus and reads or writes data from an external unit in two operations. Internally, it transfers data in one operation (16 bits). When the DR register is defined as an 8-bit register by the DRC bit, only the low-order eight bits of DR can be transferred.

Serial Input Register [SI]. The SI register inputs serial data from an external unit. Serial data is input to DSP ADSI from the ADIN pin at the rising edge of the ADCK serial clock, converted to parallel data by SI, and output

to the internal data bus with an instruction. Serial data can be handled from either the LSB or MSB.

Serial Output Register [SO]. The SO register loads parallel data to be output from the internal data bus, converts to serial data, and outputs to an external unit. Serial data can be handled from the either the LSB or MSB. It is output at the rising edge of the ADCK serial clock.

**Interrupt.** An interrupt is accepted with an instruction from the GPP, when interrupt is enabled (EI bit of SR register = 1). Program control jumps to the interrupt address 100H and executes an interrupt process.

**Reset [RST].** RST initializes the following by SFR INTDSP0 (0) of the GPP:

- PC
- Flags A and B
- SR register
- ADSI ASK flag and SO ACK flag

## **DSP Instructions**

All DSP instructions consist of a single 24-bit word. Four types of instructions are available and are distinguished by the OP code which are the highest two bits of an instruction.

- OP instruction: Normal operations and transfer
- RT instruction: Return instruction
- JP instruction: Jump instructions including unconditional jump, conditional jump, and subroutine call

• LD instruction: Immediate data load instruction See table 3 for DSP instruction codes.

**OP Instruction.** The OP instruction has the following functions:

- Performs operations specified by six fields and two bits.
- Increments the current address set in the program counter by one.

23	22	21		20 1	9			16
0	0	P-	Select			ALU		
15	14		13 12				9	8
ASL	D	PL			DP <sub>H</sub> /M			RP DCR
7	7 43				0			
	SI	RC				DST		

31

P-SELECT Field: The P-SELECT field selects ALU P input. See table 4 for P-SELECT field specifications.

ALU Field: The ALU field specifies an ALU operation. See table 5 for ALU field specifications.

ASL [ $A_{CC}$  Selection] Bit: The ASL bit specifies whether  $A_{CC}A$  or  $A_{CC}B$  is selected to the ALU input/output. See table 6 for ASL bit specifications.

 $\mathsf{DP}_{\mathsf{L}}$  Field: The  $\mathsf{DP}_{\mathsf{L}}$  field specifies the operation of the loworder four bits of the data pointer. The changed  $\mathsf{DP}_{\mathsf{L}}$  is valid from the next instruction. See table 7 for  $\mathsf{DP}_{\mathsf{L}}$  field specifications.

 $DP_H/MP$  [ $DP_H$  Modify] Field: The  $DP_H/M$  field modifies the high-order four bits of the data pointer. The OP instruction performs exclusive OR of  $DP_H$  four bits with the value in the field for each bit. The modified  $DP_H$  value is valid from the next instruction. See table 8 for  $DP_H/M$  field specifications.

RPDCR [RP Decrement] Bit: The RPDCR bit specifies whether RP data is decremented or not decremented. The decremented value is valid from the next instruction. See table 9 for RPDCR bit specifications.

SRC [Source] Field: The SCR field specifies the register that outputs data to the internal data bus. See table 10 for SCR field specifications.

DST [Destination] Field: The DST field specifies the register that inputs data from the internal data bus. This is source data from the register specified in the SRC field. See table 11 for DST field specifications.

**RT Instruction.** The RT instruction has the following functions:

- Performs operations specified by six fields and two bits, similar to the OP instruction. Therefore, RT has the same function as that of the OP instruction.
- Sets the program counter as the stacked return address. See table 4 through table 11 for RT instruction specifications.

23	22 2	21	20	19			16
01		P-Selec	zt		ALU		
15 1	14	13 12				9	8
ASL	DP	L		DP <sub>H</sub> /M		RPI	DCR
7			4	3			0
	SCF	7			DST		

**JP Instruction.** The JP instruction includes three functions, such as unconditional jump, conditional jump, and subroutine call.

1	23 22	21 12	11	2 1	0
	10	BRCH	NA		

BRCH (Branch) Field: The BRCH field selects the instruction to be executed from unconditional jump, conditional jump, and subroutine call. See table 12 for BRCH field specifications.

NA (Next Address) Field: The NA field specifies the address of the jump destination. See table 13 for NA field specifications.

**LD Instruction.** The LD instruction transfers imediate data to the specified register.

23	3 22	21 6	5	5	4	3		0
	11	ID					DST	

ID (Immediate Data) Field: The 16-bit ID field sets immediate data. Immediate data is transferred to the register specified in the DST field. See table 14 for ID field specifications.

DST (Destination) Field: The DST field specifies the register where data in the ID field is transferred. The DST field is the same as that of the OP instruction. See table 11 for DST field specifications.

#### Table 3. DSP Instruction Codes

	OP	Field	
Instruction	23	22	Meaning
OP	0	0	Operation and transfer
RT	0	1	Return
JP	1	0	Jump
LD	1	1	Immediate data loading

#### Table 4. P-Select Field Specifications

	P-Sele	ct Field	
Mnemonic	21	20	ALU-P Input*
RAM	0	0	RAM
IDB	0	1	Internal data bus
Μ	1	0	M register
N	1	1.	N register

Note:

The input is valid when the ALU field specifies an instruction other than Shift, INC  $A_{CC},$  DEC  $A_{CC},$  and Complement  $A_{CC}.$ 

# Table 5. ALU Field Specifications

		ALU	Field							
Mnemonic	19	18	18 17 16		Operatio	Operation				
NOP	0	0	0	0	No operation					
OR	0	0	0	1	OR	$(A_{CC}) \leftarrow (A_{CC}) V(P)$				
AND	0	0	1	0	AND	$(A_{CC}) \leftarrow (A_{CC}) \lor (P)$				
XOR	0	0	1	1	Exclusive OR	(A <sub>CC</sub> ) ← (A <sub>CC</sub> ) ↓ (P)				
SUB	0	1	0	0	Subtract	$(A_{CC}) \leftarrow (A_{CC}) - (P)$				
ADD	0	1	0	1	Add	$(A_{CC}) \rightarrow (A_{CC}) + (P)$				
SBB	0	1	1	0	Subtract with borrow	$(A_{CC}) \leftarrow (A_{CC}) - (P) - (C)$				
ADC	0	1	1	1	Add with carry	$(A_{CC}) \leftarrow (A_{CC}) + (P) + (C)$				
DEC	1	0	0	0	Decrement A <sub>CC</sub>	(A <sub>CC</sub> ) ← (A <sub>CC</sub> ) − 1				
INC	1	0	0	1	Increment A <sub>CC</sub>	$(A_{CC}) \leftarrow (A_{CC}) + 1$				
СМР	1	0	1	0	Complement A <sub>CC</sub> (1's complement)	$(A_{CC}) \leftarrow (\overline{A_{CC}})$				
SHR1	1	0	1	1	1-bit R-shift					
SHL1	1	1	0	0	1-bit L-shift					
SHL2	1	1	0	1	2-bit L-shift					
SHL4	1	1	1	0	4-bit L-shift					
XCHG	1	1	1	1	8-bit exchange					

#### Symbols:

P = Input selected in the P-Select field; C = Carry flag not selected by the ASL bit.

Table 6.	ASL	Bit Specif	lications

Mnemonic	ASL Bit 15	A <sub>CC</sub> Selection
ACCA	0	A <sub>CC</sub> A
ACCB	1	A <sub>CC</sub> B

## Table 7. DP<sub>L</sub> Field Specifications

	DPL	Field	
Mnemonic	14	13	Operation
DPNOP	0	0	No operation
DPINC	0	1	Increment DPL
DPDEC	1	0	Decrement DPL
DPCLR	1	1	Clear DP <sub>L</sub>

	п				
		DP <sub>H</sub> /M	/ Field		_
Mnemonic	12	11	10	9	Exclusive OR
MO	0	0	0	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>√</del> (0 0 0 0)
M1	0	0	0	1	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>√</del> (0 0 0 1)
M2	0	0	1	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>∨</del> (0 0 1 0)
МЗ	0	0	1	1	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) ★ (0 0 1 1)
M4	0	1	0	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>√</del> (0 1 0 0)
M5	0	1	0	1	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) + (0 1 0 1)
M6	0	1	1	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>√</del> (0 1 1 0)
M7	0	1	1	1	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>√</del> (0 1 1 1)
M8	1	0	0	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) ★ (1 0 0 0)
M9	1	0	0	1	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> )
МА	1	0	1	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>∨</del> (1 0 1 0)
мв	1	0	1	1	$(DP_7 DP_6 DP_5 DP_4) \not \rightarrow (1 \ 0 \ 1 \ 1)$
мс	1	1	0	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>√</del> (1 1 0 0)
MD	1	1	0	1	$(DP_7DP_6DP_5DP_4) \not \rightarrow (1 \ 1 \ 0 \ 1)$
ME	1	1	1	0	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>↓</del> (1 1 1 0)
MF	1	1	1	1	(DP <sub>7</sub> DP <sub>6</sub> DP <sub>5</sub> DP <sub>4</sub> ) <del>∀</del> (1 1 1 1)

Table 8. DP<sub>H</sub>/M Field Specifications

Mnemonic	RPDCR Bit 8	Operation
RPNOP	0	No operation
RPDEC	1	Decrement RP

#### Table 10. SCR Field Specifications

		SRC	Field				
Mnemonic	7	6	5	4	Source Register		
NON, TRB (Note 1)	0	0	0	0	TRB		
A	0	0	0	1	A <sub>CC</sub> A		
В	0	0	1	0	A <sub>CC</sub> B		
TR	0	0	1	1	TR		
DP	0	1	0	0	DP		
RP	0	1	0	1	RP register		
RO	0	1	1	0	RO register		
SGN	0	1	1	1	SGN register		
DR	1	0	0	0	DR register		
DRNF	1	0	0	1	DR register (Note 2)		
SR	1	0	1	0	SR register		
SIM	1	0	1	1	ADSI register (Note 3)		
SIL	1	1	0	0	ADSI register (Note 4)		
к	1	1	0	1	Kregister		
L	1	1	1	0	Lregister		
MEM	1	1	1	1	RAM		

## Notes: (1) TRB register data is output to the internal data bus even when NON

is specified.(2) DR register data is output to the internal data bus but the ROM flag is not set.

(3) For 16-bit data, the first serial input data is output to the highest bit (MSB) and the last is output to the lowest bit (LSB).

(4) For 16-bit data, the first serial input data is output to the LSB of the internal data bus and the last is output to the MSB.

Table 11.	DS	T Fie	eld S	peci	ifications
		DST	Field		
Mnemonic	3	2	1	0	Destination Register
@ NON	0	0	0	0	No register
@ A	0	0	0	1	A <sub>CC</sub> A (accumulator A)
@ B	0	0	1	0	A <sub>CC</sub> B (accumulator B)
@ TR	0	0	1	1	TR (temporary register)
@ DP	0	1	0	0	DP (data pointer)
@ RP	0	1	0	1	RP register
@ DR	0	1	1	0	DR register
@ SR	0	1	1	1	SR register
@ SOL	1	0	0	0	SO register serial out LSB (Note 1)
@ SOM	1	0	0	1	SO register serial out MSB (Note 2)
@ K	1	0	1	0	Kregister
@ KLR	1	0	1	1	KLR (Note 3)
@ KLM	1	1	0	0	KLM (Note 4)
@ L	1	1	0	1	Lregister
@ TRB	1	1	1	0	TRB register
@ MEM	1	1	1	1	RAM

#### Notes:

(1) For 16-bit serial data, serial data is output from the LSB of the internal data bus sequentially.

(2) For 16-bit data, serial data is output from the MSB of the internal data bus sequentially.

(3) The K register stores data on the internal data bus and the L register stores the RO register (ROM) output.

(4) The L register stores data on the internal data bus and the K register stores RAM data specified by DP<sub>6</sub> = 1 (DP<sub>7</sub>, 1, DP<sub>5</sub>, DP<sub>4</sub>, DP<sub>3</sub>, DP<sub>2</sub>, DP<sub>1</sub>, and DP<sub>0</sub>).



# Table 12. BRCH Field Specifications

					BRCH Field	*				
Mnemonic	21	20	19	18	17	16	15	14	13	Conditions
JMP	1	0	0	0	0	0	0	0	0	Unconditional
CALL	1	0	1	0	0	0	0	0	0	Unconditional
JNCA	0	1	0	0	0	0	0	0	0	CA = 0
JCA	0	1	0	0	0	0	0	1	0	CA = 1
JNCB	0	1	0	0	0	0	1	0	0	CB = 0
JCB	0	1	0	0	0	0	1	1	0	CB = 1
JNZA	0	1	0	0	0	1	0	0	0	ZA = 0
JZA	0	1	0	0	0	1	0	1	0	ZA = 1
JNZB	0	1	0	0	0	1	1	0	0	ZB = 0
JZB	0	1	0	0	0	1	1	1	0	ZB = 1
JNOVA0	0	1	0	0	1	0	0	0	0	OVA0 = 0
JOVA0	0	1	0	0	1	0	0	1	0	OVA0 = 1
JNOVB0	0	1	0	0	1	0	1	0	0	OVB0 = 0
JOVB0	0	1	0	0	1	0	1	1	0	OVB0 = 1
JNOVA1	0	1	0	0	1	1	0	0	0	OVA1 = 0
JOVA1	0	1	0	0	1	1	0	1	0	OVA1 = 1
JNOVB1	0	1	0	0	1	1	1	0	0	OVB1 = 0
JOVB1	0	1	0	0	1	1	1	1	0	OVB1 = 1
JNSA0	0	1	0	1	0	0	0	0	0	SA0 = 0
JSA0	0	1	0	1	0	0	0`	1	0	SA0 = 1
JNSB0	0	1	0	1	0	0	1	0	0	SB0 = 0
JSB0	0	1	0	1	0	0	1	1	0	SB0 = 1
JNSA1	0	1	0	1	0	1	0	0	0	SA1 = 0
JSA1	0	1	0	1	0	1	0	1	0	SA1 = 1
JNSB1	0	1	0	1	0	1	1	0	0	SB1 = 0
JSB1	0	1	0	1	0	1	1	1	0	SB1 = 1
JDPL0	0	1	0	1	1	0	0	0	0	$DP_L = 0$
JDPLN0	0	1	0	1	1	0	0	0	1	DP <sub>L</sub> ≠0
JDPLF	0	1	0	1	1	0	0	1	0	$DP_L = F(HEX)$
JDPLNF	0	1	0	1	1	0	0	1	1	$DP_{L} \neq F(HEX)$
JNSIAK	0	1	0	1	1	0	1	0	0	SI ACK = 0
JSIAK	0	1	0	1	1	0	1	1	0	SIACK = 1
JNSOAK	0	1	0	1	1	1	0	0	0	SO ACK = 0
JSOAK	0	1	0	1	1	1	0	1	0	SO ACK = 1
JNRQM	0	1	0	1	1	1	1	0	0	$\mathbf{RQM} = 0$
JRQM	0	1	0	1	1	1	1	1	0	RQM = 1

Note:

The BRCH field values not listed in this table are prohibited.



## Table 13. NA Field Specifications

12	11	10	9	8	7	6	5	4	3	2	Jump Address
0	0	0	0	0	0	0	0	0	0	0	Address 0
0	0	0	0	0	0	0	0	0	0	1	Address 1
0	0	0	0	0	0	0	0	0	1	0	Address 2
					2						1
1	1	1	1	1	1	1	1	1	1	1	Address 2047


#### Table 14. ID Field Specifications

	ID Field															
21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	HEX
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0000
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0001
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0002
												1				
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	FFFF

# **GPP FUNCTIONAL DESCRIPTION**

Figure 4 is the block diagram of the GPP.

#### Figure 4. GPP Block Diagram



## **Memory Map**

The general purpose processor (GPP) has a 64 K byte address space (16-bit address). Figure 5 shows memory mapping of the GPP.

The GPP address space consists of the following:


- 16,384 byte internal program memory (INT-ROM) space.
- 192 byte internal data memory (INT-RAM) space.
- 256 byte special function register (SFR) space.

Internal Program Memory Space [INT-ROM]. A 16,384 word  $\times$  8-bit mask programmable ROM occupies an area of addresses from 0000H to 3FFFH. The ROM can be used for storing programs and data. The internal program memory space is allocated as follows:

Vector Table Area: The 22 bytes from 0000H to 0015H holds vectors for reset and interrupts. The low-order eight bits of a 14-bit address are stored in an even-numbered address and the high order six bits are stored in an odd-numbered address. See table 15 for the interrupt-vector address.



## Figure 5. GPP Memory Mapping



## Table 15. Interrupt Vector Address

		Interrupt Source
Interrupt Vector Address	Flag Name	Condition
0000H		Reset (RESET) input
0002H	NMIWD	Watch dog timer
0004H	IST	STINT rising edge
0006H	IRT	RT rising edge
0008H	IIU	Data was input to URTI, or a break signal was detected.
000AH	IOU	Data was input to URTO
000CH	IFIFO	Data was read from FIFO, or four levels of FIFO data were output.
000EH	IAT	TMRA is 0
0010H	IBT	TMRB is 0
0012H	IS1	Data is input to SI1
0014H	INT	Interrupt (INT) input

CALLT Instruction Table Area: A 64-byte area from 0040H to 007FH stores a one-byte call instruction (CALLT) subroutine entry address.

CALLF Instruction Entry Area: An area from 0800H to 0FFFH stores a two-byte call instruction (CALLF) which calls a subroutine directly.

Internal Data Memory Space (INT-RAM). A memory area from FE40H to FEFFH is allocated to a 192-byte RAM.

In the RAM's 32-byte area from FEE0H to FEFFH a fourbank general-purpose register group is mapped. Data memory is also used as stack memory.


Special Function Register (SFR) Space. A 61-byte area within a 256-byte area from FF00H to FFFFH stores a special function register (SFR) of on-chip peripheral hardware. The addresses not mapped with SFR are not accessible. C-RAM is also mapped within the SFR space. Note that it is possible for C-RAM to be externally accessible. See I/O port and C-RAM.

C-RAM which is able to write externally in the slave mode, is also allocated in the SFR space.

# Registers

**Program Counter [PC].** The program counter is a 14-bit binary counter containing address information of the next program to be executed. It is incremented automatically depending on the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data or the contents of a register is set in the counter. When the **RESET** signal is input, the PC is initialized with the data at addresses 0000H and 0001H in INT-ROM; the data at address 0000H are placed in the low-order eight bits of the PC, and the low-order six bits of the data at 0001H are placed in the high-order six bits of the PC. See Figure 6.





**Program Status Word [PSW].** The program status word is an 8-bit register consisting of flags. See Figure 7. It can be read or written on an eight-bit basis. The flags area is operated by bit operation instructions. The PSW data is saved into a stack area when an interrupt request is issued or a PUSH instruction is executed and is restored with a RETI or POP instruction.

When  $\overrightarrow{\text{RESET}}$  is input, all flags are cleared and PSW is set to 02H.



Figure 7. Program Status Word Configuration

	7	6	5	4	3	2	1	0
PSW	ΙE	Z	RBS1	AC	RBS0	0	1	CY
Note:	Bit 2 Bit 2 Bit 1	= 0	it 1 mus	t be se	et as foll	ows:		


Carry Flag [CY]: The carry flag (CY) stores overflow or underflow when arithmetic instructions are executed. The flag stores the value shifted out when a shift rotate instruction is executed and performs as a bit accumulator when a bit operation instruction is executed.


Register Bank Select Flags  $[RBS_0 \mbox{ and } RBS_1]$ :  $RBS_0$  and  $RBS_1$  are used to select one of the four register banks. See table 16.

## Table 16. Register Bank Selection

RBS <sub>1</sub>	RBS <sub>0</sub>	Register Bank
0	0	Register bank 0
0	1	Register bank 1
1	0	Register bank 2
1	1	Register bank 3








Auxiliary Carry Flag [AC]: The auxiliary carry flag is set to 1 when a bit 3 carry occurs at the end of an operation or when a bit 3 borrow occurs. Otherwise it is reset to 0. The AC flag is used when a BCD correct instruction is executed.

Zero Flag [Z]: The zero flag is set to 1 when the result of an operation is 0. If the result of an operation is not 0, the Z flag is reset to 0. The Z flag can be tested with a conditional branch instruction.


Interrupt Request Enable Flag [IE]: The interrupt request enable flag controls whether a CPU interrupt request (maskable vector interrupt) is accepted. When the flag is set to 0, the processor is set to the DI state and all interrupts except a non-maskable interrupt (watch dog timer interrupt) are disabled. When the flag is set to 1, the processor is set to the EI state and interrupt requests are controlled by the interrupt mask flag for each interrupt request. The EI flag is set to 1 when an EI instruction is executed and reset to 0 when a DI instruction is executed or an interrupt is accepted.

**Stack Pointer [SP].** The stack pointer is an 8-bit register used to retain the low-order eight bits of the return address in a stack area (LIFO form). The high-order eight bits of an address in this area are always FEH. The stack memory is allocated to any area in data memory (FE40H to FEFFH). When the SP value is set SP data is not stored from 00H to 3FH. SP data is decremented when a write (save) operation is performed to stack memory and incremented when data is read (restored) from stack memory. SP is accessible with a dedicated instruction. SP data is not acted upon when RESET is input. RESET must initialize the SP before a subroutine call. See Figures 8, 9, and 10.









**General-Purpose Registers.** General-purpose registers are mapped to special addresses in the INT-RAM (FEE0H to FEFFH). The registers consist of four bank registers; each having eight 8-bit registers (X, A, C, B, E, D, L, and H). The actual register bank in operation is determined by RBS0 and RBS1 of PSW.

Normally, general-purpose registers are operated on an eight-bit basis. These can also be operated on a 16-bit basis as a pair of 8-bit registers (AX, BC, DE, and HL).See Figure 11.

Registers have functional names (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) as well as absolute names (R0 to R7 and RP0 to RP3). See table 17 for the relationship between functional names and absolute names.

The general-purpose register area is accessible by specifying a normal data memory address. It does not have to be used as a register area.

The GPP has four register banks and the user can use different register banks for efficient programming of normal and interrupt operations.

Table 17.	Relationship Between Functional Names
	and Absolute Names

Functional Name	Absolute Name	
x	R0	
A	R1	
С	R2	
В	R3	
E	R4	
D	R5	
L	R6	
Н	R7	
AX	RP0	
BC	RP1	
DE	RP2	
HL	RP3	



FEEOH	A <sub>EIH</sub>	X <sub>E0H</sub>	<b>A</b>	AX EC
Γ	в <sub>ЕЗН</sub>	с <sub>Е2Н</sub>	Register Bank 3	BC E2
	D <sub>E5H</sub>	E <sub>E4H</sub>	(RBS 1, 0 = 11)	DE E4
	H <sub>E7H</sub>	L E6H		HL E
	A <sub>E9H</sub>	X <sub>E8H</sub>	<b>▲</b> [	AX E
	<sup>B</sup> EBH	C <sub>EAH</sub>	I Register Bank 2	BC EA
	D EDH	E ECH	(RBS 1, 0 = 10)	DE EC
	H <sub>EHF</sub>	L EEH		HL EE
	A <sub>F1H</sub>	X <sub>F0H</sub>	<b>▲</b>	AX FO
	в <sub>F3H</sub>	C <sub>F2H</sub>	I Register Bank 1	BC F2
	D <sub>F5H</sub>	E <sub>F4H</sub>	(RBS 1, 0 = 01)	DE F2
	H <sub>F7H</sub>	L F6H		HL F6
	A <sub>F9H</sub>	X <sub>F8H</sub>	<b>≜</b> [	AX FE
	в <sub>FBH</sub>	C <sub>FAH</sub>	I Register Bank 0	BC FA
	D FDH	E FCH	(RBS 1, 0 = 00)	DE FC
FEFFH	H <sub>FFH</sub>	L FEH	. ↓ [	HL FE

# **Special Function Register [SFR]**

The special function registers are assigned to special functions like the built-in peripheral hardware mode register and control registers. They are mapped to 61 bytes in the 256-byte area from FF00H to FFFFH.

SFRs are instruction operands which can be used for transfer instructions, bit operation instructions, and arithmetic instructions.

Note that only addresses assigned for the SFR are accessible. If an address not assigned for the SFR is accessed, the processor may malfunction.

Table 18 lists the SFRs.

# Table 18. Special Function Register (SFR) List

Functional Area	SFR Name	Mnemonic	R/W	Status at Reset	Address
Port	Port mode register (PTMR)	PTMR	R/W	3FH	FF28H (8-bits)
	Port C mode register (PCMR)	PCMR	-	7FH	FF29H (8-bits)
	Port D mode register (PDMR)	PDMR	-	FFH	FF2AH (8-bits)
	Port A (PORTA) (Note 1)	PA	-	00H	FF2CH (8-bits)
	Port B (PORTB) (Note 1)	PB	-	00H	FF2DH (8-bits)
	Port C (PORTC) (Note 1)	PC	-	00H	FF2EH (low-order 7-bits)
	Port D (PORTD) (Note 1)	PD	-	00H	FF2FH (8-bits)
	Port E (PORTE)	PE	R	ОH	FF57H (low-order 1-bit)
	Port F (PORTF)	PF	R/W	ОH	FF5CH (low-order 3-bits)
Interrupt	Interrupt request flag register (IF0)	IF0	R/W	00H 00H	FFE0H (16-bits) FFE1H
	Interrupt mask register (MK0)	MK0		FFH FFH	FFE4H (16-bits) FFE5H
	DSP interrupt register (INTDSP) (Note 8)	INTDSP	-	он	FF64H (low-order 2-bits)
Scrambler/descrambler	Mode register (SCRMR)	SCRMR	R/W	00H	FF40H (8-bits)
	Scrambler port (SCR) (Note 3)	SCR	-	Undefined	FF41H (low-order 1-bit)
	Descrambler port (DSC) (Note 3)	DSC	-		FF42H (low-order 1-bit)
	Scrambler control register (SCRM)	SCRM	-	он	FF65H (low-order 4-bits)
	Descrambler control register (DSCM)	DSCM	-	он	FF66H (low-order 3-bits)
Transmit PLL/receive PLL	PPL mode register 1 (PLLMR1)	PLLMR1	R/W	00H	FF44H (8-bits)
	PPL mode register 2 (PLLMR2)	PLLMR2	-	33H	FF7EH (8-bits)
	SBAUD, RBAUD status register (BAUDSR)	BAUDSR	R	OН	FF45H (low-order 2-bits)
Serial communication	Synchronous/asynchronous mode register (ASMR)	ASMR	R/W	00H	FF49H (8-bits)
interface ASC, SAC, UART	UART mode register (URTMR)	URTMR	-	00H	FF4AH (low-order 7-bits)
	UART status register (URTSR) (Note 4)	URTSR	R	он	FF4BH (low-order 4-bits)
	ASC register (ASCR)	ASCR	-	Undefined	FF4CH (8-bits)
	SAC register (SACR)	SACR	R/W	-	FF4DH (8-bits)
	URO register (URO)	URO	-		FF3EH (8-bits)
	URI register (URI)	URI	R	-	FF3FH (8-bits)
A/D, D/A interface	D/A mode register (DAMR)	DAMR	R/W	00H	FF4EH (low-order 6-bits)
	FIFO read address (FFRA)	FFRW	-	он	FF4FH (high-order 3-bits)
	FIFO write address (FFWA)	FFRW	-	он	FF4FH (low-order 3-bits)
	FIFO (FIFO) (Note 5)	FIFO	_	Undefined	FF54H (16-bits) FF55H
Serial I/O	Status register (S1SR)	S1SR	R	ОH	FF56H (2-bits)
	Serial input port 1 (SI1)	SI1	R/W	0000H	FF58H (16-bits) FF59H
	Serial output port 1 (SO1)	SO1		0000H	FF5AH (16-bits) FF5BH
Timer	Timer mode register (TMMR) (Note 6)	TMMR	R/W	00H	FF5DH (8-bits)
	Timer A (TMRA)	TMRA	_	FFH	FF5EH (8-bits)
	Watch dog timer control register (WDMSR) (Note 7)	WDMSR		00H	FF6DH (8-bits)

#### Table 18. Special Function Register (SFR) List (cont)

Functional Area	SFR Name	Mnemonic	R/W	Status at Reset	Address
DSP interface	Data register (DR) (Note 2)	DR	R/W	Undefined	FF60H (16-bits) FF61H
	Status register (SR)	SR	R	00H	FF62H (8-bits) FF63H
C-RAM	Control RAM (C-RAM)		R/W	Undefined	FF90H (8-bits) FF9FH (8-bits)

#### Notes:

- (1) Write operation is invalid when the register is used as an input port.
- (2) The DSP status (RQM flag) is changed by a Read/Write signal.
- (3) The shift register of the scrambler/descrambler is shifted one bit by a Write signal to the SCR and DSC.
- (4) URTSR is reset after it is read.
- (5) The FFWA write address is incremented by a Write signal to the FIFO.
- (6) This register is reset to 0 by TMRA.
- (7) The write operation is performed with special instructions (MOV WDMSR, # byte).
- (8) INTDSP is reset six clocks after it is set to 1.
- (9) The 16-bit SFR registers must be accessed one byte at a time. For high byte access the symbol H is appended to the SFR mnemonic and for the low byte access the symbol L is used.

## Interrupt Functions

The GPP has one non-maskable interrupt and nine maskable vector interrupts.

The vector interrupt saves status information (PC and PSW information) of the program being executed. The status information is stored in memory specified by the stack pointer when an interrupt request is accepted. Then data is stored at the address of the interrupt request (vector table address) in the PC as vector address information and starts the interrupt service program. Control is returned from the interrupt service program by transferring the program counter value and status information from stack memory to the PC and PSW with the RETI instruction.

Maskable Vector Interrupt. Maskable vector interrupt processing indicates when an interrupt is enabled by the

interrupt mask register [MK0]. The interrupt source state can be checked by the interrupt request flag register [IF0]. Maskable vector interrupt operations are explained below. The interrupt enable state indicates that the IE bit of PSW is 1 and the corresponding bit of the interrupt mask register MK0 is 0.

- When an interrupt source is detected, the corresponding bit of IF0 is set.
- When interrupt processing starts, the corresponding bit of IF0 is reset.
- When an interrupt source is detected while interrupt is enabled, interrupt processing starts.
- If two or more interrupt sources are detected, priority is given to the lowest interrupt vector address.
- If an interrupt request is detected during interrupt processing, it is nested when interrupt is enabled.

The GPP has a total of ten interrupt request sources; nine maskable interrupts and one non-maskable interrupt. Of the ten sources the maskable interrupt request sources are listed in table 19.

Table 20 lists the interrupt vector table addresses. Table 21 lists the IF0 and MK0 SFR addresses.

Interrupt Source	rce Interrupt Signal Condition		
T <sub>X</sub> PLL	IST	STINT rising edge	
P <sub>X</sub> PLL	IRT	RT rising edge	
TIMRA	IAT	Timer TMRA is set to 0	
TIMRB	IBT	Timer TMRB is set to 0	
FIFO	IFIFO	Data was read from FIFO. Or, four levels of FIFO data were output from	
SI1	IS1	Data was input to SI1	
UART	IIU	Data was input to URTI. Or, a break signal was detected.	
	IOU	URTO data was output	
External	INT	External interrupt	

#### Table 19. Maskable Interrupt Request Sources



Interrupt Request Type	Vector Table Address	Default Priorities	Interrupt Request Signal	IF0 Corresponding Bit	MK0 Corresponding Bit
Maskable	0004H	1	IST	0	0
	0006H	2	IRT	1	1
	0008H	3	IIU	2	2
	000AH	4	IOU	3	3
	000CH	5	IFIFO	4	4
	000EH	6	IAT	5	5
	0010H	7	IBT	6	6
	0012H	8	IS1	7	7
	0014H	9	INT	8	8
Non-maskable	0002H	0	Watch dog timer interrupt	_	-

#### Table 20. Interrupt Vector Table Address

## Table 21. IF0 and MK0, SFR Addresses


Mnemonic	SFR Address	Function
IF0	FFE0, FFE1H	Interrupt request flag register (16-bits)
мко	FFE4, FFE5H	Interrupt mask register (16-bits)

Interrupt Request Flag Register [F0]: The interrupt request flag register is a 16-bit register. It consists of the interrupt source flags listed in table 20. The flags in the interrupt request flag register are set when a corresponding interrupt source is detected and reset when it is processed. Flags are reset to 0 when RST is input. The low-order seven bits are always 0.

Interrupt Mask Register [MK0]: The interrupt mask register is a 16-bit register. It sets even if interrupt is enabled when an interrupt source flag is set. See table 20 for interrupt source flags. The flags of the MK0 are set to 0 to enable interrupt and set to 1 to disable interrupt.

The low-order seven bits are always 1. Flags are initialized to 1 when  $\overrightarrow{\text{RST}}$  is input.

Vector Interrupt Processing: The vector interrupt processing sequence is shown in Figure 12. It is automatically executed internally. The latency in the interrupt process routine gaining control is 18 clocks (approximately  $3.3 \mu$ s).



# Figure 12. Vector Interrupt Operation

**Non-Maskable Interrupt.** The processor has a watch dog timer interrupt function as a non-maskable interrupt. This interrupt is executed immediately when a source is detected. Interrupt execution does not affect the IE flag of PSW.

**Interrupt to the DSP.** The GPP has reset and interrupt functions to the DSP. These functions are specified by the 2-bit INTDSP register. INTDSP is initialized to 0 when Reset is input. See table 22 and table 23.

#### Table 22. INTDSP Function

INTDSP	Function
INTDSP (bit 1)	When INTDSP is set to 1 an interrupt request is issued to the DSP. After being issued INTDSP resets automatically.
INTDSO (bit 0)	When INTDSO is a 1, DSP is reset

#### Table 23. INTDSP SFR Address

Mnemonic	SFR Address	Function
INTDSP	FF64H	DSP reset/interrupt request register

## Addressing

GPP addressing includes the following:

- · Data memory addressing
- Instruction addressing

**Data Memory Addressing.** Figure 13 shows the data memory map, SFR memory map, and applicable addressing.

Figure 13. Data Memory Map and Addressing

Register Addressing: Addresses a general-purpose register mapped at a specific address in data memory. The general-purpose register in the register bank specified by RBS0 and RBS1 flags in the PSW is registered.

Coding example follows:

XCH A, r

To specify the C register as r, code as follows:

XCH A, C

Short and Direct Addressing: Addresses an area from FE40H to FEFFH in the internal data memory and an area from FF00H to FF1FH in the SFR. To access 16-bit data, 2-byte data specified by continuous even-numbered and odd-numbered addresses is specified.

Coding example follows:

ADDC saddr, A

To specify address FE50H as saddr, code as follows:

ADDC 0FE50H, A


SFR Addressing: Addresses a special function register (SFR) mapped to the SFR area (FF00H to FFFH).

Coding example follows:

MOV A, sfr

To specify the PTMR register as sfr, code as follows:

MOV A, PTMR



Register Indirect Addressing: Addresses data memory indirectly by the contents of the register stored in the operand. The register in the register bank specified by the RBS0 and RBS1 flags in the PSW is specified. Only when the E register is specified with the MOV instruction are the contents of the register automatically incremented by one after the instruction is executed. In this case, the operand is coded as [E+]. Register indirect addressing using the HL register pair can address the overall space including the internal ROM.

Coding example follows:

SUB A, [r4]

To specify the E register a r4, code as follows:

SUB A, [E]

Indexed Addressing: Addresses data as the result of an addition of 16-bit immediate data and 8-bit register data. The 8-bit register is in the register bank specified by the RBS0 and RBS1 flags of the PSW. This technique can address the overall space including the internal ROM.

Coding example follows:

MOV A, word [r1]

To specify FEA0H as word and the B register as r1, code as follows:

MOV A, OFEA0H [B]

Stack Indirect Addressing: Addresses internal memory data (FE40H to FEFFH) indirectly by the contents of the stack pointer (SP).

This technique is applicable when executing PUSH and POP instructions, save or restore operations by interrupt processing, and subroutine call and return.

Coding example follows:

PUSH rp

To specify the DE register pair as rp, code as follows:

PUSH DE

**Instruction Addressing.** The instruction address is determined by the program counter (PC) value. Normally, the PC is automatically incremented by one (for one byte) depending on the number of bytes to be fetched every time an instruction is executed. If a branch instruction is executed, branch destination information is set in the PC by distinct addressing, as shown below:

Relative Addressing: The first address of a subsequent instruction is added by 8-bit immediate data (displacement value: jdisp) of an instruction code and transferred to the PC. Then program control branches to the address set in the PC. The displacement value is handled as signed two's complements (-128 to +128) and bit 7 is used as a sign bit.

Relative addressing is applicable for the BR S addr 14 instruction and a branch instruction.

Immediate Addressing: Immediate data in an instruction word is transferred to the PC and program control branches to the address set in the PC.

Immediate addressing is applicable for the CALL laddr14, BR laddr14, and CALLF laddr11 instructions. For the CALLF laddr11 instruction, program control branches to the fixed area of the low-order 2-bit address.

Table Indirect Addressing: The contents of a specific location table (branch destination address) addressed by immediate data of the low-order five bits of an instruction code are transferred to the PC and program control branches to the address set in PC.

Table indirect addressing is applicable for the CALLT [addr5] instruction.

Register Addressing: The contents of a register pair (RP3 to RP0) specified by an instruction word is transferred to the PC and program control branches to the address set in PC. Register addressing is applicable for the BR rp instruction.

## **INSTRUCTION SET**

Tables 24 through 27 and figure 14 define the operands, symbols, and codes that appear in table 28. Table 28 lists the instruction encodings and shows all the legitimate combinations of operands. The instruction set terminology is as follows:

Operands and Coding Requirements: In the operand field of an instruction, operands are accepted according to their value. An operand having two or more values can have only one selected. Uppercase letters and symbols like +, #, !, \$, /, and [] are keywords and must be written as they are presented. The symbols have the following meanings:

- + = Automatic increment
- # = Immediate data
- ! = Absolute address
- \$ = Relative address
- / = Bit reverse
- [] = Indirect addressing

For immediate data, write an appropriate numeric value or label. When a label is used, it must be defined elsewhere.

The clock column symbols are as follows:

- n in the clock column of a shift rotate instruction indicates the number of bits to be shifted.
- The value enclosed in () in the clock column of a conditional branch instruction indicates the number of clocks when program control does not branch.



- When accessing SFR by register indirect addressing ([HL]) and indexed addressing (word [r1]), the number of clocks is set to the one shown after a slash (/) in the column.
- If the result of word +r1 overflows in indexed addressing, the number of clocks is increased to the value enclosed in ( ).

#### Table 24. Operand Values

Operand	Value
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
r1	A, B
r2	B, C
r3	D, E, E+
r4	
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr sfrp	Special function register abbreviation (see table 16) Special function register abbreviation (16-bit operable register, see table 16)
saddr saddrp	FE40H to FE1FH immediate data or label FE40H to FE1FH immediate data (bit 0 = 0) or label (for 16-bit data)
laddr14	0000H to 3FFFH immediate data or label: immediate addressing
\$addr13	0000H to 1FFFH immediate data or label: relative addressing
addr11	800H to FFFH immediate data or label
addr5	40H to 7EH immediate data (bit $0 = 0$ ) or label
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
n	3-bit immediate data (0 to 7)
RBn	RB0 to RB3

Note:

r and rp can be coded with a functional name (X, A, C, B, E, D, L, H, AX, BC, DE, and HL) as well as an absolute name (R0 to R7 and RP0 to RP3).

#### Table 25. Abbreviations

Identifier	Description
A	A register (8-bit accumulator)
х	X register
В	Bregister
С	Cregister
D	Dregister
E	Eregister
Н	Hregister
L	Lregister
R0 to R7	Register 0 to register 7 (absolute names)
AX	Register pair AX (16-bit accumulator)
BC	Register pair BC
DE	Register pair DE
HL	Register pair HL

Table 25.	Abbreviations (	(cont)
-----------	-----------------	--------

Identifier	Description
RP0 to RP3	Register pair 0 to register pair 3 (absolute names)
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
z	Zero flag
RBS0 to RBS1	Register bank select flag
IE	Interrupt request enable flag
WDMSR	Watch dog timer control register
()	Memory data indicated by the address in ( ) or register data
ххH	Hexadecimal number
X <sub>H</sub> , X <sub>L</sub>	High-order and low-order 8-bits of 16-bit register pair

#### Table 26. Flag Symbols

Symbol	Description
(Blank)	Flag not affected
0	Data was cleared to 0
1	Data was set to 1
x	Data was set or cleared according to the result of operation
R	The previous saved value was restored

#### Table 27. Instruction Code Field Identifiers

Identifier	Description
Bn	Immediate data corresponding to bits
Nn	Immediate data corresponding to n
Data	8-bit immediate data corresponding to bytes
Low/high/byte	16-bit immediate data corresponding to words
Saddr-offset	Low-order 8-bit offset data of 16-bit address cor- responding to saddr
Sfr-offset	Low-order 8-bit offset data of 16-bit address of special function register (sfr)
Low/high offset	16-bit offset data corresponding to words in indexed addressing
Low/high addr	16-bit immediate data corresponding to addr 14
jdisp	Signed two's complements of the difference be- tween the first address of the following instruction and the branch destination address (8-bits)
fa	Low-order 11-bits of immediate data correspond- ing to addr 11
ta	Low-order 5-bits of immediate data corresponding to (addr5 $\times$ 1/2)




Figure 14. Operand Register Selection Codes

R <sub>2</sub>	R <sub>1</sub>	R <sub>0</sub>	Regi	into r	R <sub>5</sub>	Regis	ster		R <sub>0</sub>	Register
R <sub>6</sub>	R <sub>5</sub>	R <sub>4</sub>	regi	ster	0	A			0	С
0	0	0	R0	Х	1	В			1	В
0	0	1	R1	Α						
0	1	0	R2	С	r3			_	r4	
0	1	1	R3	В	R <sub>1</sub>	R <sub>0</sub>	Register		R <sub>1</sub>	
1	0	0	R4	Е	0	0	E		R <sub>2</sub>	Register
1	0	1	R5	D	0	1	E+		R <sub>4</sub>	
1	1	0	R6	L	1	0	D	1	0	Е
1	1	1	R7	н				-	1	D
р Р1	P <sub>0</sub>	1		1						
P2	P <sub>1</sub>	Regist	er-Pair							
P6	P5									
0	0	RP0	AX							
0	· 1	RP1	BC							
	0	RP2	DE							
1		RP3	HL							

Example of Machine Code and Operands: When both the first and second operands are arranged as registers or register pairs in the operand field, the instruction code is structured as follows:

Of a register byte, the high-order four bits are used to specify the second operand and the low-order four bits are used to specify the first operand.


MOV r, r



To specify the first operand as A register and the second operand as L register, code as follows:

## MOV A, L

In this case, the instruction code is set as shown below.



#### Table 28. Instruction Encodings

		Instru	uction Code				Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACC
8-Bit Data	Transfer Instruct	ions					
MOV	r, #byte	1011 1R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	Data	2	2	r ← byte	
-	saddr, #byte	0011 1010	Saddr-offset	3	3	(saddr) ← byte	
		Data					
	sfr, #byte (Note 1)	0010 1011	Sfr-offset	3	5	sfr ← byte	
		Data					
	r, r	0010 0100	$0R_6R_5R_4$ $0R_2R_1R_0$	2	2	r ← r	
	A, r	1101 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		1	2	A ← r	
	A, saddr	0010 0000	Saddr-offset	2	2	A ← (saddr)	
	saddr, A	0010 0010	Saddr-offset	2	3	(saddr) ← A	
	A, sfr	0001 0000	Sfr-offset	2	4	A ← sfr	
	sfr, A	0001 0010	Sfr-offset	2	5	sfr ← A	
	A, [r3] (Note 2)	0111 11R <sub>1</sub> R <sub>0</sub>		1	5/6	A ← (FE00H + r3) r3 = 40H-FFH	
	[r3], A (Note 2)	0111 10R <sub>1</sub> R <sub>0</sub>		1	5/6	(FE00H + r3) ← A r3 = 40H-FFH	
	A, [HL]	0101 1101		1	5/7	A ← (HL)	
	[HL], A	0101 0101		1	5/7	(HL) ← A	
	A, word [r1]	0000 1010	00R <sub>5</sub> 1 0000	4	7(8)/	A ← (word + r1)	
		Low offset	High offset		9(10)		
	word [r1], A	0000 1010	10R <sub>5</sub> 1 0000	4	7(8)/	(word + r1) ← A	
		Low offset	High offset		9(10)		
	PSW, #byte	0010 1011	1111 1110	3	5	PSW ← byte	x x x
		Data					
	PSW, A	0001 0010	1111 1110	2	5	PSW ← A	x
	A, PSW	0001 0000	1111 1110	2	4	A ← PSW	
хсн	A, r	1101 1R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		1	4	$A \leftrightarrow r$	
	A, saddr	0010 0001	Saddr-offset	2	4	$A \leftrightarrow (saddr)$	
	A, sfr	0000 0001	0010 0001	3	10	A ↔ sfr	
		Sfr-offset					
	A, [r4]	0111 1R <sub>2</sub> 11		1	8	$A \leftrightarrow (FE00H + r4) r4 = 40H-FFH$	

Notes:

(1) When sfr is coded as WDMSR, MOV is used as another dedicated instruction. In this case, the numbers of bytes and clocks are different from MOV (see CPU control instruction).

(2) When r3 is coded as E+, the E register is automatically incremented by one after the instruction is executed and the number of clocks is set to 6.

# Table 28. Instruction Encodings (cont)

		Instr	uction Code				Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACCY
16-Bit Dat	a Transfer Instru	ctions					
MOVW	rp, #word	0110 0P <sub>2</sub> P <sub>1</sub> 0	Low byte	3	3	rp ← word	
		High byte					
	saddrp, #word	0000 1100	Saddr-offset	4	4	(saddrp + 1) (saddrp) $\leftarrow$ word	
		Low byte	High byte				
	sfrp, #word	0000 1011	Sfr-offset	4	8	sfrp ← word	
		Low byte	High byte				
	rp, rp	0010 0100	0P <sub>6</sub> P <sub>5</sub> 0 1P <sub>2</sub> P <sub>1</sub> 0	2	4	rp ← rp	
	AX, saddrp	0001 1100	Saddr-offset	2	6	$AX \leftarrow (saddrp + 1)  (saddrp)$	
	saddrp, AX	0001 1010	Saddr-offset	2	5	(saddrp + 1) (saddrp) ← AX	
	AX, sfrp	0001 0001	Sfr-offset	2	10	AX ← sfrp	
	sfrp, AX	0001 0011	Sfr-offset	2	9	sfrp ← AX	
8-Bit Oper	ration Instructio	ns					
ADD	A, #byte	1010 1000	Data	2	2	A, CY ← A + byte	XX
	saddr, #byte	0110 1000	Saddr-offset	3	3	$(saddr), CY \leftarrow (saddr) + byte$	хх
		Data					
_	sfr, #byte	0000 0001	0110 1000	4	9	sfr, CY ← sfr + byte	хх
		Sfr-offset	Data				
	r, r	1000 1000	0R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3	r, CY ← r + r	хх
	A, saddr	1001 1000	Saddr-offset	2	3	A, CY ← A + (saddr)	хх
	A, sfr	0000 0001	1001 1000	3	7	A, CY ← A + sfr	хх
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1000	2	7	A, CY ← A + (FE00H + r4) r4 = 40H-FFH	хх
	A, [HL]	0001 0110	0101 1000	2	8/10	A, CY ← A + (HL)	хх
ADDC	A, #byte	1010 1001	Data	2	2	A, CY ← A + byte + CY	хх
	saddr, #byte	0110 1001	Saddr-offset	3	3	(saddr), CY $\leftarrow$ (saddr) + byte + CY	хх
		Data					
	sfr, #byte	0000 0001	0110 1001	4	9	sfr, CY ← sfr + byte + CY	хх
		Sfr-offset	Data				
	r, r	1000 1001	0R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3	$r, CY \leftarrow r + r + CY$	хх
	A, saddr	1001 1001	Saddr-offset	2	3	A, CY $\leftarrow$ A + (saddr) + CY	ХХ
	A, sfr	0000 0001	1001 1001	3	7	A, CY $\leftarrow$ A + sfr + CY	хх
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1001	2	7	A, CY ← A + (FE00H + r4) + CY r4 = 40H-FFH	хх
	A, [HL]	0001 0110	0101 1001	2	8/10	A, CY ← A + (HL) + CY	хх

# Table 28. Instruction Encodings (cont)

		Inst	ruction Code				Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACCY
8-Bit Oper	ration Instructio	ons (cont)					
SUB	A, #byte	1010 1010	Data	2	2	A, CY ← A-byte	ххх
	saddr, #byte	0110 1010	Saddr-offset	3	3	(saddr), CY ← (saddr) – byte	x
		Data					
	sfr, #byte	0000 0001	0110 1010	4	9	sfr, CY ← sfr-byte	ххх
		Sfr-offset	Data				
	r, r	1000 1010	$0R_6R_5R_4 \ 0R_2R_1R_0$	2	3	r, CY ← r−r	x x >
	A, saddr	1001 1010	Saddr-offset	2	3	A, CY $\leftarrow$ A-(saddr)	x
	A, sfr	0000 0001	1001 1010	3	7	A, CY ← A−sfr	ххх
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1010	2	7	A, CY ← A−(FE00H + r4) r4 = 40H-FFH	× × >
	A, [HL]	0001 0110	0101 1010	2	8/10	A, CY ← A – (HL)	ххх
SUBC	A, #byte	1010 1011	Data	2	2	A, CY ← A-byte-CY	x x >
	saddr, #byte	0110 1011	Saddr-offset	3	3	$(saddr), CY \leftarrow (saddr) - byte - CY$	ххх
		Data					
:	sfr, #byte	0000 0001	0110 1011	4	9	sfr, CY ← sfr-byte-CY	ххх
		Sfr-offset	Data				
	r, r	1000 1011	0R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3	$r, CY \leftarrow r - r - CY$	ххх
	A, saddr	1001 1011	Saddr-offset	2	3	A, CY $\leftarrow$ A-(saddr)-CY	ххх
	A, sfr	0000 0001	1001 1011	3	7	$A, CY \leftarrow A-sfr-CY$	ххх
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1011	2	7	A, CY $\leftarrow$ A-(FE00H + r4)-CY r4 = 40H-FFH	x x >
	A, [HL]	0001 0110	0101 1011	2	8/10	A, CY $\leftarrow$ A-(HL)-CY	ххх
AND	A, #byte	1010 1100	Data	2	2	A ← A ∧ byte	х
	saddr, #byte	0110 1100	Saddr-offset	3	3	$(saddr) \leftarrow (saddr) \land byte$	х
		Data					
	sfr, #byte	0000 0001	0110 1110	4	9	sfr ← sfr ∧ byte	х
		Sfr-offset	Data				
	r, r	1000 1100	0R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3	r←r∧r	х
	A, saddr	1001 1100	Saddr-offset	2	3	$A \leftarrow A \land (saddr)$	х
	A, sfr	0000 0001	1001 1100	3	7	A ← A∧sfr	х
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1100	2	7	$A \leftarrow A\Lambda$ (FE00H + r4) r4 = 40H-FFH	х
	A, [HL]	0001 0110	0101 1100	2	8/10	$A \leftarrow A \land (HL)$	

# Table 28. Instruction Encodings (cont)

		Inst	ruction Code				Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACC
8-Bit Ope	ration Instructio	ons (cont)					
OR	A, #byte	1010 1110	Data	2	2	A ← A V byte	х
	saddr, #byte	0110 1110	Saddr-offset	3	3	(saddr) ← (saddr) V byte	х
		Data					
	sfr, #byte	0000 0001	0110 1110	4	9	sfr ← sfr V byte	х
		Sfr-offset	Data				
	r, r	1000 1110	0R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3	r ← rVr	х
	A, saddr	1001 1110	Saddr-offset	2	3	A ← A V (saddr)	х
	A, sfr	0000 0001	1001 1110	3	7	A ← A V sfr	х
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1110	2	7	$A \leftarrow AV (FE00H + r4) \ r4 = 40H\text{-}FFH$	х
	A, [HL]	0001 0110	0101 1110	2	8/10	A ← A V (HL)	х
XOR	A, #byte	1010 1101	Data	2	2	A ← A <del>V</del> byte	х
	saddr, #byte	0110 1101	Saddr-offset	3	3	(saddr) ← (saddr) <del>V</del> byte	х
		Data					
	sfr, #byte	0000 0001	0110 1101	4	9	sfr ← sfr∀byte	ν
		Sfr-offset	Data				
A,	r, r	1000 1101	0R <sub>6</sub> R <sub>5</sub> R <sub>4</sub> 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3	r ← r <del>V</del> r	х
	A, saddr	1001 1101	Saddr-offset	2	3	A ← A <del>V</del> (saddr)	х
	A, sfr	0000 0001	1001 1101	3	7	A ← A <del>V</del> sfr	х
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1101	2	7	A ← A∀(FE00H + r4) r4 = 40H-FFH	х
	A, [HL]	0001 0110	0101 1101	2	8/10	A ← A∀(HL)	х
CMP	A, #byte	1010 1111	Data	2	2	A-byte	XXX
	saddr, #byte	0110 1111	Saddr-offset	3	3	(saddr)-byte	xx
		Data					
	sfr, #byte	0000 0001	0110 1111	4	7	sfr-byte	XXX
		Sfr-offset	Data				
	r, r	1000 1111	0R6R5R4 0R2R1R0	2	3	r—r	хх
	A, saddr	1001 1111	Saddr-offset	2	3	A-(saddr)	XX
	A, sfr	0000 0001	1001 1111	3	7	A-sfr	хх
		Sfr-offset					
	A, [r4]	0001 0110	011R <sub>4</sub> 1111	2	7	A - (FE00H + r4) r4 = 40H-FFH	хх
	A, [HL]	0001 0110	0101 1111	2	8/10	A–(HL)	хх
16-Bit Op	eration Instruct	ions					
ADDW	AX, #word	0010 1101	Low byte	3	4	AX, CY $\leftarrow$ AX + word	хх
		High byte					
	AX, rp	1000 1000	0000 1P <sub>2</sub> P <sub>1</sub> 0	2	6	AX, CY ← AX + rp	хх
	AX, saddrp	0001 1101	Saddr-offset	2	7	AX, CY $\leftarrow$ AX + (saddrp + 1) (saddrp)	хх
	AX, sfrp	0000 0001	0001 1101	3	13	AX, CY ← AX + sfrp	хх
	· •	Sfr-offset					

# Table 28. Instruction Encodings (cont)

		Instruction Code					Fla	gs
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZAC	C
16-Bit Ope	eration Instruc	tions (cont)						
SUBW	AX, #word	0010 1110	Low byte	3	4	AX, CY ← AX-word	хx	$\langle \rangle$
		High byte						
	AX, rp	1000 1010	0000 1P <sub>2</sub> P <sub>1</sub> 0	2	6	AX, CY ← AX-rp	хх	$\langle \rangle$
	AX, saddrp	0001 1110	Saddr-offset	2	7	AX, CY $\leftarrow$ AX-(saddrp + 1) (saddrp)	хх	$\langle \rangle$
	AX, sfrp	0000 0001	0001 1110	3	13	AX, CY ← AX-sfrp	хх	$\langle \rangle$
		Sfr-offset						
CMPW	AX, #word	0010 1111	Low byte	3	3	AX-word	хх	$\langle \rangle$
		High byte						
	AX, rp	1000 1111	0000 1P <sub>2</sub> P <sub>1</sub> 0	2	5	AX-rp	хх	$\langle \rangle$
	AX, saddrp	0001 1111	Saddr-offset	2	6	AX-(saddrp + 1) (saddrp)	хх	$\langle \rangle$
	AX, sfrp	0000 0001	0001 1111	3	12	AX-sfrp	хх	$\langle \rangle$
		Sfr-offset						
Multiplica	tion/Division I	nstructions						
MULUW	r	0000 0101	0000 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	43	AX (high-order 16 bits), r (low-order 8 bits) ← AX x r	_	
DIVUW	r	0000 0101	0001 1R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	71	AX (dividend), r (remainder) $\leftarrow$ AX $\div$ r		
Increment	and Decreme	nt Instructions						
INC	r	1100 0R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		1	2	r ← r + 1	хх	<
	saddr	0010 0110	Saddr-offset	2	2	(saddr) ← (saddr) + 1	ХХ	(
DEC	r	1100 1R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>		1	2	r ← r−1	х×	(
	saddr	0010 0111	Saddr-offset	2	2	(saddr) ← (saddr) – 1	хх	<
INCW	rp	0100 01P <sub>1</sub> P <sub>0</sub>		1	3	rp ← rp + 1		
DECW	rp	0100 11P <sub>1</sub> P <sub>0</sub>		1	3	rp ← rp−1		
Shift Rota	te Instructions	;						
ROR	r, n	0011 0000	01N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3+2n	$(CY, r_7 \leftarrow r_0, r_{m-1} \leftarrow r_m) \times n \text{ times}$ n = 0-7		>
ROL	r, n	0011 0001	01N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3+2n	(CY, $r_0 \leftarrow r_7$ , $r_{m+1} \leftarrow r_m$ ) x n times n = 0-7		>
RORC	r, n	0011 0000	00N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3+2n	$(CY \leftarrow r_0, r_7 \leftarrow CY, r_{m-1} \leftarrow r_m)$ x n times $n = 0.7$		)
ROLC	r, n	0011 0001	00N2N1 N0R2R1R0	2	3+2n	$(CY \leftarrow r_7, r_0 \leftarrow CY, r_{m+1} \leftarrow r_m)$ x n times $n = 0.7$		>
SHR	r, n	0011 0000	10N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3+2n	$(CY \leftarrow r_0, r_7 \leftarrow 0, r_{m-1} \leftarrow r_m)$ x n times n = 0-7	х с	) )
SHL	r, n	0011 0001	10N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> R <sub>2</sub> R <sub>1</sub> R <sub>0</sub>	2	3+2n	$(CY \leftarrow r_7, r_0 \leftarrow 0, r_{m+1} \leftarrow r_m)$ x n times n = 0-7	хс	> >
SHRW	rp, n	0011 0000	11N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> P <sub>2</sub> P <sub>1</sub> 0	2	3+3n	$(CY \leftarrow rp_0, rp_{15} \leftarrow 0, rp_{m-1} \leftarrow rp_m)$ x n times $n = 0.7$	хс	> >
SHLW	rp, n	0011 0001	11N <sub>2</sub> N <sub>1</sub> N <sub>0</sub> P <sub>2</sub> P <sub>1</sub> 0	2	3+3n	$(CY \leftarrow rp_{15}, rp \leftarrow 0, rp_{m+1} \leftarrow rp_m)$ x n times n = 0-7	хс	> >
ROR4	[r4]	0000 0101	1000 10R <sub>1</sub> 0	2	22	$A_{3-0} \leftarrow (FE00 + r4)_{3-0}, (FE00 + r4)_{7-4} \leftarrow A_{3-0}, (FE00 + r4)_{3-0} \leftarrow (FE00 + r4)_{7-4}$	-	
ROL4	[r4]	0000 0101	1001 10R <sub>1</sub> 1	2	23	$A_{3-0} \leftarrow (FE00 + r4)_{7-4}, (FE00 + r4)_{3-0} \leftarrow A_{3-0}, (FE00 + r4)_{7-4} \leftarrow (FE00 + r4)_{3-0}$	-	

# 3f



## Table 28. Instruction Encodings (cont)

		Instruction Code					Flags		js
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	z	AC	Сү
BCD Corre	ect Instructions								
ADJBA		0000 1110		1	3	Decimal adjust accumulator after addition	Х	х	X
ADJBS		0000 1111		1	3	Decimal adjust accumulator after subtract	х	х	X
Bit Operat	ion Instruction	5							
MOV1	CY, saddr. bit	0000 1000	0000 0B2B1B0	3	5	CY ← (saddr. bit)			X
		Saddr-offset							
	CY, sfr. bit	0000 1000	0000 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7	CY ← sfr.bit			х
		Sfr-offset							
	CY, A. bit	0000 0011	0000 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← A. bit			х
	CY, X. bit	0000 0011	0000 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← X. bit			х
	CY, PSW. bit	0000 0010	0000 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← PSW. bit			х
	saddr. bit, CY	0000 1000	0001 0B2B1B0	3	8	(saddr.bit) ← CY			
		Saddr-offset							
sf	sfr. bit, CY	0000 1000	0001 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	12	sfr. bit ← CY			
		Sfr-offset							
	A. bit, CY	0000 0011	0001 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	8	A. bit ← CY			
	X, bit, CY	0000 0011	0001 0B2B1B0	2	8	X. bit ← CY			
	PSW. bit, CY	0000 0010	0001 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	7	PSW. bit ← CY	х	х	
AND1	CY, saddr. bit	0000 1000	0010 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	5	CY ← CY ∧ (saddr. bit)			X
		Saddr-offset							
	CY, /saddr. bit	0000 1000	0011 0B2B1B0	3	5	$CY \leftarrow CY \land (\overline{saddr. bit})$			х
		Saddr-offset							
	CY, sfr. bit	0000 1000	0010 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7	$CY \leftarrow CY \land sfr. bit$			х
		Sfr-offset							
	CY, /sfr. bit	0000 1000	0011 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7	CY ← CY ∧ sfr. bit			Х
		Sfr-offset							
	CY, A. bit	0000 0011	0010 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY ∧ A. bit			X
	CY, /A. bit	0000 0011	0011 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	$CY \leftarrow CY \land \overline{A. bit}$			х
	CY, X. bit	0000 0011	0010 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY ∧ X. bit			х
	CY, /X. bit	0000 0011	0011 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	$CY \leftarrow CY \land \overline{X. bit}$			х
	CY, PSW. bit	0000 0010	0010 0B2B1B0	2	5	CY ← CY ∧ PSW. bit			х
	CY, /PSW. bit	0000 0010	0011 0B2B1B0	2	5	CY ← CY ∧ PSW. bit			Х

# Table 28. Instruction Encodings (cont)

		Instruct	tion Code				Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACCY
Bit Operat	ion Instruction	s (cont)					
OR1	CY, saddr. bit	0000 1000	0100 0B2B1B0	3	5	CY ← CY V (saddr. bit)	x
		Saddr-offset					
	CY, /saddr. bit	0000 1000	0101 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	5	CY ← CY V (saddr. bit)	x
		Saddr-offset					
	CY, sfr. bit	0000 1000	0100 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7	CY ← CY V sfr. bit	x
		Sfr-offset					
	CY, /sfr. bit	0000 1000	0101 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7	CY ← CY V sfr. bit	х
		Saddr-offset					
	CY, A. bit	0000 0011	0100 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY V A. bit	х
	CY, /A. bit	0000 0011	0101 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY V A. bit	х
	CY, X. bit	0000 0011	0100 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY V X. bit	x
	CY, /X. bit	0000 0011	0101 0B2B1B0	2	5	CY ← CY V X. bit	x
	CY, PSW. bit	0000 0010	0100 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY V PSW. bit	x
	CY, /PSW. bit	0000 0010	0101 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY V PSW. bit	x
XOR1	CY, saddr. bit	0000 1000	0110 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	5	CY ← CY <del>V</del> (saddr, bit)	x
		Saddr-offset					
	CY, sfr. bit	0000 1000	0110 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7	CY ← CY <del>V</del> sfr. bit	x
		Sfr-offset					
	CY, A. bit	0000 0011	0110 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY∀A. bit	x
	CY, X. bit	0000 0011	0110 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY <del>V</del> X.bit	x
	CY, PSW. bit	0000 0010	0110 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	CY ← CY <del>V</del> PSW. bit	x
SET1	saddr. bit	1011 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	Saddr-offset	2	3	(saddr. bit) ← 1	
	sfr. bit	0000 1000	1000 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	10	sfr. bit ← 1	
		Sfr-offset					
	A. bit	0000 0011	1000 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	6	A. bit ← 1	
	X. bit	0000 0011	1000 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	6	X. bit ← 1	
	PSW. bit	0000 0010	1000 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	PSW. bit ← 1	x x x
CLR1	saddr. bit	1010 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	Saddr-offset	2	3	(saddr. bit) ← 0	
	sfr. bit	0000 1000	1001 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	10	sfr. bit ← 0	
		Sfr-offset					
	A. bit	0000 0011	1001 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	6	A. bit ← 0	
	X. bit	0000 0011	1001 0B2B1B0	2	6	X. bit ← 0	
	PSW. bit	0000 0010	1001 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	PSW. bit ← 0	x x x
NOT1	saddr. bit	0000 1000	0111 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	6	(saddr. bit) ← (saddr. bit)	
		Saddr-offset					
	sfr. bit	0000 1000	0111 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	10	sfr. bit ← sfr. bit	
		Sfr-offset					
	A. bit	0000 0011	0111 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	6	A. bit ← A. bit	
	X. bit	0000 0011	0111 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	6	X. bit ← X. bit	
	PSW. bit	0000 0010	0111 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	2	5	PSW. bit ← PSW. bit	x x x

# Table 28. Instruction Encodings (cont)

		Instruction Code					Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACCY
Bit Operat	tion Instructio	ns (cont)				· · · · · · · · · · · · · · · · · · ·	
SET1	CY	0100 0001		1	2	CY ← 1	1
CLR1	CY	0100 0000		1	2	CY ← 0	c
NOT1	CY	0100 0010		1	2	$CY \leftarrow \overline{CY}$	×
Call Retur	n Instructions						
CALL	laddr14	0010 1000	Low addr	3	9	(SP-1) (SP-2) ← PC + 3,	
		High addr				PC ← addr14, SP ← SP-2	
CALLF	laddr11	1001 0 ← fa		2	9	(SP-1) (SP-2) ← PC + 2, PC <sub>12-11</sub> ← 01, PC <sub>10-0</sub> ← laddr11, SP ← SP-2	
CALLT	[addr5]	111 ← ta →		1	12	$(SP-1)(SP-2) \leftarrow PC + 1, PC_{H} \leftarrow$ (addr5 + 1), PC <sub>L</sub> $\leftarrow$ (addr5), SP $\leftarrow$ SP-2	
RET		0101 0110		1	8	PC <sub>L</sub> ← (SP), PC <sub>H</sub> ← (SP + 1), SP ← SP + 2	
RETI		0101 0111		1	10	$\begin{array}{l} PC_{L} \leftarrow (SP), PC_{H} \leftarrow (SP+1), \\ PSW \leftarrow (SP+2), SP \leftarrow SP+3 \end{array}$	RRF
Stack Ope	eration Instruc	tions				· · · · · · · · · · · · · · · · · · ·	
PUSH	rp	0011 11P <sub>1</sub> P <sub>0</sub>		1	7	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L, SP \leftarrow SP-2$	
	PSW	0100 1001		1	3	$(SP-1) \leftarrow PSW, SP \leftarrow SP-1$	
POP	rp	0011 01P1P0		1	8	$rp_{L} \leftarrow (SP), rp_{H} \leftarrow (SP + 1), SP \leftarrow SP + 2$	
	PSW	0100 1000		1	4	PSW ← (SP), SP ← SP + 1	RRF
MOV	SP. #byte	0010 1011	1111 1100	3	5	SP ← byte	
		Data					
	SP. A	0001 0010	1111 1100	2	5	SP ← A	
	A. SP	0001 0000	1111 1100	2	4	A ← SP	
Unconditi	onal Branch II	nstructions					
BR	laddr14	0010 1100	Low addr	3	5	PC ← laddr14	
		High addr					
	rp	0000 0101	0100 1P2P10	2	5	PC <sub>H</sub> ← rp <sub>H</sub> , PC <sub>L</sub> ← rp <sub>L</sub>	
	\$addr14	0001 0100	jdisp	2	4	PC ← \$addr14	
Condition	al Branch Inst	ructions					
BC						· · ·	
BL	\$addr14	1000 0011	jdisp	2	4(2)	PC ← \$addr14 if CY = 1	
BNC BNL	\$addr14	1000 0010	jdisp	2	4(2)	PC ← \$addr14 if CY = 0	
BZ	\$addr14	1000 0001	jdisp	2	4(2)	PC ← \$addr14 if Z = 1	
BNZ	\$addr14	1000 0000	jdisp	2	4(2)	PC ← \$addr14 if Z = 0	

3f

# Table 28. Instruction Encodings (cont)

		Instruction Code					Flags
Mnemonic	Operand	B1/B3	B2/B4	Bytes	Clocks	Operation	ZACCY
Condition	al Branch Instruc	tions (cont)					
вт	saddr. bit, \$addr14		Saddr-offset	3	6(4)	PC ← \$addr 14 if (saddr. bit) = 1	
	sfr. bit, \$addr14	jdisp 0000 1000	1011 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	4	9(7)	PC ← \$addr14 if sfr. bit = 1	
		Sfr-offset	jdisp				
	A. bit, \$addr14	0000 0011 jdisp	1011 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7(5)	$PC \leftarrow \$addr14 \text{ if A. bit} = 1$	
	X. bit, \$addr14		1011 OP P P	3	7(5)	PC $\leftarrow$ \$addr14 if X. bit = 1	
	A. Dit, şaudi 14	0000 0011 jdisp	1011 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7(5)	PC — şadur 14 il X. bit — 1	
	PSW, bit, \$addr14	0000 0010 jdisp	1011 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7(5)	$PC \leftarrow $ \$addr14 if PSW. bit = 1	
BF	saddr. bit, \$addr14	0000 1000	1010 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	4	7(5)	PC ← \$addr14 if (saddr. bit) = 0	
		Saddr-offset	jdisp				
	sfr. bit, \$addr14	0000 1000	1010 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	4	9(7)	PC ← \$addr14 if sfr. bit = 0	
		Sfr-offset	jdisp				
	A. bit, \$addr14	0000 0011	1010 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7(5)	$PC \leftarrow $ \$addr14 if A. bit = 0	<u></u>
		jdisp					
	X. bit, \$addr14	0000 0011 jdisp	1010 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7(5)	$PC \leftarrow $ \$addr14 if X. bit = 0	
	PSW. bit, \$addr14	0000 0010	1010 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	7(5)	PC $\leftarrow$ \$addr14 if PSW. bit = 0	
		jdisp					
BTCLR	saddr. bit, \$addr14	A 1997 C 1997	1101 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	4	9(5)	PC ← \$addr14 if (saddr. bit) = 1 then reset (saddr. bit)	
		Saddr-offset	jdisp			themeset (saddr. bit)	
	sfr. bit, \$addr14	0000 1000	1101 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	4	13(7)	PC ← \$addr14 if sfr. bit = 1	
		Sfr-offset	jdisp			then reset sfr. bit	
	A. bit, \$addr14	0000 0011 jdisp	1101 1B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	9(5)	PC ← \$addr14 if A. bit = 1 then reset A. bit	
	X. bit, \$addr14	0000 0011	1101 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	9(5)	PC $\leftarrow$ \$addr14 if X. bit = 1	
		jdisp				then reset X. bit	
	PSW. bit, \$addr14	0000 0010 jdisp	1101 0B <sub>2</sub> B <sub>1</sub> B <sub>0</sub>	3	8(5)	PC ← \$addr14 if PSW. bit = 1 then reset PSW. bit	x
DBNZ	r2, \$addr14	0011 001R <sub>0</sub>	jdisp	2	5(3)	$r2 \leftarrow r2-1$ , then PC \leftarrow addr14 if $r2 = 0$	
	saddr, \$addr14	0011 1011	Saddr-offset	3	6(4)	saddr $\leftarrow$ saddr $-1$ , then PC $\leftarrow$ \$addr14	<b>N</b>
	cuudi, quudi i i	jdisp		Ū	0(1)	if saddr ≠ 0	
CPU Cont	rol Instructions						
MOV	WDMSR, #byte	0000 1001	0110 1101	4	12	WDMSR ← byte	
		Data	Data				
SEL	RBn	0000 0101	1010 10N <sub>1</sub> N <sub>0</sub>	2	2	RBS1-0 ← n n=0-3	
NOP		0000 0000		1	2	No operation	
EI		0100 1011		1	2	IE ← 1 (enable interrupt)	
DI		0100 1010		1	2	IE ← 0 (disable interrupt)	

# MODEM FUNCTION BLOCK FUNCTIONAL DESCRIPTION

For a general overview of the modem function block units, see Figure 1.

# Parallel I/O Port and C-RAM

**General.** The modem function block, ports A, B, and D are 8-bit general-purpose I/O ports. Port C is a 7-bit general-purpose I/O port. These ports are selectively set to be used as an input or output port by the internal program using three mode registers PTMR, PCMR, and PDMR.

Port D has a data bus function for transferring data to and from an external unit. The processor has an internal C-RAM used as a 16-byte buffer to transfer data to and from an external unit.

Port E is a one-bit input port and port F is a 3-bit output port. See table 29.

# Table 29. Parallel I/O Ports and C-RAM SFR Addresses and Descriptions

SFR Address FF28H FF29H	Description Ports A, B, TxD, and Rxd mode registers Port C mode register
FF29H	
	Port C mode register
FEALL	
FF2AH	Port D mode register
FF2CH	8-bit general-purpose I/O port
FF2DH	8-bit general-purpose I/O port
FF2EH	7-bit general-purpose I/O port
FF2FH	8-bit general-purpose I/O port
FF57H	1-bit general-purpose input port
FF5CH	3-bit general-purpose output port
FF90H	Memory used to transfer data to and from an external unit
	FF2FH FF57H FF5CH

**Functions.** Port A ( $PA_0$  to  $PA_7$ ): Port A is a generalpurpose I/O port consisting of an 8-bit register. Its SFR address is FF2CH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. Bits 4 and 5 of the PTMR (PTMR<sub>4</sub> and PTMR<sub>5</sub>) determines whether each of two 4-bit groups are input or output.

Port B (PB<sub>0</sub> to PB<sub>7</sub>): Port B is a general-purpose I/O port consisting of an 8-bit register. Its SFR address is FF2DH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. Bits 0 through 3 of the PTMR (PTMR<sub>0</sub> through PTMR<sub>3</sub>) determines whether each of three 2-bit groups are input or output.

Port C (PC<sub>0</sub> to PC<sub>6</sub>): Port C is a general-purpose I/O port when PCMR bit 7 = 0 and consists of a 7-bit register. Its SFR address is FF2EH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. I/O is selectable on a bit basis as a general-purpose I/O port. It is determined by the seven bits in the PCMR register (bits 0 through 6).

Port C functions as bus control when PCMR bit 7 = 1. In this mode, the port inputs C-RAM addresses and Read/ Write signals from the host computer. See table 30.

#### Table 30. Port C Functions

Pin Symbol as a Port	Pin Symbol as a Bus	Function as a Bus
PC <sub>0</sub> -PC <sub>3</sub>	A <sub>0</sub> -A <sub>3</sub>	C-RAM address input
PC <sub>4</sub>	CS	Chip select input
PC <sub>5</sub>	RD	Read strobe input from host computer
PC <sub>6</sub>	WR	Write strobe input from host computer

Port D (PD<sub>0</sub> to PD<sub>7</sub>): Port D is a general-purpose I/O when PCMR bit 7 = 0 and consists of an 8-bit register. Its SFR address is FF2FH. It is used as an input port when the processor is reset and 00H is the initial value of the internal buffer. I/O is selectable on a bit basis as a general-purpose I/O port. It is determined by eight bits (PDMR bit 0 through PDMR bit 7) in the PDMR register. See table 33.

Port D functions as a data bus when PCMR bit 7 = 1. In this mode, port C is used as an address and control bus for an 16-byte data bus of C-RAM and its address is specified by A<sub>0</sub> through A<sub>3</sub> of port C.

Ports A through D are all selected as input ports when the processor is initialized or reset. The ports when selected as input or output ports, can be either written or read. When used as an output port, the following applies:

- Write GPP data will be written to the external port.
- Read the most recent data written to the port from the GPP will be read back to the GPP.

When used as an input port, the following applies:

- Write GPP data will be written to the external port.
- Read the external data that is input to the port is read into the GPP.

Port E (PE): Port E is a general-purpose input port consisting of a 1-bit register. Its SFR address is FF57H. The input value can be read from bit 0 of the G-bus. The remaining bits 1 through 7, contain 0's. No data can be written to port E. Port F ( $PF_0$  to  $PF_2$ ): Port F is a general-purpose output port consisting of a 3-bit register. Its SFR address is FF5CH. The internal register is set as 0H when the processor is reset.

Bits 0 through 2 of the G-bus are output bits. The port can also be read. Bits 3 through 7 contain 0's.

Port Mode Register (PTMR): The PTMR consists of an 8-bit register. It selects the mode of ports A and B and the RxD and TxD pins. Its address is FF28H and is 3FH when the processor is initialized and reset. See table 31.

PTMR	Value	Function
Bit 7	0	RxD is an output port and TxD is an input port
	1	RxD and TxD are not used as a port
Bit 6		Notused
Bit 5	0	$PA_4$ to $PA_7$ (high-order four bits) are output ports
	1	$PA_4$ to $PA_7$ (high-order four bits) are input ports
Bit 4	0	$PA_0$ to $PA_3$ (low-order four bits) are output ports
	1	$PA_0$ to $PA_3$ (low-order four bits) are input ports
Bit 3	0	$PB_7$ and $PB_6$ are output ports
	1	$PB_7$ and $PB_6$ are input ports
Bit 2	0	$PB_5$ and $PB_4$ are output ports
	1	$PB_5$ and $PB_4$ are input ports
Bit 1	0	$PB_3$ and $PB_2$ are output ports
	1	$PB_3$ and $PB_2$ are input ports
Bit 0	0	$PB_1$ and $PB_0$ are output ports
	1	$PB_1$ and $PB_0$ are input ports

## Table 31. PTMR Functions

Port C Mode Register (PCMR): The PCMR consists of an 8-bit register. Its address is F29H and is 7FH when the processor is reset. See table 32.

#### Table 32. PCMR Functions

PCMR	Value	Function
Bit 7	0	Ports C and D are set as a port
	1	Ports C and D are set as a bus
Bit n n = 0–6	0	PCn is an output port (valid when PCMR bit $7 = 0$ )
	1	PCn is an input port (valid when PCMR bit $7 = 0$ )

Port D Mode Register (PDMR): The PDMR consists of an 8-bit register. It selects port D in the input or output mode. Its SFR address is FF29H and is FFH when the processor is reset. See table 33.

PDMR	Value	Function
Bit n n = 0-7	0	PDn is an output port (valid when PCMR bit $7 = 0$ )
	1	PDn is an input port (valid when PCMR bit $7 = 0$ )

Control RAM (C-RAM): C-RAM is a 16-byte by 8-bit memory. It is mapped as SFR addresses FF90H through FF9FH. Table 34 shows the relationship between C-RAM and SFR addresses, when  $PC_0$  to  $PC_3$  of port C are used as an address bus.

#### Table 34. C-RAM SFR Address Mapping

	Externa	ess (PC <sub>3</sub> -PC <sub>0</sub> )			
A3	A2	A1	A0	(HEX)	SFR Address
0	0	0	0	(0H)	FF90H
0	0	0	1	(1H)	FF91H
	2				2
1	1	1	0	(EH)	FF9EH
1	1	1	1	(FH)	FF9FH
1	1	1	1	(FH)	FF9FH

Addresses 7H and FH (C-RAM memory external addresses) store information indicating the C-RAM status. 7H indicates the status of 0H to 6H and FH indicates the status of 8H to EH. See table 35.

#### Table 35. C-RAM Status Functions

7H Memory Bit	Function	FH Memory Bit	Function	
Bit 0	0H memory status	Bit 0	8H memory status	
Bit 1	1H memory status	Bit 1	9H memory status	
2	2	2	2	
Bit 6	6H memory status	Bit 6	EH memory status	
Bit 7	0	Bit 7	0	

The state of a memory status bit, indicates the following:

- 0 = No write or read request is issued by the  $\mu$ PD77810.
- 1 = A write or read request is issued by the  $\mu$ PD77810.

Each status bit is set to 1 by a GPP transfer instruction, but cannot be set to 0 by a GPP transfer instruction. When an external host computer accesses 0H to 6H and 8H to EH, the corresponding status bit is set to 0. All bits are set to 0 when the processor is reset.

A read access to the C-RAM can be performed by the GPP and an external host computer simultaneously, but simultaneous write access is denied.

# Scrambler (SCR) and Descrambler (DSC)

Both the scrambler (SCR) and descrambler (DSC) consist of a polynomial counter, a protection circuit, and an SCRMR used to set the mode. Registers SCR and DSC are one-bit registers corresponding to the LSB of the data bus. They also have a 4-bit SCRM register and 3-bit DSCM register as a control register. See table 36.

Table 36.	Scrambler and Descrambler SFR Addesses
	and Descriptions

Unit	SFR Address	Description
SCRMR	FF40H	Mode register
SCR	FF41H	Scrambler port
DSC	FF42H	Descrambler port
SCRM	FF65H	Scrambler control register
DSCM	FF66H	Descrambler control register

**Mode Register (SCRMR).** The SCRMR is an 8-bit register. Each bit (bit 7 = MSB and bit 0 = LSB) specifies the multiplexer mode as shown in Figures 15 and 16. Bits 7 through 2 are shared by the SCR and DSC. Bit 1 is used only by DSC and bit 0 is used only by the SCR. Table 37 shows the relationship between the SCRMR bit patterns and CCITT V series recommendations.

#### Table 37. SCRMR Functions

CCITT	Bits							Generating	
Recommendation	7	6	5	4	3	2	1	0	Function
V.22, V.22bis	0	0	0	0	0	0	_	-	1 + X <sup>-14</sup> + X <sup>-17</sup> (Note 1)
V.27	1	1	1	0	1	0	-	-	1 + X <sup>-6</sup> + X <sup>-7</sup> (Note 2)
V.27bis, V.27ter	1	1	1	1	1	0	_	-	1 + X <sup>-6</sup> + X <sup>-7</sup> (Note 3)
V.29	1			_	1	1	0	0	$1 + X^{-18} + X^{-23}$
V.26/V.32 call	1	-	-	-	1	1	1	0	$\begin{array}{rl} 1 + X^{-18} + X^{-23} & : & SCR \\ 1 + X^{-5} + X^{-23} & : & DSC \end{array}$
V.26/V.32 answer	1	-	-	-	1	1	0	1	1 + X <sup>-5</sup> + X <sup>-23</sup> : SCR 1 + X <sup>-18</sup> + X <sup>-23</sup> : DSC

Notes:

- The processor has a protection circuit (conforming to Recommendation V.22) that reverses the next scrambler input, when 1 is output continuously to the scrambler 64 times.
- (2) The processor has a protection circuit (conforming to Recommendation V.27) that protects repeated patterns of 1, 2, 3, 4, 6, 9, and 12 in bits 2 through 6. Example of 45 bits of transmitted bit strings follows:

$$P(x) = \sum_{i=0}^{32} a(i) x^{i}$$

Where 
$$a(i) = 0$$
 or 1

a(i) = a(i + 9) or a(i + 12)

Bit data is inverted before transmission.

(3) The processor has a protection circuit (conforming to V.27bis and V.27ter Recommendations) that protects repeat patterns of 1, 2, 3, 4, 6, 8, 9, and 12 in bits 2 through 6.

**Control Registers (SCRM and DSCM).** Table 38 shows the functions of the 4-bit SCRM and the 3-bit DSCM.

Bit	Name	Function
4-Bit	SCRM Functio	ns
3	SCRM.INT	Initial data loading (when the bit changes from 0 to 1)
2	SCRM.CLR	Scrambler clear (when the bit is 1)
1	SCRM.STT	Scrambler protection circuit start (when the bit changes from 0 to 1)
0	SCRM.RST	Scrambler protection circuit reset (when the bit is 1)
3-Bit	DSCM Functio	ns
2 DSCM.CLR Desc		Descrambler clear (when the bit is 1)
1	DSCM.STT	Descrambler protection circuit start (when the bit changes from 0 to 1)
0	DSCM.RST	Descrambler protection circuit reset (when the bit is 1)

# T<sub>X</sub>PLL and R<sub>X</sub>PLL


The transmitting phase-locked loop ( $T_XPLL$ ) and the receiving phase-locked loop ( $R_XPLL$ ) consist of a group of counters, including some that are only partially resettable, a preset controller, and a PLL mode register (PLLMR) to set the mode. See Figure 17. The  $T_XPLL$  adjusts the phase to the external bit rate clock.  $R_XPLL$  adjusts it to the phase detected internally. The A/D and D/A precisions (bit length) are set by the SR register (see DSP internal functions) and DAMR register (see A/D and D/A interface) in DSP.

Table 39 lists the clocks used by T<sub>X</sub>PLL and R<sub>X</sub>PLL.

Table 39. T<sub>x</sub>PLL and R<sub>x</sub>PLL Clocks

Pin Symbol	Clock Function
ADST	A/D sampling clock
ADCK	A/D data serial clock
RT	Received data bit rate clock (1 in asynchronous mode)
RBAUD	Received data baud rate clock
DALD	D/A data load strobe clock
DACK	D/A data serial clock
STINT	Transmited data bit rate clock (1 in asynchronous mode)
SBAUD	Transmitted data baud rate clock
ST16	16-time clock of transmitted bit rate used in ASC block
RT16	16-time clock of received bit rate used in SAC block

#### Figure 15. SCR Block Diagram



**T<sub>X</sub>PLL.** T<sub>X</sub>PLL is a PLL whose theory of operation is based on a frequency divider with an adjustable ratio. The incrementer (INCR) shown in Figure 18 is incremented by one at an input clock rate of 5.5296 MHz. When INCR reaches the number 6 it inputs either 0, 1, or 2 as determined by the 2-bit FLIP/FLOP (TF0 and TF1). Table 40 shows the TF0 and TF1 values.

	Table 40.	TF0/RF0	and TF1/	RF1 Values
--	-----------	---------	----------	------------

TF0/RF0	TF1/RF1	Data to be Loaded in INCR
0	0	1 (1/6)
1	0	2 (1/5)
0	1	0 (1/7)
1	1	Inhibited


In Figure 18, CMP is a phase comparator that outputs the phase of STEXT or RT at the rising edge of SBAUD. CNT is an incremental/decremental counter. It is incremented or decremented by one according to the CMP output. When CMP reaches +3 or more, it issues a TF0 set signal; when -3 or less, it issues a TF1 set signal. TF0 and TF1 are updated every time an SBAUD is generated. TF0 and TF1 select the multiplexer output and change the timing for the INCR division ratio to 2400 Hz/9600 Hz, selectable by PLLMR.

At the rising edge of STINT, an interrupt signal IST is output.

**R<sub>X</sub>PLL.** R<sub>X</sub>PLL is a PLL whose theory of operation is based on a frequency divider with an adjustable ratio.



#### Figure 16. DSC Block Diagram



In Figure 19, INCR is an incrementer that is incremented by an input clock rate of 5.5296 MHz. When INCR reaches the number 6, it inputs 0, 1, or 2 at the next increment. Data to be loaded is determined by the 2-bit FLIP/FLOP (RF0 and RF1). Table 40 shows the RF0 and RF1 values.

RF0 and RF1 are set or reset with a DSP instruction (write instruction to the SR register). These bits select the multiplexer output and change the timing for the INCR division ratio to 2400 Hz/9600 Hz, selectable by PLLMR. At the rising edge of RTINT, an interrupt signal IRT is output.

**Mode Registers.** Table 41 shows the PLLMR1, PLLMR2, and BAUDSR register SFR addresses.

Table 41. PLLMR1, PLLMR2, and BAUDSR Register SFR Addresses

Unit	SFR Address	Description
PLLMR1	FF44H	PLL mode register 1 (8 bits)
PLLMR2	FF7EH	PLL mode register 2 (8 bits)
BAUDSR	FF45H (low-order 2 bits)	SBAUD and RBAUD status register (2 bits)

Mode Register PLLMR1: The PLLMR1 mode register is an 8-bit register. Each bit (bit 0 = LSB) specifies the multiplexer mode. PLLMR1 specifies whether the SBAUD and RBAUD pins are used as a baud rate clock output pin or input port (PG<sub>0</sub> and PG<sub>1</sub>). PLLMR1 also performs as an input register when the pins are used as input ports.

Bit 7 (MSB) of the PLLMR1 controls TF0 and TF1 of  $T_X$ PLL and bit 6 controls RF0 and RF1 of  $R_X$ PLL. Bits 5 and 4 specify the clock source of the transmitting PLL and bit 3 specifies the mode of the SBAUD and RBAUD pins. Bits 1 and 0 enables the SBAUD and RBAUD pins, when the pins are used as input ports. Figure 17 shows the PLLMR1 functions.

The PLLMR1 register uses the SFR address of FF44H. PLLMR1 bits 2 through 7 are set to 0, and bits 0 and 1 are set to an undefined value when the processor is reset.

When PLLMR1 is read immediately after it is written an incorrect value may occur in bits 6 and 7.

# Figure 17. PLLMR1 Functions

PLLMR1	
Bit 7	TFO and TF1 Update Cycle
0	2400 Hz
1	9600 Hz
PLLMR1	
Bit 6	RF0 and RF1 Update Cycle
0	2400 Hz
1	9600 Hz
PLLMR1	
Bit 3	SBAUD and RBAUD Pin Mode
0	Input Port
1	Baud Rate Clock Output
r	
PLLMR1	
Bit	Function
1	SBAUD Pin Input Bit
0	RBAUD Pin Input Bit

PLL	.MR1		
E	Bit	Transmitter Clock	
5	4		
0	0	Internal Clock (STINT) (Self Run)	
0	1	External Clock (STEXT)	
1	0	Slave Clock (RT)	
1	1	Inhibited	

Note:

(1) A Frequency Rate of 2400 Hz cannot be used for the update cycle clock in phase control of the Tx PLL.

Mode Register PLLMR2: The PLLMR2 mode register is an 8-bit register. Each bit selects a multiplexer mode. The high-order four bits of PLLMR2 select the transmit (T<sub>x</sub>PLL) clock rate and the low-order four bits select the receive ( $R_x$ PLL) clock rate.

Table 42 lists the PLLMR2 functions. The PLLMR2 register has an SFR address of FF7EH. The SFR address is 33H when the processor is reset.

SBAUD and RBAUD Status Register BAUDSR: The BAUDSR is a 2-bit read-only register that indicates the SBAUD and RBAUD status. Bit 1 indicates the SBAUD status and bit 0 indicates the RBAUD status 1 or 0.

The BAUDSR register has an SFR address of FF45H. The SFR address is set as 0H when the processor is reset. In read mode, bits 2 through 7 output 0s.



#### Table 42. PLLMR2 Functions

	Bits						Bits						
7	6	5	4	SBAUD (Hz)	STINT (Hz)	ST 16 (Hz)	3	2	1	0	RBAUD (Hz)	RT (Hz)	RT 16 (Hz)
0	0	0	0	300	300	4800	0	0	0	0	300	300	4800
0	1	0	0	600	600	9600	0	1	0	0	600	600	9600
0	0	0	1	600	1200	19200	0	0	0	1	600	1200	19200
0	0	1	1	600	2400	38400	0	0	1	1	600	2400	38400
0	0	1	0	1200	1200	19200	0	0	1	0	1200	1200	19200
0	1	1	0	1200	2400	38400	0	1	1	0	1200	2400	38400
0	1	1	1	1600	4800	76800	0	1	1	1 :	1600	4800	76800
1	0	0	0	2400	2400	38400	1	0	0	0	2400	2400	38400
1	0	0	1	2400	4800	76800	1	0	0	1	<b>2400</b>	4800	76800
1	0	1	1	2400	9600	153600	1	0	1	1	2400	9600	153600
1	0	1	0	2400	7200	115200	1	0	1	0	2400	7200	115200
1	1	1	0	2400	14400	230400	1	1	1	0	2400	14400	230400
1	1	1	1	2400	19200	307200	1	1	1	1	2400	19200	307200

#### Note:

(1) There is a possibility that erroneous data could occur if the GPP is allowed to write and read data to the PLLMR2 simultaneously.

#### ASC, SAC, and UART

This circuit provides a serial interface asynchronously with the DTE. The circuit consists of an asynchronous-tosynchronous converter (ASC), and synchronous-toasynchronous converter (SAC), and a universal asynchronous receiver transmitter (UART) (URTI for input and URTO for output).

The mode of the ASC and SAC is selected by the ASMR mode register. In synchronous mode, the serial clock is RT and ST. The mode and control of UART is selected by the URTMR mode register and its status is retained in the URTSR register.

This circuit is invalid when PTMR bit 7 = 0. The  $R_XD$  pin is used a an output port and the  $T_XD$  pin is used a an input port. The LSB of SACR is input to  $R_XD$  and  $T_XD$  outputs data to the MSB of ASCR.

Table 43 lists the SFR addresses of the ASC, SAC, and UART register. Figure 20 shows the block diagram of the ASC, SAC, and UART.

#### Table 43. ASC, SAC, UART Register SFR Addresses


SFR Address	Description
FF49H	Asynchronous/synchronous mode register
FF4AH (low-order 7 bits)	UART mode register
FF4BH (low-order 4 bits)	UART status register
FF4CH	ASC register
FF4DH	SAC register
FF3EH	URO register
FF3FH	URI register
	FF49H FF4AH (low-order 7 bits) FF4BH (low-order 4 bits) FF4CH FF4DH FF3EH

The asynchronous/synchronous mode register (ASMR) is an 8-bit register. It inputs ASC serial data and URTI serial data, selects the  $R_XD$  pin output signal, selects the character length and signaling rate range, sets a loop from  $R_XD$  to  $T_XD$ , and selects aynchronous or synchronous mode. The register contains 00H when the processor is reset. Figure 21 lists the ASMR functions.



μPD77810

Figure 18. T<sub>X</sub>PLL Block Diagram



3f

# μPD77810



# Figure 19. R<sub>X</sub>PLL Block Diagram







Figure 20. ASC, SAC, UART Block Diagram



**ASC.** The asynchronous-to-synchronous converter (ASC) converts a start-stop signal that is being input to the  $T_XD$  pin to a bit string, which is synchronous to the transmit clock ST of the modem. If the rate of the input signal is high (1% or 2.3%), it deletes the stop bit. ASC also has a break character detection function. When a break character is

detected, it generates break signals for 2M + 3 bits (M indicates the character length including the start and stop bits). ASC has an 8-bit ASCR output register that can output data to the G-bus. ASCR inputs data converted from asynchronous to synchronous from the MSB. When data is processed bit by bit, the ASCR MSB has valid data. Figure 22 provides a diagram of the ASC break signal.

3f



# Figure 21. ASMR Functions

ASMR	
Bit 7	ASC Serial Input
0	T <sub>X</sub> D pin
1	URTO output

ASMR	
Bit 5	R <sub>x</sub> D Pin Output
0	SAC output
1	URTO output

ASMR		
Bit 4	Bit 3	Character Length M (1)
0	0	8
0	1	9
1	0	10
1	1	11

	Ľ
ACMD	ľ
ASIMIN	L

the second se	
Bit 2	Signaling Rate Range
0	Basic
1	Expanded

# Notes:

(1) Includes Start and Stop Bits

(2) RT and STINT Pins = 1

(3) R<sub>X</sub>D Outputs all 1s


ASMR	
Bit 6	ASC Control
0	Input disable
1	Input enable

ASMR	
Bit 1	Loop to $R_X D$ to $T_X D$
0	No loop
1	Loop (3)

ASMR	


Bit O	Asynchronous/Synchronous
0	Asynchronous (2)
1 -	Synchronous (2)

# Figure 22. ASC Break Signal Diagram



**SAC.** The synchronous-to-asynchronous converter (SAC) inserts a stop bit if it is deleted in a circuit that outputs a bit string, which is synchronous to the RT receive clock from the  $R_XD$  pin as a start-stop signal. The width of the stop bit to be inserted is shorter than the original stop bit by 1/8 (1/4 in extension mode) and is retained until conversion ends.

If two null codes with a deleted stop bit are continuous (start bit length = 2M - 2 bits), they must be distinguished from a break signal (start bit length = 2M + 3 bits or more). SAC has an 8-bit input register than can input data from the G-bus. SAC converts data from the LSB of SACR. Figure 23 shows a diagram of the SAC stop bit insertion.



#### Figure 23. SAC Stop Bit Insertion



**UART.** The universal asynchronous receiver transmitter (UART) consists of a URTI serial input and URTO output. URTI extracts a character from the start-stop data, deletes the start, stop, and parity bits, and inputs only data to the 8-bit URI register. URTI also performs parity checking if specified. URTO adds the start, stop, and parity bits to URO data and outputs it serially.

The UART mode register (URTMR) is an 8-bit register. The UART functions are shown in Figure 24. ASC and SAC are independent of the UART.

The UART status register (URTSR) is a 4-bit register. All the UART bits are cleared when its status is output to the G-bus. The URTSR functions are shown in Figure 25.

# Figure 24. URTMR Functions

URTMR	]	Γ	URTMR	]
Bit 7	URTI Serial Input	F	Bit 5	URTO Control
0	T <sub>x</sub> D pin	Γ	0	Serial output disable
1	SAC output	Γ	1	Serial output enable
	•••••••••••••••••••••••••••••••••••••••	Recei		
URTMR		RTMR		
Bit 6	Break Signal	В	Sit 2	Parity
0	Not sent	· ·	-	No check/generate
1	Sent (continuously)		0	Odd
			1	Even
	_			
URTMR				
Bit 4	URTI Control			
0	Serial input disable			
1	Serial input enable			
URTMR	]	Г	URTMR	]
Bit1	Data Length (1)	Γ	Bit 0	Stop Bit Length
0	7	Γ	0	1
1	8	Γ	1	2
0	7		0	1

#### Figure 25. URTSR Functions

URTSR		Γ	URTSR	
Bit 3	Parity Error		Bit 2	Framing Error
0	No parity error		0	No framing error
1	Parity error		1	Framing error
		L		
URTSR			URTSR	
URTSR Bit 1	Overrun Error		URTSR Bit0	Break Signal
URTSR Bit 1 0	Overrun Error No overrun error	- 		Break Signal No break signal

#### Notes:

- (1) If data is input to the URTI serially or a break signal is detected, an interrupt request (IIU) is issued. URTSR data must be checked every time an IIU is issued. If data is output to the URTO serially, an interrupt signal IOU is issued.
- (2) The URTSR determines that a break signal is issued when two or more continous characters (excluding the start, stop, and parity bits) are 0.

#### A/D and D/A Interface

This circuit interfaces the A/D and D/A converters. It consists of a variable-length serial I/O and FIFO, a mode register used to reset the mode, and a DAMR. The A/D serial input signal ADIN inputs DSP ADSI.

The circuit uses the ADST pin to output the A/D conversion start strobe and uses the ADIN pin to input A/D data serially. The circuit also uses the ADCK pin for the A/D conversion serial clock. The circuit inputs data from the ADIN pin in synchronization with the rising edge of ADCK. The DALD pin is used to output a D/A conversion load strobe signal. The circuit outputs data from the DACT pin in synchronization with the DACK D/A conversion serial clock.

Serial data is input or output from the MSB. The data length is selectable between 8 or 16 bits. Table 44 lists the A/D and D/A SFR addresses

#### Table 44. A/D and D/A SFR Addresses

Description
Description
A/D and D/A mode register
FIFO read address
FIFO write address
FIFO

D/A Mode Register (DAMR). The DAMR is a 6-bit register. It controls the FIFO read address and selects the A/D and D/A previous bit length and sampling cycle. Its SFR address is FF4EH which corresponds to the low-order six bits of the G-bus. DAMR changes the width of the serial enable signal ADST or DALD, depending on the A/D bit length and the duty of the ADST signal. However, the data width for actual processing is selected by the SR register (SIC bit) of the DSP. DAMR bit 4 and SIC bits must be identical. Figure 26 shows the DAMR functions.



#### Figure 26. DAMR Functions

DAMR Bit 5	FFRA Control
. 0	Data is not output from FIFO
1.	FFRA changes depending on FIFO read

DAMR Bit 4	A/D Precision
0	16
1	. 8

[	DAMR Bit		A/D, D/A Sampling Frequency
2	1	0	AD, D/A Sampling Flequency
0	0	0	9.6 kHz
0	0	1	19.2 kHz
0	1	0	38.4 kHz
0	1	1	Inhibited
1	0	0	14.4 kHz
1	0	1	28.8 kHz
1	1	0	7.2 kHz
1	1	1	Inhibited

#### Notes:

 There is a possibility that erroneous data could be read in bits 0, 1, and 2 if the GPP reads DMAR immediately after it is written. (2) The DAOT pin outputs on F when DAMR bit 5 is 0.

(3) Writes to the FFRA are inhibited when DAMR bit 5 is 1.

FIFO. FIFO is an eight-level stack memory. When data is read from the FIFO and output to an external unit by the DASO, the next data is read. If data is read from the level 4 of the FIFO or all the data is read from the FIFO (write address = read address), an interrupt request from the FIFO is issued. The write address is selected by FFWA and the read address by FFRA. Both FFWA and FFRA are three-bit registers. The FIFO SFR address is FF54H (low-order eight bits) and FF55H (high-order eight bits). FFRA and FFWA have the same address of FF4FH. FFRA corresponds to bits 6, 5, and 4 of the G-bus and FFWA corresponds to bits 2, 1, and 0.

# NEC

When the D/A precision is eight bits, data is written into the FIFO by an instruction to write in the low-order eight bits (MOV FIFO, xx). When it is 16 bits, data is written into the FIFO by an instruction to write in the high-order 8 bits (MOV FIFO + 1, xx). When a 16-bit transfer instruction (MOVW FIFO, xx) is executed, data is written in the low-order eight bits and then in the high-order eight bits. When FIFO data (FF54H, FF55H) is read to the G-bus, the data is also immediately read from the G-bus. The operation does not affect FFWA and FFRA. Note that data is stored in a buffer before it is written into FIFO and data in the buffer is read when the G-bus is read. Also, at FIFO levels 2 and 3 immediately after DAMR bit 5 is changed from 0 to 1, a 1 is read from the FIFO.

Refer to timing waveforms for the A/D serial input and D/A serial output timing.

# Serial Interface [SI1, SO1, S1SR]

**General.** The serial input port 1 (SI1) and serial output port 1 (SO1) are 16-bit serial I/O interfaces. The serial interface has an internal status register (S1SR) used to indicate the status of the SI1 and SO1 interfaces.

Both the SI1 and SO1 consist of a four-bit counter, a 16-bit shift register, and a 16-bit register buffer. The S1SR consists of a two-bit register.

Table 45 lists the serial interface SFR addresses.

Table 45. Serial Internace SFR Addresses	Table 45.	Serial Interface SFR Addresses	5
--	-----------	--------------------------------	---

Unit	SFR Address	Description
S1SR	FF56H, (2 bits)	Status register
SI1	FF58, FF59H	Serial input port 1
SO1	FF5A, FF5BH	Serial output port 1

Interface Functions. The S1SR indicates the S11 and SO serial interface status. It consists of two bits, and is set to 0H when the processor is reset.

Table 46 lists the S1SR functions. The SFR address is FF56H.

Table 46. S	S1SR
-------------	------

S1SR	Value	Functions
Bit 0	1	Data was input to SI1
Bit 1	1	SO1 buffer is full

SI1: SI1 is a 16-bit serial input interface. It is comprised of a 16-bit shift register, an SI1 register (buffer), and a 4-bit counter. The SFR address of the SI1 register is FF58H (low-order eight bits) and FF59H (high-order eight bits). The SFR address is undefined when the processor is reset. SI1 counts 16 bits of serial input data at the rising edge of S1CK and inputs them to the shift register when the SI1EN pin goes active. After the 16 bits of serial data are input, the register resets the counter with a carry and transfers the contents of the shift register to the SI1 register.

This sets S1SR bit 0 to 1 and issues an SI1 interrupt. A read signal then allows the contents of the SI1 register to be output to the G-bus. At this instant of time, data at FF59H (high-order eight bits) is read and S1SR bit 0 goes to 0. This completes the execution of the serial input.

To read SI1 data, the SFR address FF58H (low-order eight bits) must be read first and then SFR address FF59H (high-order eight bits). When S1SR0 is 0, serial input is disabled, so the same data will be read repeatedly from SI1.


SO1: SO1 is a 16-bit serial output interface. It consists of a 16-bit shift register, an SO1 register (buffer), and a 4-bit counter. The SFR address of the SO1 register is FF5AH (low-order eight bits) and FF5BH (high-order eight bits). The SFR address is undefined when the processor is reset. SO1 writes serial output data from the G-bus (SO1 register) by a Write signal generated from the G-bus interface. When data is written in the high-order eight bits (FF5BH), S1SR bit 1 (SO1 buffer full) is set to 1. SO1 register data is transferred to the shift register when it is not in the output mode and S1SR bit 1 (SO1 buffer full) is set to 0. When data is input to the shift register, SO1 automatically outputs serial output request signal SO1RQ from the SO1RQ pin, using S1CK as a serial clock. When the SO1EN pin goes active, SO1 outputs 16 bits of serial data from the SO1 pin at the falling edge of the S1CK serial clock. SO1 stores output data in the buffer before transferring it to the shift register. It stores the next data in the buffer when the buffer becomes free. The buffer status is checked by the S1SR register and SO1 can output bytes of serial data continuously.




To write serial output data to the SO1 register, the low-order eight bits must be written first and then the high-order eight bits. Data is then transferred to the shift register.

When S1SR bit 1 is a 1, the write operation is disabled. Consequently, in this type of occurrence, the address is rewritten. Figure 27 shows the SI1 timing diagram and Figure 28 shows the SO1 timing diagram.









## General-Purpose Timer and Watch Dog Timer [TMMR, TMRA, TMRB, WDMSR, WDTMR]

**General.** TMRA is a general-purpose timer consisting of an 8-bit decrement counter. TMRB is an interval timer consisting of an 8-bit decrement counter. TMMR is a control register for TMRA and TMRB.

WDTMR is an 8-bit watch dog timer that monitors software hangup. If the specified time is expired, it issues a nonmaskable interrupt (MNIWD) to GPP. WDMSR is a register used to specify the mode of WDTMR. Table 47 lists the timer SFR addresses.

#### Table 47. Timer SFR Addresses

Unit	SFR Address	Description
TMMR	FF5DH	General-purpose timer control register
TMRA	FF5EH	8-bit general-purpose timer

**Functions.** General-Purpose Timer Control Register (TMMR): TMMR is a 5-bit register used to control the TMRA general-purpose timer and the TMRB interval timer. TMMR bit 0 specifies the TMRA operation; bits 4 through 6 specify the TMRB interval clock; and bit 7 specifies the TMRB initialization.

When TMMR bit 0 is changed from 0 to 1, TMMR loads the data stored in the buffer into TMRA and decrements it at the rising edge of the timer clock (230.4 kHz). When the counter value reaches 0, TMMR sets bit 0 to 0 and issues an interrupt signal to stop the counter.

When bit 7 is changed from 0 to 1, TMMR clears TMRB and increments the counter at the rising edge of the timer clock (921.6 kHz, 460.8 kHz, 230.4 kHz, or 115.2 kHz). If the counter overflows, TMMR issues an interrupt signal. Bit 7 is cleared to 0 at the same time the timer starts operation. The TMMR initial value and reset value is 00H.

The TMMR SFR address is FF5DH. In TMMR read mode, a 0 is output to G-bus unassigned bits 3 through 7. Table 48 shows the TMMR functions.

TMMR	Name	Contents			Initial Value	
Bit 7	TBI	Wh	When bit 7 is 1, TMRB is initialized			0
Bits 6-4	TBS	ТМ	TMRB interval timer clock selection			000
			Bits			
		6	5	4	<b>Clock Frequency</b>	
		0	0	0	921.6 kHz	
		0	1	1	460.8 kHz	
		1	0	1	230.4 kHz	
		1	1	1	115.2 kHz	
Bits 3-1		Not used (0 is output if read)				

TMMR Functions

Table 48.

Bit 0

TAE

General-Purpose Timer (TMRA): TMRA consists of a buffer register and a counter. The TMRA SFR address is FF5EH. Buffer register TMRA is set to FFH when reset, however other values can be written to the buffer. A value of 0 may cause the TMRA to malfunction.

When bit 0 is 1, TMRA is enabled

When TMRA is enabled by the TAE = 1, data from the buffer register is loaded to the counter, which decrements at a 230.4 kHz (4.34  $\mu$ s) frequency rate generated by T<sub>X</sub>PLL. When the counter is decremented to 0, TMRA issues a timer interrupt signal IAT, sets the TAE bit to 0, and stops the counter. When TMRA is read by the GPP, the counter value is output if the counter is in the operation mode. If the counter is not in the operation mode, the buffer register value is output.

Interval Timer (TMRB): TMRB consists of an interval timer clock selector and a counter. The counter is reset to 00H. When TMMR bit 7 (initialization signal TBI) is 1, TMRB clears the counter and decrements it at the frequency selected by the TBS (interval timer clock selection bit) of TMMR bits 6 through 4. Four interval times are available: 0.28 ms, 0.55 ms, 1.1 ms, and 2.2 ms.

If the counter overflows, TMRB issues a timer interrupt signal IBT. The TMRB counter value cannot be read by the GPP.

Watch Dog Timer Control Register (WDMSR): The WDMSR is an 8-bit register used to control the watch dog timer (WDTMR). Its SFR address is FF6DH. It is set to 00H when reset and the watch dog timer stops. WDMSR bit 0 and WDMSR bit 1 specify the WDTMR interval time (ITV0 and ITV1). WDMSR bit 7 enables the WDTMR and WDMSR bit 2 through WDMSR bit 6 (five bits) are not defined, but when read 0 is output to the G-bus.

٥



Table 49 shows the WDMSR SFR address. Figure 29 shows the WDMSR functions.

#### Table 49. WDMSR SFR Address


Unit	SFR Address	Description
WDMSR	FF6DH	Watch dog timer control register

Watch Dog Timer Counter Register (WDTMR): The WDTMR monitors software hangup. If the time, specified by WDMSR expires, WDTMR issues a non-maskable interrupt signal (MNIWD). WDTMR consists of an 8-bit increment counter and a decoder. WDTMR is set to 00H when


#### Figure 29. WDMSR Functions

initialized or reset. WDTMR is enabled by WDR = 1 (operation enable signal) of WDMSR, and starts incrementing at the clock rate of 75 Hz. The decoder decodes a carry from bits 6 through 8 of the counter. The internal signal ITV bit 0/ ITV bit 1 which is output from WDMSR, selects the interval time, and issues a non-maskable signal (NMIWD). Next, the increment counter is reset by NMIWD and starts incrementing again at 75 Hz. The watch dog timer has no address and cannot be read and written.

WDTMR is reset and starts counting every time data is written into the WDMSR. Figure 30 shows the 8-bit increment counter and decoder.



# Figure 30. WDTMR 8-Bit Increment Counter and Decoder



3f

# **DSP Interface**

**General.** The DSP interface consists of an INTDSP register that issues an interrupt and reset to the DSP, a data register (DR) that inputs and outputs data to and from the DSP, and a status register (SR). The INTDSP register, DR, and SR are all mapped in memory as SFR of the GPP.

#### **DSP Functions**

DSP Reset and Interrupt: The INTDSP register issues reset and interrupt requests to the DSP. The INTDSP register is a 2-bit register, which is set to 00H when initialized or reset. Its address is SFR FF64H, which corresponds to the low-order 2 bits of the G-bus. 0 is output from the G-bus bits 2 through 7 when the interface is read.

Table 50 shows the INTDSP SFR address and table 51 shows the INTDSP functions.

#### Table 50. INTDSP SFR Address

Unit	SFR Address	Description
INTDSP	FF64H	DSP reset and interrupt request register

## Table 51. INTDSP Functions

INTDSP	Function		
Bit 0	When this bit = 1, INTDSP resets DSP		
Bit 1	When this bit is changed from 0 to 1, INTDSP issues an inter- rupt request to DSP. After the interrupt request is issued, the bit is automatically reset.		


Data Input/Output Between the GPP and DSP: The SR register stores the DSP status. The SR register consists of an 11-bit status register. Internally, it is handled as a 16-bit register. The high-order eight bits can be read by the GPP by specifying the SFR address FF62H or FF63H.

The SR register is set to 00H when the processor is reset. Table 52 shows the SR register SFR address and Figure 31 shows the status register configuration. See DSP Status Register (SR) for functional details.

#### Table 52. SR Register SFR Address

Unit	SFR Address	Description
SR	FF62H or FF63H	DSP SR register

#### Figure 31. Status Register Configuration



The DR register is a 16-bit register. It can be used as a data transfer register to and from the DSP. Since the GPP is eight bits, DR transfers 16-bit data in two operations. Internally, 16-bit data is transferred in one operation. For 16-bit transfer, DR first transfers the low-order eight bits then the high-order eight bits. When the DR register is defined as an 8-bit register by the DRC bit of the status register (SR), only the low-order eight bits of DR are transferred. The high-order eight bits are not defined (or their value is the one previous to being changed). The DR register can be read and written by the GPP by specifying the SFR address FF60H or FF61H. Table 53 shows the DR register SFR address. See DSP Data Register (DR) for the functional details.

#### Table 53. DR Register SFR Address


Unit	SFR Address	Description
DR	FF60H or FF61H	DSP DR register



# SYSTEM CONFIGURATION

Figure 32 shows a typical V.22bis system application for the  $\mu$ PD77810.







# µPD7281 IMAGE PIPELINED PROCESSOR

# Description

The NEC µPD7281 Image Pipelined Processor is a high-speed digital signal processor specifically designed for digital image processing such as restoration, enhancement, compression, and pattern recognition. The µPD7281 employs token-based dataflow and pipelined architecture to achieve a very high throughput rate. A high-speed on-chip multiplier speeds calculations. More than one  $\mu$ PD7281 can easily be cascaded with a minimum amount of interface hardware to increase the throughput rate even further. The  $\mu$ PD7281 is designed to be used as a peripheral processor for minicomputers or microcomputers, thereby relieving the host processor from the burden of time-intensive computations. The  $\mu$ PD7281 has a very powerful instruction set designed specifically for digital image processing algorithms. The Image Pipelined Processor can also be used as either a general purpose digital signal processor or a numeric processor.

## Features

- Token-based data-flow architecture
- □ Internal pipelined ring architecture
- Powerful instruction set for image processing
- □ 17 x 17-bit (including sign bits) fast multiplier: 200 ns
- □ High-speed data I/O handling
  - Asynchronous two-wire handshaking protocols
     Separate data input and output pins
- □ Easy multiple-processor configuration
- □ Rewritable program stores
- □ On-chip memories:
  - Link Table (LT): 128 x 16 bits
  - Function Table (FT): 64 x 40 bits
  - Data Memory (DM): 512 x 18 bits
  - Data Queue (DQ): 32 x 60 bits
  - Generator Queue (GQ): 16 x 60 bits
  - Output Queue (OQ): 8 x 32 bits
- NMOS technology
- □ Single +5 V power supply
- □ 40-pin DIP

# **Applications**

- Digital image restoration
- Digital image enhancement
- □ Pattern recognition
- □ Digital image data compression
- □ Radar and sonar processing
- □ Fast Fourier Transforms (FFT)
- Digital filtering
- □ Speech processing
- Numeric processing

# **Pin Configuration**

IDB <sub>8</sub> [ IDB <sub>7</sub> [ IDB <sub>6</sub> [ IDB <sub>5</sub> [	1 2 3 4 5 6 6 7 7 8 9 10 11 12 13 14 14 15	40 Vcc 39 OACK 38 OREQ 37 ODB15 36 ODB14 35 ODB13 34 ODB12 33 ODB11 32 ODB10 31 ODB9 30 ODB9 30 ODB7 28 ODB7 28 ODB6 27 ODB5	
10811 10810 1089 1088	8 9 <b>182204</b> 11 <b>1</b>	33 ООВ <sub>11</sub> 32 ООВ <sub>10</sub> 31 ООВ <sub>9</sub> 30 ООВ <sub>8</sub>	
IDB6 [ IDB5 ] IDB4 [ IDB3 ] IDB2 [ IDB1 [ IDB6 ]	13 14 15 16 17 18 19	28 ODB <sub>6</sub> 27 ODB <sub>5</sub> 26 ODB <sub>4</sub> 25 ODB <sub>3</sub> 24 ODB <sub>2</sub> 23 ODB <sub>1</sub> 22 ODB <sub>1</sub>	
GND [	20	21 CLK	49-000064A

# **Performance Benchmarks**

Operation	1 µ <b>PD728</b> 1	$3 \mu$ PD7281s	Note
Rotation	1.5 sec	0.6 sec	512 x 512 binary image
1/2 Shrinking	80 ms	30 ms	512 x 512 binary image
Smoothing	1.1 sec	0.4 sec	512 x 512 binary image
3x3 Convolution	3.0 sec	1.1 sec	512 x 512 grey scale image
64-stage FIR Filter	50 µs	18 <i>µ</i> s	17-bit fixed point
cos(x)	40 µs	15 µs	33-bit fixed point

# **Ordering Information**

Part Number	Package Type
μPD7281D	40-pin ceramic DIP



# **Pin Identification**

No.	Signal	1/0	At RESET	Description
1	RESET	In		System Reset: A low signal on this pin initializes µPD7281. During the reset, a 4-bit module number should be placed on IDB <sub>15</sub> - IDB <sub>12</sub> .
2	IACK	Out	High	Input Acknowledge: This acknowledge signal is output by the $\mu PD7281$ to notify the external data source that a 16-bit data transfer has been completed.
3	ĪREQ	In		Input Request: This input signal requests a data transfer from an external device to $\mu$ PD7281.
4-19	IDB <sub>15</sub> - IDB <sub>0</sub>	In		16-bit input data bus: 32-bit input data tokens are input to the Input Controller as two 16- bit words.
20	GND			Power ground
21	CLK	In		System clock input (10 MHz: target spec)
22-37	ODB <sub>15</sub> - ODB <sub>0</sub>	Out	High Impedance	16-bit output data bus: 32-bit output data tokens are output by the Output Controller as two 16-bit words.
38	OREQ	Out	High	Output Request: This signal informs an external device that a 16-bit data word is ready to be transferred out of µPD7281.
39	OACK	In		Output Acknowledge: This acknowledge signal input by the external data destination notifies $\mu$ PD7281 that a 16-bit data transfer may occur.
40	V <sub>CC</sub>			+5 V power supply


# Architecture

The  $\mu$ PD7281 utilizes a token-based, data-flow architecture. This novel architecture not only provides multiprocessing capability without complex external hardware, but also offers high computational efficiency within each processor. Taking advantage of the multiprocessing capability of data-flow architecture, almost any processing speed requirements can be satisfied by using as many  $\mu$ PD7281s as needed in the system. Within each µPD7281, the data-flow architecture provides high computational efficiency through concurrent operations. For example, while the Processing Unit (or ALU) spends its time for actual computations only, the internal memory address calculations, internal memory read and write operations and input/output operations are all being done concurrently. Furthermore, in contrast to conventional von Neumann processors, a data-flow processor doesn't fetch instructions, perform subroutine stack operations or do data transfers between registers. Therefore, it does not spend the time required for these operations.

The  $\mu$ PD7281 also utilizes an internally pipelined architecture. As shown in the block diagram, a circular pipeline is formed by five functional blocks: the Link Table (LT), the Function Table (FT), the Data Memory (DM), the Queue (Q), and the Processing Unit (PU). A token entered through the Input Controller (IC) is passed on to the Link Table to be processed around the pipelined ring as many times as needed. When a token is finished being processed, it is queued into Output Queue (OQ) and then output via the Output Controller (OC).



# **Block Diagram**



# **Absolute Maximum Ratings**

#### Capacitance $T_{\Delta} = +25 \,^{\circ}C$

$T_A = +25 \degree C$	
Supply voltage, V <sub>DD</sub>	-0.5 V to +7.0 V
Input voltage, V <sub>I</sub>	-0.5 V to +7.0 V
Output voltage, V <sub>0</sub>	-0.5 V to +7.0 V
Operating temperature, T <sub>OPT1</sub> (2 m/s air flow)	0°C to +70°C
Operating temperature, T <sub>OPT2</sub> (No air flow)	0°C to +45°C
Storage temperature, T <sub>STG</sub>	-65°C to +150°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

		Lir	nits		Test
Parameter	Symbol	Min	Max	Unit	Conditions
CLK capacitance	Сĸ		20	pF	fc = 1 MHz
Input capacitance	C,		10	pF	(All other pins
Output capacitance	CO		20	pF	at 0 V)



# **DC Characteristics**

 $T_{A}$  = 0 °C to +70 °C,  $V_{DD}$  = 5 V  $\pm 10\%$ 

			Limi	ts		Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage 1 (RESET, IDB <sub>15-0</sub> )	V <sub>IL1</sub>	-0.5		0.7	۷	
Input high voltage 1 (RESET, IDB <sub>15-0</sub> )	V <sub>IH1</sub>	2.0		V <sub>DD</sub> + 0.5	V	
Input Iow voltage 2 (IREQ, OACK, CLK)	V <sub>IL2</sub>	-0.5		0.45	, <b>V</b>	
Input high voltage 2 (IREQ, OACK, CLK)	V <sub>IH2</sub>	3.5		V <sub>DD</sub> + 0.5	V	
Output low voltage	V <sub>OL</sub>			0.45	۷	$I_{0L} = 2.0 \text{ mA}$
Output high voltage	V <sub>OH</sub>	2.4			V	$I_{OH} = -400 \mu A$
Input leakage current	ι <sub>Π</sub>			±10	μA	$0 \ V \leq V_I \leq V_{DD}$
Output leakage current	IL0		±10		μA	$0 \text{ V} \leq \text{V}_0 \leq \text{V}_\text{DD}$
Supply current	IDD		320	500	mΑ	

# **AC Characteristics**

 $T_A = 0$  °C to +70 °C,  $V_{DD} = 5 V \pm 10\%$ 

			Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	t <sub>CLK</sub>	100		500	ns	Measured at 2 V
CLK pulse width high	<sup>t</sup> wкн	40			ns	-
CLK pulse width low	twkl	40			ns	-
CLK rise time	t <sub>KR</sub>			10	ns	
CLK fall time	t <sub>KF</sub>			10	ns	
IACK delay time 1 (from IREQ down) (Note 1)	t <sub>dial1</sub>	20		50	ns	
IACK delay time 1 (from IREQ up) (Note 2)	t <sub>DIAH1</sub>	. 20	,	55	ns	
IACK delay time 2 (from IREQ down)	t <sub>DIAL2</sub>	20		70	ns	
IACK delay time 2 (from IREQ up)	t <sub>DIAH2</sub>	20		70	ns	
Min time between transitions on IREQ and IACK	thiq	15			ns	
IREQ rise time	tior			10	ns	

# AC Characteristics (cont) $T_{A}=0\,^{\circ}\text{C}$ to +70 $^{\circ}\text{C},\,V_{DD}=5$ V $\pm10\%$

			Limits			Test
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
IREQ fall time	tiQF			10	ns	
Data set up time (before IREQ up)	t <sub>SID</sub>	40			ns	
Data hold time (after IREQ up)	thid	0			ns	
OREQ delay time 1 (from OACK down)	tdooh	15		35	ns	
OREQ delay time 1 (from OACK up)	t <sub>DOQL</sub>	15		45	ns	
Min time between transitions on OREQ and OACK	t <sub>doa</sub>	15			ns	
OACK rise time	tOAR			10	ns	
OACK fall time	t <sub>OAF</sub>			10	ns	
Data access time (after OREQ down)	t <sub>DOD</sub>			25	ns	
Data fl <u>oat t</u> ime (after OREQ up)	t <sub>FOD</sub>	10		35	ns	
Pre RESET high time	t <sub>RVRS⊺</sub>	t <sub>CLK</sub>			ns	
<b>RESET</b> low time	twrst	6t <sub>CLK</sub>			ns	
Module number data setup time (after RESET down)	t <sub>dmd</sub>			2t <sub>CLK</sub>	ns	
Module number data hold time (after RESET up)	t <sub>hmd</sub>	0			ns	
Reset delay from CLK down	t <sub>drst</sub>			(1/2)t <sub>CLK</sub>	ns	

#### Notes:

(1) "Down" = on falling edge

(2) "Up" = on rising edge


(3) Output load capacitance:  $\overline{IACK}$ ,  $\overline{OREQ} = 50 \text{ pF}$ ;  $ODB_{15-0} =$ 100 pF

μ**PD7281** 


3a

83-001868A


# **Timing Waveforms**



Input Handshake Timing



# **Output Handshake Timing**



5

# **Functional Description**

As shown in the block diagram, the  $\mu$ PD7281 consists of 10 functional blocks. Before any processing occurs, the host processor down-loads the object code into the Link Table and the Function Table of the µPD7281 by using specially formatted input tokens. At this time, constants may also be sent to the Data Memory to be stored. The contents of the Link Table and the Function Table are closely related to a computational graph. When a computational process is represented graphically, it usually forms a directed data-flow graph. In such a graph, the arcs (or edges, links, etc.) represent the entries in the Link Table and the nodes represent the entries in the Function Table. An arc between any two nodes has a data value, called a "token", and is identified by a corresponding entry in the Link Table. A node in the directed data-flow graph signifies an operation, and the type of operation is logged into the Function Table along with the identification information about the outgoing arc.

A minimal amount of interface hardware is required to configure  $\mu$ PD7281s in a multiprocessor system. As many as 14  $\mu$ PD7281s can be cascaded together, as

shown in figure 1. Each  $\mu$ PD7281 must be assigned a Module Number (MN) during reset. Figure 2 shows the timing diagram for assigning the module number.

When any token enters a  $\mu$ PD7281, regardless of the total number of  $\mu$ PD7281s used in the system, the Input Controller of that  $\mu$ PD7281 discerns whether or not the entering token is to be processed by checking the Module Number (MN) field of the token. If the Module Number is not the same as the Module Number assigned during reset, the token is passed to the Output Controller so that it can be sent out via the Output Data Bus. However, if the token has the same Module Number, then the Input Controller strips off the MN field and sends the remaining part of the token to the Link Table for processing.

Once a token enters the circular pipeline by accessing the Link Table, it requires seven pipeline clock cycles for the token to fully circulate around the ring. One pipeline clock cycle is needed for the Link Table, the Function Table, or the Data Memory to process an incoming token, and two pipeline clock cycles are needed for the Queue or the Processing Unit to process a token. The Queue requires one pipeline






Figure 2. Timing Diagram for Assigning Module Numbers During RESET





clock cycle to write and one cycle to read. Similarly, the Processing Unit requires one pipeline clock cycle to execute and one clock cycle to output the result. In other words, both the Processing Unit and the Queue are made of two-stage pipelines. Therefore, when seven tokens exist simultaneously in the circular pipeline, the pipeline is full and full parallel processing is achieved.

When a data token flows through each functional block in a given  $\mu$ PD7281, the format of the token changes significantly. The actual transitions of a token format through different functional blocks are shown in figure 3. A data token flowing within the circular pipeline must have at least a 7-bit Identifier (ID) field and an 18-bit data field. The ID field is used as an address to access the Link Table memory. When a token accesses the LT memory, the ID field of the token is replaced by a new ID (shown as ID' in figure 3) previously stored in the LT memory. As a result, every time a data token accesses LT memory, its ID field is renewed. The data field of a token consists of a control bit, a sign bit and a 16-bit data. A token may have up to two data fields, as well as other fields (OP code, control, etc.) if necessary.






# Input Controller [IC]

A 32-bit token is entered into a  $\mu$ PD7281 in two 16-bit halves using a two-signal request/acknowledge handshake method, as shown in figure 4. The input/output token format is shown in figure 7. After a token is accepted by the IC, the MN field of the token is compared to the Module Number of  $\mu$ PD7281 which was assigned at reset. If the Module Number of the accepted token is not the same, the IC passes the token directly to the Output Controller. If the MN field of the accepted token is the same, then the IC strips off the Module Number and sends the remaining part of the token to the Link Table. The IC also monitors the status of the Processing Unit. If it is busy, the IC delays accepting another token until it is no longer busy. The IC also accepts the refresh tokens from the Refresh Controller (RC) and sends them to the Link Table.

Figure 4. Handshake Timing Waveforms



# Output Controller [OC]

The OC outputs 32-bit tokens in two 16-bit halves using a two-signal request/acknowledge handshake method, as shown in figure 4. The types of tokens output by the OC are as follows: output data tokens from the Output Queue, error status data tokens generated internally by OC, DUMP tokens, and passing data tokens from the Input Controller.

# Link Table [LT]

The LT is a 128 x 16-bit dynamic RAM. The ID field of an incoming LT token is used to access the LT memory. The contents of an LT memory location



consist of a 6-bit Function Table Address (FTA), a 7-bit ID, a 1-bit Function Table Right Field Control (FTRC), and a 2-bit Selection (SEL) field. When a token accesses LT memory, its ID field is replaced by the new ID field contained in the memory location being accessed. Therefore, every time a token accesses LT memory, it is given a new ID. The FTA field is used to access FT memory locations. The FTRC bit and the SEL field are used to specify the type of instruction. By using specially formatted tokens, the contents of the LT can either be set during a program download or be read during a diagnosis.

# Function Table [FT]

The FT is a 64 x 40-bit dynamic RAM. As for the case of the Link Table, the contents can either be set during a program download or be read during a diagnosis by using specially formatted tokens.

Each FT memory location consists of a 14-bit Function Table Left field (FTL), a 16-bit Function Table Right field (FTR), and a 10-bit Function Table Temporary field (FTT). These fields contain control information for different types of instructions.

# Address Generator and Flow Controller [AG/FC]

The AG/FC generates the addresses to access the Data Memory (DM) and controls the writing of data to and the reading of data from the Data Memory, AG/FC determines whether the incoming token contains a one-operand instruction or a two-operand instruction. One-operand instruction tokens can be sent directly to the Queue. However, if the token contains a twooperand instruction, then both operands must be available before they can be sent to the Queue. For a two-operand instruction, the token which arrives at the Data Memory first is temporarily stored until the second operand token arrives. When the second operand token exits the Function Table, the AG/FC generates the Data Memory address which contains the first operand. Then, the second operand token and the first operand data read out from the Data Memory are sent to the Queue together.

# Data Memory [DM]

The DM is a 512 x 18-bit dynamic RAM which is used to queue the first operand for a two-operand instruction until the second operand arrives. DM can also be used as a temporary memory or as a buffer memory for I/O data.

# Queue [Q]

The Q is a FIFO memory configured with a 48 x 60-bit dynamic RAM. The Q is used to temporarily store the Processing Unit-bound and the Output Queue-bound tokens. The Q is further divided into two different FIFO memories: a  $32 \times 60$ -bit Data Queue (DQ) and a  $16 \times 60$ -bit Generator Queue (GQ). The DQ is used for the



PU, OUT and AG/FC instructions. The DQ temporarily stores the PU and AG/FC tokens before they are sent to the Processing Unit for processing. The DQ also temporarily stores the Output Queue tokens before they are sent to the Output Queue. The GQ is used for Generate (GE) instructions only. The DQ will not output tokens to the Output Queue if it is full, and the DQ or GQ will not output tokens to the Processing Unit if the Processing Unit is busy.

In order to control the number of tokens in the circular pipeline to prevent Q overflow, the Q is further restricted by the following two situation rules: when the DQ has eight or more tokens stored, the read from the GQ is inhibited, and when the DQ has fewer than eight tokens stored, the read from the GQ has a higher priority than the read from the DQ. Since instructions stored in the GQ generate tokens, restricting the number of GQ tokens is important in order to keep the Q from overflowing. In case the internal processing speed is slower than the rate of incoming data tokens, the DQ posseses a potential overflow condition. To prevent overflow, the processor is put into restrict/inhibit mode when the DQ reaches a level greater than 23.

# Output Queue [OQ]

The OQ is a first-in first-out (FIFO) memory configured in an 8 x 32-bit static RAM. The OQ is used to temporarily store the output data tokens from the Data Queue so that they can be output by the Output Controller via the output data bus. When OQ is full, it sends a signal to the Data Queue to delay accepting further tokens.

# Processing Unit [PU]

The PU executes two types of instructions: PU and GE. PU instructions include logical, arithmetic (add, subtract and multiply), barrel-shift, compare, data-exchange, bit-manipulation, bit-checking, data-conversion, doubleprecision adjust, and other operations. The control information for a PU instruction is contained in the Function Table Left field of the PU token. The GE instructions are used to generate a new token, multiple copies of a token, or block copies of a token. They can also be used to set the Control field (CTLF) of a token and to generate external memory addresses. If the current PU operation cannot be completed within a pipeline clock cycle, the PU sends a signal to the Queue and the Input Controller to prevent them from releasing any more tokens.

## Refresh Controller [RC]

The RC automatically generates refresh tokens for the dynamic RAMs used in the circular pipeline, i.e. the LT, FT, DM, and Q. Each RC token, generated periodically, is sent to the Input Controller and is propagated through the LT, FT, DM and Q, in that order. The RC tokens are deleted after reaching the Q.

#### **Operation Modes**

There are three different modes in which the  $\mu$ PD7281 can operate: Normal, Test, and Break (see figure 5). After an external hardware reset, the  $\mu$ PD7281 is in the Normal mode of operation. The  $\mu$ PD7281 can enter the Test mode for program debugging by inputting a SETBRK token (see figure 6) while the processor is in the Normal mode. If an overflow occurs in the Data Queue or the Generator Queue, the processor enters into the Break mode so that the internal contents of the processor can be examined; see table 1. Table 2 describes the effects of software and hardware resets.

Table 1. DUMPD Output Token Format


MN	z	ID	CTLF	DATA (16-bit field)
0000	0	000 000	0111	xxxxx(5) GQ Size(5 bits) DQ Size(6 bits)
0000	0	0000 001	0111	xxxx(4) u(1) ID(7) CTLF(4)
0000	0	0000 010	0111	DATA(16)
0000	0	0000 011	0111	xxx (3) u(1) ID(7) x(1) C <sub>B</sub> , S <sub>B</sub> , C <sub>A</sub> , S <sub>A</sub>
0000	0	0000 100	0111	xx(2) FTL (Lower 12 bits) xx(2)
0000	0	0000 101	0111	DATA <sub>A</sub> (16)
0000	0	0000 110	0111	DATA <sub>B</sub> (16)
0000	0	0000 111	0111	xxxxxxxx(9) ID(7)


x: Don't care u: Unused


#### Table 2. Effects of Reset Operation


	Hardware Reset	Software Reset
MN	µPD7281 reads in MN	No Change
High/Low Word Flip-flop	Reset	No Change
Input Inhibit Control	Reset (No constraint)	No Change
LT Break State	Reset	Reset
Internal Operation	Stopped	Stopped
DQ, GQ, and OQ Pointers	Set to 0	Set to 0












# Input/Output Tokens

The only way any external device can communicate with the  $\mu$ PD7281 is by using the I/O tokens (see figure 7). Both the input and the output tokens have the same format so that a token may flow through a series of multiple processors without a format change. A 32-bit I/O token is divided into upper and lower 16-bit words and input to or output from the  $\mu$ PD7281 a 16-bit word at a time. Object code is down-loaded into the Link

Table and the Function Table using SETLT, SETFTR, SETFTL and SETFTT input tokens. The contents of the Function Table and the Link Table can also be read using RDLT, RDFTR, RDFTL and RDFTT tokens. In order to write or read a value to and from the Data Memory, a program must be down-loaded and executed. Once object code is down-loaded into the  $\mu$ PD7281, data tokens are input to the processor, thereby initiating the processing. For a description of the input and output tokens, see tables 3 and 4.

#### Figure 7. Input/Output Token Format



#### Table 3. Input Token Format

Input Token		High W	ord (16)		Low Word (16)	Remarks
	MN (4)	Z (1)	ID (7)	CTLF (4)	DATA (16)	
	15 12	11	10 4	3 0	15 0	·····
SETLT	MN	0	LT address	1100	Data to be set in LT	Set LT
SETFTR	MN	0	FT address	1101	Data to be set in FTR	Set FT Right Field
SETFTL	MN	0	FT address	1110	Data to be set in FTL	Set FT Left Field
SETFTT	MN	0	FT address	1111	Data to be set in FTT	Set FT Temporary Field
RDLT	MN	0	LT address	1000		Read LT
RDFTR	MN	0	FT address	1001		Read FT Right Field
RDFTL	MN	0	FT address	1010		Read FT Left Field
RDFTT	MN	0	FT address	1011		Read FT Temporary Field
CRESET	MN	0		0100		Command Reset
SETMD	MN	0		0101	Mode set data	Set Operation Mode
SETBRK	MN	0	ID	0110	M (1) Count (15)	Set Break Condition
DUMP	MN	0	xxxx(4) DUMP (3)	0111		Dump
CBRK	0000	0		0100		Command Break
VAN	1111	0				Vanish Data
PASS	MN*	0				Pass Data
EXEC	MN	0	ID	0005	Data	Normal Execution Data

\* When MN is not the current module number

x: Don't care



#### Table 4. Output Token Format

Output Token	U	pper-Orc	ler Word (16)		Lower-Order Word (16)	Remarks
	MN (4) 15 12	Z (1) 11	ID (7) 10 4	CTLF (4) 3	DATA (16) 0 15	0
LTRDD	0000	0	LT address	1000	Data read from LT	FT Read Data
FTRRDD	0000	0	FT address	1001	Data read from FTR	FT Right Field Read Data
FTLRDD	0000	0	FT address	1010	Data read from FTL	FT Left Field Read Data
FTTRDD	0000	0	FT address	1011	Data read from FTT	FT Temporary Field Read Data
PASSD	MN	0	ID	CTLFD	Data	Pass Data
ERR	0000	0	0 0 0 0 0 0 0	0100	MN(4)MODE(4) 0 0 0 STA	ATUS(5) Error Data
DUMPD	0000	0	0 0 0 0 DUMP(3)	0111	Dump data	Dumped Data
OUTD	MN	0	ID	0005	Data	Output Data

# Instruction Set Summary

Tables 5 through 8 summarize the instruction set.

# Table 5. AG/FC Instructions

Table 6. PU Instructions

Instruction

Logical OR

Logical AND

Invert

Add

Subtract

Logical EXCLUSIVE-OR

Logical INVERT an operand then AND:  $(\overline{A} \bullet B)$ 

Mnemonic

0R

AND

XOR

NOT

ADD

SUB

ANDNOT

Mnemonic	Instruction
QUEUE	Queue
RDCYCS	Read cyclic short
RDCYCL	Read cyclic long
WRCYCS	Write cyclic short
WRCYCL	Write cyclic long
RDWR	Read/Write Data Memory
RDIDX	Read Data Memory with index
PICKUP	Pickup data stream
COUNT	Count data stream
CONVO	Convolve
CNTGE	Count generation
DIVCYC	Divide cyclic
DIV	Divide
DIST	Distribute
SAVE	Save ID
CUT	Cut data stream

# Table 6. PU Instructions (cont)

Mnemonic	Instruction
MUL	Multiply
NOP	No operation
ADDSC	Add and shift count
SUBSC	Subtract and shift count
MULSC	Multiply and shift count
NOPSC	NOP and shift count
INC	Increment
DEC	Decrement
SHR	Shift right
SHL	Shift left
SHRBRV	Shift right with bit reverse
SHLBRV	Shift left with bit reverse
CMPNOM	Compare and normalize
CMP	Compare
CMPXCH	Compare and exchange
GET1	Get one bit
SET1	Set one bit
CLR1	Clear one bit
ANDMSK	Mask a word with logical AND
ORMSK	Mask a word with logical OR
CVT2AB	Convert 2's complement to sign-magnitude
CVTAB2	Convert sign-magnitude to 2's complement
ADJL	Adjust long (for double precision numbers)
ACC	Accumulate
COPYC	Copy control bit

#### Table 7. GE Instructions

Mnemonic	Instruction	
СОРҮВК	Copy block	
COPYM	Copy multiple	
SETCTL	Set control field	

# Table 8. OUT Instructions

Mnemonic	Instruction
OUT1	Output 1 token
OUT2	Output 2 tokens

There are four different types of instructions which can be specified by the SEL field of an FT token. See table 9.

#### Table 9. SEL Field of an FT Token

SEL	Туре	Description
11	AG/FC	Executes instructions specified by the Function Table Right field while monitoring the Function Table Temporary field.
01	PU	Performs arithmetic, logical, barrel-shift, bit- manipulation, data-conversion, etc.
10	GE	Generates a block or multiple new tokens from a token. Sets the control field of a token. Increments or decrements the data field of a token.
00	OUT	Outputs data tokens from the circular pipeline to the Output Queue after the tokens are finished being processed.

# AG/FC Instructions


There are 16 AG/FC instructions (see table 10). They can be grouped into three types: Address Generator (AG), Flow Controller (FC), and AG/FC type.

AG type: RDCYCS, RDCYCL, WRCYCS, WRCYCL, RDWR, RDIDX

FC type: PICKUP, COUNT, CUT, DIVCYC, DIV, DIST, CONVO, SAVE, CNTGE

# AG/FC type: QUEUE

A 4-bit OP code in the Function Table right field specifies the instruction to be executed.




# QUEUE

For a two-operand instruction, a QUEUE instruction is used to temporarily store the first operand token in the Data Memory until the second operand token arrives. The maximum Queue size is 16. See figure 8.

FTT

#### FTR 12 11 1 n 0 1 DM Base (x 21) QUEUE Size




# Figure 8. QUEUE Instruction




# **RDCYCS** [Read Cyclic Short]

RDCYCS reads 18-bit data words from the Data Memory cyclically (see figure 9). The first data to be read is specified by the DM Base address. The last data to be read is specified by the buffer size. The Read Counter (RC) contains the offset address from Data Memory Base (DMB) address. It is incremented each time the Data Memory is accessed. The maximum buffer size is 16.

#### Figure 9. RDCYCS Instruction Operation






#### RDCYCL [Read Cyclic Long]

RDCYCL reads 18-bit data words from the Data Memory in a cyclic manner like RDCYCS but has a longer cyclic


range. The first data to be read is specified by the DM Base address. The last data to be read is specified by the buffer size. The maximum buffer size is 256.



# WRCYCS [Write Cyclic Short]

WRCYCS writes 18-bit data words into the Data Memory cyclically. The first the Data Memory address

is specified by the DM Base address. The last address is specified by the buffer size. The maximum buffer size is 16.




# WRCYCL [Write Cyclic Long]

WRCYCL writes 18-bit data words into the data memory in a cyclic manner similar to WRCYCS but has a longer

cyclic range. The first DM address is specified by the DM Base address. The last address is specified by the buffer size. The maximum buffer size is 256.



# μ**PD7281**




# **RDWR** [Read/Write Data Memory]

RDWR is used to write or read data to and from the Data Memory. This instruction reads/modifies/writes the Data Memory with the Address Register as index.

If a token arriving at the instruction has FTRC bit = 0, then the instruction performs a DM read operation. If it has FTRC bit = 1, then the instruction performs a DM write operation.

For a token with the FTRC bit = 0, the actual DM address location to be read is determined by the sum of the following three values: 8-bit Address Register (AR),







the lower eight bits of the data field of the token, and the DM Base address. After the read operation, the lower eight bits of the token's data field is added to the value of AR. Additionally, the data field of the token is replaced by the contents read from the Data Memory location.

If a token with FTRC bit = 1 is used along with RDWR, a write operation is performed. The Data Memory address location is determined by the sum of 8-bit AR and DM Base address. The 18-bit data from the token is written into the DM address calculated. After the write operation, AR is reset to 00H.








3g



# **RDIDX** [Read Data Memory with Index]

RDIDX is used to read the contents of the Data Memory. This instruction is most useful when a part of the Data Memory is used as a look-up table. The RDIDX instruction performs different operations depending upon the FTRC bit of the token using the instruction. If the FTRC bit = 0, then the instruction reads a Data Memory location. The DM address location to be read is determined by the sum of the following three values: the 8-bit AR, the lower eight bits


#### FTRC = 0




of the token's data field, and the DM Base address. After the read operation, the data field of the token is replaced by the contents of the Data Memory location read. The value of AR is reset to zero after the operation.

If the FTRC bit = 1, no operation is performed on the Data Memory. However, the token's AR contents are replaced by the modulo-256 sum of the lower eight bits of data field and the current contents of AR.










# PICKUP [Pickup Data Stream]

This instruction picks up every (n+1)<sup>th</sup> token from a stream of incoming tokens and increments the (n+1)<sup>th</sup> token's ID field by one. The number n is specified by the Count


Size (CS) of the Function Table Right field.

# Figure 10 illustrates the PICKUP instruction with CS = 3.

Note: These figures use the data-flow graph convention. See figure 27, Data-flow Graph Explanation for the explanation of figures.




#### Figure 10. Pickup Instruction



# COUNT [Count Data Stream]

COUNT copies every  $(n\!+\!1)^{th}$  token from a stream of incoming tokens and increments the copied token's ID


field by one. The number n is specified by CS of the Function Table Right field. Figure 11 illustrates the COUNT instruction with CS = 3.



# μ**PD7281**








# CONVO [Convolve]


CONVO instruction is used to perform cumulative operations such as  $\Sigma A_i$  or  $\Pi A_i$ . The CONVO instruction is best suited for convolving two sequences of the same length. Figure 12 illustrates the CONVO instruction by computing

$$SUM = \sum_{i=1}^{n} A_i^{*} B_i.$$

The  $A_i$  sequence is input to IN1 while the  $B_i$  sequence is input to IN2. Together they are queued and multiplied to form the  $C_i$  sequence. The  $C_i$ 's arriving at CONVO instruction are queued and added together to form the final answer SUM. The length of the summation, n, is specified by the CS.

Figure 12. CONVO Instruction







# **CNTGE** [Count Generation]

CNTGE is normally used with COPYBK (Copy Block) to generate more than 16 copies of a single token (see figure 13). This instruction has both the dead (inactive) state and the wait (active) state. The instruction starts in the dead state. The FTRC bit = 0 tokens that arrive during the dead state of instruction are output to the ID +2 token stream. It enters the wait state when a token with FTRC bit = 1 arrives and the token is output to ID token stream. Once the instruction is in the wait state, it counts the number of tokens arriving with FTRC bit = 0, outputting them to the ID token stream, until the number exceeds the number specified by CS. If Counter (C) reaches the number specified by Count Size (CS), the instruction automatically enters the dead state. Tokens with the FTRC bit = 1 arriving at CNTGE while the instruction is in the wait state are deleted by the instruction. Once the instruction enters the dead state, it can be reactivated by the arrival of a token with FTRC bit = 1.

#### Figure 13. CNTGE Instruction









## DIVCYC [Divide Cyclic]

DIVCYC divides an incoming stream of tokens into two streams of tokens: an ID token stream and an ID + 1token stream. The pattern in which the incoming tokens are divided is specified by the Divide Size (DS) and Count Size (CS). The DS specifies cycle size whereas CS specifies the number of consecutive tokens to be in the ID stream. The first CS + 1 tokens are output to the ID token stream. The following consecutive (DS - CS) tokens are output to the ID + 1 token stream.

Figure 14 illustrates the DIVCYC instruction with DS = 7 and CS = 2. Note that an incoming stream of tokens is divided into a stream of ID tokens and a stream of ID + 1 tokens with a cycle of 8 tokens. Since CS = 2, the number of ID tokens in one cycle is 3, the number of ID + 1 tokens in a cycle is 5.

#### Figure 14. DIVCYC Instruction







## DIV [Divide]

DIV with CS = n divides an incoming stream of tokens with FTRC bit = 0 into two streams of tokens: ID tokens and ID + 1 tokens. The first (n + 1) incoming tokens with FTRC bit = 0 are output as the ID tokens, and the rest of the incoming tokens with FTRC bit = 0 are output as ID + 1 tokens. An incoming token with FTRC bit = 1 is used to reinitialize the DIV instruction. The stream of input tokens with FTRC bit = 0 after the reinitialization is again divided into a stream of (n + 1) ID tokens followed by ID + 1 tokens. A token with FTRC bit = 1 which reinitializes the DIV instruction is deleted from the output token stream. A DIV instruction with CS = 3 is illustrated in figure 15. The 10th and 16th input tokens have FTRC bit = 1, so they reinitialize the DIV instruction.








3g




## DIST [Distribute]

DIST is used to divide a stream of incoming tokens with the same ID into more than one stream of tokens with different IDs (see figure 16). The  $\Delta$ ID size determines the maximum number of output token streams the instruction can have.  $\Delta$ ID is the value added to an incoming token's ID field to form the ID field of the output token. The  $\Delta$ ID field is initially set to zero, and it is incremented by one after a token with FTRC bit = 1 passes through the instruction. However, a token with FTRC bit = 0 has no effect on the value of  $\Delta$ ID field. If the value of  $\Delta$ ID before being incremented by a token with the FTRC bit = 1 is equal to the contents of the  $\Delta$ ID size field, the  $\Delta$ ID field will be reset to zero.

## Figure 16. DIST Instruction









## SAVE [Save ID]

SAVE is used to set the value of the ID field of a token. The instruction performs two different operations depending on whether the token's FTRC bit is 1 or 0. If the token's FTRC bit = 0, the instruction copies the lower eight bits of the data field into the Identifier Stack Register (IDSR) field. However, if the token's FTRC bit is 1, the instruction replaces the token's ID field with the contents of IDSR.

Figure 17 illustrates the use of the SAVE instruction. Token 1 assigns an ID field value of 10H to tokens 2, 3, 4 and 5, token 6 assigns an ID field value of 20H to tokens 7 and 8, and token 9 assigns an ID field value of 30H to tokens 10, 11 and 12. In this example, tokens 1, 6 and 9 are deleted after SAVE instruction.











#### CUT [Cut Data Stream]

CUT is used to delete unnecessary tokens from a series of incoming tokens. The first n tokens arriving at the instruction are deleted, where n is the value contained in the CS field of the instruction. Initially the S/F bit and the Counter (C) are set to zero. When a token with its FTRC bit = 0 enters the instruction while S/F bit is zero, the token increments the Counter by one and the token itself is deleted. As the first (n + 1)tokens are deleted by the instruction, the Counter has the same value as n, the contents of CS field. This condition sets the S/F bit to 1. When the S/F bit is 1, a token with its FTRC bit = 0 can pass through the instruction without being deleted. However, if a token with its FTRC bit = 1 passes through the instruction, it resets the S/F bit to 0, thereby reinitializing the instruction. The token with its FTRC bit = 1 is also deleted after reinitializing the instruction. Figure 18 illustrates the use of CUT to delete tokens 7 and 12 and the three tokens following them.








### Table 10. AG and FC Instructions

Mnemonic	1/	514	12		<b>FR (16)</b>	765/	12210	0	<b>FTT (1</b> 7 6 5 4		FTRC	Operation
QUEUE				1	DM Base		Queue Size (4)		/ Read Counter	Write Counter (4)	(1)	Synchronize two tokens
					DM Base		Buffer			Read	0	DATA $\leftarrow$ (DMB + RC), RC $\leftarrow$ RC + 1
RDCYCS	0	0	0	0	(x 2 <sup>1</sup> ) (DMB) (8)		Size (BS) (4)		(6)	Counter (RC) (4)	1	DATA $\leftarrow$ (DMB + RC), RC $\leftarrow$ RC + 1, when BS = RC, copy with ID + 1
					DM Base				Read		0	$DATA \leftarrow (DMB + RC), RC \leftarrow RC + 1$
RDCYCL	1	0	0	0	(x2 <sup>5</sup> ) (4)	Buf	fer Size (8)	(2)	Counter (8)		1	DATA $\leftarrow$ (DMB + RC), RC $\leftarrow$ RC + 1, when BS = RC, copy with ID + 1
					Base		Buffer			Write	0	$(DMB + WC) \leftarrow DATA, WC \leftarrow WC + 1, delete token$
WRCYCS	0	0	0	1	(x 2 <sup>1</sup> ) (8)		Size (4)		(6)	Counter (WC) (4)	1	$(DMB + WC) \leftarrow DATA, WC \leftarrow WC + 1$ , when $BS = WC$ , token not deleted
					DM Base	1			Write		0	(DMB + WC) $\leftarrow$ DATA, WC $\leftarrow$ WC + 1, delete token
WRCYCL	1	0	0	1	(x 2 <sup>5</sup> ) (4)	Buf	fer Size (8)	(2)	Counter (8)		1	$(DMB + WC) \leftarrow DATA, WC \leftarrow WC + 1$ , when $BS = WC$ , token not deleted
RDWR	0	1	0	٥	DM Base		(4)	(2)	Addres	ss Register	0	$DATA \leftarrow (DMB + AR + DATA), AR \leftarrow AR + DATA$
	Ŭ				(x 2 <sup>1</sup> ) (8)		( )	(-/	(AF	R) (8)	1	$(DMB + AR) \leftarrow DATA, AR \leftarrow O$
RDIDX	0	1	0	1	DM Base		(4)	(2)	Addres	Address Register		$DATA \leftarrow (DMB + AR + DATA), AR \leftarrow 0$
	Ŭ		_		(x 2 <sup>1</sup> ) (8)		(4)	(2)		(8)	1	AR ← AR + DATA
PICKUP	1	1	0	0	(4)	Count		(2)		Counter (C)	0	When $CS \neq C$ , $C \leftarrow C+1$ ; when $CS = C$ , distribute, $C \leftarrow 0$
						(CS) (	8)			(8)	1	$C \leftarrow C + DATA$ , token deleted
COUNT	1	1	0	1	(4)	Count (8)	Size	(2)		Counter (8)	0	When $CS \neq C$ , $C \leftarrow C + 1$ ; when $CS = C$ , copy token, $C \leftarrow 0$
											1	$C \leftarrow C + DATA$ , token deleted
CUT	0	1	1	1	(4)	Count (8)	Size	S   / (1   F	)	Counter (8)	0	When S/F = 0 and C $\leq$ CS, C $\leftarrow$ C + 1, delete token; when S/F = 0 and C > CS, or when S/F = 1, C $\leftarrow$ C+1 token not deleted
											1	S/F ← 0, C ← 0, token deleted
DIVCYC	1	0	1	0	(4)	Count Size	Divide Size	(2)	Counter (4)	Counter (4)	0	When $C \le CS$ , $C \leftarrow C + 1$ ; when $C > CS$ , distribute, $C \leftarrow C + 1$ ; $C \leftarrow C$ . When $C = DS$ , $C \leftarrow 0$
						(4)	(4)				1	$C \leftarrow C + DATA$ , token deleted
DIV	1	0	1	1	(4)	Count	Size	S / (1	)	Counter	0	When S/F=0 and C $\leq$ CS, C $\leftarrow$ C+1; when S/F = 0 and C $>$ CS, or when S/F = 1, distribute, C $\leftarrow$ C + 1;
						(8)		F		(8)	1	$S/F \leftarrow 0, C \leftarrow 0$ , token deleted
							ΔID				0	$ID \leftarrow (ID + \Delta ID)$ modulo $\Delta ID$ size
DIST	0	0	1	0	(8)		Size (4)		(6)	△ID (4)	1	When $\Delta ID \neq \Delta ID$ size, $ID \leftarrow (ID + \Delta ID)$ modulo $\Delta ID$ size $\Delta ID \leftarrow \Delta ID + 1$ . When $\Delta ID = \Delta ID$ size, $\Delta ID \leftarrow 0$
CONVO	1	1	1	1	(4)	Count (8)	Size	(2)		Counter (7) (1)		$ \begin{array}{l} \mbox{When CS} \neq C, \mbox{ ID} \leftarrow \mbox{ID} + C \mbox{ (modulo 2)},  C \leftarrow C + 1; \\ \mbox{when CS} = C, \mbox{ ID} \leftarrow \mbox{ID} + 2,  C \leftarrow 0 \end{array} $
SAVE	0	1	1	0		(12)		(2)	ID Stac	k Register	0	IDSR Lower 8-bit of DATA
	Ĺ					(· <b>-</b> )		(-)		(8) (IDSR)	1	ID IDSR
CNTGE	1	1	1	0	(4)	Count Size		W / (1	)	Counter (8)	0	When dead, $ID \leftarrow ID + 2$ ; when wait, if $C = CS$ , $C \leftarrow 0$ , $W/D = 0$ ; when wait, if $C \neq CS$ , $C \leftarrow C + 1$
						(8)		D			1	When dead, initialization; when wait, delete token


3g

## **PU Instructions**



PU instructions (see table 20) are stored in the Function Table Left field of the Function Table memory. The bits 0 through 11 are used as control information for the Processing Unit. The bits 12 and 13 are deleted before the token arrives at the Processing Unit. Two operands from the A and B sides are operated on by the Processing Unit and the result is output to the X and Y sides (see figure 19).

### Figure 19. The Processing Unit



### **Bit Assignments**

**F/L** [**Full/Left**]: F/L bit = 0 indicates that the PU instruction is a one-operand instruction, and only the Function Table Left field is meaningful. F/L bit = 1 indicates that the PU instruction is a two-operand instruction, and both the Function Table Left field and the Function Table Right field are meaningful. Therefore, when F/L bit = 1, the PU instruction is used in conjunction with an AG/FC instruction.

**XCH** [Exchange]: This bit controls the exchange operation. Operands will be exchanged just before the two tokens enter the QUEUE when XCH = 1.

**OUT** [**Output**]: There are four different PU output token formats. The two OUT bits specify the output token format. See table 11.

Table 11. C	OUT Bits
-------------	----------

		Fi	irst Output	Sec	ond Output
OUT Bits	No. of Outputs	ID	DATA, C, S	ID	DATA, C, S
0 0	1	ID	χ1		
01	1	ID	γ2		
10	2	ID	Х	ID + 1	X
11	2	ID	Х	ID + 1	Y

Notes: 1. This is the 18-bit result of the operation output to the X side. It includes the C<sub>x</sub> and S<sub>x</sub> bits.

2. This is the 18-bit result of the operation output to the Y side. It includes the  $C_Y$  and  $S_Y$  bits.

**BRC** [Branch Control]: The BRC bit controls the flow of the PU output data token. The output data token may be output to either the ID token stream or the ID + 1 token stream. When the BRC bit is set to 1 and the C bit of the PU output data token is also 1, the output data token is sent to the ID + 1 token stream. But when the BRC bit is set to 1 and the C bit of the output data token is 0, the token is sent to the ID token stream. Therefore, using the BRC bit implements a conditional branch on C.

**CNOP Bit:** This bit informs the Processing Unit whether or not the incoming token should be processed. If the CNOP bit is set, and the  $C_A$  bit is not equal to the  $C_B$  bit, then the token passes through the Processing Unit with no operation performed. See table 12.

Table 12. CNOP Bil	Та	ble	12.	CNOP	Bit	
--------------------	----	-----	-----	------	-----	--

CA	CB	PU Operation
0	0	Processing specified by the OP code is performed.
0	1	Token passes through the Processing Unit as NOP.
1	0	Token passes through the Processing Unit as NOP.
1	1	Processing specified by the OP code is performed.

**PNZ** [**Positive, Negative, Zero**] **Field:** The PNZ field is used to test the resulting condition of the PU operation. If the resulting condition matches the condition set by the PNZ field, then the C bit of the output data token is set to 1. See table 13.



#### Table 13. PNZ Field

P	N	z	Condition	Cx	Cy	Asser Descr	
0	0	0	No condition set	CA	CB		
0	0	1	Result of operation $= 0$	1	1	EQ	True
			Result of operation $\neq 0$	0	0		False
0	1	0	Result of operation $< 0$	1	1	LT	True
			Result of operation $\ge 0$	0	0		False
0	1	1	Result of operation $\leq 0$	1	1	LE	True
			Result of operation > 0	0	0		False
1	0	0	Result of operation $> 0$	1	1	GT	True
			Result of operation $\leq 0$	0	0		False
1	0	1	Result of operation $\ge 0$	1	1	GE	True
			Result of operation < 0	0	0		False
1	1	0	Result of operation $\neq 0$	1	1	NE	True
			Result of operation = 0	0	0		False
1	1	1	Overflow generated	1	1	0VF	True
			No overflow generated	0	0		False

**OP Code Field:** This 5-bit OP code field specifies the PU operations to be performed. See table 14

## Table 14. OP Code Field

nstruction	Mnemonic	Opcode
ogical	OR	00000
	AND	00001
	XOR	00010
	ANDNOT	00011
	NOT	01100
Arithmetic	ADD	11000
	ADDSC	11100
	SUB	11001
	SUBSC	11101
	MUL	11010
	MULSC	11110
	NOP	11011
	NOPSC	11111
	INC	01010
	DEC	01011
hift	SHL	00100
	SHLBRV	00101
	SHR	00110
	SHRBRV	00111
ompare	CMPNOM	01000
	СМР	01001
	СМРХСН	10001
it manipulation	GET1	10101
	SET1	10110
	CLR1	10111
lit check	ANDMSK	01101
	ORMSK	10000
ata conversion	CVT2AB	01110
	CVTAB2	01111
Oouble precision adjust	ADJL	10100
Accumulative addition	ACC	10010
C bit copy	COPYC	10011

#### **Logical Instructions**

These instructions perform 16-bit logical operations on DATA<sub>A</sub> and DATA<sub>B</sub>. Usually there are no changes in C and S bits between the input token and the output token, however C bits can be affected by PNZ condition when specified.

**OR, AND, XOR:** These instructions perform 16-bit logical OR, AND, and XOR operations using input data tokens from the A and B sides of the Processing Unit. The 16 bit result is output to the X side.

**ANDNOT:** This instruction first complements  $DATA_A$  and then performs logical AND operation with  $DATA_B$ . The 16-bit result is output to the X side.

**NOT:** This is a one-operand instruction which requires 16-bit data input from the A side only. The B side input is ignored. This instruction complements the 16-bit input data from the A side. The 16-bit result is output to the X side.

#### **Arithmetic Instructions**

These instructions perform 17-bit (including the sign bit) arithmetic operations on DATA<sub>A</sub> and DATA<sub>B</sub>. When a PNZ condition is specified, the C bits of output data,  $C_X$  and  $C_Y$ , reflect the setting. However, if no PNZ condition is specified (i.e., PNZ = 000), then  $C_X \leftarrow C_A$ and  $C_Y \leftarrow C_B$ .

**ADD, SUB:** These instructions perform addition or subtraction on DATA<sub>A</sub> and DATA<sub>B</sub> along with the sign bits, S<sub>A</sub> and S<sub>B</sub>. The result is output to the X side. DATA<sub>Y</sub> is normally 0000H. However, if an overflow occurs, then DATA<sub>Y</sub> is equal to +0001H (S<sub>Y</sub> = 0). If an underflow occcurs, then the DATA<sub>Y</sub> is equal to -0001H (S<sub>Y</sub> = 1).

**MUL:** This instruction multiplies  $DATA_A$  and  $DATA_B$ . The correct sign bit for the product is determined from  $S_A$  and  $S_B$ . The 33-bit result including a sign bit is output as two 17-bit words,  $S_X$  and  $DATA_X$ , followed by  $S_Y$  and  $DATA_Y$ . DATA<sub>X</sub> is the upper 16-bit word and DATA<sub>Y</sub> is the lower 16-bit word.  $S_X$  holds the resulting sign bit, and  $S_Y$  is a mere duplicate of  $S_X$ .

**NOP:** This instruction performs no operation on the input token. The input data from A and B sides are output to the X and Y sides, respectively, without any change in their contents. If any control other than the OP code (such as PNZ control, BRC control, etc.) has been specified, the output complies with the control.

#### **Shift Count Instructions**

These four Shift Count (SC) instructions first perform the normal operations, then count the number of leading zeros in DATA<sub>X</sub> of the result, and finally output the number of zeros as  $DATA_Y$  (see table 15). These instructions are provided for easy floating point processing.

**ADDSC, SUBSC, NOPSC:** These instructions perform addition, subtraction, or no operation. The number of preceding zeros in DATA<sub>X</sub> of the result is output as DATA<sub>Y</sub>. If an overflow or an underflow occurs as a result of an operation, DATA<sub>Y</sub> contains + 0001H (S<sub>Y</sub> = 0) or -0001H (S<sub>Y</sub> = 1), respectively.

**MULSC:** This instruction performs a normal multiplication operation using the two 17-bit data. The upper order 16-bit data and its sign bit are output as DATA<sub>X</sub> and S<sub>X</sub>, but the lower 16-bit data is not output as DATA<sub>Y</sub>. Instead, the number of preceding zeros in DATA<sub>X</sub> are counted and output as DATA<sub>Y</sub>. The S<sub>Y</sub> bit is always zero.

Table 15.	Shift	Count	Operation
-----------	-------	-------	-----------

DA	TA	, Ι	Afte	er C	)pei	ati	on									S	) O	ıtp	ut	(Y)	
15	1	4	13	12	11	10	0 9	8	7	6	5	4 :	32	1	0	Sy	Y	Da	ta		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	Н
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	F	Н
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	х	0	0	0	0	Ε	Н
0	0	0	0	0	0	0	0	0	0	0	0	0	1	х	х	0	0	0	0	D	Н
0	0	0	0	0	0	0	0	0	0	0	0	1	х	х	х	0	0	0	0	С	Н
0	0	0	0	0	0	0	0	0	0	0	1	х	Х	х	х	0	0	0	0	В	Н
0	0	0	0	0	0	0	0	0	0	1	х	Х	Х	х	х	0	0	0	0	А	Н
0	0	0	0	0	0	0	0	0	1	х	х	Х	Х	х	х	0	0	0	0	9	Н
0	0	0	0	0	0	0	0	1	х	х	х	Х	х	х	х	0	0	0	0	8	Н
0	0	0	0	0	0	0	1	х	х	х	х	х	х	Х	х	0	0	0	0	7	Н
0	0	0	0	0	0	1	х	х	х	х	х	Х	х	х	х	0	0	0	0	6	Н
0	0	0	0	0	1	х	х	х	х	х	х	х	х	х	х	0	0	0	0	5	Н
0	0	0	0	1	х	х	х	х	х	х	х	Х	х	х	х	0	0	0	0	4	Н
0	0	0	1	х	х	х	х	х	х	х	х	х	х	Х	х	0	0	0	0	3	Н
0	0	1	х	х	х	х	х	х	х	х	х	х	х	Х	х	0	0	0	0	2	Н
0	1	Х	х	х	х	х	х	х	х	х	х	х	х	х	х	0	0	0	0	1	Н
1	х	Х	х	Х	Х	х	х	х	х	х	х	Х	Х	х	Х	0	0	0	0	0	H*

Notes: \* When an overflow or underflow has occurred x don't care

#### **Increment and Decrement Instructions**

**INC, DEC:** These instructions increment or decrement the 17-bit data from the A side ( $S_A$  and DATA<sub>A</sub>), and outputs the result to X side as  $S_X$  and DATA<sub>X</sub>. The  $S_Y$  and DATA<sub>Y</sub> are normally zero. However, if an overflow or an underflow occurs, then the Y side outputs + 0001H ( $S_Y = 0$ ) or - 0001H ( $S_Y = 1$ ), respectively.

#### Shift Instructions

SHR [Shift Right], SHL [Shift Left]: SHR or SHL instructions perform a barrel-shifting operation on the 16-bit data, DATA<sub>A</sub>. The actual number of shifts and the direction is further specified by the lower five bits of DATA<sub>B</sub> and S<sub>B</sub>, respectively. See figure 20 for detailed operation explanations.



# μ**PD7281**

# Figure 20. SHR and SHL

Right Shift [SHR execution]

Lower 5 bits	1	I				
SB of DATAB	DATA <sub>X</sub>	DATAY				
0 00000	A15A14A1A0	00				
0 00001	0 A <sub>15</sub> A <sub>14</sub> A <sub>1</sub>	A 00				
0 00010	0 0 A <sub>15</sub> A <sub>2</sub>	AA 1 0 00				
0 00011	00 A <sub>15</sub> A <sub>3</sub>	A2'A0 00				
0 00100	00 A <sub>15</sub> A <sub>4</sub>	A <sub>3</sub> A <sub>0</sub> 00				
0 00101	00 A <sub>15</sub> A <sub>5</sub>	A4A0 00				
0 00110	00 A <sub>15</sub> A <sub>6</sub>	A <sub>5</sub> A <sub>0</sub> 00				
0 00111	00 A <sub>15</sub> A <sub>7</sub>	A <sub>6</sub> A <sub>0</sub> 00				
0 01000	00 A <sub>15</sub> A <sub>8</sub>	A <sub>7</sub> A <sub>0</sub> 00				
0 01001	00 A <sub>15</sub> A <sub>9</sub>	A <sub>8</sub> A <sub>0</sub> 00				
0 01010	00 A <sub>15</sub> A <sub>10</sub>	A9A0 00				
0 01011	00 A <sub>15</sub> A <sub>11</sub>	A <sub>10</sub> A <sub>0</sub> 00				
0 01100	00 A <sub>15</sub> ·A <sub>12</sub>	A <sub>11</sub> A <sub>0</sub> 00				
0 01101	00 AA 15 13	A <sub>12</sub> A <sub>0</sub> 00				
0 01110	00 AA 1514	A <sub>13</sub> A <sub>0</sub> 0 0				
0 01111	00 A	A <sub>14</sub> A <sub>0</sub> 0				
0 1 X X X X	00	A15A1 A0				
1 00000	A <sub>15</sub> A <sub>14</sub> A <sub>1</sub> A <sub>0</sub>	00				
1 00001	A <sub>14</sub> A <sub>0</sub> 0	00 A				
1 00010	A <sub>13</sub> A <sub>0</sub> 0 0	00 AA 1514				
1 00011	A <sub>12</sub> A <sub>0</sub> 00	00 AA 15 13				
1 00100	A <sub>11</sub> A <sub>0</sub> 00	00 A15··A12				
1 00101	A <sub>10</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>11</sub>				
1 00110	A9A0 00	00 A <sub>15</sub> A <sub>10</sub>				
1 00111	A <sub>8</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>9</sub>				
1 01000	A7A0 00	00 A <sub>15</sub> A <sub>8</sub>				
1 01001	A <sub>6</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>7</sub>				
1 01010	A5A0 00	00 A <sub>15</sub> A <sub>6</sub>				
1 01011	A4A0 00	00 A <sub>15</sub> A <sub>5</sub>				
1 01100	A <sub>3</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>4</sub>				
1 01101	Az A0 00	00 A <sub>15</sub> A <sub>3</sub>				
1 01110	A A 1 0 00	0 0 A <sub>15</sub> A <sub>2</sub>				
1 01111	A 00	0 A <sub>15</sub> A <sub>1</sub>				
1 1 X X X X	00	A <sub>15</sub> A <sub>0</sub>				
<b>I</b>	<b>L</b>	49-000137				

Left Shift [SHL	execution

SB	Lower 5 bits of DATA <sub>B</sub> (No. of shifts)	DATAX	DATAY			
0	00000	A <sub>15</sub> A <sub>14</sub> A <sub>1</sub> A <sub>0</sub>	00			
0	00001	A <sub>14</sub> A <sub>0</sub> 0	00 A			
0	00010	A <sub>13</sub> A <sub>0</sub> 0 0	00 AA 1514			
0	00011	A <sub>12</sub> A <sub>0</sub> 00	00 AA			
0	00100	A <sub>11</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>12</sub>			
0	00101	A <sub>10</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>11</sub>			
0	00110	A9A0 00	00 A <sub>15</sub> A <sub>10</sub>			
0	00111	A <sub>8</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>9</sub>			
0	01000	A7A0 00	00 A <sub>15</sub> A <sub>8</sub>			
0	01001	A <sub>6</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>7</sub>			
0	01010	A <sub>5</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>6</sub>			
0	01011	A4A0 00	00 A <sub>15</sub> A <sub>5</sub>			
0	01100	A <sub>3</sub> A <sub>0</sub> 00	00 A <sub>15</sub> A <sub>4</sub>			
0	01101	A2A0 00	00 A <sub>15</sub> A <sub>3</sub>			
0	01110	AA 10 00	0 0 A <sub>15</sub> A <sub>2</sub>			
0	01111	A 00	0 A <sub>15</sub> A <sub>1</sub>			
0	1 X X X X	00	A <sub>15</sub> A <sub>0</sub>			
1	00000	A <sub>15</sub> A <sub>14</sub> A <sub>1</sub> A <sub>0</sub>	00			
1	00001	0 A <sub>15</sub> A <sub>14</sub> A <sub>1</sub>	A 00			
1	00010	0 0 A <sub>15</sub> A <sub>2</sub>	AA 1 0 00			
1	00011	00 A <sub>15</sub> A <sub>3</sub>	A2'A0 00			
1	00100	00 A <sub>15</sub> A <sub>4</sub>	A <sub>3</sub> A <sub>0</sub> 00			
1	00101	00 A <sub>15</sub> A <sub>5</sub>	A4A0 00			
1	00110	00 A <sub>15</sub> A <sub>6</sub>	A <sub>5</sub> A <sub>0</sub> 00			
1	00111	00 A <sub>15</sub> A <sub>7</sub>	A <sub>6</sub> A <sub>0</sub> 00			
1	01000	00 A <sub>15</sub> A <sub>8</sub>	A7 A0 00			
1	01001	00 A <sub>15</sub> A <sub>9</sub>	A <sub>8</sub> A <sub>0</sub> 00			
1	01010	00 A <sub>15</sub> A <sub>10</sub>	A <sub>9</sub> A <sub>0</sub> 00			
1	01011	00 A <sub>15</sub> A <sub>11</sub>	A <sub>10</sub> A <sub>0</sub> 00			
1	01100	00 A <sub>15</sub> A <sub>12</sub>	A <sub>11</sub> A <sub>0</sub> 00			
1	01101	00 A. A 15 13	A <sub>12</sub> A <sub>0</sub> 00			
1	01110	00 A A 1514	A <sub>13</sub> A <sub>0</sub> 0 0			
1	01111	00 A	A14 A0 0			
1	1 X X X X	00	A <sub>15</sub> A <sub>1</sub> A <sub>0</sub>			
			49-000138			

# 3g

] |38C


#### **Compare Instructions**


The Compare instructions (see table 16) are different from other PU instructions in that PNZ conditions must be specified along with the instructions. When a compare instruction is used along with a specified PNZ field, the Processing Unit performs a subtract operation. This subtract operation produces a set of PNZ flags, which are compared against the PNZ field specified by the instruction. When these two PNZ fields coincide, the specified PNZ conditions are said to be true. When they do not coincide, the specified PNZ conditions are said to be false (see table 17). The output data from the Processing Unit differs significantly depending on the PNZ conditions. The following three instructions compare the 17-bit data (SA and DATA<sub>A</sub>) from the A side against the 17-bit data (S<sub>B</sub> and DATA<sub>B</sub>) from the B side.

**CMPNOM** [Compare and normalize]: If the specified PNZ conditions are false, then the control bits, sign bits and data for both the X and Y sides are set to zero. If the PNZ conditions are true, then  $C_X$  and  $C_Y$  are set to one,  $S_X$  and  $S_X$  are set to zero, DATA<sub>X</sub> is set to 0001H, and DATA<sub>Y</sub> is set to 0000H.

**CMP** [Compare]: This instruction outputs the 17-bit data words from the A and B sides to the X and Y sides without any change in their contents. It only alters the control bits. If the specified PNZ conditions are true, then  $C_X$  and  $C_Y$  are set to one. If the PNZ conditions are false, then  $C_X$  is set to one and  $C_Y$  is set to zero.

**CMPXCH** [Compare and exchange]: If the specified PNZ conditions are true, then both the input data from the A side and B side are unchanged and output to the X side and Y side, respectively, including their sign bits and the control bits. However, if the PNZ conditions are false, then the input data from the A side is exchanged with the input data from the B side, including the control and sign bits.





#### Table 17. PNZ Field Conditions for Compare Instructions

PN	IZ	Condition	True/ Faise	Function	Mnemonic
0 0	) 1	$S_A DATA_A = S_B DATA_B$	True	Equal	EQ
		$S_A DATA_A \neq S_B DATA_B$	False	Not equal	
0 1	0	$S_A DATA_A < S_B DATA_B$	True	Less than	LT
		$S_{A} \; DATA_{A} \geq S_{B} \; DATA_{B}$	False	Greater or equal	
01	1	$S_{A} \: DATA_{A}  \leq  S_{B} \: DATA_{B}$	True	Less or equal	LE
		$s_A  \text{data}_A {>} s_B  \text{data}_B$	False	Greater than	
1 0	) ()	$S_A DATA_A > S_B DATA_B$	True	Greater than	GT
		$S_{A} \: DATA_{A}  \leq  S_{B} \: DATA_{B}$	False	Less or equal	
1 0	) 1	$S_{A} \: DATA_{A} \geq S_{B} \: DATA_{B}$	True	Greater or equal	GE
		$S_A DATA_A < S_B DATA_B$	False	Less than	
1 1	0	$S_A DATA_A \neq S_B DATA_B$	True	Not equal	NE
		$S_A DATA_A = S_B DATA_B$	False	Equal	-

Note: The significance of the PNZ bits when Compare instructions are executed differs from that of other instructions. Here, the use of PNZ = 111 or 000 is prohibited.

Table 16.	Compare	Instructions
-----------	---------	--------------

Mnemonic			inj	put					Out	tput			Notes
Milenome	CA	SA	DATAA	CB	SB	DATAB	CX	Sx	DATAX	Cy	Sy	DATAY	nuica
CMPNOM	CA	SA	Α	CB	SB	В	0	0	0000H	0	0	0000H	When PNZ is False
CIVIT NOW	CA	SA	A	CB	SB	В	1	0	0001H	1	0	0000H	When PNZ is true
СМР	CA	SA	А	CB	SB	В	0	SA	Α	0	SB	В	When PNZ is false
Civir	CA	SA	A	CB	SB	В	1	SA	Α	1	SB	В	When PNZ is true
СМРХСН	CA	SA	Α	CB	SB	В	CA	SA	Α	CB	SB	В	When PNZ is true
UMFAUN	CA	SA	A	CB	SB	В	CB	SB	Α	CA	SB	A	When PNZ is false

## **Bit Manipulation Instructions**

**GET1** [**Get one bit**]: This instruction is used to read a particular bit from DATA<sub>A</sub> (see table 18). A bit of DATA<sub>A</sub> specified by the lower 4 bits of DATA<sub>B</sub> is output as the least significant bit of DATA<sub>X</sub>. All other bits of DATA<sub>X</sub> are set to zero. DATA<sub>Y</sub> is also set to zero. The control bits and the sign bits of DATA<sub>X</sub> and DATA<sub>Y</sub> are as follows:  $C_X \leftarrow C_A$ ,  $C_Y \leftarrow C_B$ ,  $S_X \leftarrow S_A$ ,  $S_Y \leftarrow 0$ .

**SET1** [Set one bit]: This instruction is used to set a particular bit of DATA<sub>A</sub>. The bit of DATA<sub>A</sub> to be set is specified by the lower 4 bits of DATA<sub>B</sub>. After the bit is set, the 16-bit result is output as DATA<sub>X</sub>. DATA<sub>Y</sub> is always output as zero. The control bits and the sign bits of DATA<sub>X</sub> and DATA<sub>Y</sub> are as follows:  $C_X \leftarrow C_A$ ,  $C_Y \leftarrow C_B$ ,  $S_X \leftarrow S_A$ ,  $S_Y \leftarrow 0$ .

**CLR1** [**Clear one bit**]: This instruction is used to reset a particular bit of DATA<sub>A</sub>. The bit of DATA<sub>A</sub> to be reset is specified by the lower 4 bits of DATA<sub>B</sub>. After the bit is reset (cleared), the 16-bit result is output as DATA<sub>X</sub>. DATA<sub>Y</sub> is always output as zero. The control bits and the sign bits of DATA<sub>X</sub> and DATA<sub>Y</sub> are as follows:  $C_X \leftarrow C_A$ ,  $C_Y \leftarrow C_B$ ,  $S_X \leftarrow S_A$ ,  $S_Y \leftarrow 0$ .

Table 18.	Bit Addressing
10010 10.	Bit Maaroooning

1 abre				sonig
		A <sub>B</sub> Bit		
3	2	1	0	DATA <sub>A</sub> Bit Position
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9
1	0	1	0	10
1	0	1	1	11
1	1	0	0	12
1	1 1 0 1		1	13
1	1	1	0	14
1	1	1	1	15

#### **Bit Check Instructions**

**ANDMSK** [Mask a word with logical AND]: This instruction tests certain bits in DATA<sub>A</sub>. The bits in DATA<sub>A</sub> to be tested are first masked with a bit pattern in DATA<sub>B</sub>. Only those bits in DATA<sub>A</sub> corresponding to the one bits of DATA<sub>B</sub> are considered. Then only those masked bits

of DATA<sub>A</sub> are ANDed together to set or reset the control bits,  $C_X$  and  $C_Y$ . If the result of the AND operation is 1, then both the  $C_X$  and  $C_Y$  are set to 1. If the result of the operation is 0, then the both  $C_X$  and  $C_Y$  are set to 0. The rest of the output data fields are the following:  $S_X \leftarrow S_A$ ,  $S_Y \leftarrow S_B$ , DATA<sub>X</sub>  $\leftarrow$  DATA<sub>A</sub>, DATA<sub>Y</sub>  $\leftarrow$  DATA<sub>B</sub>.

**ORMSK** [Mask a word with logical OR]: This instruction tests certain bits in DATA<sub>A</sub>. The bits in DATA<sub>A</sub> to be tested are first masked with a bit pattern in DATA<sub>B</sub>. Only those bits in DATA<sub>A</sub> corresponding to the one bits of DATA<sub>B</sub> are considered. Then only those masked bits of DATA<sub>A</sub> are ORed together to set or reset the control bits, C<sub>X</sub> and C<sub>Y</sub>. If the result of the OR operation is 1, then both C<sub>X</sub> and C<sub>Y</sub> are set to 1. If the result of the operation is 0, then the both C<sub>X</sub> and C<sub>Y</sub> are set to 0. The rest of the output data fields are the following: S<sub>X</sub> – S<sub>A</sub>, S<sub>Y</sub> – S<sub>B</sub>, DATA<sub>X</sub> – DATA<sub>A</sub>, DATA<sub>Y</sub> – DATA<sub>B</sub>.

#### **Data Conversion Instructions**

**CVT2AB** [Convert two's complement to sign-magnitude]: This instruction converts a 16-bit number in two's complement form to a 17-bit number in sign-magnitude form. The sign of the two's complement number is output as the  $S_X$  bit.

**CVTAB2** [Convert sign-magnitude to two's complement]: This instruction converts a 17-bit number in sign-magnitude form to a 16-bit number in two's complement form. This operation has the potential danger of an overflow or an underflow. If an overflow or an underflow occurs, the  $C_X$  bit is set to 1.

#### **Double Precision Adjustment Instruction**

**ADJL** [**Adjust long**]: This instruction is used to adjust a double precision number, in which the sign bits of the upper and lower words are different. This situation may occur after a double precision arithmetic operation. The examples in table 19 illustrate the adjustments of double precision numbers.

Table 19.	Double	Precision	Adjustment	Examples
-----------	--------	-----------	------------	----------

	Input/Output	Sign	Data
Input	High (A data)	0	1234H
	Low (B data)	0	5678H
Output	High (X data)	0	1234H
	Low (Y data)	0	5678H
Input	High (A data)	0	1234H
	Low (B data)	1	5678H
Output	High (X data)	0	1233H
	Low (Y data)	0	A988H
Input	High (A data)	1	1234H
	Low (B data)	0	5678H
Output	High (X data)	1	1233H
	Low (Y data)	1	A988H

#### Accumulative Addition Instruction


ACC [Accumulate]: This instruction (see figure 22) performs cumulative additions of incoming tokens' data fields. The incoming tokens are classified into type 1 and type 2 tokens. A type 1 token is deleted after the ACC operation, but a type 2 token is not. Moreover, a type 2 token reads the contents of the ACC register, which contains the accumulated sum of tokens. When a type 2 token reads the contents of the ACC register, the ID field of the token is unchanged. However, if an overflow has occurred prior to the arrival of a type 2 token, the ID field is incremented by one. Only the following three tokens qualify as type 2 tokens.

- 1. If the ACC instruction is used along with RDCYCS instruction, and the token's FTRC bit = 1, and the Buffer Size and Read Counter of RDCYCS instruction are equal.
- If the ACC instruction is used along with RDCYCL instruction, and the token's FTRC bit = 1, and the Buffer size and Read Counter of RDCYCL instruction are equal.
- If the ACC instruction is used along with COUNT instruction, and the token's FTRC bit = 0, and the Count Size and Counter of COUNT instruction are equal.

#### **C Bit Copy Instruction**

**COPYC** [Copy control bit]: This instruction copies the control bit of the A side and outputs it as  $C_{Y}$ .





## Table 20. PU Instruction (Sheet 1 of 3)

				Inp	ut			Output						
Mnemonic	OP Code	CA	SA	DATA <sub>A</sub>	CB	SB	DATAB	CX	Sχ	DATA <sub>X</sub>	Cy	SY	DATAy	Notes
Logical Op	erations													
OR	00000	CA	SA	Α	CB	SB	В	CX	$\mathbf{S}_{A}$	A OR B	Cy	0	0000H	
AND	00001	CA	SA	А	CB	SB	В	CX	SA	A AND B	Cy	0	0000H	
XOR	00010	CA	SA	А	CB	SB	В	CX	SA	A XOR B	Cy	0	0000H	
ANDNOT	00011	CA	SA	Α	CB	SB	В	CX	SA	Ā AND B	Cy	0	0000H	
NOT	01100	CA	SA	А				CX	SA	Ā	Сү	0	0000H	
Arithmetic	Operations													
		CA	0	Α	CB	0	В	Cx	0	A + B	Cy	0	*	
		CA	0	Α	CB	1	В	CX	0	A - B	Cy	0	0000H	When $A \ge B$ , $S_X = 0$
ADD	11000							CX	1	B - A	Cy	1	0000H	When $A < B$ , $S_X = 1$
		CA	1	Α	CB	0	В	Cx	0	B – A	Cy	0	0000H	When $A < B$ , $S_X = 0$
								Сх	1	A – B	Cy	1	0000H	When $A \ge B$ , $S_X = 1$
		CA	1	Α	CB	1	В	CX	1.	A + B	Cy	1	*	
	<u></u>	CA	0	A	CB	0	В	CX	0	A + B	Cy	SS	No. of shifts †	
		CA	0	Α	CB	1	В	CX	0	A – B	Cy	SS	*	When $A \ge B$ , $S_X = 0$
ADDSC	11100							CX	1	B – A	Cy	SS	No. of shifts †	When $A < B$ , $S_X = 1$
		CA	1	Α	CB	0	В	Cx	0	B - A	Cy	SS	*	When $A < B$ , $S_X = 0$
								CX	1	А — В	Cy	SS	No. of shifts †	When $A \ge B$ , $S_X = 1$
		CA	1	Α	CB	1	В	CX	1	A + B	Cy	SS	No. of shifts†	
		CA	0	Α	CB	0	В	CX	0	A - B	Cy	0	0000H	When $A > B$ , $S_X = 0$
								CX	1	B - A	Cy	1	0000H	When $A < B$ , $S_{\chi} = 1$
SUB	11001	CA	0	Α	CB	1	В	CX	0	A + B	Cy	0	*	
		CA	1	Α	CB	0	В	CX	1	A + B	Cy	1	*	
		CA	1	А	CB	1	В	CX	0	B - A	Cy	0	0000H	When $A < B$ , $S_{\chi} = 0$
								CX	1	A - B	C <sub>Y.</sub>	1	0000H	When $A \ge B$ , $S_X = 1$
		CA	0	A	CB	0	В	CX	0	A – B	Cy	SS	No. of shifts †	When $A \ge B$ , $S_X = 0$
								CX	1	В — А	Cy	SS	No. of shifts †	When $A < B$ , $S_X = 1$
SUBSC	11101	CA	0	Α	CB	1	В	CX	0	A + B	Cy	SS	No. of shifts †	
		CA	1	A	CB	0	В	CX	1	A + B	Cy	SS	No. of shifts †	
		CA	1	A	CB	1	В	CX	0	B – A	Cy	SS	No. of shifts †	When $A < B$ , $S_X = 0$
								CX	1	A – B	Cy	SS	No of shifts †	When $A \ge B$ , $S_X = 1$
MUL	11010	CA	SA	A	CB	SB	В	CX	Sχ	A x B High	Cy	Sχ	A x B Low	$S_X = S_A \text{ OR } S_B$ (logical OR)
MULSC	11110	CA	S <sub>A</sub>	Α	CB	SB	В	CX	Sχ	A x B High	Cy	SS	No. of shifts †	$S_X = S_A \text{ OR } S_B$ (logical OR)

3g

# μ**PD7281**



				Inp	ut					· · · · · · ·				
Mnemonic	OP code	C_	SA	DATAA	CB	SB	DATAB	Cx	Sx	DATAX	utput Cy	SY	DATA <sub>Y</sub>	Notes
Arithmetic	Operation	3											······	
NOP	11011	CA	SA	Α	CB	SB	В	CX	SA	Α	Cy	SB	В	
NOPSC	11111	CA	S <sub>A</sub>	A	CB	SB	В	CX	SA	А	Cy	SS	No. of shifts †	
		CA	0	A				CX	0	A + 1	Cy	0	*	
INC	01010	CA	1	А				CX	0	1	Cy	0	0000H	When $A = 0$ , $S_X = 0$
								CX	1	A — 1	Сү	1	0000H	When $A \geq 1,S_{X} = 1$
DEC	01011	CA	0	А				CX	0	A — 1	Cy	0	0000H	When $A \ge 0$ , $S_X = 0$
								CX	1	1	Сү	1	0000H	When $A=0,S_{\hbox{\scriptsize X}}=1$
		CA	1	A				CX	1	A + 1	Cy	1	*	
Shift														
SHL	00100	CA	S <sub>A</sub>	A	CB	0	No. of shifts	CX	S <sub>A</sub>	Shift A left	Cy	S <sub>A</sub>	Shift A left	
		CA	S <sub>A</sub>	A	CB	1	No. of shifts	CX	S <sub>A</sub>	Shift A right	Cy	S <sub>A</sub>	Shift A right	
SHLBRV 0	00101	CA	S <sub>A</sub>	A	CB	0	No. of shifts	CX	S <sub>A</sub>	Reverse A and shift left	Cy	S <sub>A</sub>	Reverse A and shift left	
		CA	SA	A	C <sub>B</sub>	1	No. of shifts	CX	S <sub>A</sub>	Reverse A and shift right	Сү	SA	Reverse A and shift right	
SHR	00110	CA	S <sub>A</sub>	A	CB	0	No. of shifts	CX	S <sub>A</sub>	Shift A right	Cy	S <sub>A</sub>	Shift A right	
		CA	S <sub>A</sub>	A	CB	1	No. of shifts	CX	S <sub>A</sub>	Shift A left	Cy	S <sub>A</sub>	Shift A left	
SHRBRV	00111	CA	SA	A	CB	0	No. of shifts	CX	SA	Reverse A and shift right	Cy	S <sub>A</sub>	Reverse A and shift right	
		CA	S <sub>A</sub>	A	CB	1	No. of shifts	CX	S <sub>A</sub>	Reverse A and shift left	CY	SA	Reverse A and shift left	
Compariso									Martin Martineeri					
CMPNOM	01000	CA	SA	A	CB	SB	В	0	0	0000H	0	0	0000H	When PNZ is false
		CA	SA	A	CB	SB	В	1	0	0001H	1	0	0000H	When PNZ is true
СМР	01001	CA	SA	A	CB	SB	В	0	SA	Α	0	SB	В	When PNZ is false
		CA	SA	A	CB	SB	В	1	SA	Α	1	SB	В	When PNZ is true
CMPXCH	10001	CA	SA	A	CB	SB	В	CA	SA	A	CB	SB	В	When PNZ is true
		CA	SA	A	CB	SB	В	CB	SB	В	CA	SA	A	When PNZ is false
Accumulat ACC	i <b>ve Additio</b> 10010	n C <sub>A</sub>	SA	A	CB	S <sub>B</sub>	В	CX	S <sub>X</sub>	ΣΑ				Used as a pair with AG & FC instruction COUNT
C Bit Copy								•						
COPYC	10011	CA	SA	A	CB	SB	В	· CA	SA	А	CA	SB	В	

## Table 20. PU Instruction (Sheet 2 of 3)

#### Table 20. PU Instruction (Sheet 3 of 3)


				Inp	ut					0	utput			
Mnemonic	OP code	CA	SA	DATAA	CB	SB	DATAB	CX	Sx	DATA <sub>X</sub>	Cy	SY	DATAY	Notes
Bit Operati	ons												,	
GET1	10101	CA	SA	A	CB	S <sub>B</sub>	Bit position	CX	SA	0000H	Cy	0	0000H	When the bit specified by the lower 4 bits of DATA <sub>B</sub> is 0
		CA	SA	A	CB	SB	Bit position	CX	SA	0001H	Cy	0	0000H	When the bit specified by the lower 4 bits of DATA <sub>B</sub> is 1
SET1	10110	C <sub>A</sub>	SA	A	CB	SB	Bit position	CX	SA	A bit in DATA <sub>A</sub> is set	Сү	0	0000H	Bit specification by the lower 4 bits of DATA <sub>B</sub>
CLR1	10111	CA	SA	A	CB	SB	Bit position	CX	SA	A bit in DATA <sub>A</sub> is cleared	Сү	0	0000H	Bit specification by the lower 4 bits of DATA <sub>B</sub>
Bit Check														
ANDMSK	01101	CA	SA	А	CB	SB	В	0	SA	Α	0	SB	В	If ANDMSK = 0
		CA	SA	Α	CB	SB	В	1	SA	Α	1	SB	В	If ANDMSK = 1
ORMSK	10000	CA	SA	Α	CB	SB	В	0	SA	Α	0	SB	В	If ORMSK = 0
		CA	S <sub>A</sub>	Α	CB	SB	В	1	SA	Α	1	SB	В	If ORMSK = 1
Data Conve	rsion													
CVT2AB	01110	CA	SA	A	CB	SB	В	CX	S <sub>X</sub>	Conver- ted A data	Cy	0	0000H	Absolute value + twos complement
CVTAB2	01111	CA	SA	A	CB	SB	В	С <sub>Х</sub>	Sχ	Conver- ted A data	Cy	0	0000H	Twos complement ← absolute value
Adjustmen	t of Double	Precisi	on Nur	nbers										
ADJL	10100	CA	0	Α	CB	1	В	CX	0	A — 1	Cy	0	0000H-B	$A \neq 0 \text{ AND } B \neq 0$
		CA	1	Α	CB	0	В	CX	1	A — 1	Cy	1	0000H-B	$A \neq 0 \text{ AND } B \neq 0$
		CA	0	Α	CB	1	0000H	CX	0	Α	Cy	0	0000H	
		CA	0	0000H	CB	1	В	CX	1	0000H	Cy	1	В	B ≠ 0
		CA	1	Α	CB	0	0000H	CX	1	A	Cy	1	0000H	
		CA	1	0000H	CB	0	В	CX	0	0000H	Cy	0	В	B ≠ 0
		CA	0	Α	CB	0	В	CX	0	Α	Cy	0	В	
		CA	1	Α	CB	1	В	Cx	1	Α	Сy	1	В	

Notes: \* If an overflow occurs as the result of A + B, DATA<sub>Y</sub> = 0001H and if no overflow, DATA<sub>Y</sub> = 0000H.

† This indicates the number of consecutive zeros from the MSB of DATA<sub>X</sub>. This number is used to calculate the number of shifts to be performed by subsequent processing.



## **GE Instructions**



#### **Bit Assignments**

**F/L** [**Full/Left**]: F/L bit = 0 indicates that the GE instruction is used alone, whereas F/L bit = 1 indicates that the GE instruction is used in conjunction with an AG/FC instruction.

**XCH** [**Exchange**]: XCH bit = 1 indicates that the data from A side and B side are to be exchanged before the two data tokens enter the Queue.

**OP** [**OP** code]: These two bits select an operation to be performed. See table 21.

#### Table 21. OP Bits


OP	Operation	
00	COPYBK (Copy block)	
01	COPYM (Copy multiple)	
11	SETCTL (Set control field)	


**GS** [**Generation Size**]: These four bits determine the number of copies of a token to be made. A minimum of 2 and a maximum of 17 copies can be made using a GE instruction.

**CTLFD** [Control Field]: This field is used with Set Control Field (SETCTL) instruction. The data in CTLFD field further specifies the types of operations to be performed by the SETCTL instruction.

## COPYBK [Copy Block]

COPYBK is used to duplicate a block of tokens from a single token. These duplicated tokens have exactly the same ID as the original token except the token copied last which has the original token's ID plus one. The number of tokens to be generated is specified by the GS field, and the COPYBK instruction generates exactly GS + 2 tokens. The data fields of the tokens being duplicated can also be incremented or decremented in a systematic manner. The incremental (or decremental) step value is contained in DATA<sub>B</sub>. The tokens generated are sent to the Link Table. The series of LT tokens output by the instruction is shown in figure 23.






### Figure 23. COPYBK Instruction Output


## COPYM [Copy Multiple]

COPYM is used to generate multiple tokens from a single token. Each generated token has a different ID value. The number of tokens generated from the original token is GS + 2. The data field of the tokens being generated can also be incremented or decremented in a systematic manner. The incremental (or decremental) step value is contained in DATA<sub>B</sub>. The

generated tokens are sent to the Link Table as LT tokens. The series of LT tokens output by the COPYM instruction is shown in figure 24.




#### Figure 24. COPYM Instruction Output Tokens





## SETCTL [Set Control Field]




SETCTL is used to read and rewrite the contents of the Link Table and the Function Table. Since it can change the contents of the Link Table and the Function Table, this instruction can be used to write a self-modifying code. The type of operation to be performed is further specified by the contents of CTLFD field, as shown in table 22.

# Table 22. SETCTL Instruction Control Field Operation Operation

	CTLFD		Operation
0 0	C	S	Normal data. Operation is exactly the same as COPYM.
1 1	0	0	The data field of this token is used to set a location in the Link Table memory (C and S bits are not included.) After the data is set, the token is deleted.
1 1	0	1	The data field of this token is used to set a location in the Function Table Right field. After the data is set, the token is deleted.
1 1	1	0	The lower 14 bits of the data field of this token are used to set a location in the Function Table Left field (higher bits are ignored.) After the data is set, the token is deleted.
1 1	1	1	The lower 10 bits of the data field of this token are used to set a location in the Function Table Temporary field (higher bits are ignored.) After the data is set, the token is deleted.
1 0	0	0	This token reads the LT address indicated by the ID field and outputs the contents.
1 0	0	1	This token reads the Function Table Right field address indicated by the ID field and outputs the contents.
1 0	1	0	This token reads the Function Table Left field address indicated by the ID field and outputs the contents.
1 0	1	1	This token reads the Function Table Temporary field address indicated by the ID field and outputs the contents.
0 1	0	0	These tokens should not be generated by the Processing
0 1	0	1	Unit. They are operating-mode-related tokens.
0 1	1	ò	enter and operating mode related tokono.
0 1	1	1	
Note:	The	eat	or write operation is performed at the address

Note: The set or write operation is performed at the address indicated by the ID field of the token.

## **OUT Instructions**



## **Bit Assignments**

**F/L** [**Full/Left**]: F/L bit = 0 indicates that the OUT instruction is to be used alone. F/L bit = 1 indicates that the OUT instruction is to be used in conjunction with an AG/FC instruction.


**XCH** [**Exchange**]: If XCH bit = 1, the output data tokens from the A side are exchanged with those from the B side before they go to the Output Queue. If XCH bit = 0, no exchange operation is performed.

**OP** [**OP** Code]: This bit is used to further specify the OUT instruction. If OP = 0, then OUT1 instruction is performed, whereas if OP = 1, OUT2 instruction is performed.

**ID2** [Second ID]: This field is used only by the OUT2 instruction. ID2 is the ID of the second output data token.

**MN** [Module Number]: This field indicates the destination module of the output data token.

### OUT1




This instruction outputs a 32-bit data token via the Output Data Bus (ODB). Since the size of the ODB is 16 bits, a 32-bit output data token is divided into two 16-bit words and output one 16-bit word at a time. The format of an output data token is shown in figure 24.



30

#### Figure 25. OUT1 Output Token Format




#### OUT2

This instruction outputs two 32-bit data tokens via ODB. Since the ODB is 16 bits wide, each 32-bit token is divided into two 16-bit words and output one 16-bit word at a time. This instruction is useful when a double precision number is to be output. The formats of two output data tokens are shown in figure 25.



#### Figure 26. OUT2 Output Tokens Format













Figure 27. Data-Flow Graph Explanation (cont)



41

# μ**PD7281**





## Description

The NEC µPD9305 memory access and general bus interface chip (MAGIC) is a peripheral LSI support device for the µPD7281 image pipelined processor (ImPP). The µPD7281 is a data flow architecture processor that supports high speed image and signal processing applications. The µPD9305 chip can support from one to eight µPD7281s and also interfaces to both 8-bit and 16bit host processors.

The µPD9305's powerful interface capabilities allow it to support basic interface operations, object program load, read/write/modify operations on image memory, and multiple µPD7281 image memory accesses.

Since the  $\mu$ PD7281 ImPP does not use direct addressing, the memories in a µPD7281 processor system can be seen as processing modules with unique module numbers. These separate modules must output memory access tokens containing their own unique address. data, and control signals. The modules must perform the necessary processing, and then output the result of the access as another memory access token. To do this, the multiple µPD7281 modules require external circuitry to process the memory access tokens that they output. In addition, this same circuitry is required to organize the data output from the memory into token format.

Circuitry is also needed between the host processor and the µPD7281s to organize the data from the host into token format and to return the data output from the µPD7281s into the form required by the host processor. Finally, tokens may have to be returned to other µPD7281s in token form for further processing.

The µPD9305 simplifies the above operations by keeping the data in the most convenient form. The µPD9305 replaces approximately 80 medium/small scale integrated devices with a single integrated circuit.


### Features

- □ High performance image memory interface
- □ Reduces external circuits required for ImPP system
- □ Simplifies host interface
- □ Up to 24-bit image memory addressing
- Up to 18-bit image memory data
- □ Register file for memory access
- □ Refresh control of image memory
- □ Functions with separate DMA controller
- $\Box$  Single +5 V power supply
- CMOS technology for lower power consumption

## **Ordering Information**

Part Number	Package Type	
μPD9305R	132-pin ceramic grid array	

## **Pin Configuration**



## **Pin Identification**

Symbol	Function		
CLK	Clock input		
D <sub>10</sub> ,D <sub>12</sub> , D <sub>15</sub>	Bidirectional data bus bits		
OACK	Output acknowledge input		
OREQ	Output request output		
IDB <sub>14</sub>	Input data bus bit		
ODB <sub>14</sub>	Output data bus bit		
IDB <sub>11</sub>	Input data bus bit		
$ODB_{11}, ODB_8$	Output data bus bits		
IDB <sub>9</sub>	Input data bus bit		
ODB <sub>5</sub>	Output data bus bit		
IDB <sub>8</sub>	Input data bus bit		
ODB <sub>4</sub>	Output data bus bit		
IDB <sub>7</sub>	Input data bus bit		
ODB <sub>2</sub>	Output data bus bit		
	CLK           D10,D12, D15           OACK           OREQ           IDB14           ODB11           ODB11, ODB11, ODB8           IDB9           ODB5           IDB8           ODB4		



# Pin Identification (Cont)

No.	Symbol	Function	
18	IDB <sub>6</sub>	Input data bus bit	
19	MN <sub>2</sub>	Module number output	
20	IDB <sub>4</sub>	Input data bus bit	
21	IMA <sub>22</sub>	Image memory address output bit	
22	IDB <sub>2</sub>	Input data bus bit	
23, 24	IMA <sub>18</sub> , IMA <sub>15</sub>	Image memory address output bits	
25	IDB <sub>0</sub>	Input data bus bit	
26-28	IMA <sub>12</sub> -IMA <sub>10</sub>	Image memory address output bits	
29	SOLBSY	Self object load busy output	
30	CPURQ	CPU request output	
31	DMAAEN	DMA address enable input	
32-34	IMA <sub>5</sub> ,IMA <sub>2</sub> , IMA <sub>0</sub>	Image memory address output bits	
35	DMAAK1	DMA / 1 acknowledge input	
36	DMARQ1	DMA / 1 request output	
37	IMD <sub>13</sub>	Bidirectional image memory data bus bit	
38	IMAK	Image memory acknowledge input	
39-42	IMD <sub>10</sub> -IMD <sub>7</sub>	Bidirectional image memory data bus bits	
43	A <sub>0</sub>	Address select input	
44,45	IMD <sub>3</sub> ,IMD <sub>1</sub>	Bidirectional image memory data bus bits	
46	IMWR	Image memory write output	
47	WR	Write input	
48,49	D <sub>2</sub> ,D <sub>5</sub>	Bidirectional data bus bits	
50	CS	Chip select input	
51,52	D <sub>8</sub> ,D <sub>9</sub>	Bidirectional data bus bits	
53	GND	Ground	
54,55	D <sub>11</sub> ,D <sub>14</sub>	Bidirectional data bus bits	
56	IREQ	Input request input	
57	IACK	Input acknowledge output	
58	IDB <sub>13</sub>	Input data bus bit	
59	ODB <sub>13</sub>	Output data bus bit	
60	IDB <sub>10</sub>	Input data bus bit	
61-63	$ODB_{10}, ODB_7, ODB_6$	Output data bus bits	
64	V <sub>DD</sub>	+5 V power supply	
65,66	ODB <sub>3</sub> ,ODB <sub>1</sub>	Output data bus bits	
67	IDB <sub>5</sub>	Input data bus bit	
68	MN <sub>1</sub>	Module number output bit	

# Pin Indentification (Cont)

No.	Symbol	Function	
69,70	IMA <sub>23</sub> ,IMA <sub>21</sub>	Image memory address output bits	
71	IDB <sub>1</sub>	Input data bus bit	
72-74	IMA <sub>17</sub> ,IMA <sub>14,</sub> IMA <sub>13</sub>	Image memory address output bits	
75	GND	Ground	
76,77	IMA <sub>9</sub> ,IMA <sub>8</sub>	Image memory address output bits	
78	INBUSY	Input to ImPP busy output	
79, 80	IMA <sub>4</sub> ,IMA <sub>1</sub>	Image memory address output bits	
81	IMD <sub>17</sub>	Bidirectional image memory data bus bit	
82	DMAAK2	DMA / 2 acknowledge input	
83	DMARQ2	DMA / 2 request output	
84, 85	IMD <sub>12</sub> ,IMD <sub>11</sub>	Bidirectional image memory data bus bits	
86	V <sub>DD</sub>	+5 V power supply	
87,88	IMD <sub>6</sub> ,IMD <sub>5</sub>	Bidirectional image memory data bus bits	
89	A <sub>1</sub>	Address select input	
90	IMD <sub>0</sub>	Bidirectional image memory data bus bit	
91	IMRF	Image memory refresh output	
92	D <sub>0</sub>	Bidirectional data bus bit	
93	RD	Read input	
94-96	D <sub>4</sub> ,D <sub>6</sub> ,D <sub>7</sub>	Bidirectional data bus bits	
97	GND	Ground	
98	D <sub>13</sub>	Bidirectional data bus bit	
99	IPPRST	Image pipelined processor reset output	
100	IDB <sub>15</sub>	Input data bus bit	
101	ODB <sub>15</sub>	Output data bus bit	
102	IDB <sub>12</sub>	Input data bus bit	
103,104	ODB <sub>12</sub> ,ODB <sub>9</sub>	Output data bus bits	
105,106	GND	Ground	
107	ODB <sub>0</sub>	Output data bus bit	
108,109	MN <sub>3</sub> ,MN <sub>0</sub>	Module number output bits	
110	IDB <sub>3</sub>	Input data bus bit	
111-113	IMA <sub>20</sub> ,IMA <sub>19</sub> , IMA <sub>16</sub>	Image memory address outputs	
114	V <sub>DD</sub>	+5 V power supply	
115	GND	Ground	
116-118	IMA <sub>7</sub> ,IMA <sub>6</sub> , IMA <sub>3</sub>	Image memory address outputs	

## **Pin Identification (Cont)**

No.	Symbol	Function	
119	RESET	Reset input	
120-122	IMD <sub>16</sub> -IMD <sub>14</sub>	Bidirectional image memory data bus bits	
123,124	GND	Ground	
125,126	IMD <sub>4</sub> ,IMD <sub>2</sub>	Bidirectional image memory data bus bits	
127	IMRD	Image memory read output	
128	GND	Ground	
129	ERR	Error output	
130,131	D <sub>1</sub> ,D <sub>3</sub>	Bidirectional data bus bits	
132	V <sub>DD</sub>	+5 V power supply	

## **Pin Functions**

Table 1 shows the  $\mu$ PD9305 pins in their particular functional groups. The paragraphs that follow table 1 describe the operation of the pins in each group.

All unused input or output pins should be pulled up to  $V_{\text{DD}}$  or down to GND through a 2K-3K ohm resistor.

1/0	Signal	No
	CLK	1
•	RESET	119
	Status	
	ERR	129
0	SOLBSY	29
	CPURQ	30
	INBUSY	78
	Host Interface	
	WR	47
	RD	93
1	CS	50
	A <sub>0</sub>	43
	A <sub>1</sub>	89
	D <sub>0</sub>	92
	D <sub>1</sub>	130
	D <sub>2</sub>	48
	D <sub>3</sub>	131
	D <sub>4</sub>	94
	D <sub>5</sub>	49
	D <sub>6</sub>	95
	D <sub>7</sub>	96
1/0	D <sub>8</sub>	51
	D <sub>9</sub>	52
	D <sub>10</sub>	2
	D <sub>11</sub>	54
	D <sub>12</sub>	3
	D <sub>13</sub>	98
	D <sub>14</sub>	55
	D <sub>15</sub>	4
	DMA	
0	DMARQ1	36
	DMARQ2	83
	DMAAK1	35
I	DMAAK2	82
	DMAAEN	31

Table 1. µPD9305 Pins by Function

3h

\_

# Table 1. µPD9305 Pins by Function (Cont)

1/0	Signal	No.
,	μPD7281 Interface	
	MN <sub>0</sub>	109
0	MN <sub>1</sub>	68
•	MN <sub>2</sub>	19
	MN <sub>3</sub>	108
0	OREQ	6
1	OACK	5
	IREQ	56
0	IACK	57
	IPPRST	99
	ODB <sub>0</sub>	107
	ODB <sub>1</sub>	66
	ODB <sub>2</sub>	17
	ODB <sub>3</sub>	65
	ODB <sub>4</sub>	15
	ODB <sub>5</sub>	13
	ODB <sub>6</sub>	63
0	ODB <sub>7</sub>	62
	ODB <sub>8</sub>	11
	ODB <sub>9</sub>	104
	ODB <sub>10</sub>	61
	ODB <sub>11</sub>	10
	ODB <sub>12</sub>	103
	ODB <sub>13</sub>	59
	ODB <sub>14</sub>	8
	ODB <sub>15</sub>	101
	IDB <sub>0</sub>	25
	IDB <sub>1</sub>	71
	IDB <sub>2</sub>	22
	IDB <sub>3</sub>	110
	IDB <sub>4</sub>	20
	IDB <sub>5</sub>	67
	IDB <sub>6</sub>	18
I	IDB <sub>7</sub>	16
	IDB <sub>8</sub>	11
	IDB <sub>9</sub>	12
	IDB <sub>10</sub>	60
	IDB <sub>11</sub>	9
	IDB <sub>12</sub>	102
	IDB <sub>14</sub>	7
	IDB <sub>15</sub>	100

# Table 1. µPD9305 Pins by Function (Cont)

1/0	Signal	No.		
Image Memory Interface				
I	IMAK	38		
	IMRD	127		
0	IMWR	46		
	IMRF	91		
	IMD <sub>0</sub>	90		
	IMD <sub>1</sub>	45		
	IMD <sub>2</sub>	126		
	IMD <sub>3</sub>	44		
	IMD <sub>4</sub>	125		
	IMD <sub>5</sub>	88		
	IMD <sub>6</sub>	87		
	IMD <sub>7</sub>	42		
1/0	IMD <sub>8</sub>	41		
	IMD <sub>9</sub>	40		
	IMD <sub>10</sub>	39		
	IMD <sub>11</sub>	85		
	IMD <sub>12</sub>	84		
	IMD <sub>13</sub>	37		
	IMD <sub>14</sub>	122		
	IMD <sub>15</sub>	121		
	IMD <sub>16</sub>	120		
	IMD <sub>17</sub>	81		

3h

## Table 1. µPD9305 Pins by Function (Cont)

1/0	Signal	No.
	Image Memory Interface	
	IMA <sub>0</sub>	34
	IMA <sub>1</sub>	80
	IMA <sub>2</sub>	33
	IMA <sub>3</sub>	118
	IMA <sub>4</sub>	79
	IMA <sub>5</sub>	32
	IMA <sub>6</sub>	117
	IMA <sub>7</sub>	116
	IMA <sub>8</sub>	77
	IMA <sub>9</sub>	76
	IMA <sub>10</sub>	28
)	IMA <sub>11</sub>	27
	IMA <sub>12</sub>	26
	IMA <sub>13</sub>	74
	IMA <sub>14</sub>	73
	IMA <sub>15</sub>	24
	IMA <sub>16</sub>	113
	IMA <sub>17</sub>	72
	IMA <sub>18</sub>	23
	IMA <sub>19</sub>	112
	IMA <sub>20</sub>	111
	IMA <sub>21</sub>	70
	IMA <sub>22</sub>	21
	IMA <sub>23</sub>	69

## CLK (Clock)

CLK is the single phase master clock input. The  $\mu$ PD9305 clock frequency can be independent of ImPP clock frequency.

# **RESET** (Reset)

**RESET** initializes the  $\mu$ PD9305. A reset places OREQ, IACK, the token I/O flip-flop, and IM access request signals at an inactive level. **RESET** resets the refresh address counter, refresh timer counter, and mode register to 0. **RESET** must be held low for a minimum of four  $\mu$ PD9305 or  $\mu$ PD7281 clock cycles, whichever is slower.

## V<sub>DD</sub> (Power)

 $V_{DD}$  is the single +5 volt power supply.

## GND (Ground)

GND is the ground signal.

## **Status Signal Pin Functions**

## **CPURQ (CPU Request)**

CPURQ indicates to the host processor that the  $\mu$ PD9305 is ready to transfer a token to the host.

## **INBUSY (Input Busy)**

INBUSY indicates that tokens are being input to the first ImPP from the  $\mu$ PD9305.

## SOLBSY (Self Object Load Busy)

SOLBSY indicates that a self object load is being executed.

## ERR (Error)

ERROR indicates that an error was output from the ImPPs, the host has read an invalid output token, or that the host has input a token while INBUSY was active.

## **Host Interface Signal Pin Functions**

## **RD** (Read)

RD reads the contents of the internal registers specified by  $A_1$  and  $A_0$ .

## WR (Write)

 $\overline{\text{WR}}$  writes an input from the data bus to the internal register specified by A<sub>1</sub> and A<sub>0</sub>.

## **CS** (Chip Select)

CS enables the RD or WR control signals.

## A<sub>0</sub>, A<sub>1</sub> (Address)

 $A_0$  and  $A_1$  select the internal register for a read or write operation.

## D<sub>0</sub>-D<sub>15</sub> (Data Bus)

The contents of the internal registers are read from or written to via data bus bits  $D_0$ - $D_{15}$ .

# **DMA Signal Pin Functions**

## DMAAEN (Direct Memory Access Address Enable)

DMAAEN is used to indicate to the  $\mu$ PD9305 that an external DMA controller is putting DMA addresses on the address bus. During a DMA operation, DMA addresses (system memory addresses) are input to A<sub>0</sub> and A<sub>1</sub>. However, these addresses have no meaning for the  $\mu$ PD9305 and might alter register contents. For this reason, the  $\mu$ PD9305 operates as if A<sub>0</sub> and A<sub>1</sub> are both reset to 0 when DMAAEN is active (high).

5



## DMARQ1 (Direct Memory Access Request 1)

DMARQ1 issues a request to an external DMA controller to transfer data from the host system memory to the  $\mu$ PD9305.

## **DMARQ2** (Direct Memory Access Request 2)

DMARQ2 issues a request to an external DMA controller to transfer data from the  $\mu$ PD9305 to the host system memory.

### DMAAK1 (Direct Memory Access Acknowledge 1)

 $\overline{\text{DMAAK1}}$  is issued by the external DMA controller to indicate to the  $\mu$ PD9305 that  $\overline{\text{DMARQ1}}$  has been received.

#### DMAAK2 (Direct Memory Access Acknowledge 2)

 $\overline{\text{DMAAK2}}$  is issued by the external DMA controller to indicate to the  $\mu$ PD9305 that  $\overline{\text{DMARQ2}}$  has been received.

### **µPD7281 Interface Signal Pin Functions**

#### MN<sub>0</sub>-MN<sub>3</sub> (Module Number)

 $MN_0-MN_3$  specify the module number of one ImPP. During a reset, one module number is output via  $MN_0-MN_3$ , the other via  $IDB_{12}-IDB_{15}$ .  $MN_0-MN_3$  are three-state pins.

### **OREQ** (Output Request)

 $\overrightarrow{\text{OREQ}}$  signals to the first ImPP that the µPD9305 is ready to transfer half a token.

### **OACK** (Output Acknowledge)

OACK signals to the  $\mu$ PD9305 that a half token has been accepted by the first ImPP.

### **IREQ** (Input Request)

IREQ signals from the last ImPP that a half token is ready to be transferred from the ImPP to the  $\mu$ PD9305.

### **IACK** (Input Acknowledge)

IACK indicates to the last ImPP that the  $\mu$ PD9305 has accepted the half token.

## **IPPRST** (Image Pipelined Processor Reset)

IPPRST resets the ImPPs during RESET or a command reset.

## ODB<sub>0</sub>-ODB<sub>15</sub> (Output Data Bus)

 $\text{ODB}_0\text{-}\text{ODB}_{15}$  transfer tokens from the  $\mu\text{PD9305}$  to the first ImPP.

### IDB<sub>0</sub>-IDB<sub>15</sub> (Input Data Bus)

 $\text{IDB}_{0}$ -IDB<sub>15</sub> transfer tokens between the output of the last ImPP and the  $\mu$ PD9305.

#### Image Memory Interface Signal Pin Functions

#### IMRD (Image Memory Read)

IMRD requests a read of the contents of the image memory addressed by IMA<sub>0</sub>-IMA<sub>23</sub>.

#### IMWR (Image Memory Write)

IMWR requests a write to the image memory location addressed by IMA<sub>0</sub>-IMA<sub>23</sub>.

#### IMRF (Image Memory Refresh)

IMRF indicates an image memory refresh cycle.

## **IMAK** (Image Memory Acknowledge)

**IMAK** indicates to the  $\mu$ PD9305 that an image memory read, write or refresh has been completed.

#### IMA<sub>0</sub>-IMA<sub>23</sub> (Image Memory Address)


 $IMA_0$ -IMA<sub>23</sub> supplies the image memory address for a read or write operation or for DRAM refresh (IMA\_0-IMA<sub>9</sub> only).

### IMD<sub>0</sub>-IMD<sub>17</sub> (Image Memory Data)

 $IMD_0$ - $IMD_{17}$  is the bidirectional data bus for transferring data to and from the image memory.

μ**PD9305** 

## µPD9305 Block Diagram



## **Functional Description**

The  $\mu$ PD9305 has the following functional units:

- μPD7281 input bus interface
- μPD7281 output bus interface
- · System bus interface
- Image memory bus interface
- -Register file
- -R/M/W control
- -Self object load control

-Image memory refresh control

## **µPD7281 Input Bus Interface**

After the last ImPP outputs a token, the input bus interface determines whether the token should be an output token to the host CPU, to the image memory, or to the output bus interface block. The high order 16 bits of the token output from the last ImPP are latched into in the high word register (HWR) and then decoded by the input token decoder to determine the token type.

## **µPD7281 Output Bus Interface**

The output bus interface logic transmits tokens through the multiplexer (MUX) to the first ImPP. The transmitted tokens come from the system bus interface, the  $\mu$ PD7281 input bus interface, or the image memory bus interface. The output bus interface uses a priority control mechanism to prevent collisions between the tokens coming from the different blocks.

## System Bus Interface

The system bus interface receives a token from the host CPU for the ImPPs, sends it to the output register (OUTR), and signals the output bus interface. Conversely, it sends a token, which is output from the last ImPP, through the input register (INR) to the host CPU according to instructions from the host CPU. The host CPU can set input or output modes (MODER register), read the status register (STATUSR), set image memory refresh timing (RFTMR register), and set module numbers (MNR) for two  $\mu$ PD7281s.

## **Image Memory Bus Interface**

The image memory bus interface accepts the following five types of tokens:

Token	Description	
WHA	Write high address	
WLA	Write low address	
WD	Write data	
RHA	Read high address	
RLA	Read low address	

Tokens have a 16-bit data value, so the address is transferred in two tokens to form the 24-bit image memory address. The lower 16-bits of the image memory address are latched in the lower address register.

The image memory bus interface also performs read/ modify/write functions with the R/M/W control logic and provides a register file.

**Register File.** The register file is used for storing write high addresses (WHAR/four 8-bit registers), write data (WDR/four 18-bit registers), and read high addresses (RHAR/four 8-bit registers).


**Read/Modify/Write (R/M/W) Control.** The R/M/W control reads a word from the image memory, performs a logical operation (AND, OR, or XOR) between it and the contents of a write data register (WDR), and then writes it back to a location referenced by the WHAR (the same lower 16-bit address, but a different upper eight bits).

**Self Object Load (SOL).** The self object load control loads ImPP object programs stored in image memory into the ImPPs. When the SOL is given a starting address, the SOL control automatically generates the appropriate addresses to read the image memory.

**Image Memory Refresh Control.** The  $\mu$ PD9305 generates a 10-bit address and the timing for refreshing dynamic image memories. The timing is set by the RFTMR register.

Figure 1 shows the input/output token format and table 2 shows how the image memory access tokens function.

#### Figure 1. Input/output Token Format



## Table 2. Image Memory Access Tokens<sup>(1)</sup>

MN	Z	ID		CTLF	Data	Function	Operation
0001	-	MN' ID	'		Image memory read low address	Image memory read (RHAR1 reference)	R
		111 -			– – – – Image memory read high address	Read high address register (RHAR1) set (Note 2)	S
0010	-	MN' ID	'		Image memory read low address	Image memory read (RHAR2 reference)	R
		111 -			– – – – – Image memory read high address	Read high address register (RHAR2) set (Note 2)	S
0011	-	MN' ID	'		Image memory read low address	Image memory read (RHAR3 reference)	R
		111 -			– – – – – Image memory read high address	Read high address register (RHAR3) set (Note 2)	S
0100	-	MN' ID	,		Image memory read low address	Image memory read (RHAR4 reference)	R
		111 -			– – – – Image memory read high address	Read high address register (RHAR4) set (Note 2)	S
		00000	DIR		Image memory write low address	Image memory write (referencing WHAR and WDR selected by DIR)	W
		001	DIR		– – – – Image memory write high address	Set write high address register (WHAR) selected by DIR	S
0101	-	010	DIR	C,S	Image memory write data register	Set write data register (WDR) selected by DIR	S
		011	DIR		– – – – – Image memory read high address	Set read high address register (RHAR) selected by DIR	S
		1 0 0 MASK	DIR		Read/write low address	Read/modify/write	RW
		101	DIR		Read/write low address	Read / modify / write (write CS bits selects mask)	RW
		00	DIR		Load starting low address	Self object load	R
0110	-	01	DIR		Load starting low address	Self object load MN of output token is SOLMN)	R
		1			SOLMN	Set SOLMN for self object load	S

Notes:

(1) The following definitions refer to the above table:

MN: Module number Z: Always 0 ID: Identifier CTLF: Control field ID': ID used for next circulation MN': MN used for next circulation (MN ≠ 111) DIR: Specifies registers for memory image access MASK: Specifies the modify mode -: Do not care S: Set R: Read

W: Write

w. write

(2) When RHASEL of the mode register is 1, the tokens become image memory read (request) tokens

Table 3 shows module number (MN) values and the five token types (refer to figure 12).

The five token types are:

- (1) Output request data to the host
- (2) Image memory access data
- (3) DMA request data
- (4) Pass data
- (5) Delete data

# μ**PD9305**



#### Table 3. MN Values and Token Types

loken Type	MN	iD	Function	Abbreviation
(1)	0000	X X X X X X X X	$\mu$ PD7281 output data to host	CPU
(2)	0001	MN' ID'	Image memory read1 (RHAR1	IMR
		X X X X X X X X	select)	
		111 x x x x	RHAR1 set (Note 2)	
	0010	MN' ID' x x x x x x x	Image memory read2 (RHAR2 select)	
		111 XXXX	RHAR2 set (Note 2)	
	0011	MN' ID'	Image memory read3 (RHAR3 select)	
		111 x x x x	RHAR3 set (Note 2)	
	0100	MN' ID' ↔ ↔	Image memory read4 (RHAR4 select)	
		111 x x x x	RHAR4 set (Note 2)	
	0101	0 0 0 0 0 DIR ↔	Image memory write	IMW
		0 0 1 x x DIR	High address set for write (selected register file is DIR +1)	IMWHA
		0 1 0 x x DIR	Write data set (selected register file is DIR +1)	IMWD
		0 1 1 x x DIR ↔	High address set for read (selected register file is DIR +1)	IMREA
		1 0 0 Mask DIR	Read/modify/write1	RMW1
		1 0 1 x x DIR 	Read / modify / write2 (mask selected by CS bits of image memory write data)	RMW2
(3)	0101	1 1 0 x x x x	DMA1 (host $\rightarrow \mu$ PD7281)	DMA1
		1 1 1 x x x x	DMA2 ( $\mu$ PD7281 $\rightarrow$ host)	DMA2
(2)	0110	0 0 x x x DIR	Self object load1	SOL1
		0 1 x x x DIR	Self object load2 (rewrite MN)	SOL2
		1 x x x x x x	MN set for self object load	SOLMN
(4)	0111		$\mu$ PD7281 module number (when RHASEL=1)	PASS
	1000 1001			
	1010			
			$\mu$ PD7281 module numbers	
	1 1 0 0 1 1 0 1			
	1110			
(5)	1111		Deleted	VANISH

Notes:

(1) The following definitions refer to the above table:

MN: Module number

ID: Identifier

MN': MN used for next circulation (MN  $\neq$  111)

ID': ID used for next circulation

(2) When RHASEL of the mode register is 1, the tokens become image memory read tokens.

# Absolute Maximum Ratings

$I_{A} = 25^{\circ}C$	
Power supply voltage, V <sub>DD</sub>	-0.5 V to 7.0 V
Input voltage, V <sub>I</sub>	-0.5 V to 7.0 V
Output current, I <sub>0</sub>	10 mA
Operating temperature, T <sub>OPT</sub>	0°C to 70°C
Storage temperature, T <sub>STG</sub>	-65°C to 150°C

\*Comment: Exposing the device to stresses above those listed in absolute maximum ratings could cause permanent damage. Do not operate the device under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Capacitance

 $T_A = 25^{\circ}C$ 

Parameter		Limits			Test
	Symbol	Min	Max	Unit	Conditions
Input capacitance	Cl		10	pF	$f_c = 1 MHz$ Unmeasured pins are at O V.
Output capacitance	C <sub>0</sub>		15	pF	
Input/output capacitance	C <sub>IO</sub>	· · · · · · · ·	15	pF	

## **DC Characteristics**

 $T_A$  = 0°C to +70°C,  $V_{DD}$  = 5 V  $\pm 10\%$ 

			Limits		Test	
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage	V <sub>IL</sub>	-0.5		0.8	V	
lnput high voltage	V <sub>IH</sub>	2.0		V <sub>DD</sub> +0.5	V	
Output low voltage	V <sub>OL</sub>			0.4	V	$I_{OL} = 2 \text{ mA}$
Output high voltage	V <sub>OH</sub>	V <sub>DD</sub> -0.4			V	$I_{OL} = -400 \ \mu A$
Input leakage current	ΙLI			±10	μΑ	$0 \le V_I \le V_{DD}$
Output leakage current	I <sub>LO</sub>			±10	μA	$0 \leq V_I \leq V_{DD}$
Supply current	I <sub>DD</sub>		10	100	mA	10 MHz

## **AC Characteristics**

 $T_A$  = 0°C to +70°C,  $V_{DD}$  = 5 V ±10%

## **Clock Timing**

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Conditions
CLK cycle time	t <sub>CYK</sub>	80		ns	
Clock pulse width high	t <sub>WKH</sub>	30		ns	
Clock pulse width low	t <sub>WKL</sub>	30		ns	
Clock rise time	t <sub>KR</sub>		10	ns	
Clock fall time	t <sub>KF</sub>		10	ns	

## **Input Timing**

Parameter		Li		Test	
	Symbol	Min	Max	Unit	Conditions
Input rise time	t <sub>IR</sub>	0	10	μS	
Input fall time	t <sub>IF</sub>	0	10	μS	

# **RESET Timing**

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Conditions
RESET pulse width	t <sub>RST</sub>	t <sub>СҮК</sub>		ns	μPD9305 only
RESET setup time to IPPRST	t <sub>DRSPRL</sub>		40	ns	
IPPRST hold time after RESET 1	t <sub>drsprh</sub>		50	ns	
IPPRST setup to MN <sub>0</sub> -MN <sub>3</sub>	t <sub>DMN</sub>		60	ns	
MN <sub>0</sub> -MN <sub>3</sub> float time after IPPRST 1	t <sub>FMN</sub>		50	ns	
IPPRST low until OBD <sub>15</sub> -OBD <sub>12</sub> active	t <sub>DPROD</sub>		60	ns	
OBD <sub>15</sub> -OBD <sub>12</sub> float time after IPPRST 1	t <sub>FPROD</sub>		50	ns	

# Host CPU ↔ µPD9305 Read/Write Timing

	Limits		mits		Test
Parameter	Symbol	Min	Max	Unit	Conditions
Address setup to WR ↓, RD ↓	t <sub>SARW</sub>	20		ns	
Address hold time after WR 1, RD 1	t <sub>HRWA</sub>	20		ns	
CS setup to WR ↓ RD ↓	t <sub>SCRW</sub>	0		ns	
CS hold time after WR 1, RD 1	t <sub>HRWC</sub>	0		ns	
WR, RD pulse width	t <sub>WRWL</sub>	100		ns	
RD setup to data	t <sub>DRD</sub>		80	ns	
Data float time after RD 1	t <sub>FRD</sub>		30	ns	
Data setup to WR ↑	t <sub>SDW</sub>	20		ns	
Data hold after WR t	t <sub>hwd</sub>	20		ns	

# DMA Request Timing<sup>(1)</sup>

		Li	mits		Test
Parameter	Symbol	Min	Max	Unit	Conditions
DMARQ ↓ setup time to DMAAK ↓	t <sub>ddqda</sub>	20		ns	
DMARQ ↑ time from DMAAK ↓	t <sub>ddadq</sub>		50	ns	
DMARQ ↓ time from DMAAK ↑	t <sub>rvdq</sub>	50		ns	
DMAAEN ↑ setup time to (RD,WR) ↓	t <sub>sderw</sub>	30		ns	
DMAAEN hold time after (RD,WR) †	t <sub>hrwde</sub>	30		ns	
DMAAK low setup time to (RD,WR) ↓	t <sub>sdarw</sub>	0		ns	
DMAAK hold time after (RD,WR) 1	t <sub>hrwda</sub>	0		ns	
DMAAK pulse width	t <sub>WDAL</sub>	t <sub>CYK</sub>		ns	

#### Note:

(1)  $\overline{\text{DMAAK}} = \overline{\text{DMAAK1}}$  or  $\overline{\text{DMAAK2}}$  $\overline{\text{DMARQ}} = \overline{\text{DMARQ1}}$  or  $\overline{\text{DMARQ2}}$ 

# I/O Request/Acknowledge Timing

		Li	mits		Test Conditions
Parameter	Symbol	Min	Max	Unit	
IREQ ↓ setup time to IACK ↓	<sup>t</sup> diqiali	15	60	ns	
IACK 1 setup time to IREQ 1	t <sub>diaiqhi</sub>	10	-	ns	
IREQ 1 setup time to IACK 1	t <sub>diqiahi</sub>	20	70	ns	
IACK ↑ setup to IREQ ↓	t <sub>diaiql</sub>	10		ns	
ID bus setup time to IREQ 1	t <sub>sidiq</sub>	20		ns	
ID bus hold time from IREQ 1	t <sub>hiqid</sub>	10		ns	
OREQ ↓ setup time to OACK ↓	t <sub>doqoal</sub>	10		ns	
OACK ↓ setup time to OREQ 1	t <sub>doaoqh</sub>	20	70	ns	
OREQ 1 setup time to OACK 1	t <sub>doqoah</sub>	10		ns	
OACK 1 setup time to OREQ ↓	t <sub>DOAOQL</sub>	15	60	ns	
OREQ ↓ setup time to ODB valid	t <sub>doqod</sub>		10	ns	
ODB float time after OREQ 1	t <sub>foqod</sub>	10		ns	

#### Note:

Pull-up resistors required on  $\mu\text{PD9305}\ \text{IDB}_{15}\text{-IDB}_0$  to meet  $t_{\text{HIQID}}$  timing.

# Image Memory Read, Write, Refresh Timing

		Lim	its		Test	
Parameter	Symbol	Min	Max	Unit	Conditions	
IMA <sup>(1)</sup> ↑ active time from CLK ↓	<sup>t</sup> dkmarf		100	ns	IM refresh	
IMA active time from CLK ↓	t <sub>DKMAMC</sub>		60	ns	IM read or IM write	
IMA float time from IMC ↓	t <sub>fmcma</sub>	10		ns		
IMC recovery time	t <sub>rvmc</sub>	1.5t <sub>CYK</sub>		ns		
IMC ↑ delay time from CLK ↓	tDKMCH		35	ns		
IMC ↓ delay time from CLK ↓	<sup>t</sup> dkmcl		40	ns		
IMAK recovery time	t <sub>RVMK</sub>	1.5t <sub>CYK</sub>		ns		
IMAK setup time to CLK ↓	tSMKK	10		ns		
IMAK hold time from IMC ↓	<sup>t</sup> нмсмк	0		ns		
IMD setup time to CLK ↑	tsmdk	20		ns	Image memory read timing	
IMD hold time from IMRD ↓	thmrmd	0		ns	Image memory read timing	
IMD delay time from CLK ↓	tdkmd		30	ns	Image memory write timing	
IMD float time from IMWR ↓	t <sub>fmwmd</sub>	20		ns	Image memory write timing	

#### Note:

(1)  $IMA = IMA_{23}$ - $IMA_0$ (2) IMC + IMRD, IMWR or IMRF

(3) To maximize IM access time use  $\overline{IMAK} = \overline{IMC}$ . Then IM cycle time will be 3.k<sub>CYK</sub>

# **SOLBSY Timing**

Parameter		Limits			Test
	Symbol	Min	Max	Unit	Conditions
SOLBSY delay time from TACK 1	t <sub>DIASB</sub>		30	ns	
SOLBSY delay time from CLK 1	t <sub>DKSB</sub>		60	ns	

## **CPURQ** Timing

Parameter	Limits				Test
	Symbol	Min	Max	Unit	Conditions
CPURQ delay time from IACK 1	t <sub>diapq</sub>		30	ns	
CPURQ delay time from RD t	t <sub>DPRQ</sub>		60	ns	

## **INBUSY Timing**

Parameter		Limits			Test
	Symbol	Min	Max	Unit	Conditions
INBUSY 1 delay time from WR 1	t <sub>DWIB</sub>		70	ns	
INBUSY ↓ delay time from OREQ ↑	t <sub>DOQIB</sub>		40	ns	

## **ERR** Timing

		Limits			Test
Parameter	Symbol	Min	Max	Unit	Conditions
ERR † delay time from IACK †	t <sub>DIAE</sub>		30	ns	Error token output
ERR ↑ delay time from WR ↓	t <sub>DWE</sub>		60	ns	INBUSY = 1
ERR † delay time from RD	t <sub>DRE</sub>		60	ns	CPURQ = 0
INBUSY hold time from WR ↓	t <sub>HWIB</sub>		10	ns	
CPURQ setup time to RD ↓	t <sub>spar</sub>		10	ns	


#### Note:

All unused input or output pins should be pulled up to  $V_{\text{DD}}$  or down to GND through a 2K-3K ohm resistor.




## Timing Waveforms


Input




RESET Timing




Host CPU ↔ µPD9305 Write Timing




49-001276A









## DMA1 Request Timing



DMA2 Request Timing




### I/O Request/Acknowledge Timing







#### I/O Data Bus Handshake Timing



### Image Memory Read Timing




#### Image Memory Write Timing






3h


## Image Memory Refresh Timing



## IM Command Timing




## SOLBSY Timing







## CPURQ Timing




## INBUSY Timing




## ERR Timing, Error from ImPP



## ERR Timing, INBUSY



#### ERR Timing, CPU Request



#### µPD9305 Operation


Figure 2. Status Register Format

Table 4 shows how the  $\mu$ PD9305 uses signals  $\overline{CS}$ ,  $\overline{RD}$ , WR, and A<sub>1</sub>, A<sub>0</sub> to read or write to I/O ports.

#### Table 4. I/O Ports

CS	RD	WR	A <sub>1</sub>	A <sub>0</sub>	Internal I/O Ports
0	0	1	0	0	Read ImPP input data register (from ImPP)
0	0	1	0	1	Read status register
0	0	1	1	0	Command RESET; data read has no meaning
0	0	1	1	1	Not used
0	1	0	0	0	Write ImPP output data register (to ImPP)
0	1	0	0	1	Write mode register
0	1	0	1	0	Write module number register
0	1	0	1	1	Write refresh timing register

Figure 2 shows the status register format.




49-001280B




Figure 3 shows the mode register format.

#### Figure 3. Mode Register Format




Figures 4-20 graphically show  $\mu$ PD9305 operation. For a detailed description of  $\mu$ PD9305 operation, refer to the  $\mu$ PD9305 User's Manual.


## Figure 4. Setting Write Method for Input Data




## Figure 5. Setting Read Method for Output Data




#### Figure 6. Setting Fixed (16-Bit) Data



#### Figure 7. MN Register



#### Figure 8. Refresh Timing Register








Figure 9. Input Timing (Host to µPD9305 to µPD7281)

3h








Figure 11. Output to µPD7281, Control Data Paths












Figure 13. Image Memory Read Timing (Without Refresh Request)








Figure 14. Image Memory Write Timing (Without Refresh Request)













Figure 16. Read Data  $\rightarrow \mu PD7281$  Output Timing (Single Output)



3h



## Figure 17. Read Data $\rightarrow \mu$ PD7281 Output Timing (Continuous Output)








Figure 19. Refresh Timing






Figure 21 shows a typical system configuration using the

µPD9305 with several ImPPs.

Figure 20. Read/Modify/Write Timing





Table 5 shows the differences between command and external resets.

## Table 5. Command and External Reset Differences

Item	RESET	Commmand Reset
$I/0$ data counter; Tokens in the $\mu$ PD9305; image memory access requests (except refresh); $\overline{OREQ}$ , $\overline{IACK}$ ; DMA request	Cleared	Cleared
Refresh timer; refresh request; refresh address; mode register	Default values	No change
IPPRST pin	0 (active)	0 (active)





## μ**ΡD9305**



32



Selection Guides



**Digital Signal Processors** 

## Speech Processors

Development Tools

Package Drawings

4

\*10011 \* \_\_\_\_\_ + \_\_\_ + \_\_\_

## **Speech Processors**

Section 4 Speech Processors	
μ <b>PD77C30</b> ADPCM Speech Encoder/Decoder	4a
μ <b>PD7755/56/P56/57/58</b> ADPCM Speech Processors	4b
μ <b>PD7759</b> ADPCM Speech Processor	4c
μ <b>PD77501</b> ADPCM Record and Playback Speech Processor	4d

μ**PD77522** 4e ADPCM Codec

•

# NEC



## µPD77C30 ADPCM Speech Encoder/Decoder

#### Description

The µPD77C30 is a large-scale integration (LSI) singlechip digital processor, which compresses and decompresses digitized speech signals. It is a speech encoder/decoder that converts pulse code modulated audio to and from adaptive differential pulse code modulation (ADPCM). The  $\mu$ PD77C30 encodes pulse coded modulation (PCM) data into ADPCM data, and decodes ADPCM data into PCM data. The µPD77C30 is ideal for office automation applications, such as voice store and forward systems, and for various telecommunication applications. It reduces voice transmission bandwidth and voice storage requirements by half (from 64 kb/s to 32 kb/s). Its robust ADPCM algorithm makes it well qualified for transmission applications and the fact that it compresses speech by half makes it suitable for store and forward applications.

The maximum clock (CLK) frequency for the  $\mu$ PD77C30 is 8.33 MHz, which corresponds to a CLK cycle time of 120 ns.

The  $\mu$ PD77C30 accepts PCM data through its serial interface. The serial interface can be connected directly to a single-chip coder/decoder (codec) for digital  $\mu$ -law PCM input/output or to a general purpose A/D or D/A converter for linear PCM code. This programmable serial interface supports both 8-bit logarithmic ( $\mu$ -law) and 16-bit linear formats. The  $\mu$ PD77C30 interfaces to the host CPU through a standard microprocessor bus interface.

If a clock frequency of 8.33 MHz is used to encode PCM data, then the  $\mu$ PD77C30 requires 116  $\mu$ s to process each sample, thus limiting the sampling frequency to 8.59 kHz. This implies that if the sample frequency is 8.0 kHz and the CLK is 8.33 MHz, then the internal algorithm will take approximately 93% of the time between samples. Serial data being shifted in or out has the full time between samples to accomplish the transfer of the data. This is because there is an internal buffer that is separate from the shift register and the serial input is internally read at the rising edge of the sample clock, while the next value is starting to be shifted in.

When the  $\mu$ PD77C30 operates in the sample 4-bit encode mode, it never outputs the value 00H. However, when it is in the sample 4-bit decode mode, it can accept 00H as an input value and interpret it the same as an input value of 88H.

The  $\mu$ PD77C30 performs as an intelligent peripheral device and is controlled and programmed from the host processor. The  $\mu$ PD77C30 offers toll quality (equivalent quality to 56 kb/s  $\mu$ -law PCM) speech meeting the CCITT recommendations G.712.

The  $\mu$ PD77C30 has an A-law version designated the  $\mu$ PD77C31, which is available for products marketed in Europe.

#### Features

- □ Half-duplex ADPCM encoder or decoder
- Compression data rate
   32 kb/s/8 kHz sampling/4-bit data
  - 24 kb/s/8 kHz sampling/3-bit data
- Byte data (2 x ADPCM data) handling
- Robust adaptation scheme for quantizer and predictors
- Selectable functions
  - Encoder/decoder operating mode
  - ADPCM data length 3 or 4 bit
  - --- A/D and D/A conversion μ-law or linear
- Presentable voice detection threshold
- Standard microprocessor interface to the host CPU
- Easy interface to PCM combo
- Toll quality speech at 32 kb/s (meets CCITT recommendations G.712)
- □ Single +5-volt power supply
- Low-power CMOS technology
- Clock frequency 8.192 MHz maximum
- Packages: 28-pin plastic DIP and 44-pin PLCC

#### **Ordering Information**


Part Number	Туре	Package
μPD77C30C	CMOS	28-pin plastic DIP (600 mil)
L	CMOS	44-pin PLCC

50162-1




#### **Pin Configuration**

#### 28-Pin Plastic DIP



#### 44-Pin PLCC



#### **Pin Identification**

Symbol	I/O	Function				
Host System Interface						
A <sub>0</sub>	In	Address 0 (register select): This input selects internal registers. A high input selects the status registers. A low input selects the data registers.				
D <sub>7</sub> - D <sub>0</sub>	I/O	Data bus: This three-state bidirectional data bus interfaces with the host CPU data bus.				
CS	In	Chip select: This input enable the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals.				


#### **Pin Identification**

Symbol	I/O	Function		
DET	Out	Signal detect: This output is asserted when the input audio signal level exceeds the threshold level specified.		
DRQ	Out	Data request: This output requests data transfer between the $\mu$ PD77C30 and host CPU In encoder mode, an ADPCM data read is requested. In decoder mode, an ADPCM data write is requested. (DRQ will not work unless encoder or decoder mode is specified). The data request status can also be checked by polling the RQM bit of the status register.		
RD	In	Read signal: This input controls data transfer from the $\mu$ PD77C30 to the host CPU.		
WR	In	Write signal: This input controls data transfer from the host CPU to the $\mu$ PD77C30.		
A/D-D/A	Interfa	Ce		
SCK	In	Serial clock: This input provides timing for transfer of serial data to/from the A/D and D/A converter.		
SI	In	Serial input: serial data input.		
SIEN	In	Serial input enable: This input enables data transfer on the SI pin. If not used, tie to $\overline{\text{SOEN}}$ SIEN must be asserted for the $\mu$ PD77C30 to recognize an operation command.		
so	Out	Serial output: Serial data output.		
SOEN	in	Serial output enable: This input enables data transfer on the SO pin. If not used, tie to SIEN		
SORQ	Out	Serial output request: This output indicates that serial request output data is ready for transfer at the SO pin.		
Circuit C	Control			
CLK	In	Clock: 8.192 MHz TTL clock input.		
GND	ln	Ground.		
IC		Internal connection: This pin is connected internally and should be left open.		
NC		No connection: This pin is not connected.		
PU		Pullup: Pull this pin up to V <sub>DD</sub> .		
RST	ln	Reset: A high input to this pin initializes the $\mu$ PD77C30.		
SMPL	In	Sample: This input determines the rate at which the $\mu$ PD77C30 processes ADPCM data. This rate must equal the sampling clock of the A/D and D/A converter. SMPL must be active for the $\mu$ PD77C30 to recognize an operation command.		
	In			



## µPD77C30

#### **Block Diagram**



#### FUNCTIONAL DESCRIPTION

The  $\mu$ PD77C30 has the following functional units:

- A/D-D/A interface
- PCM/ADPCM encoder/decoder
- Controller
- Data register
- Status register
- Host CPU interface

The ADPCM method is a medium bandwidth coding technique that represents speech waveforms. The specific ADPCM used employs a robust adaptation scheme for a quantizer and predictor to withstand transmission bit errors. Figure 1 shows the block diagram of the algorithm. The algorithm uses a backward adaptive quantizer and a fixed predictor so it never generates unstable poles in a decoder transfer function. This approach guarantees the stability of the decoder even with transmission errors.

The  $\mu$ PD77C30 can operate in either encoder or decoder mode, but it only be set to one of the two modes at a time; it cannot handle simultaneous encoding and decoding. In encoder mode, the  $\mu$ PD77C30 accepts either linear or  $\mu$ -law PCM data from its serial voice interface, encodes it to ADPCM data format, and passes the ADPCM data through the parallel data bus to the host system. In decoder mode, the  $\mu$ PD77C30 receives ADPCM data from the host CPU, decodes it to either linear or  $\mu$ -law format, and sends it to the output port of the serial interface.

The  $\mu$ PD77C30 has serial interfaces that can connect directly to a single-chip PCM codec. It interfaces easily to a host CPU through its parallel bus. With its standard microprocessor bus interface, the  $\mu$ PD77C30 can be viewed as a complex peripheral circuit. Figure 2 shows a typical system configuration.









Figure 2. Typical System Configuration



#### **OPERATIONAL DESCRIPTION**

#### **Host PCU Interface**

In order to transfer ADPCM data, commands, and status, the  $\mu$ PD77C30 interfaces with the host CPU via  $D_0 - D_7$  and through control lines CS,  $A_0$ , WR, and RD. CS enables RD and WR.  $A_0$  selects either the data or status register. A low input to  $A_0$  selects the data register. This read/write register handles both commands and ADPCM data transfer. A high input to  $A_0$  selects the status register, a read-only register that the CPU reads to determine the state of the  $\mu$ PD77C30.

#### Parallel I/O Operation

Table 1 shows the status of the  $\overline{CS}$ ,  $A_0$ ,  $\overline{WR}$ , and  $\overline{RD}$  pins during parallel I/O operation. Figures 3 and 4 are timing diagrams that show the read and write operations for the host CPU interface with the  $\mu$ PD77C30.

The RQM bit in the status register and the DRQ pin are the principal handshake signals. Their characteristics follow.

#### Table 1. Control Line States

CS	A <sub>0</sub>	WR	RD	Function				
1	x	х	x	No effects on internal operation.				
x	x	1	1	D <sub>0</sub> - D <sub>7</sub> are high impedance.				
0	0	0	1	Data from D <sub>0</sub> - D <sub>7</sub> is latched to the data register.				
0	0	1	0	Contents of the data register are output to $D_0 - D_7$ .				
0	1	0	1	Illegal operation.				
0	1	1	0	Contents of the status register are output to $D_0 - D_7$ .				

x = don't care.

#### **RQM characteristics:**

- The  $\mu$ PD77C30 requests a data transfer to or from a host CPU by setting the RQM signal to a high level.
- After ADPCM data has transferred, the RQM goes low at the rising edge of WR or RD pulse.
- After the threshold data has transferred, RQM goes low at the second rising edge of the WR pulse.
- Reading the status register via the data bus does not reset RQM.



#### Figure 3. ADPCM Data Read Timing





Figure 4. ADPCM Data Write Timing



5

4a



#### DRQ characteristics:

- Except during initialization, the μPD77C30 DRQ signal is high, when the status register bit RQM is set to indicate that an ADPCM data transfer to or from the host CPU is required.
- DRQ goes low after each encoding or decoding operation is completed.
- Because DRQ remains low throughout initialization, it cannot be used for handshaking during initialization.
- The DRQ signal may be connected to an interrupt pin of a host CPU.

Two different approaches can be used for servicing ADPCM I/O request by the  $\mu$ PD77C30. The first approach is for the host CPU to repeatedly poll the status register until RQM = 1 is found. The second approach is for the DRQ pin to go high, forcing an interrupt of the host CPU. In either case the host CPU then reads the data register to capture the ADPCM data.

#### Status Register

Figure 5 shows the format of the status register.

#### Figure 5. Status Register Format

7	6	5	4	3	2	1	0	
RQM	0	DET	DRS	0	DRC	SOL	SIL	

RQM	Request for Master
0 1	PCM input data is 16-bit (linear) PCM input data is 8-bit (μ-law)
DET	Speech Detect
0 1	Silence interval Speech detected
DRS	Data Register Status
0	Data register is 16-bit (for threshold data) Data register is 8-bit (for all other data)
DRC*	Data Register Control
0 1	Second byte transferred First byte transferred
SOL	Serial Output Data Length
0	PCM output data is 16-bit (linear) PCM ouput data is 8-bit (μ-law)
SIL	Serial Input Data Length
0	PCM input data is 16-bit (linear) PCM input data is 8-bit (μ-law)

\* DRS indicates the status of data transfers when the data register is configured as 16-bit (DRC 0)

#### **Operation Command**

Following a power-on reset, the host CPU polls the RQM bit in the status register. When the RQM bit is set, the host CPU can send an operation command to the data register, as shown in figure 6.

#### Figure 6. Operation Command

7	6	5	4	з	2	1	0		
D <sub>7</sub>	D <sub>6</sub>	$D_5$	0	0	0	0	0		
Encoder D <sub>7</sub> - D <sub>5</sub>	Mode		PCM Da Forma		ADPCM Data Length/Sample (bits)				
111		µ-la	μ-law 8-bit codec (MSB first)			4			
101	·.					3			
110		16	16-bit A/D-D/A			4			
100			(LSB first)			3			
Decoder D <sub>7</sub> - D <sub>5</sub>	Mode		PCM Da Forma			ADPCM gth/Sam	Data ple (bits)		
011		$\mu$ -la	µ-law 8-bit codec			4			
001			(MSB first)			3			
010		16	16-bit A/D-D/A			4			
000			(LSB first)			3			

#### Power-on and Reset

The  $\mu$ PD77C30 operates on a single-phase, 50-50 duty cycle clock at 8 MHz. At power-on, asserting the RST pin for at least 3 clock cycles initializes the device, making it ready for an operation command from the host CPU. After the  $\mu$ PD77C30 receives the command, it stays in the specified operational mode until the next hardware reset (high level on RST). Thus, to change the  $\mu$ PD77C30 into different modes, reset it before writing an operation command.

#### Initialization and Threshold Data

See figure 7 for the initialization sequence for the encoder mode. See figure 8 for the initialization sequence for the decoder mode. During initialization signal SMPL is ignored, but the SCK and SIEN signals must be active. This is because the  $\mu$ PD77C30 internal code checks that the serial data is being transferred in before it accepts the mode byte. Also, it is of no consequence whether or not serial input data is valid during initialization. This is true whether the  $\mu$ PD77C30 is placed in encoder or decoder mode.

A hardware reset must be issued before a mode byte can be sent, even when the  $\mu$ PD77C30 is being powered up. A hardware reset signal also must be issued to



change modes (i.e., encoder to decoder mode). In either of the above cases, the reset signal must be held active for a minimum of 3 clock cycles to guarantee that the mode byte will be accepted. As explained below, the RQM bit of the status register should be used for data transfer handshaking, especially during initialization. The status register at a clock frequency of 8.192 MHz is not valid until 190  $\mu$ s after the trailing edge of the reset pulse, and it should not be read until after that time interval.

The DRQ signal does not always follow the state of the RQM bit in the status register. In particular, the DRQ signal remains low throughout initialization. Therefore, it is essential during initialization to use the RQM bit of the status register for handshaking. The DRQ signal is intended for interrupting the host CPU so that it will transfer ADPCM data after initialization. The DRQ signal remains high until the encoding or decoding operation of the  $\mu$ PD77C30 is complete. The RQM bit, in contrast, is intended for data transfer handshaking and is reset after each data port transfer is complete.

When the  $\mu$ PD77C30 first enters the decoder mode the RQM bit is already set and the first byte of data sent to the  $\mu$ PD77C30 will not be decoded properly. To avoid losing the first speech sample, a dummy first byte of ADPCM should be sent.

If the operation command places the  $\mu$ PD77C30 in encoder mode, the next two bytes sent to the data register are the threshold data. The RQM bit establishes the data transfer signaling. In decoder mode, no threshold data is expected. The threshold data sets the level of the audio signal at which the DET pin is asserted. Figure 9 shows the format for the threshold data. Figure 10 shows how to determine the threshold data.

The  $\mu$ PD77C30 asserts DET when the serial input audio signal exceeds the threshold level specified by the threshold data. Many silent segments exist in normal speech signals; memory storage can be used more efficiently if these segments are omitted. The host CPU can perform silent segment compression by using DET. The energy levels of 16 previous audio samples determine the state of DET. Thus DET changes at a 2 ms (16 x 8 kHz sampling) time frame. Bit 5 of the status register reflects the state of DET.




Figure 7. Encoder Mode Initialization Sequence

4a








Figure 8. Decoder Mode Initialization Sequence

#### Figure 9. Threshold Data







#### ADPCM Data

In encoder mode, the  $\mu$ PD77C30 generates one ADPCM sample (3 or 4 bits long) each PCM sample input (8 or 16 bits long). In decoder mode, the reverse operation is performed: the  $\mu$ PD77C30 generates one PCM sample for each ADPCM sample input. To allow efficient data transfer to and from the host CPU, two ADPCM samples are packed into one byte and transferred at the rate of 1 byte per every 2 samples. Figure 11 illustrates the ADPCM data formats for 3 bits/sample and 4 bits/ sample.

The DRQ pin initiates ADPCM data transfer. In encoder mode, this pin is asserted when ADPCM data in the data register is ready to be read by the CPU. This pin is cleared after the host CPU reads the data, and is reasserted when the next byte of ADPCM data becomes available. In decoder mode, this pin serves as the data request to the host for the next byte of ADPCM data to be sent to the data register. After the host CPU writes the ADPCM data, this pin is cleared. The host CPU cannot send another byte to the  $\mu$ PD77C30 until this pin is set again. (Note that the DRQ pin will not work until the  $\mu$ PD77C30 is placed in encoder or decoder mode.)

The ADPCM data transfer is acknowledged by the RQM bit in the status register. The RQM bit is set when transfer to the host is requested for ADPCM data, and is reset when the host read/write is complete.

#### Serial PCM Interface

The serial PCM interface can be connected directly to a codec. SMPL, SCK, SIEN, SI, SORQ, SOEN, and SO control the PCM interface.

SMPL is the sampling clock input. This signal must equal the frequency of the sampling clock of the codec or the A/D-D/A interface. SMPL is asserted after the completion of serial data transfers. Thus SMPL signals the  $\mu$ PD77C30 firmware to initiate processing of the next byte of ADPCM data. SMPL is rising-edge triggered, but must be held high for at least 8 clock cycles. Since it is edge-triggered, SMPL does not need to be released until the next sampling cycle.

SCK determines the timing of the serial input and output. When the  $\mu$ PD77C30 has data to send to the serial interface, SORQ goes high. The data is then clocked out to the SO pin serially at the falling edge of SCK, to be valid for the next rising edge. When serial data is ready to be sent to the  $\mu$ PD77C30 SIEN is asserted externally, and data at the SI pin is clocked in at the rising edge of SCK.





Figure 12 illustrates an example of the serial interface using a combined filter and codec (combo) chip, the  $\mu$ PD9514. This chip provides both the low pass filtering function and the conversion from an analog signal to digital PCM  $\mu$ -law representation. The timing controller provides the proper timing relationship between the combo and the  $\mu$ PD77C30.







Symbol Min Typ Max Unit Conditions

20

10

20 pF

pF

pF

fc = 1 MHz

#### **ELECTRICAL SPECIFICATIONS**

## Capacitance $T_A = 25^{\circ}C$

Input capacitance

Output capacitance

CLK, SCK capacitance  $C_{\phi}$ 

CI

Со

Parameter

#### **Absolute Maximum Ratings**

$T_A = 25^{\circ}C$	
Supply voltage, V <sub>DD</sub>	-0.5 V to +7.0 V
Input voltage, V <sub>I</sub>	–0.5 V to V $_{\rm DD}$ + 0.5 V
Output voltage, V <sub>O</sub>	–0.5 V to V $_{\mbox{DD}}$ + 0.5 V
Operating temperature, T <sub>OPT</sub>	-40 to +85°C
Storage temperature, T <sub>STG</sub>	65 to + 150°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage

## DC Characteristics

 $T_A = -10$  to  $+70^{\circ}$ C;  $V_{DD} = +5$  V  $\pm 5\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input low voltage	VIL	-0.3		0.8	٧	
Input high voltage	VIH	2.2		V <sub>CC</sub> + 0.3	V	
CLK input low voltage	VILC	3.5		0.45	٧	
CLK input high voltage	VIHC	-0.3		V <sub>CC</sub> + 0.3	٧	
Output low voltage	VOL			0.45	٧	I <sub>OL</sub> = 2.0 mA
Output high voltage	VoH	2.4			V	l <sub>OH</sub> = -400 μA
Input leakage high current	ILIL			-10	μA	V <sub>1</sub> = 0 V
Input leakage high current	ILIH			10	μA	$V_{I} = V_{DD}$
Output leakage low current	LOL			-10	μA	$V_{O} = 0.47 V$
Output leakage high current	ILOH			10	μA	$V_{O} = V_{DD}$
Supply current	IDD	24		40	mA	

#### AC Characteristics

 $T_A = -10$  to + 70°C;  $V_{DD} = +5 V \pm 5\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	φ <sub>cy</sub>	120		2000	ns	
CLK pulse width	φ <sub>D</sub>	60			ns	
CLK rise time	φ <sub>r</sub>			10	ns	(Note 1)
CLK fall time	Φf		·······	10	ns	(Note 1)
$A_0, \overline{CS}$ set time for $\overline{RD}$	t <sub>AR</sub>	0			ns	
$A_0, \overline{CS}$ hold time for $\overline{RD}$	t <sub>RA</sub>	0			ns	
RD pulse width	t <sub>RB</sub>	250			ns	
$A_0, \overline{CS}$ set time for $\overline{WR}$	t <sub>AW</sub>	0			ns	
$A_0, \overline{CS}$ hold time for $\overline{WR}$	twa	0			ns	
WR pulse width	tww	250			ns	
Data set time for WR	t <sub>DW</sub>	150			ns	
Data hold time for WR	twp	0			ns	
RD, WR recovering time	t <sub>RV</sub>	250			ns	
SCK cycle time	tscy	480		DC	ns	



## AC Characteristics (cont)


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
SCK pulse time	tsck	230			ns	
SCK rise time	t <sub>rSC</sub>			20	ns	
SCK fall time	t <sub>fSC</sub>			20	ns	
SOEN set time for SCK	tsoc	50		tscy - 30	ns	
SOEN hold time for SCK	tcso	30		tscy - 50	ns	
SIEN, SI set time for SCK	t <sub>DC</sub>	55		tscy - 30	ns	
SIEN, SI hold time for SCK	tCD	30		<sup>t</sup> scy – 55	ns	
SIEN, SOEN pulse width high	tHS	122			φ <sub>cy</sub>	
RST pulse width	t <sub>RST</sub>	4			φ <sub>cy</sub>	
SMPL pulse width	<sup>t</sup> SMPL	8			Φcy	
Delay time between SMPL and SIEN (SOEN)	<sup>t</sup> DX	-1	0	1	μs	
Data access time for RD	t <sub>RD</sub>			150	ns	$C_{L} = 100  pF$
Data float time for RD	tDF	10		100	ns	$C_L = 100 \text{ pF}$
SORQ delay	<sup>t</sup> DRQ	30		150	ns	C <sub>L</sub> = 50 pF
SO delay time	tDCK			150	ns	
SO delay time for SORQ	t <sub>DZRQ</sub>	20		300	ns	
SO delay time for SCK	tDZSC	20		300	ns	
SO delay time for SOEN	t <sub>DZE</sub>	20		180	ns	
SO float time for SOEN	tHZE	20		200	ns	
SO float time for SCK	tHZSC	20		300	ns	
SO float time for SORQ	t <sub>HZRQ</sub>	70		300	ns	

#### Note:


(1) AC timing measuring point voltage = 1.0 V and 3.0 V.

### **Timing Waveforms**

#### Clock




#### Read Operation




# NEC

## µPD77C30


#### Write Operation




Reset



#### Sample



#### Serial Input/Output Timing




4a

## µPD77C30




#### Read/Write Cycle Timing




2.4 V	
2.0 V	2.0 V 🕎
A 0.8V	0.8 V
0.45 V	83FM-

#### Serial Input Timing



#### Serial Output Timing





## µPD7755/56/P56/57/58 ADPCM Speech Processors

#### Description

The  $\mu$ PD775x speech processors utilize adaptive differential pulse-code modulation (ADPCM) to produce high-quality, natural-sounding speech. The  $\mu$ PD775x family includes four types with a built-in ROM and one with a one-time programmable (OTP) ROM.

ROM	OTP ROM
μPD7755	
μPD7756	$\mu$ PD77P56
μPD7757	
µPD7758	

Note: Unless excluded by context,  $\mu$ PD775x means all types listed above;  $\mu$ PD7756 includes  $\mu$ PD7756. The  $\mu$ PD7759, which uses external ROM, is also considered part of the  $\mu$ PD775x family but is covered in a separate data sheet.

By combining melody mode, ADPCM, and pause compression, the  $\mu$ PD775x achieves a compressed bit rate that can reproduce sound effects and melodies in addition to speech. A built-in speech data ROM allows reproduction of messages up to 4 seconds ( $\mu$ PD7755), 12 seconds ( $\mu$ PD7756), 24 seconds ( $\mu$ PD7757), or 48 seconds ( $\mu$ PD7758).

A wide range of operating voltages, a compact package, and a standby function permit applications of the  $\mu$ PD775x in a variety of speech output systems, including battery-driven systems.

#### Features

- High-quality speech reproduction using ADPCM
- □ Low bit rates (10 to 32 kb/s) using a combination of ADPCM and pause compression
- Bit rates to less than 1 kb/s for sound effects, melodies, and tones (DTMF) using melody mode
- D/A converter with 9-bit resolution and unipolar current waveform output
- Built-in speech data ROM
  - —μPD7755: 96K bits
  - --- µPD7756/P56: 256K bits
  - —μPD7757: 512K bits
  - $-\mu$ PD7758: 1M bits
- Sampling frequency: 5, 6, or 8 kHz
- Standby function
- □ Typical standby current:  $1 \mu A (V_{DD} = 3 V)$

- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Wide operating voltage range: 2.7 to 5.5 V
- CMOS technology
- 18- and 20-pin plastic DIP
- 24-pin plastic SOP

#### **Ordering Information**

Part Number	Part Number Package	
μPD7755C	18-pin plastic DIP (A, C outline)	96K
55G	24-pin plastic SOP	-
μPD7756C	18-pin plastic DIP (A, C outline)	256K
56G	24-pin plastic SOP	-
µPD77P56CR	20-pin plastic DIP	256K (OTP)
P56G	24-pin plastic SOP	-
μPD7757C	18-pin plastic DIP (SA outline)	512K
57G	24-pin plastic SOP	-
μPD7758C	18-pin plastic DIP (SA outline)	1M
58G	24-pin plastic SOP	-

#### Pin Configurations


#### 18-Pin Plastic DIP

μPD7755/56/57/58					
14 🗖 1		[			
I5 🗖 2	17 12				
l <sub>6</sub> ⊑ 3	16 🗖 I <sub>1</sub>				
17 🗖 4	15 🗖 10				
REF 🗖 5	14 🗅 ST				
AVO 🗆 6	13 🗆 CS				
	12 🗅 X1				
RESET C 8	11 🏳 X2	1			
GND 🗆 9	10 🗘 V <sub>DD</sub>				
		83FM-8016A			




### Pin Configurations (cont)

### 20-Pin Plastic DIP



#### 24-Pin Plastic SOP



### **Pin Identification**

Symbol	Name
AVO	Analog voice output
BUSY	Busy output
CS	Chip select input
D <sub>0</sub> - D <sub>7</sub>	PROM I/O data bus
1 <sub>0</sub> - 1 <sub>7</sub>	Message select code input
MD <sub>0</sub> - MD <sub>3</sub>	Operation mode selection input from PROM
REF	D/A converter reference current input
RESET	Reset input
ST	Start input
X1, X2	Ceramic resonator clock terminals
V <sub>DD</sub>	+5V power
V <sub>PP</sub>	+ 12.5 V PROM voltage application
GND	Ground
NC	No connection

#### PIN FUNCTIONS

### AVO (Analog Voice Output)

AVO outputs speech from the D/A converter. This is a unipolar sink-load current. No current flows in standby mode.

### **BUSY** (Busy)

 $\overline{\text{BUSY}}$  outputs the status of the  $\mu$ PD775x. It goes low during speech decode and output operations. When  $\overline{\text{ST}}$  is received,  $\overline{\text{BUSY}}$  goes low. While  $\overline{\text{BUSY}}$  is low, another  $\overline{\text{ST}}$  will not be accepted. In standby mode,  $\overline{\text{BUSY}}$  becomes high impedance. This is an active low output.

### CS (Chip Select)

When the  $\overline{CS}$  input goes low,  $\overline{ST}$  is enabled.

### D<sub>0</sub> - D<sub>7</sub> (Data Bus)

Eight-bit input/output data bus from PROM when programming and verifying data.

### I<sub>0</sub> - I<sub>7</sub> (Message Select Code)

 $I_0 - I_7$  input the message number of the message to be decoded. The inputs are latched at the rising edge of the  $\overline{ST}$  input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

### MD<sub>0</sub> - MD<sub>3</sub> (Mode Select Input)

Operation mode selection inputs from PROM when programming and verifying data.

### **REF (D/A Converter Reference Current)**

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to  $V_{DD}$  via a resistor. In standby mode, REF becomes high impedance.

### **RESET** (Reset)

The RESET input initialized the chip. Use RESET following power-up to abort speech reproduction or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode, RESET must remain low at least 12 more clocks after clock oscillation stabilizes.

### ST (Start)

Setting the  $\overline{ST}$  input low while  $\overline{CS}$  is low will start speech reproduction of the message in the speech ROM locations addressed by the contents of I<sub>0</sub> - I<sub>7</sub>. If the device is in standby mode, standby mode will be released.

### X1, X2 (Clock)

Pins X1 and X2 should be connected to a 640 kHz ceramic resonator. In standby mode, X1 goes low and X2 goes high.

### V<sub>DD</sub> (Power)

+5-V power supply.

### V<sub>PP</sub> (PROM Power)

+ 12.5-V high-voltage application pin for programming and verifying data to PROM.

### GND (Ground)

Ground.

### NC (No Connection)

These pins are not connected.

### μPD775x Block Diagram


### OPERATION

The  $\mu$ PD775x can operate with a V<sub>DD</sub> supply voltage in the 2.7- to 5.5-V range. An external 640-kHz ceramic resonator connected to pins X1 and X2 drives the internal clock oscillator. Initialization is performed by holding the RESET pin low for at least 12 oscillator clock cycles.

When the  $\mu$ PD775x has been idle (that is, when  $\overline{CS}$ ,  $\overline{ST}$ , or  $\overline{RESET}$  have not been asserted) for more than 3 seconds, the  $\mu$ PD775x goes to a standby mode. It will automatically release from standby mode when  $\overline{CS}$  and  $\overline{ST}$  are asserted again or when  $\overline{RESET}$  is asserted.

A  $\mu$ PD775x can store 256 different messages and up to 4 ( $\mu$ PD7755), 12 ( $\mu$ PD7756), 24 ( $\mu$ PD7757), or 48 ( $\mu$ PD7758) seconds of speech. The message selection at pins I<sub>0</sub> - I<sub>7</sub> is latched at the rising edge of ST when CS is asserted. BUSY goes low until the selected audio speech output is completed. While BUSY is low, a new ST will not be accepted.

The internal D/A converter has 9-bit resolution and unipolar current output. Current can be controlled by the voltage applied at the REF pin.



4b



### **ELECTRICAL SPECIFICATIONS**

This section describes the electrical specifications for the  $\mu$ PD775x family of processors. The  $\mu$ PD77P56 electrical specifications in PROM operation mode are described in the later PROM electrical specifications section.

#### Capacitance

$T_A =$	25°C	
---------	------	--

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input capacitance	CI			10	pF	fc = 1 MHz
Output capacitance	Co	•		20	pF	

# Absolute Maximum Ratings

IA = 25°C	
Supply voltage, V <sub>DD</sub>	-0.3 to +7.0 V
Input voltage, V <sub>I</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
Output voltage, V <sub>O</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
PROM power voltage, V <sub>PP</sub>	–0.3 to +13.5 V
PROM output current, I <sub>O</sub> (AVO pin only)	50 mA
Operating temperature, T <sub>OPT</sub> 7755/56/57/58 77P56	-10 to +70℃ -40 to +85℃
Storage temperature, T <sub>STG</sub> 7755/56/57/58 77P56	-40 to + 125℃ -65 to + 125℃

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Operating temperature	topt					Ambient temperature
7755/56/57/58		-10		+ 70	°C	
77P56		-40		+ 85	°C	
Power voltage	V <sub>DD</sub>	2.7		5.5	۷	Operation
		5.75		6.25	۷	PROM Programming
PROM programming voltage	V <sub>PP</sub>	2.7		5.5	۷	Operation
		12.2		12.8	V	PROM programming
RESET pulse width	t <sub>RST</sub>	18.5			μs	
ST set-up time	t <sub>RS</sub>	12.5			μs	From RESET 1
ST pulse width	tcc1	2			μs	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$
	tcc2	350			ns	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$
Data set time	t <sub>DW1</sub>	2			μs	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$
	t <sub>DW2</sub>	350			ns	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$
Data hold time	twp	0			ns	
CS set-up time	tcs	0			ns	
CS hold time	tsc	0			ns	
CLK frequency	fosc	630	640	650	kHz	

Note: Voltage at AC timing measuring point:  $V_{IL} = V_{OL} = 0.3 V_{DD}$  and  $V_{IH} = V_{OH} = 0.7 V_{DD}$ 

### **DC Characteristics**

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; T_A = -40 \text{ to } + 85^{\circ}\text{C} (\mu\text{PD77P56}); V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$ 

	•					
Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage high	VIH	0.7 V <sub>DD</sub>		V <sub>DD</sub>	v	Applies to I <sub>0</sub> - I <sub>7</sub> , ST, CS, RESET
Input voltage low	VIL	0		0.3 V <sub>DD</sub>	V	Applies to I <sub>0</sub> - I <sub>7</sub> , ST, CS, RESET
Output voltage high	V <sub>он</sub>	$V_{DD} - 0.5$		V <sub>DD</sub>	v	Applies to $\overline{\text{BUSY}}$ , $I_{OH} = -100 \mu\text{A}$
Output voltage low	V <sub>OL1</sub>			0.4	v	Applies to $\overline{\text{BUSY}}$ , $V_{\text{DD}} = 5 \text{ V} \pm 10\%$ , $I_{\text{OL}} = 1.6$ mA
	V <sub>OL2</sub>	0		0.5	V	Applies to $\overline{\text{BUSY}}$ , $I_{OL} = -200 \mu\text{A}$

### **DC** Characteristics (cont)


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input leakage current	lLI			3	μA	Applies to $I_0 - I_7$ , $\overline{ST}$ , REF, $\overline{CS}$ ; $V_1 = 0$ to $V_{DE}$
Output leakage current	ILO			3	μA	Applies to $\overline{\text{BUSY}}$ ; $V_{O} = 0$ to $V_{DD}$ in standby mode
Supply current	IDD1		0.8	2	mA	V <sub>DD</sub> = 2.7 to 5.5 V
	I <sub>DD2</sub>		1	20	μA	$V_{DD} = 2.7$ to 5.5 V in standby mode
	I <sub>DD3</sub>		250	600	μA	V <sub>DD</sub> = 2.7 to 3.3 V
	IDD4		1	10	μA	$V_{DD} = 2.7$ to 3.3 V in standby mode
	lpp		1	20	μA	$V_{PP} = V_{DD}$
Reference input high current area (figure 1)	I <sub>REF1</sub>	140	250	440	μA	$V_{DD} = 2.7 V, R_{REF} = 0 \Omega$
	IREF2	500	760	1200	μA	$V_{DD} = 5.5 \text{ V}, \text{ R}_{\text{REF}} = 0 \Omega$
Reference input low	IREF3	21	30	39	μA	$V_{DD} = 2.7 \text{ V}, \text{ R}_{\text{REF}} = 50 \text{ k}\Omega$
current area (figure 1)	IREF4	68	78	88	μA	$V_{DD} = 5.5 \text{ V}, \text{ R}_{\text{REF}} = 50 \text{ k}\Omega$
D/A converter output current (figure 1)	IAVO	32	34	36	REF	$V_{DD}=$ 2.7 to 5.5 V, $V_{AVO}=$ 2.0 V, D/A input = 1FFH
D/A converter output leakage current	ILA			±5	μA	$V_{AVO} = 0$ to $V_{DD}$ in standby mode

### **AC Characteristics**


 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; T_A = -40 \text{ to } + 85^{\circ}\text{C} \text{ (}\mu\text{PD77P56)}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
BUSY output time (from ST and/or CS)	t <sub>SBO</sub>		6.25	10	μs	Operation mode
	t <sub>SBS</sub>		4	80	ms	Standby mode, including oscillation start time
BUSY set time	t <sub>SB</sub>		6.25	10	μs	Standby mode
Speech output start time	tsso		2.1	2.2	ms	Operation mode (from BUSY)
	tsss		2.1	2.2	ms	Standby mode
D/A converter set-up time	t <sub>DA</sub>		46.5	47	ms	Entering/releasing standby mode
BUSY delay time	t <sub>BD</sub>			15	μs	From end of speech output
BUSY output stop time	t <sub>RB</sub>			9.5	μs	For RESET 1
Standby transition time	tSTB		2.9	3	s	From end of speech output

#### Figure 1. Measuring Diagram for IREF and IAVO



#### Figure 2. External Oscillator




4h




### **Timing Waveforms**


### AC Waveform Measurement Points




### Standby Mode




Reset Mode



### Operating Mode (ST Input Pulse Mode)



### Operating Mode (ST Input Hold Low Mode)



### USING ONE-TIME PROGRAMMABLE ROM

The  $\mu$ PD77P56 speech processor features a 256K-bit one-time programmable (OTP) ROM. This section describes the PROM initialization procedure, the PROM operation modes, the PROM programming procedure, and the data readout verification procedure.

#### Initialization

Before programming the PROM, the PROM address 0 clear mode must be set to prevent erroneous programming: set the  $MD_0 - MD_3$  pins to high, low, high, low, respectively. The PROM address 0 clear specifications are also shown in the PROM Operation Modes table.

Permanent data used for the LSI is stored in the system area of the memory from 0001H to 0004H. This data is **5AH**, **A5H**, **69H**, and **55H**. Blank check the memory at 0000H and from 0005H to the end address. Program the memory from 0000H to the end address.

### **PROM Operation Modes**

To enter the PROM operation modes, connect +6 V to V<sub>DD</sub> and +12.5 V to V<sub>PP</sub> and set the ST pin to low level. Also set AVO and X<sub>2</sub> pins open and X<sub>1</sub> to low level. There are four PROM operation modes. The PROM Operation Modes table identifies and decribes these four modes.

		<b>Operation Mode Specifications</b>						
Operation Mode	Description	MD <sub>0</sub>	MD <sub>1</sub>	MD <sub>2</sub>	MD <sub>3</sub>			
PROM address 0 clear	This mode sets the PROM address to 0, even if set while switching between modes. Setting this mode out of sequence may result in erroneous changes to data.	High	Low	High	Low			
Program mode	This mode programs speech data to PROM with data on $D_0$ - $D_7.$	Low	High	High	High			
Verify mode	This mode checks the speech data stored in PROM. The data can be verified by reading $D_0$ - $D_7.$	Low	Low	High	High			
Inhibit mode	This precautionary mode can be used while switching between modes. This mode can be passed through to avoid an accidental setting of the program address 0 clear mode.	High	High or Low	High	High			

### **PROM Operation Modes**

4b



#### PROM Programming Procedure

This procedure describes how to program the PROM. Data can be programmed into PROM at two timing speeds, low or high. The procedure for both speeds is the same, except that at low speed data is programmed for 1 millisecond and at high speed data is programmed for 250 microseconds. The PROM timing waveforms section has diagrams that illustrate lowand high-speed timing. See figure 3 for a flow-chart diagram of the PROM programming procedure. The procedure is as follows:

- Set ST pin to low level, AVO and X2 pins to open, and X1 to low level.
- (2) Apply +5 V to V<sub>DD</sub> and to V<sub>PP</sub>.
- (3) Wait 10 µs.
- (4) Set PROM address 0 clear mode.
- (5) Apply + 6 V to  $V_{DD}$  and + 12.5 V to  $V_{PP}$
- (6) Set program inhibit mode.
- (7) Program data in 1 ms (low speed) or 250  $\mu$ s (high speed) of program mode.
- (8) Set inhibit mode.
- (9) Set verify mode: If data has been programmed, go to step 10, if data has not been programmed, repeat steps 7 to 9.
- (10) For low-speed, additional programming: X x 1 ms, where X is equal to the number of times data has been programmed in steps 7 to 9.
- (11) Set inhibit mode.
- (12) Increment an address by applying a pulse to X1 pin four times.
- (13) Repeat steps 7 to 9 up to the final address.
- (14) Set PROM address 0 clear mode.
- (15) Change voltages  $V_{DD}$  and  $V_{PP}$  to +5 V.
- (16) Turn the power off.

#### Notes:


- (1) Avoid setting the PROM address 0 clear mode when moving to another mode.
- (2) This high-speed programming procedure is different from that of μPD27C256A.

#### PROM Data Readout Procedure

The programmed processor can read out data from the PROM. The PROM timing waveforms section has a diagram that illustrates the data readout timing. To verify the data, use the following procedure:

- (1) Set ST pin to low level, AVO and X2 pins to open, and X1 to low level.
- (2) Apply +5 V to V<sub>DD</sub> and to V<sub>PP</sub>.
- (3) Wait 10 µs.
- (4) Set PROM address 0 clear mode.
- (5) Apply +6 V to V<sub>DD</sub> and +12.5 V to V<sub>PP</sub>.
- (6) Set inhibit mode.
- (7) Set verify mode: Read data for one address on D<sub>0</sub>
   D<sub>7</sub>; then apply four clock pulses to the X1 pin. Repeat for each address up to the end address.
- (8) Set inhibit mode.
- (9) Set PROM address 0 clear mode.
- (10) Change voltages  $V_{DD}$  and  $V_{PP}$  to +5 V.
- (11) Turn the power off.
- Note: Avoid setting the PROM address 0 clear mode when moving to another mode.

Figure 3. PROM Programming Flow Chart



4b

### **PROM ELECTRICAL SPECIFICATIONS**

This section lists the electrical specifications of the  $\mu$ PD77P56 while in PROM operation modes.

### **DC Characteristics**

 $T_{A} = \ 25 \ \pm 5^{\circ}C; \ V_{DD} = \ 6 \ \pm 0.25 \ V; \ V_{PP} = \ 12.5 \ \pm 0.3 \ V$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage high	V <sub>IH1</sub>	4.2		6	V	D <sub>0</sub> - D <sub>7</sub> , MD <sub>0</sub> , MD <sub>1</sub> , MD <sub>3</sub> , ST, X1
	V <sub>IH2</sub>	2.5		6	V	MD <sub>2</sub>
Input voltage low	V <sub>IL1</sub>	0		1.8	v	D <sub>0</sub> - D <sub>7</sub> , MD <sub>0</sub> , MD <sub>1</sub> , MD <sub>3</sub> , <del>ST</del> , X1
	V <sub>IL2</sub>	0		0.5	v	MD <sub>2</sub>
Output voltage high	V <sub>OH</sub>	5.5			٧	$D_0 - D_7$ , $I_{OH} = -1$ mA
Output voltage low	V <sub>OL</sub>			0.5	V	$D_0 - D_7$ , $I_{OL} = +1$ mA
Input leakage current	ILI			3	μA	$D_0 - D_7$ , MD <sub>0</sub> , MD <sub>1</sub> , MD <sub>3</sub> , $\overline{ST}$ , V <sub>IN</sub> = 0 to V <sub>DD</sub>
Clock input current	l <sub>IH1</sub>	3		20	μA	$X1, V_{IN} = V_{DD}$
	l <sub>IL1</sub>	3		20	μA	$X1, V_{IN} = 0 V$
MD <sub>2</sub> input current	I <sub>IH2</sub>	0.5		1.4	mA	$MD_2$ , $V_{IN} = V_{DD}$
		0.12		0.4	mA	$MD_2$ , $V_{IN} = 2.5 V$
	I <sub>IL2</sub>			3	μA	$MD_2, V_{IN} = 0 V$
Supply current	I <sub>DD</sub>			2	mA	
	lpp			10	mA	-

### **AC Characteristics**

 $T_A = 25 \pm 5^{\circ}C; V_{DD} = 6 \pm 0.25 V; V_{PP} = 12.5 \pm 0.3 V$ 

Symbol	Min	Тур	Max	Unit	Conditions
t <sub>AS</sub>	2			μs	
t <sub>M1S</sub>	2			μs	
t <sub>DS</sub>	2			μs	
t <sub>AH</sub>	2			μs	
t <sub>DH</sub>	2			μs	
t <sub>DF</sub>	0		130	ns	
t <sub>VPS</sub>	2			μs	
t <sub>VDS</sub>	2			μs	
t <sub>PW</sub>	0.9	1	1.1	ms	Low-speed programming
	240	250	260	μs	High-speed programming
t <sub>MOS</sub>	2			μs	
t <sub>DV</sub>			1	μs	$MD_0 = MD_1 = V_{IL}$
t <sub>M1H</sub>	2			μs	t <sub>M1H</sub> + t <sub>M1R</sub> ≥ 50 µs
t <sub>M1R</sub>	2			μs	-
t <sub>PCR</sub>	10			μs	
t <sub>XH</sub> , t <sub>XL</sub>	1			μs	
f <sub>X</sub>			1	MHz	
tı	2			μs	
	tAS tAS tM1S tDS tAH tDH tDF tVPS tVPS tVDS tPW tMOS tDV tM1H tM1R tPCR tXH, tXL fX	$\begin{array}{c c} t_{AS} & 2 \\ t_{M1S} & 2 \\ t_{DS} & 2 \\ t_{AH} & 2 \\ t_{DH} & 2 \\ t_{DF} & 0 \\ t_{VPS} & 2 \\ t_{VDS} & 2 \\ t_{VDS} & 2 \\ t_{VDS} & 2 \\ t_{PW} & 0.9 \\ \hline \\ t_{MOS} & 2 \\ t_{DV} \\ \hline \\ t_{M1H} & 2 \\ t_{M1H} & 2 \\ t_{PCR} & 10 \\ t_{XH}, t_{XL} & 1 \\ f_{X} \\ \end{array}$	$\begin{array}{c c c c c c c c c } t_{AS} & 2 & & \\ t_{M1S} & 2 & & \\ t_{DS} & 2 & & \\ t_{AH} & 2 & & \\ t_{DH} & 2 & & \\ t_{DF} & 0 & & \\ t_{DF} & 0 & & \\ t_{VPS} & 2 & & \\ t_{VPS} & 2 & & \\ t_{VDS} & 2 & & \\ t_{PW} & 0.9 & 1 & \\ \hline 240 & 250 & \\ t_{M0S} & 2 & & \\ t_{DV} & & \\ \hline t_{M0S} & 2 & & \\ t_{DV} & & \\ \hline t_{M1H} & 2 & & \\ t_{PCR} & 10 & & \\ t_{XH}, t_{XL} & 1 & & \\ f_{X} & & \\ \end{array}$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

## µPD7755/56/P56/57/58

### AC Characteristics (cont)


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
MD <sub>3</sub> setup time (for MD <sub>1</sub> †)	t <sub>M3S</sub>	2			μs	
MD <sub>3</sub> hold time (for MD <sub>1</sub> ↓)	t <sub>M3H</sub>	2			μs	
MD <sub>3</sub> setup time (for MD <sub>0</sub> ↓)	t <sub>M3SR</sub>	2			μs	Program memory readout
Address to data output delay time	t <sub>DAD</sub>	2			μs	-
Address to data output hold time	t <sub>HAD</sub>	0		130	ns	-
$MD_3$ hold time (for $MD_0$ <sup>†</sup> )	t <sub>M3HR</sub>	2			μs	-
MD <sub>3</sub> ↓ to data output float delay time	t <sub>DFR</sub>	2			μs	-
MD <sub>0</sub> hold time (for MD <sub>2</sub> †)	tMOHS	2			μs	
MD <sub>2</sub> † to data output delay time	tDDS	2			μs	
MD <sub>2</sub> hold time (for MD <sub>0</sub> ↓)	tMOSS	2			μs	

4b




### **PROM Timing Waveforms**

### Low-Speed Data Programming Timing





High-Speed Data Programming Timing




4b

### µPD7755/56/P56/57/58



### Data Readout Timing





### Description

The  $\mu$ PD7759 is a speech processing LSI that, with an external ROM, utilizes adaptive differential pulse-code modulation (ADPCM) to produce high-quality, naturalsounding speech. By combining melody mode with the ADPCM method and pause compression, the device achieves a compressed bit rate that can reproduce sound effects and melodies in addition to speech sound.

The  $\mu$ PD7759 can directly address up to 1M bits of external data ROM, or the host CPU can control the speech data transfer. The  $\mu$ PD7759 is also suitable for applications requiring small production quantities or long messages, and for emulating the  $\mu$ PD7755/56/P56/57/P57/58.

### Features

- High-quality speech reproduction using ADPCM
- □ Low bit-rates (10 to 32 kb/s) realized by combined use of ADPCM and pause compression
- Bit rates to less than 1 kb/s for sound effects, melodies, and tones (DTMF) using melody mode
- Sampling frequency: 5, 6, or 8 kHz
- D/A converter with 9-bit resolution; unipolar current waveform output
- Up to 1M bits addressing for external data ROM
- Reproduction time: 50 seconds typical (for 6 kHz sampling)
- Standby function
- Circuit to eliminate popcorn noise when entering or releasing standby mode
- Control signal interface; general purpose 4- or 8bit CPU
- Wide operating voltage range: 2.7 to 5.5 V
- CMOS technology
- 40-pin plastic DIP; 52-pin plastic QFP package

#### **Ordering Information**


Part Number	Package			
μPD7759C	40-pin plastic DIP			
μPD7759GC	52-pin plastic QFP			

#### **Pin Configurations**

#### 40-Pin Plastic DIP

ASD5			
ASD5 L	2	40 □ V <sub>DD</sub> 39 □ ASD₄	
ASD <sub>6</sub> L	3	38 🗆 ASD <sub>3</sub>	
	4	37 🗆 ASD3 37 🗖 ASD2	
	5	36 🗆 ASD <sub>1</sub>	
	6	25 🗆 ASD	
	7		[
	8		
	9	1 1	[
	10	, v	
	11		
	12		
	13	U U	
	14	28 🗆 A <sub>2</sub> 27 🗖 A <sub>1</sub>	1
	15	1 '	
REF C	16	26 A0 25 CS	1
AVO 🗆	17	23 L 03 24 L X2	
	18	23 🗆 X1	
	19		
GND	20		
	20		1
			49TB-490A

### 52-Pin Plastic QFP





### Pin Identification

Symbol	Name
A <sub>0</sub> - A <sub>8</sub>	Lower 9 bits of address output for speech data
AEN/WR	Address valid output/Write strobe input for speech data
ALE	High address latch enable output
ASD <sub>0</sub> - ASD <sub>7</sub>	Higher 8 bits of address output/Speech data input (multiplexed)
AVO	Analog voice output
BUSY	Busy output
CS	Chip select input
DRQ	Data request output
l <sub>0</sub> - l <sub>7</sub>	Message select code input
MD	Mode select input (stand alone/slave)
REF	D/A converter reference current input
RESET	Reset input
SAA	Directory data output address valid
ST	Start input
X1, X2	Ceramic resonator clock terminals
V <sub>DD</sub>	+5-volt power supply
GND	Ground
NC	No connection

### **PIN FUNCTIONS**

### A<sub>0</sub> - A<sub>8</sub> (Address Bus)

These are output lines for the lower 9 bits of the address bus. They are ineffective in the slave mode.

# AEN/WR (Address Enable Output/Write Signal Input)

 $\overline{\text{AEN}}$  is high when the address signal is valid in standalone mode. WR is the write input signal for speech data in slave mode.

### ALE (Address Latch Enable)

This signal defines the higher address bit timing latched externally. It is ineffective in the slave mode.

### ASD<sub>0</sub> - ASD<sub>7</sub> (Address/Speech Data)

 $ASD_0 - ASD_7$  are the output lines for the higher 8 bits of the address signal and the input lines for speech data in standalone mode. In slave mode, these are input lines for speech data.

### AVO (Analog Voice Output)

AVO outputs speech from the D/A converter. This is a unipolar sink-load current. No current flows in standby mode.

### **BUSY** (Busy)

 $\overline{\text{BUSY}}$  outputs the status of the  $\mu$ PD7759. It goes low during speech decode and output operations. When  $\overline{\text{ST}}$  is received,  $\overline{\text{BUSY}}$  goes low. While  $\overline{\text{BUSY}}$  is low, another  $\overline{\text{ST}}$  will not be accepted. In standby mode,  $\overline{\text{BUSY}}$  becomes high impedance. This is an active low output.

### CS (Chip Select)

When the  $\overline{CS}$  input goes low,  $\overline{ST}$  is enabled. In standalone mode and  $\overline{WR}$  is enabled in slave mode.

### **DRQ** (Data Request)

This is the data request output signal for slave mode.

### Io - I7 (Message Select Code)

 $I_0 \cdot I_7$  input the message number of the message to be reproduced. The inputs are latched at the rising edge of the  $\overrightarrow{ST}$  input. Unused pins should be grounded. In standby mode, these pins should be set high or low. If they are biased at or near typical CMOS switch input, they will drain excess current.

### **MD** (Mode Select Input)

MD is low to specify slave mode operation. Transition between two operation modes is not accepted during speech output or in the standalone mode.

### **REF (D/A Converter Reference Current)**

REF inputs the sink-load current that controls the D/A converter output. REF should be connected to  $V_{DD}$  via a resistor. In standby mode, REF becomes high impedance.

### **RESET** (Reset)

The RESET input initialized the chip. Use RESET following power-up to abort speech reproduction or to release standby mode. RESET must remain low at least 12 oscillator clocks. At power-up or when recovering from standby mode, RESET must remain low at least 12 more clocks after clock oscillation stabilizes.

### SAA (Start Address)

SAA indicates that the start address of a message stored in the directory of the data memory is being read out. It is ineffective in the slave mode.

### ST (Start)

Setting the  $\overline{ST}$  input low while  $\overline{CS}$  is low will start speech reproduction of the message in the speech ROM locations addressed by the contents of  $I_0 - I_7$ . If the device is in standby mode, standby mode will be released.

### X1, X2 (Clock)

Pins X1 and X2 should be connected to a 640-kHz ceramic resonator. In standby mode, X1 goes low and X2 goes high.

### V<sub>DD</sub> (Power)

+ 5-V power supply.


### GND (Ground)

Ground.

### NC (No Connection)

These pins are not connected.

#### Block Diagram



### OPERATION

The clock pins should be connected to a ceramic resonator at 640  $\mbox{kHz}$ 

The RESET input pin is used to initialize the device. To reset, assert the pin for a minimum of 12 oscillator clock cycles.

The  $\mu$ PD7759 can operate with a wide range of supply voltages: 2.7 to 5.5 V. It also has a standby function; it goes to a standby mode when it has been idle (that is, when  $\overline{CS}$ ,  $\overline{ST}$ , or  $\overline{RESET}$  have not been asserted) for more than 3 seconds. The device will automatically release from standby mode when  $\overline{CS}$  and  $\overline{ST}$  are asserted again, or when  $\overline{RESET}$  is asserted.

The  $\mu$ PD7759 has a very simple message selection interface with 1 Mbit of external ROM and can store a maximum of 256 different messages and up to 50 seconds of speech. The message is selected by using input pins I<sub>0</sub> - I<sub>7</sub>. The selection is latched at the rising edge of ST when CS is asserted. When ST is asserted, BUSY will go low until the selected audio speech output is completed. While BUSY is low, a new ST will not be accepted.



The  $\mu$ PD7759 has an internal D/A converter—a unipolar, current-output type with 9-bit resolution. The converter output current can be controlled by the voltage applied at the REF pin.

### **ELECTRICAL SPECIFICATIONS**

# Absolute Maximum Ratings

IA - 25 C	
Supply voltage, V <sub>DD</sub>	-0.3 to +7.0 V
Input voltage, V <sub>I</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
Output voltage, V <sub>O</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
Operating temperature, T <sub>OPT</sub>	−10 to +70°C
Storage temperature, T <sub>STG</sub>	-40 to + 125°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

#### DC Characteristics

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$ 

### Capacitance


ΤA	==	25°C

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input capacitance	CI			10	pF	fc = 1 MHz
Output capacitance	Co			20	pF	


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Input voltage, high	V <sub>IH1</sub>	0.7 V <sub>DD</sub>		V <sub>DD</sub>	٧	Common to I0-I7, ST, CS, RESET, MD, WF
	V <sub>IH2</sub>	2.2		V <sub>DD</sub>	۷	Common to $ASD_0 - ASD_7$ ; $V_{DD} = 5 V \pm 10\%$
Input voltage, low	VIL	0		0.3 V <sub>DD</sub>	٧	Common to I0-I7, ST, CS, RESET, MD, WF
	V <sub>IL2</sub>	0		0.8	V	Common to $ASD_0 - ASD_7$ ; $V_{DD} = 5 V \pm 10\%$
Output voltage, high	V <sub>OH</sub>	V <sub>DD</sub> – 0.5		V <sub>DD</sub>	٧	$I_{OH} = -100 \mu A$
Output voltage, low	VOL	0		0.4	۷	$I_{OL} = -1.6 \text{ mA}; V_{DD} = 5 \text{ V} \pm 10\%$
Input leakage current	ILI			3	μA	Common to I <sub>0</sub> -I <sub>7</sub> , ST, WR, CS, MD, ASD <sub>0</sub> - ASD <sub>7</sub>
Output leakage current	ILO			3	μA	BUSY, A <sub>0</sub> - A <sub>8</sub>
Supply current	IDD1	·····		10	mA	$V_{DD} = 5 V$
	I <sub>DD2</sub>			20	μA	V <sub>DD</sub> = 5 V in standby mode
	I <sub>DD3</sub>			1	μA	$V_{DD} = 2.7 \text{ to } 3.5 \text{ V}$
	I <sub>DD4</sub>			10	μA	$V_{DD} = 2.7$ to 3.5 V in standby mode
Reference input high current	I <sub>REF1</sub>	140	250	440	μA	$V_{DD} = 2.7 \text{ V}, \text{ R}_{\text{REF}} = 0 \Omega$
area (figure 1)	IREF2	500	760	1200	μA	$V_{DD} = 5.5 \text{ V}, \text{ R}_{\text{REF}} = 0 \Omega$
Reference input low current	I <sub>REF3</sub>	21	30	39	μA	$V_{DD} = 2.7 \text{ V}, \text{ R}_{\text{REF}} = 50 \text{ k}\Omega$
area (figure 1)	IREF4	68	78	88	μA	$V_{DD} = 5.5 \text{ V}, \text{ R}_{\text{REF}} = 50 \text{ k}\Omega$
D/A converter output current (figure 1)	IAVO	32	34	36	IREF	$V_{DD}$ = 2.7 to 5.5 V, $V_{AVO}$ = 2.0 V; D/A input = 1FFH
D/A converter output leakage current	ILA.			±5	μA	Standby mode; V <sub>AVO</sub> = 0 to V <sub>DD</sub>



### Figure 1. Measuring Diagram for IREF and IAVO



#### Figure 2. External Oscillator



4c



### AC Characteristics

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V}; f_{OSC} = 640 \text{ kHz}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Timing for All Modes						
CS setup time	tcs	0			ns	When ST ↓
CS hold time	t <sub>SC</sub>	0			ns	After ST ↑
ST pulse width	t <sub>CC1</sub>	350			ns	$V_{DD} = 5 V \pm 10\%$
	t <sub>CC2</sub>	5			μs	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$
Message code setup time	t <sub>DW1</sub>	350			ns	$V_{DD} = 5 V \pm 10\%$
	t <sub>DW2</sub>	5			μs	V <sub>DD</sub> = 2.7 to 5.5 V
Message code hold time	twp	0			μs	After ST ↑
Switching Characteristi	cs for All Mode	s				
BUSY rise time	t <sub>R1</sub>	an - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1994 - 1		800	ns	$C_{L} = 150 \text{ pF}; V_{DD} = 5 \text{ V} \pm 10\%$
	t <sub>R2</sub>			2	μs	$C_{L} = 150 \text{ pF}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V} \pm 10\%$
BUSY fall time	t <sub>F1</sub>			800	ns	$C_{L} = 150 \text{ pF}; V_{DD} = 5 \text{ V} \pm 10\%$
	t <sub>F2</sub>			2	μs	$C_{L} = 150 \text{ pF}; V_{DD} = 2.7 \text{ to } 5.5 \text{ V} \pm 10\%$
Timing for Standalone M	lode	2019/10/10/10/10/10/10/10/10/10				
RESET pulse width	t <sub>RST</sub>	18.5			μs	
CS setup time	tcs	0			ns	When ST↓
CS hold time	tsc	0			ns	After ST ↑
ST pulse width	t <sub>CC1</sub>	2			μs	V <sub>DD</sub> = 2.7 to 5.5 V
	tcc2	350			ns	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$
Message code setup time	tDW1	2			μs	V <sub>DD</sub> = 2.7 to 5.5 V
	t <sub>DW2</sub>	350			ns	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$
Message code hold time	twp	0			ns	After ST ↑
Speech data setup time	t <sub>RD</sub>	8			μs	When DRQ ↓
Speech data hold time	tRDH	1.25			μs	After DRQ 1
ST setup time	t <sub>RS</sub>	12.5			μs	After RESET 1
BUSY hold time	t <sub>RB</sub>			9.5	μs	After RESET ↓
Switching Characteristi	cs for Standal	one Mode				
BUSY output delay	t <sub>SBO</sub>		6.25	10	μs	Operation mode after ST↓
Speech output delay	tsso		2.1	2.2	ms	Operation mode after BUSY ↓
BUSY hold time	t <sub>BD</sub>			15	μs	After speech reproduction
ALE pulse width	t <sub>LL</sub>		3.13		μs	
Higher address setup time	tAL		3.13		μs	When ALE ↓
	tAE		0		μs	When AEN ↑
	t <sub>LA</sub>		3.13	- Anno	μs	After ALE ↓
	t <sub>EA</sub>		0		μs	After AEN 1
AEN pulse width	<sup>t</sup> AEN		14.1		μs	
DRQ output time	tLC		3.13		μs	After ALE ↓
Pulse width timing	t <sub>AC</sub>		6.25		μs	
DRQ pulse duration	tDCC		7.81		μs	
ROM read cycle time	t <sub>MRO</sub>		37.5		μs	


### AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Timing for Slave Mode						
MD input timing	t <sub>RM</sub>	6.2			μs	After RESET 1
	t <sub>BM</sub>	0			ns	After BUSY 1
	t <sub>MD</sub>	6.2			μs	After MD ↑
Speech data setup time	t <sub>DW</sub>	350			ns	When $\overline{\text{WR}}$ †; $V_{\text{DD}} = 5 \text{ V} \pm 10\%$
Speech data hold time	t <sub>DW</sub>	0			ns	When $\overline{\text{WR}}$ †; $V_{\text{DD}} = 5 \text{ V} \pm 10\%$
Data write time	twr			31.7	μs	After DRQ ↓
WR pulse width	tcc	350			ns	$V_{DD} = 5 V \pm 10\%$
CS setup time	tcw	0			ns	When WR↓
CS hold time	twc	0			ns	After WR †
MD pulse width	t <sub>MD2</sub>	6.2	<u> </u>		ns	
Switching Characteristic for Sla	ave Mode					
BUSY output delay	t <sub>SBO</sub>			9.5	μs	After MD ↓
DRQ output delay	t <sub>MDR</sub>	50		70	μs	After MD ↓
Data request timing	t <sub>WRQ</sub>			3	μs	After ₩R ↓
Timing for Standby Mode						
Pulse width standby escape signal (Note)	t <sub>AW</sub>	350			ns	$V_{DD} = 5 V \pm 10\%$
Switching Characteristics for S	tandby Mode					
Operation mode hold time	tSTB		2.9	3	s	After speech reproduction
Activate/Inactivate D/A converter time	t <sub>DA</sub>		46.5	47	ms	
BUSY +	t <sub>SB</sub>		6.25	10	μs	After L↓ (Note)
Speech reproduction start time	tsss		2.1	2.2	ms	After t <sub>DA</sub>
BUSY output delay	tsBS		4	80	ms	After L ↓ (Note)

Note: L = Signal to escape standby mode or ST ↓ following CS ↓ when operation is standalone mode or WR ↓ following CS ↓ when operation is slave mode

### **Timing Waveforms**


### Reset




4c



### Control Timing For Standalone Mode




Memory Access Timing for Standalone Mode





µPD7759

### Control Timing for Slave Mode




9

4c


### μ**PD**7759



### Data Transfer for Slave Mode



### Timing for Standby Mode





### μPD77501 ADPCM Record and Playback Speech Processor

### Preliminary

### Description

The  $\mu$ PD77501 is a high-quality speech record/playback LSI using adaptive differential pulse-code modulation (ADPCM). With its dual-tone multifrequency (DTMF) receiver to identify inputs from a telephone keypad, the  $\mu$ PD77501 is suitable for applications with telephone answering machines, voicemail systems, fax machines, and home automation equipment.

Received messages are recorded and played back in external DRAM. External ROM or SRAM can be used for outgoing messages or hold music.

### Features

- On-chip circuits
  - DTMF receiver
  - Lowpass filter
  - Microphone amplifiers with variable/fixed gain
  - 10-bit A/D and D/A converters
  - -ADPCM coder/decoder
  - DRAM refresh controller
- Selectable bit rate: 12, 18, or 24 kb/s; fixed 6-kHz sampling frequency.
- Messages: maximum 64 phrases (for each memory bank)
- Phrase recording: fixed or variable length
- Port control and bus control (selectable)
  - Port control suitable for 4-bit CPU
  - -Bus control suitable for 8/16-bit CPU
- External DRAM (16M bits total max) for recording/ playback of incoming messages; approximate time:
  - -24 kb/s: 11 min 30 sec
  - 18 kb/s: 15 min 30 sec
  - 12 kb/s: 23 min 18 sec
- External ROM/SRAM (1M bits total max) for recording/playback of outgoing messages and playback of fixed words; approximate time:
  - -24 kb/s: 44 sec
  - 18 kb/s: 1 min
  - 12 kb/s: 1 min 27 sec
- Recording enabled by sound trigger to save memory
- 80-pin plastic QFP
- Single + 5-volt power supply

#### **Ordering Information**


Part Number	Package
µPD77501GC-3B9	80-pin plastic QFP

50544



### Pin Configuration

#### 80-Pin Plastic QFP



### **PIN FUNCTIONS**

Tables 1, 2, and 3 describe the functions of pins on the 80-pin plastic QFP package of the  $\mu$ PD77501. Pins are listed in alphabetical order by symbol with power pins at the end of table 1.

Table 1.	Pin Functions in Bus Control and Port
	Control Modes

Symbol Pin No. I/O			Function
A <sub>0-</sub> A <sub>16</sub>	66-80, 2-3	Out	Memory address
A <sub>IN</sub>	28	In	A/D converter input. The analog signal to be recorded is input to the A/D converter. To use the on- chip microphone amplifier, connect MOUT to A <sub>IN</sub> .
A <sub>OUT</sub>	30	Out	D/A converter output. The decoded voice signal is output from the D/A converter.
BC/PC	43	In	* Specifies control mode according to interface with host CPU: 0 = Port control 1 = Bus control
BUSY	36	Out	Indicates execution of a recording/ playback: 0 = Standby 1 = Recording/playback
CAS	14	Out	Column address strobe signal to DRAM
CDBUSY	35	Out	Command processor status: 0 = Command in processing 1 = Standby
CE	18	Out	Chip enable signal to SRAM or ROM
D <sub>0</sub> -D <sub>7</sub>	4-11	I/O	Memory data input or output; three-state circuits
DET	37	Out	DTMF receiver status: 0 = Standby 1 = Receiving DTMF signal
DM	46	In	<ul> <li>* Specifies DTMF receiving mode depending on the instantaneous interruption characteristics in DTMF receiving:</li> <li>0 = PT short mode (30-ms pause time)</li> <li>1 = PT long mode (40-ms pause time)</li> </ul>
END	34	Out	Recording disable bit; checks for existing space for phrase in memory. 0 = Recording enable 1 = Recording disable
МЕМ	44	In	* Specifies DRAM size: 0 = 256K x 4 1 = 1M x 1

Table 1.	Pin Functions in Bus Control and Port
	Control Modes (cont)

Symbol	Pin No.	I/O	Function
MIN1, MIN2	24, 26	In	Microphone amplifier input
MOUT1, MOUT2	25, 27	Out	Microphone amplifier output
Q <sub>0</sub> -Q <sub>3</sub>	42, 40, 39, 38	Out	DTMF signal decoded to 4-bit hex data (0 thru F).
RAS0, RAS1	16, 15	Out	Row address strobe signals to DRAM
RST	45	In	Reset signal for power-save mode.
WE	17	Out	Write enable signal to DRAM and SRAM/ROM
WR	54	In	Data write strobe signal
X1, X2	48, 47	In	Connections to external 18.432- MHz crystal
AV <sub>DD</sub>	23	In	+5-V analog system power supply
AGND	22	-	Analog system ground
V <sub>REF</sub>	21	Out	Analog reference voltage
V <sub>DD</sub>	12, 50-51	In	+ 5-V digital system power supply
GND	13, 19, 31, 33, 61	-	Digital system ground
NC	1, 20, 29, 32, 41, 49, 60	-	No connection

\* The High/Low input to pins BC/PC, DM, and MEM should be fixed when developing the system.

Symbol	Pin No.	I/O	Function
CD <sub>0</sub> -CD <sub>7</sub>	65-62, 59-56	I/O	8-bit data input/output; three-state circuits
CS	52	In	Chip select
RD	53	In	Data read strobe
REG	55	In	* Specifies register for data write/ read 0 = DDR (DTMF data register) 1 = STR (Status register)

\* Even in bus control mode, the contents of registers STR and DDR are being output from pins CDBUSY, BUSY, DET, Q<sub>0</sub>-Q<sub>3</sub>, and END.



Table 3. Pin Functions in Port Control Mo	Table 3.	Pin Functior	s in Port	Control Mod
---	----------	--------------	-----------	-------------

Symbol	Pin No.	I/O	Function		
B <sub>0</sub> , B <sub>1</sub>	55, 52	In	Recording bit rate:		
			B <sub>1</sub> B <sub>0</sub>	Bit Rate	
			00	24 kb/s	
			01	18 kb/s	
			10	12 kb/s	
			11	Don't use	
CD0-CD7	65-62, 59-56	In	8-bit command		
MBNK	53	In	Memory bank: 0 = DRAM 1 = SRAM/ROM		

#### FUNCTIONAL OPERATION

#### Main Signal Flow


As shown on the block diagram, figure 1, the  $\mu$ PD77501 has an external interface with memory and a host CPU. The latter may be a microcomputer: 4-bit in port control mode, 8/16-bit in bus control mode.

#### Figure 1. µPD77501 Block Diagram

**Record Mode.** The analog signal entering at pin  $A_{IN}$  is band limited by lowpass filter LPF, converted to 10-bit PCM by the A/D converter, and encoded to 4-, 3-, or 2-bit ADPCM codes. From the control circuit, the AD-PCM signal goes through the memory interface to external memory via pins D<sub>0</sub>-D<sub>7</sub>.

**Playback Mode.** Entering on pins  $D_0$ - $D_7$ , ADPCM data from external memory is decoded to 10-bit PCM and then converted to an analog signal. The lowpass filter smooths the waveform.


**DTMF Receiver.** Active during both record and playback modes, the DTMF receiver decodes dual signaling tones into a corresponding 4-bit hex code, which is output via the host CPU interface on pins  $Q_0-Q_3$ . The presence of a DTMF receiving signal is indicated by a 1 output on pin DET.




### Interface

**Host CPU.** The two control modes of the  $\mu$ PD77501 are selectable at the BC/PC pin to interface the host CPU device. The port control mode is appropriate for a 4-bit single-chip microcomputer with an I/O port, and the bus control mode for an 8-bit microprocessor with an 8-bit data bus. See figure 2.

**External Memory.** The  $\mu$ PD77501 can connect to two types of memory: DRAM (16M bit max) and ROM/SRAM (1M bit max). It may access them independently via the bank switching for each memory. The connections are the same for port control and bus control modes. See figure 3.





**4**d

### µPD77501






Figure 3. Connections Between µPD77501 and Memory Banks

### Commands

The  $\mu$ PD77501 processes analog and digital signals in response to commands from the host CPU on pins CD<sub>0</sub>-CD<sub>7</sub>. The 10 commands (table 4) can be classified into four operating modes: initialization, recording, playback, and "other." All commands are effective in bus control and port control modes except the MSEL and BSEL commands, which are effective only in bus control mode.

#### Table 4. List of Commands

Symbol	Command	Function				
PSEL	Phrase specify	Specifies the number of the phrase to be recorded or played back; maximum of 64 phrases per memory bank.				
INI1	Memory initialization 1	Initializes the address table in memory. This command assigns an equal recording area to each phrase by writing the start and stop addresses in the address table. The number of equal divisions may be 1, 2, 4, 8, 16, 32, or 64 as selected by INI1.				
INI2	Memory initialization 2	Allows a change to initialization of the recording area. Beginning with the start address of the phrase defined by the PSEL command, this command divides the remaining memory area equally into the number of areas selected by INI2.				
MSEL	Memory bank	Specifies the memory bank: DRAM or SRAM/ROM. Effective only in bus control mode.				
BSEL	Recording bit rate	Specifies the recording bit rate: 24, 18, or 12 kb/s. Effective only in bus control mode.				
REC	Recording	Specifies the threshold of the sound trigger and starts recording the phrase specified by the PSEL command. When the recording area becomes full or the recording/ playback stop command (STP) is input, this command terminates processing.				

Symbol	Command	Function
PLY	Playback	Plays back the phrase specified by the PSEL command. When the recorded data finishes playing, or the recording/playback stop command (STP) is input, this command terminates the processing.
STP	Recording/ playback stop	Terminates either recording or playback. If the command is issued when no recording/playback is being executed, it will be ignored.
PAUSE	Recording/ playback pause	Initiates or releases a pause in the recording or playback. Only the PAUSE or STP command can be processed during the pause. If PAUSE is issued when no recording/playback is being executed, it will be ignored.
ERA	Phrase erase	Erases the phrase selected by the PSEL command.

### **Operating Modes**


Figure 4 shows switching from the command wait mode to the three main operating modes: initialization, recording, and playback.

7

4d



Figure 4. µPD77501 State Diagram




### Memory Configuration

As shown in figure 5, the voice data memory managed by the  $\mu$ PD77501 comprises an address table and a data area for recording 64 phrases. The address table contains the start and stop addresses for each of the 64 phrases. Since the stop address for one area becomes the start address for the next area, if the recording message length is shorter than the data area being initialized, the surplus is added to the area for the next phrase. Thus, phrases may be variable in length.

Fixed-length recording may be implemented by initializing the memory with twice as many areas as desired and recording every other odd area. This method may result in unused memory areas.



Figure 5. Memory Map Just After Initialization




4c



### Application

Figure 6 is an application diagram of the  $\mu$ PD77501 in a telephone answering system.





### **ELECTRICAL SPECIFICATIONS**

### **Absolute Maximum Ratings**

$T_A \approx +25^{\circ}C$	
Power supply voltage: V <sub>DD</sub> , AV <sub>DD</sub>	-0.3 to +7.0 V
Digital input voltage, V <sub>DI</sub>	–0.3 to V <sub>DD</sub> + 0.3 V
Analog input voltage, V <sub>AI</sub>	–0.3 to V <sub>DD</sub> + 0.3 V
Digital output voltage, V <sub>DO</sub>	-0.3 to V <sub>DD</sub> + 0.3 V
Operating temperature, T <sub>OPT</sub>	-10 to +70°C
Storage temperature, T <sub>STG</sub>	-65 to + 150°C

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage.

### **Recommended Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>DD</sub>	4.5	5.0	5.5	V
Low-level input voltage	V <sub>IL</sub>	-0.3		+ 0.8	V
High-level input voltage	V <sub>IH</sub>	2.2		V <sub>DD</sub> + 0.3	V
Oscillator frequency	fclk		18.432		MHz

Capacitance  $T_A = -10 \text{ to } + 70^{\circ}\text{C}, V_{DD} = 0 \text{ V}$ 

Parameter	Symbol	Тур	Max	Unit	Conditions	
Input capacitance	C <sub>IN</sub>		20	pF	$f_{C} = 1 \text{ MHz};$	
Output capacitance	COUT		20	pF	unmeasured pins returned to 0 V.	

### **DC Characteristics**

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 10\%$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Low-level output voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2.0 mA
High-level output voltage	V <sub>он</sub>	0.7 V <sub>DD</sub>			V	l <sub>OH</sub> = -400 μA
Low-level input leakage current	ILIL			-10	μA	V <sub>IN</sub> = 0 V
High-level input leakage current	I <sub>LIH</sub>			10	μA	$V_{IN} = V_{DD}$
Low-level output leakage current	ILOL			-10	μA	V <sub>OUT</sub> = 0.47 V
High-level output leakage current	ILOH			10	μA	$V_{OUT} = V_{DD}$
Supply current	IDD		35	60	mA	
				6	mA	$\overline{RST} = 0$



#### AC Characteristics

 $T_A = -10 \text{ to } + 70^{\circ}\text{C}; V_{DD} = 5 \text{ V} \pm 10\%$ 

$\frac{1}{Parameter}$	Symbol	Min	Тур	Max	Unit	Conditions
Host Interface						
REG, CS setup time to RD ↓	tSAR	0			ns	At power-on
REG, CS hold time from RD ↑	t <sub>HRA</sub>	0			ns	
RD low-level width	tWRL	200			ns	
Data delay time	tDRD			200	ns	
Data float time	t <sub>FRD</sub>			100	ns	
REG, CS setup time to WR ↓	tSAW	0			ns	
REG, CS hold time from WR 1	t <sub>HWA</sub>	0			ns	
MBNK, B <sub>0</sub> , B <sub>1</sub> setup time to ₩R↓	tsmw	0.4			ms	B <sub>0</sub> and B <sub>1</sub> should be applied only in recording.
MBNK, B <sub>0</sub> , B <sub>1</sub> hold time from WR †	tHWM	0			ns	
WR low-level width	twwL	200			ns	
Data setup time	t <sub>SDW</sub>	100			ns	
Data hold time	tHWD	50			ns	
WR, RD recovery time	t <sub>RV</sub>	100			ns	
RST low-level width	tWRSL	330			ns	
RST high-level width	twrsh	100			ns	At power-on
BUSY delay time	t <sub>DWB</sub>			1	ms	Excluding sound trigger
CDBUSY delay time	tDWC			300	ns	
CDBUSY setup time to ₩R ↓	tscw	0			ns	
RST setup time from CDBUSY 1	t <sub>SCR</sub>	300			ns	· · · · · · · · · · · · · · · · · · ·
RST setup time from BUSY ↓	t <sub>SBR</sub>	300			ns	
DRAM Interface						
Row address setup time	tSAR	50	870		ns	
Row address hold time	t <sub>HRA</sub>	50	870		ns	
RAS low-level width	t <sub>WRL</sub>	400	4340		ns	
Column address setup time	tSAC	50	870		ns	
Column address hold time	t <sub>HCA</sub>	50	870		ns	
CAS low-level width	twcL	250	2600		ns	
WE setup time	tswc	50	870		ns	
WE low-level width	twwl	100	3470		ns	
Data output setup time	tSDOC	50	540		ns	
Data output hold time	t <sub>HCDO</sub>	50	2700		ns	
Data input setup time	tSDIC	110			ns	
Data input hold time	tHCDI	0			ns	
Data input access time	t <sub>ACDI</sub>			100	ns	
Refresh CAS setup time	tRSCR	200	1740		ns	
Refresh CAS low-level width	t <sub>RHRC</sub>	200	2600		ns	
Refresh RAS low-level width	t <sub>RWRL</sub>	200	2600		ns	
Refresh RAS cycle time	t <sub>RSR</sub>	500			ns	

### AC Characteristics (cont)

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
SRAM Interface						
Address setup time	tSAC	0	1740		ns	
Address-WE reset time	t <sub>RAW</sub>	200	5210		ns	
CE low-level width	twcL	350	3470		ns	
Address hold time	tHCA	100	1730		ns	
WE low-level width	twwL	200	4340		ns	
Data output setup time	t <sub>SDOC</sub>	200	3470		ns	
Data output hold time	tHCDO	0	100		ns	
Data input access time	tACDI	0		200	ns	
Data input setup time	tSDIC	110			ns	
Data input hold time	tHCDI	0			ns	
DTMF Receiver						
† Frequency deviation, accept	**************************************	±2.4			%	Low group
		±2.1			%	High group
† Frequency deviation, reject				±3.6	%	Low group
				±3.8	%	High group
Valid input signal level		-29		0	dBm	
Reject input signal level				-37	dBm	
Level difference of two frequencies				±6	dB	
Dial tone suppression (340 to 460 Hz)		40			dB	
Minimum signal duration	t <sub>RS</sub>	26		40	ms	
Instantaneous cut absorption time	t <sub>BS</sub>			10	ms	
Signal pause time	tps	30			ms	DM = 0
		40			ms	DM = 1
Decode value output delay time	tDSQ		80		ms	
DET set delay time	tDSD		80		ms	

† Receiving frequency, Hz Low group = 697, 770, 852, 941 High group = 1209, 1336, 1477, 1633

**4**d



# Analog Characteristics $T_A = +25^{\circ}C; V_{DD} = 5 V; f_I = 1 kHz$


Parameter	Symbol	Pin Name	Min	Тур	Max	Unit	Conditions
Load Conditions							
Load capacitance	CL <sub>M1</sub>	MOUT1			50	pF	
Load resistance	RL <sub>M1</sub>	-	9			kΩ	
Load capacitance	CL <sub>M2</sub>	MOUT2			50	рF	
Load resistance	RL <sub>M2</sub>	-	9			kΩ	
Load capacitance	CL <sub>AO</sub>	Aout			50	pF	
Load resistance	RLAO	-	20			kΩ	
Microphone Amplifier 1							
Allowable input voltage range	V <sub>MI1</sub>	MIN1		0.2		V р-р	Gain 20 dB; bias level = V <sub>REF</sub>
Closed loop gain	A <sub>M1</sub>	MIN1 to MOUT1		20		dB	Input 200 mV p-p; f <sub>l</sub> = 100 Hz to 3 kHz
Total harmonic distortion	THD <sub>M1</sub>	MIN1 to MOUT1		2		%	$V_{MO1} = 2 V p - p; f_I = 100 Hz to 3 kHz$
Input resistance	R <sub>MI1</sub>	MIN1		20		kΩ	f <sub>I</sub> = 0 Hz
Output voltage range	V <sub>MO1</sub>	MOUT1		2		V p-p	
Input bias current	вми	MIN1		10		μA	
Input offset voltage	V <sub>IMO1</sub>	MIN1		500		mV	
Output resistance	R <sub>MO1</sub>	MOUT1		10		Ω	f <sub>I</sub> = 0 Hz
Microphone Amplifier 2							
Allowable input voltage range	V <sub>MI2</sub>	MIN2		0.2		V р-р	Gain 20 dB; bias level = V <sub>REF</sub>
Open loop gain	A <sub>M2</sub>	MIN2 to MOUT2		80		dB	
Total harmonic distortion	THD <sub>M2</sub>	MIN2 to MOUT2		2		%	$V_{MO2} = 2 V p - p; f_I = 100 Hz$ to 3 kHz
Input resistance	R <sub>MI2</sub>	MIN2		1		MΩ	f <sub>I</sub> = 0 Hz
Output range	V <sub>MO2</sub>	MOUT2		2		V р-р	
Input bias current	IBM12	MIN2		10		μA	
Input offset voltage	V <sub>IMO2</sub>	MIN2		100		mV	
Output resistance	R <sub>MO2</sub>	MOUT2		10		Ω	f <sub>l</sub> = 0 Hz
A/D Input							
Allowable input voltage range	V <sub>AI</sub>	A <sub>IN</sub>		2		V p-p	Midpoint = V <sub>REF</sub>
Input resistance	R <sub>AI</sub>	A <sub>IN</sub>		1		MΩ	f <sub>I</sub> = 0 Hz
D/A Output							
Output voltage range	V <sub>AO</sub>	A <sub>OUT</sub>		2		V р-р	
Others							
A/D to D/A gain	A <sub>AA</sub>	AIN to AOUT		0		dB	$f_{I} = 100 \text{ Hz to 3 kHz}$
A/D to D/A total harmonic distortion	THDAA	A <sub>IN</sub> to A <sub>OUT</sub>		2		%	$V_{AO} = 2 V p - p; f_{I} = 100 Hz to 3 kHz$
	V <sub>REFO</sub>	V <sub>REF</sub>		2.5		v	
Reference output voltage	"REFO	'AEF				•	



µPD77501

### **Timing Waveforms**


## Host Interface




**4d** 



# Host Interface (cont)




### DRAM Interface





µPD77501


### SRAM Interface



4d



### DTMF Receiver





# Preliminary

### Description

The  $\mu$ PD77522 is a single-chip coder and decoder (codec) for 32-kb/s adaptive differential pulse-code modulation (ADPCM). The ADPCM technique conforms to the 1988 CCITT Recommendation G.721.

The serial data input to the coder and serial data output from the decoder can directly interface a PCM codec. The  $\mu$ PD77522 is ideal for application to digital cordless telephone systems in which the data rate of the PCM signal must be reduced.

### Features

- 32-kb/s ADPCM codec conforms to CCITT Recommendation G.721
  - Processes high-quality modem signals up to 4800 b/s
  - Recovers from an error in the telecommunication circuit
  - Free from sound quality degradation in multistage digital connections
- Built-in digital signal processor (DSP)
- Simultaneous coding and decoding
- Pin-selectable PCM format: µ-law, A-law, or 16-bit linear
- Selectable coder and decoder muting
- □ Direct interface with µ-law or A-law PCM codec
- Low operating power
  - 28 mA max at 5 V
  - -20 mA max at 2.7 V
- Power-down mode

   100 μA max at 5 V
   70 μA max at 2.7 V

### **Ordering Information**

Part No.	Package
μPD77522GU	28-pin plastic SOP (450 mil)

### **Pin Configuration**

### 28-Pin Plastic SOP (450 mil)

XSYNCC		28 🗆 XSYNCD	
RSTC [	2	27 TRSYNCC	
RSTD	3	26 🗖 TEST4	
XCLKD	4	25 🗖 TEST3	
RCLKD	5	24 🗆 TEST2	
RSYNCD	6	23 🗖 TEST1	
SID 🗆	7	22 🗖 V <sub>DD</sub>	
GND 🗆	8	21 🗖 SOD	
CLK 🗆	9	20 🗆 SOC	
	10	19 🗖 SIC	
TESTO 🗆	11	18 BRCLKC	
FSEL0	12		
FSEL1	13		
TSEL	14	15 D MUTED	
-			83BD-811

83RD-8110A

### **Pin Identification**

Symbol	I/O	Function			
CLK	In	System clock, 10 to 14 MHz			
FSEL0	ln	Format select 0			
FSEL1	ļn	Format select 1			
MUTEC	In	Coder mute control			
MUTED	ln	Decoder mute control			
PDN	In	Power-down control			
RCLKC	In	PCM data clock to coder			
RCLKD	In	ADPCM data clock to decoder			
RSTC	In	Coder reset			
RSTD	In	Decoder reset			
RSYNCC	In	Frame sync for coder PCM input			
RSYNCD	In	Frame sync for decoder ADPCM input			
SIC	In	PCM serial data input to coder			
SID	ln	ADPCM serial data input to decoder			
SOC	Out	ADPCM serial data output from coder			
SOD	Out	PCM serial data output from decoder			
TESTO	In	Factory test; connect to ground for normal use			
TEST1-TEST4	1/0	Factory test; connect to ground for normal use			

### Pin Identification (cont)


Symbol	I/O	Function				
TSEL	ln	Data input/output timing select				
XCLKC	ln <sup>'</sup>	Transmit (output) data clock to coder				
XCLKD	In	Transmit (output) data clock to decoder				
XSYNCC	In	Frame sync for coder ADPCM output				
XSYNCD	In	Frame sync for decoder PCM output				
V <sub>DD</sub>	In	+5-volt dc power				
GND	In	Signal and power ground				

# FUNCTIONAL OPERATION


The block diagram shows serial data signal flow through the  $\mu$ PD77522, PCM-to-ADPCM on the coder side and ADPCM-to-PCM on the decoder side. Note that signal names are suffixed with C or D to denote the coder or decoder side, respectively.

Figure 1 shows the equivalent circuits at input and output pins.

### **Block Diagram**



### Figure 1. Input and Output Circuits



### Power-Up

Following the application of power, the  $\mu$ PD77522 enters the standby state within 250  $\mu$ s after system clock (CLK) input. In this state, PCM or ADPCM signals may be input. See figure 2.

Low inputs at RSTC and RSTD reset the coder and decoder, enabling operation. Reset timing is the same as the timing in figure 2 to fetch the least significant bit (LSB) of the SIC and SID input data. The state of the SOC and SOD output pins at reset is high impedance or low level.

### Power-Down

Two clock cycles after a low level is applied to the PDN pin, the  $\mu$ PD77522 enters the power-down mode. The low level must be maintained for at least four clock cycles. See figure 3.

In power-down mode, the SIC and SOD output pins are in the high-impedance state.

Two clock cycles after a high level is applied to the PDN pin, the  $\mu$ PD77522 is released from the power-down mode. Before restarting the  $\mu$ PD77522, reset the coder and decoder by low inputs at the RSTC and RSTD pins.

### **Data Signal Interface**

PCM and ADPCM data signals are input or output serially (MSB first) in synchronization with the frame sync and data clock signals listed in table 1. Frame sync is 8 kHz and the data clock is in the 64 kHz to 2.048 MHz range.

### Table 1. PCM and ADPCM Interfaces

Interface	Frame Sync	Data Clock	Data
PCM input to coder	RSYNCC	RCLKC	SIC
ADPCM output from coder	XSYNCC	XCLKC	SOC
ADPCM input to decoder	RSYNCD	RCLKD	SID
PCM output from decoder	XSYNCD	XCLKD	SOD

### **Data Signal Timing**

The first data bit of a frame may begin with the rising or falling edge of frame sync depending on the type of PCM codec the  $\mu$ PD77522 interfaces. The selection is made by connecting the TSEL pin to + 5V (1) or ground (0) as shown in figure 4.

PCM Codec	TSEL Pin
µPD95xx Series	1
µPD96xx Series	0

### **Coder Operation**

When frame sync RSYNCC goes high, input data from the PCM codec at the SIC pin is stored in an internal register in synchronization with the trailing edge of data clock RCLKC. The data may be 8-bit companded or 16-bit linear.

The coder converts the PCM input data to 4-bit ADPCM output data and stores it in an internal register. When frame sync XSYNCC goes high, the ADPCM data is output at the SOC pin in synchronization with the leading edge of data clock XCLKC. The SOC pin returns to high impedance when the data output is complete.

### **Decoder Operation**


When frame sync RSYNCD goes high, 4-bit ADPCM input data at the SID pin is stored in an internal register in synchronization with the trailing edge of data clock RCLKD.

The decoder converts the ADPCM input data to PCM data, 8-bit companded or 16-bit linear. When frame sync XSYNCD goes high, the PCM data is output at the SOD pin in synchronization with the leading edge of data clock XCLKD. The SOD pin returns to high impedance when the data output is complete.

4e




### Figure 2. Power-Up Timing





µPD77522

### Figure 3. Power-Down Timing




5

4e



### Figure 4. Data Signal Timing





### Input-to-Output Delay

Input data to the coder or decoder is latched on the trailing edge of the receive data clock and output on the leading edge of the transmit data clock. If the clocks are synchronized, there will be a one-half clock cycle delay between data input and output.

### I/O Data Format

The I/O data format at the PCM interface is coordinated with the companding characteristic of the PCM codec by connecting pins FSEL0 and FSEL1 to + 5 V (1) and GND (0) as shown below.

FSEL0	FSEL1	I/O Data Format				
1	1	A-law with even-bit inverter				
1	0	A-law				
0	1	μ-law				
0	0	16-bit linear				

# Muting

Pins MUTEC and MUTED control muting of the PCM signal at the coder input and decoder output, respectively. A low level at the pin cuts off the signal within 1 ms; a high level inhibits muting.

### Internal Timing

Encoding or decoding (analysis processing) starts on completion of serial data input. Processed data is immediately transferred to the intermediate register. Simultaneously, the previously processed data sample is transferred to the output register. See figure 5.

The output register contents exit serially in synchronization with the rising edge of the output SYNC signal if SYNC leads SCK, or the rising edge of serial clock SCK if SCK leads SYNC.

### SYSTEM CONFIGURATION

Figure 6 is an example of a basic system with serial interfaces. The system uses the  $\mu$ PD9604/ $\mu$ PD9605 as a PCM codec and the  $\mu$ PD78C14 as a control CPU.

# µPD77522











Figure 6. System Configuration



# **ELECTRICAL SPECIFICATIONS**

### **Absolute Maximum Ratings**

$T_A = +25^{\circ}C$	
Power supply voltage, V <sub>DD</sub>	– 0.5 to + 7.0 V
Input voltage, V <sub>I</sub>	-0.5 to V <sub>DD</sub> + 0.5 V
Open drain output voltage, V <sub>O</sub>	- 0.5 to + 8.0 V
Operating temperature, T <sub>OPT</sub>	– 40 to +85°C
Storage temperature, T <sub>STG</sub>	– 65 to + 150°C

### Capacitance

 $T_A = +25^{\circ}C$ 

Parameter	Symbol Min		Max	Unit	
Input capacitance	CIN		10	pF	
Output capacitance	COUT		15	pF	
I/O capacitance	CI/O		20	pF	

# **Recommended Operating Conditions**

 $T_A = -40 \text{ to } + 85^{\circ}\text{C}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Operating voltage	V <sub>DD1</sub>	2.7		5.5	V	f <sub>CLK</sub> = 10 to 11 MHz
	V <sub>DD2</sub>	4.0		5.5	V	f <sub>CLK</sub> = 10 to 14 MHz
Low-level input voltage	V <sub>IL</sub>			0.3 V <sub>DD</sub>	V	V <sub>DD</sub> = 2.7 to 5.5 V
High-level input voltage	V <sub>IH</sub>	0.7 V <sub>DD</sub>			V	V <sub>DD</sub> = 2.7 to 5.5 V

4e



### **DC Characteristics**

 $T_A = -40 \text{ to } + 85^{\circ}\text{C}; \text{ f}_{CLK} = 11 \text{ MHz}; \text{ V}_{DD} = 2.7 \text{ to } 5.5 \text{ V}$ 

Parameter	Symbol	Min	Тур	Max	Unit	Conditions
Current consumption	IDD1		20	28	mA	$t_{WC} = 91 \text{ ns}, V_{DD} = 5.0 \text{ V}$
			15	20	mA	$t_{WC} = 91 \text{ ns}, V_{DD} = 2.7 \text{ V}$
Current consumption in power down mode	IDD2			100	μA	$V_{DD} = 5.0 V$
				70	μA	V <sub>DD</sub> = 2.7 V
Low-level output voltage	V <sub>OL</sub>			0.45	V	I <sub>OL</sub> = 2 mA
High-level output voltage	VOH	V <sub>DD</sub> -0.3			V	l <sub>OH</sub> = -20 μA
Low-level input leakage current	Ι <sub>Ι</sub> Γ			10	μA	$V_{IL} = 0 V$
High-level input leakage current	lн			-10	μA	$V_{IH} = V_{DD}$

### **AC Characteristics**

 $T_{A}=~-40$  to  $+\,85^{\circ}\text{C};\,V_{DD}=~2.7$  to 5.5 V


Parameter	Symbol	Min	Тур	Max	Unit	Conditions
CLK cycle time	twc	91		100	ns	V <sub>DD</sub> = 2.7 to -5.5 V
		72		100	ns	$V_{DD} = 4.0 \text{ to} -5.5 \text{ V}$
CLK low pulse width	twcL	40		50	ns	See timing charts
CLK high pulse width	twcн	40		50	ns	
CLK rise time	t <sub>CLH</sub>			10	ns	
CLK fall time	t <sub>CHL</sub>			10	ns	
Transmit clock frequency	<sup>t</sup> XCLK			2048	kHz	
Receive clock frequency	<sup>t</sup> RCLK			2048	kHz	
Transmit sync signal frequency	<sup>t</sup> XSYNC		8		kHz	
Receive sync signal frequency	t <sub>RSYNC</sub>		8		kHz	
Transmit sync signal low pulse width	twxsL	1			XCLK	Measured at 1/2 V <sub>DD</sub>
Transmit sync signal high pulse width	twxsн	1			XCLK	
Transmit sync signal low pulse width	twrsl	1			RCLK	
Receive sync signal high pulse width	twrsh	1			RCLK	
Transmit sync signal set time	tsxs	140			ns	Measured at 1/2 V <sub>DD</sub> (vs XCLK)
Transmit sync signal hold time	t <sub>HXS</sub>	8			ns	
Receive sync signal set time	tsRS	140			ns	Measured at 1/2 V <sub>DD</sub> (vs RCLK)
Receive sync signal hold time	t <sub>HRS</sub>	8			ns	-
SI, RST, MUTE set time	ts:D	40			ns	
SI, RST, MUTE hold time	t <sub>HD</sub>	8			ns	
Serial mode; SO delay time vs XSYNC †	t <sub>PDS</sub>			90	ns	$R_{L} = 1000 \ \Omega; C_{L} = 100 \ pF$
SO delay time vs XCLK †	t <sub>PDC</sub>			130	ns	-

Note: The voltage at the measurement point is 1/2  $V_{\mbox{DD.}}$ 



# µPD77522

# **Timing Waveforms**



11

4e

µPD77522





Selection Galdes

**Reliability and Quality Control** 

Digital Signal Processors

Speech Processors

# **Development Tools**

Package Drawings

5

# **Development Tools**

Section 5 Development Tools	
Third-Party Development Tools	5-1
μΡD77C20A, 7720A, 77P20 Digital Signal Processors	
<b>EVAKIT-7720B</b> μPD7720 Standalone Emulator	5a
ASM77 μPD7720 Absolute Assembler	5b
μPD77C25/77P25 Digital Signal Processor	
<b>EVAKIT-77C25</b> μPD77C25 Standalone Emulator	5c
<b>RA77C25</b> μPD77C25 Relocatable Assembler Package	5d
SM77C25 PC-Based Simulator for μPD77C25 and μPD77C20	5e
μPD77220/P220, μPD77230/P230 Digital Signal Processors	
<b>EVAKIT-77220</b> μPD77220 Standalone Emulator	5f
<b>EVAKIT-77230</b> μPD77230 Standalone Emulator	5g
<b>DDK-77220A</b> μPD77220 Evaluation Board	5h
<b>RA77230</b> μPD77220/μPD77230 Relocatable Assembler Package	5i
SM77230 PC-Based Simulator for µPD77220/µPD77230	5j

μPD77240 Digital Signal Processor	
<b>IE-77240</b> In-Circuit Emulator for the μPD77240	5k
RA77240 Relocatable Assembler Package	51
μPD77810 Modem Digital Signal Processo	r
<b>IE-77810</b> In-Circuit Emulator for the μPD77810	5m
<b>RA77810</b> Relocatable Assembler Package for the $\mu$ PD77810	5n
μΡD775x ADPCM Speech Processors and μPD77501 ADPCM Record and Playback S Processor	peech
NV-300 Speech Analysis Tool for μPD775x and μPD77501	50
NV-310 Speech Analysis Tool for µPD775x	5 <b>p</b>
<b>EB-775x</b> Demonstration and Evaluation Box for μPD775x	5q
PG-1500 Series EPROM Programmer	5r



### THIRD-PARTY DEVELOPMENT TOOLS

This list summarizes the development tools of these companies at this time. NEC makes no recommendation for any of these tools; this list is provided for information only. Contact the third-party company directly for further information on product features, availability, and pricing.

Company	Description	Host	NEC Device
Data I/O 10525 Willows Road NE P.O. Box 97046 Redmond, WA 98703-9746 (206) 867-6899 (800) 247-5700 ext. 600	EPROM/OTP Programmer	PC-DOS®	μΡD77P20D μPD77P230R μPD77P25C/D/L μPD77P56CR
Elan Digital Systems 538 Valley Way Milpitas, CA 95035 (408) 946-3864 (800) 541-3526	OTP Programmer	PC-DOS	μΡD77P56CR μΡD77P56G
lyperception, Inc. DSP Development 550 Skillman LB 125 Software/System allas, TX 75243 214) 343-8525		PC-DOS (DDK-77220)	μPD77220
ntermetrics Microsystems C Compiler and Assembler Software, Inc. (C Source Debugger) 33 Concord Avenue Cambridge, MA 02138-1002 617) 661-0072 800) 356-3594		VAX®/VMS® VAX/UNIX® Sun™/UNIX Apollo® HP≋-UX™ (MS-DOS®)	μΡD77220 μΡD77230 μΡD77240 (IE-77240)
Signalogic, Inc. 9704 Skillman #111 Dallas, TX 75243 (214) 343-0069	DSP Development Software (Hypersignal-Macro)	PC-DOS	μPD77220
Signix Corporation 19 Pelham Island Road Wayland, MA 01778 (508) 358-5955	DSP Development Software	PC-DOS	μΡD77C20A μΡD77C25
Xeltek EPROM/OTP Programmer 764 San Aleso Avenue Sunnyvale, CA 94086 (408) 745-7974		PC-DOS	μPD77P56 μPD77P25

PC-DOS is a registered trademark of International Business Machines Corporation.

VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a registered trademark of UNIX System Laboratories, Incorporated.

Sun is a trademark of Sun Microsystems, Incorporated.

Apollo is a registered trademark of Apollo Computer, Incorporated. HP is a registered trademark and UX is a trademark of Hewlett-Packard Company.

MS-DOS is a registered trademark of Microsoft Corporation.





The EVAKIT-7720B is a standalone emulator for NEC's  $\mu$ PD7720A,  $\mu$ PD77P2O, and  $\mu$ PD77C2OA digital signal processing interfaces (SPI). The EVAKIT-7720B provides complete hardware emulation and software debug capabilities for the SPI. Real-time and single-step emulation capability, a powerful on-board system monitor, and a user-specified breakpoint create a powerful debug environment.

The EVAKIT-7720B is controlled over a serial line from a terminal or host computer system. User programs are downloaded into the instruction ROM and data ROM emulation memory through a serial line or read from an EPROM device. An on-board programmer for  $\mu$ PD2732 and  $\mu$ PD2732A EPROMs provides an easy means for submitting your final code for production. You can also use the EVAKIT-7720B to program the  $\mu$ PD77P20 EPROM version of the part for final system test and evaluation.

### Features

- Real-time single-step emulation capability
  - Real-time program execution at 8 MHz
  - Real-time program execution with address breakpoint and loop counter (up to 256 loops)
  - Real-time program execution for a number of steps
  - Single-step program execution with display of address, instruction, registers and flags
- On-board emulation memory: Instruction ROM, data ROM and internal RAM


- Powerful system monitor
  - -- Display/change/initialize instruction and data ROM
  - Display/change/initialize internal RAM
  - Display/modify internal registers
  - Read/write/display/verify/blank check EPROM device
  - Upload/download/verify instruction and data ROM
  - Perform self-diagnostics
  - Reset emulation chip
- Supports two operating modes
  - External terminal controlled
  - Host computer system controlled
- Emulator controller for IBM PC®, PC/XT®, PC/AT® or compatibles
- Serial interface: RS-232C, TTL, or 20 mA current loop
- EPROM programming capability (μPD2732, μPD2732A, μPD77P20)
- Requires an external power supply

### Ordering Information

Part Number	Description	
EVAKIT-7720B	Standalone emulator for µPD7720A/P20/C20A	

5a

### μPD7720 Standalone Emulator



IBM PC, PC/XT, and PC/AT are registered trademarks of International Business Machines Corporation.





The ASM77 Absolute Assembler converts symbolic source code for the NEC  $\mu$ PD7720A/77P20/77C20A Digital Signal Processing Interfaces (SPI) into executable absolute address object code. Two separate assemblers are provided: one assembles the source program for the Instruction ROM; the other assembles the source program for the Data ROM. An object code file is produced in ASCII hexadecimal format and may be downloaded to an EPROM programmer or the NEC stand-alone emulator, the EVAKIT-7720B.

The NEC ASM77 assembler is available for operation on an MS-DOS® computer system with at least one disk drive and 128KB of installed system memory.


### Features

- Absolute address object code output
- Free format statements
- Separate assemblers for instruction and data ROMs
- User-selectable and directable output files
- Runs under the MS-DOS operating system

### **Ordering Information**

Part Number	Description
ASM77-D52	MS-DOS, 5.25" Double Density Disk

### ASM77 Block Diagram



5b





The EVAKIT-77C25 is a standalone emulator for NEC's  $\mu$ PD77C25 and  $\mu$ PD77P25 digital signal processing interfaces (SPI+). The EVAKIT-77C25 provides complete hardware emulation and software debug capabilities for the SPI+. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A line assembler and symbolic disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging hardware and software.

An on-board EEPROM is available for storage of the current debug environment during EVAKIT power down. Using the freeze (FRZ) command, the current contents of the instruction and data ROM, the internal RAM, the SPI+ registers, the break registers and registered command strings are saved to the EEPROM. The Melt (MLT) command restores this information.

The EVAKIT-77C25 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the Instruction and data ROM emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC®, PC/XT®, PC/AT® or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT-77C25 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the on-board monitor.

### Features

- Real-time and single-step emulation capability
   Real-time program execution with/without breakpoint
  - Single-step program execution with trace display
- IBM PC, PC/XT and PC/AT are registered trademarks of International Business Machines Corporation.

- Subcommands available during real-time emulation
  - Generate an interrupt to the emulation chip
  - --- Read/display status register
  - -Read/write the data register
  - Reset the emulation chip
- On-board emulation memory
  - -Instruction ROM: 2k x 24 bits
  - -Data ROM: 1k x 16 bits
  - Data RAM: 256 x 16 bits
- Symbolic debug capability
  - Symbols may be used to specify addresses for commands
  - Symbolic disassembler
  - Symbol table clear command
- Powerful system monitor
  - -- Display/change/initialize instruction and data ROM
  - Display/change/initialize internal data RAM
  - Display/modify general and status registers
  - Transfer data to/from external EPROM programmer
  - Upload/download instruction and data ROM code
  - Line assembler
  - Display break registers
  - Reset emulation chip
  - Set internal/external clock
  - Mask interrupt (INT) signal from probe
- Sophisticated breakpoint capability
  - Break on address and pass count (up to 65,535 passes)
  - Break on being in or out of address range
  - Breakpoints specified on command line or preset in the break address, address range, and mode registers
  - Up to 37 break addresses or address ranges can be set
- Real-time program trace feature
  - Store 4092 clocks worth of information
  - Traces program counter, data bus, RD, WR, CS, A0, DRQ, DACK, RST, INT, P0, P1, SCK, SI, SIEN, SO, SOEN, and SORQ
  - Displays trace with/without mnemonics
  - Trace buffer pointer and search capability
- EEPROM for temporary storage of instruction and data ROM, internal RAM and registers, break registers, command strings




- □ On-line help facility
- D Three RS-232C serial ports
  - CH1: Terminal or local host system
     CH2: Remote host system
     CH3: EPROM programmer
- □ Emulator controller for IBM PC, PC/XT, PC/AT or compatibles

### **Ordering Information**

Part Number	Description
EVAKIT-77C25	Standalone emulator for $\mu$ PD77C25/P25


# µPD77C25 Standalone Emulator



# NEC

EVAKIT-77C25

# Block Diagram



5c



NEC Electronics Inc.

# RA77C25 µPD77C25 Relocatable Assembler Package

### Description

The RA77C25 Relocatable Assembler Package converts symbolic source code for the  $\mu$ PD77C25 and  $\mu$ PD77P25 Digital Signal Processors into executable absolute address object code. It can also be used for  $\mu$ PD7720A/77C20A/77P20 program development by creating a  $\mu$ PD7720 hex-format object module using the hex converter.

The relocatable assembler package consists of five separate programs: an assembler (RA77C25), a linker (LK77C25), a hexadecimal format object code converter (OC77C25), a librarian (LB77C25), and a hex converter (HC7720).

RA77C25 translates a symbolic source module file with "include" files into a relocatable object module. The assembler produces a relocatable object module file and a listing file that can contain the assembly list, symbol list, and cross-reference list. If absolute addresses have been specified in the source module file and no relocatable segments or external variables or labels are referenced, the assembler can output an ASCII hexadecimal format object file and a symbol table file directly.

LK77C25 combines relocatable object modules, library modules when necessary, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module.

OC77C25 converts an absolute object module from RA77C25 or an absolute load module from LK77C25 into an ASCII hexadecimal format object file and a symbol table file.

LB77C25 allows commonly used relocatable object modules to be stored in one file and linked into multiple programs, greatly increasing programming efficiency. When a library file is included in the input of the linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

Ultrix is a trademark of Digital Corporation.

HC7720 converts a  $\mu$ PD77C25 hex-format object module file output by the object converter to the format of a  $\mu$ PD7720 hex-format object module output by the  $\mu$ PD7720 absolute assembler. For code with the  $\mu$ PD7720 as the target, error checking for mnemonics included in the  $\mu$ PD77C25 but not in the  $\mu$ PD7720, address space and RAM-to-RAM transfer functions are only performed by hex converter. File format can be separate IROM and DROM hex-format object module files or a combined IROM and DROM object module file.

#### Features

- Absolute address object code output
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under the following operating systems:
  - MS-DOS®

  - VAX/UNIX® 4.2BSD or Ultrix™

### **Ordering Information**

Part Number	Description
RA77C25-D52	MS-DOS, 5.25" double density diskette
RA77C25-VV T1	VAX/VMS, 9-track 1600 BPI magnetic tape
RA77C25-VXT1	VAX/UNIX 4.2BSD or Ultrix, 9-track 1600BPI magnetic tape


5d

MS-DOS is a registered trademark of Microsoft Corporation. VAX and VMS are registered trademarks of Digital Equipment Corporation.

UNIX is a registered trademark of UNIX System Laboratories, Incorporated.



**Block Diagram** 





# SM77C25 PC-Based Simulator For µPD77C25 and µPD77C20

### Description

The SM77C25 Simulator is a software tool for analyzing program code and I/O timing for the NEC family of 16-bit fixed-point digital signal processors:  $\mu$ PD7720A,  $\mu$ PD77C20A,  $\mu$ PD77C25, and  $\mu$ PD77C25. SM77C25 simulates the operation of this family using your instruction and data ROM codes. Optionally, specially prepared serial input and output timing, serial input data, parallel timing, and parallel input data files may be used. The simulator can then output to serial and parallel output data files.

SM77C25 is a full-screen oriented tool. An operation on a line in one window affects pertinent displays in other windows on the screen.

The PC screen displays five windows: status of all registers and flags; contents of instruction ROM (either assembly language or hex); contents of data RAM; contents of data ROM; and a command line window.

### Features

- All functions of 7720/77C25 are screen oriented and simulated interactively.
- All input pins are simulated by separate timing and data files. The status of all output pins can be written to output timing and data files.
- Internal instruction ROM, data ROM, data RAM areas, and all registers are displayed at the same time.

- Registers, RAM, and ROM contents can be displayed in hex, binary, integer, and scientific real notation; RAM and ROM areas are also in ASCII notation.
- Full-screen editing and windowing allow fast change of register and memory contents.
- In-line assembler and disassembler.
- Running, stepping, and tracing through programs possible.
- Powerful breakpoint settings.
- Loading of linker, hex, and binary files; storing of hex and binary files supported.
- Log and resource files for processing retrieval and status storage.
- Command files for demonstration or testing purposes and for creating batch jobs.
- Mode command allows choice of µPD7720 mode of operation.
- A step count allows accurate determination of execution timing.
- Built-in editor similar to WordStar® that handles I/O files.

5e

Powerful help menu.

### Ordering Information

Part Number	Description
SIMSD-15DD-77C25	MS-DOS®, 5.25" double-density disk

WordStar is a registered trademark of MicroPro International Corporation.


MS-DOS is a registered trademark of Microsoft Corporation.



# Sample Screen Display

MODE:77C25 A:6179 B:7963	CLOCK: 8.1920 M: SGN:	-0.534454	345	P: 8	INT: C	-B	
TR:8000 TRB:0059	K:5678 M: L:9ABC N: IROM	BB97 SO:	0000 RP:	0B1 S0:0	S1:0 S0:0 01:0 00:0	S1:0 2	000
025: LDI @TR,8000       0B1:>7963         026: OP MOV @MEM,B       0B2: 6179         027:>OP MOV @NON,TR:AND ACCB,IDB       0B3: 7963         028: JNZB 02C       0B4: 0000         029: OP MOV @B,MEM:SHL1 ACCA       0B5: 0000         024: OP SHL1 ACCB       0B6: 0000         025: LDI @TR,7FFF       0B7: 0000         020: LDI @TR,7FFF       00:>7963         021: OP MOV @B,MEM       01: 0000         022: OP MOV @B,MEM       01: 0000         022: OP MOV @MEM,A:OR ACCA,IDB       01: 0000         030: JZB 03F       03: 0000         031: OP MOV @K,B:DPINC       04: 0000         032: CALL 040       05: 0000         033: OP MOV @K,A:AND ACCA,IDB:DPDEC       06: 0000         F1-Help F2-Next F3-Last F4-Trace F5-Step F6-G0 F7-Run F8-Brkpt F9-Files F10-Cmds							
F1-Help F2-Next	F3-Last F4-Trac	e F5-Step	F6-G0 F7	-Run F8-Br	kpt F9-Fil	es F10-	Cmds
SM> step O SM> read hex div_tst SM>							

# **Block Diagram**





The EVAKIT-77220 is a standalone emulator for NEC's  $\mu$ PD77220 and  $\mu$ PD77P220 24-Bit Fixed Point Digital Signal Processors. The EVAKIT-77220 provides complete hardware emulation and software debug capabilities for the  $\mu$ PD77220/P220. The device includes real-time and single-step emulation capability with sophisticated breakpoint capability, real-time tracer, and a powerful debug environment. A symbolic line assembler and disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging your hardware and software.

The EVAKIT-77220 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the instruction and data ROM emulation memory through a serial line from either a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC®, PC/XT®, PC AT® or compatible local host computer. To transfer data to or from a remote host computer system, the EVAKIT-77220 can be placed into terminal emulation mode and used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the monitor.

### Features

- On-board emulation memory for:
  - -- Instruction ROM, data ROM, and internal data RAM
  - External emulation RAM: fast/slow speed
- Selectable clock: internal or external
- Real-time and single-step emulation capability
   Real-time program execution with/without breakpoint
  - Single-step program execution with trace display
- Console I/O available during real-time emulation to:
  - Generate INT and NMI signals to emulation chip
  - Generate HWR, P0 and P1 signals to emulation chip
  - Display HRD, P2, P3 and RQM signals from emulation chip

IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.

- Memory manipulation commands
  - Change/display/fill/move/search date in: Internal instruction/data ROM Internal data RAM External emulation RAM
- Register manipulation commands
  - Change/display general and status registers
  - Read/write DRS, read SI, and write SO registers
- Powerful system utilities
  - Transfer data to/from external EPROM programmer
  - Upload/download instruction/data ROM code and symbols
  - Transfer external memory contents between EVAKIT/prototype
  - Reset emulation chip
  - Specify internal/external INT, NMI, and Reset signals
  - External memory mapping: internal/user, fast/ slow
- Symbolic debug capability
  - Symbols may be used to specify addresses in commands
  - Symbolic line assembler and disassembler
  - Symbolic add/change/display/delete commands
- Sophisticated breakpoints for master and slave modes
  - Instruction memory address or specified instruction
  - Internal data RAM address or specifies data value
  - External memory address or specified data value
  - Loop counter borrow
  - External break signal from probe
  - Up to 65536 passes
  - Read/write data from host system (slave mode only)
  - Breakpoints specified on command line or preset in ten logical break registers
- Real-time program trace feature
  - Store 2048 clocks worth of information
  - Trace starts with emulation or on an address
  - Traces program counter, ROM counter, loop counter borrow, internal bus, SIAK, SOAK, most external pins
  - Displays trace with/without mnemonics
  - Trace buffer pointer and search capability

# EVAKIT-77220




- On-line help facility
- Automatic command execution from macro command table
- □ Three RS-232C serial ports
  - CH1: Terminal or local host system
  - CH2: Remote host system
  - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT or compatibles


### **Ordering Information**

Part Number	Description
EVAKIT-77220	Standalone emulator for $\mu$ PD77220/P220

### µPD77220 Standalone Emulator



### EVAKIT-77220 Block Diagram





# EVAKIT-77230 µPD77220/230 Standalone Emulator

### Description

The EVAKIT-77230 is a standalone emulator for NEC's  $\mu$ PD77220 24-bit fixed point digital signal processor and  $\mu$ PD77230 32-bit floating point advanced signal processor (ASP). The EVAKIT-77230 provides complete hardware emulation and software debug capabilites for the ASP. Real-time and single-step emulation capability, coupled with sophisticated breakpoint capability, real-time tracer and a powerful on-board system monitor, create a powerful debug environment. A symbolic line assembler and disassembler, full register and memory control and complete upload/download capabilities simplify the task of debugging hardware and software.

The EVAKIT-77230 is controlled via serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to the instruction and data ROM emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC®, PC/XT®, PC/AT® or compatible local host computer. To transfer data to/from a remote host computer system, the EVAKIT-77230 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the monitor.

### Features

- On-board emulation memory for
  - Instruction ROM, data ROM, internal data RAM
     External emulation RAM: fast/slow speed
- Selectable clock: 13.37/6.68/3.34 MHz internal or external
- Real-time and single-step emulation capability
   Real-time program execution with/without breakpoint
  - Single-step program execution with trace display
- Console I/O available during real-time emulation to — Generate INT and NMI signals to emulation chip

IBM PC, PC/XT, and PC/AT are registered trademarks of International Business Machines Corporation.

- Generate HWR, P0 and P1 signals to emulation chip
- Display HRD, P2, P3 and RQM signals from emulation chip
- Memory manipulation commands: Change/display/ fill/move/search data in Internal instruction/data ROM Internal data RAM External emulation RAM
- Register manipulation commands
  - Change/display general and status registers
  - Read/write DRS, read SI, and write SO registers
- Powerful system utilities
  - --- Transfer data to/from external EPROM programmer
  - Upload/download instruction/data ROM code and symbols
  - Transfer external memory contents between EVAKIT/prototype
  - Reset emulation chip
  - Specify internal/external INT, NMI, and reset signals
  - External memory mapping: internal/user, fast/ slow
- Symbolic debug capability
  - Symbols may be used to specify addresses in commands
  - --- Symbolic line assembler and disassembler
  - Symbol add/change/display/delete commands
- Sophisticated breakpoints for master and slave modes
  - Instruction memory address or specified instruction
  - Internal data RAM address or specified data value
  - External memory address or specified data value
  - Loop counter borrow
  - External break signal from probe
  - Up to 65536 passes
  - Read/write data from host system (slave mode only)
  - Breakpoints specified on command line or preset in ten logical break registers
- Real-time program trace feature
  - Store 2048 clocks worth of information
  - Trace starts with emulation or on an address

50347

5g




- Traces program counter, ROM counter, loop counter borrow, internal bus, SIAK, SOAK, and most external pins
- Displays trace with/without mnemonics
- Trace buffer pointer and search capability
- On-line help facility
- Automatic command execution from Macro command table
- □ Three RS-232C serial ports
  - CH1: Terminal or local host system

  - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC/AT or compatibles


#### **Ordering Information**

Part Number	Description
EVAKIT-77230	Standalone emulator for $\mu$ PD77230/P230 and $\mu$ PD77220/P220

#### **Block Diagram**



#### µPD77230 Standalone Emulator





## DDK-77220A µPD77220 Evaluation Board

#### Description

The DDK-77220A Evaluation Board for the NEC  $\mu$ PD77220/77P220 Digital Signal Processor (DSP) provides a low-cost hardware evaluation and development tool for high-speed digital processing applications. The DDK-77220A board features a preprogrammed DSP that contains built-in ROM routines for: FFT, FIR, and IIR filters; math functions such as SIN, COS, LOG, and EXP; and serial I/O and others. This board provides an easy-to-use DSP hardware implementation that allows a user to become adept at writing DSP programs.

The DDK-77220A board is a peripheral processor that occupies a single slot in an IBM PC AT® or compatible. The DDK board package includes a hardware user's manual, host software drivers, DSP assembler software (RA77230), DSP programming examples, and additional literature. This DDK package provides a fast and efficient means for evaluating the DSP in an application.

#### Features

- μPD77P220 24-Bit Fixed-Point Digital Signal Processor
- 8K x 32 bit, high-speed external instruction memory
- 32K x 24 bit, low-speed external data memory
- 8 kHz analog front end
- Daughter board expansion interface
- Programmable address breakpoint
- Hyperception Hypersignal Windows


#### Applications

- General-purpose digital signal processing (FIR, IIR, FFT/IFFT)
- High-speed data modems
- Adaptive equalization (CCITT)
- Echo cancellation
- Numerical processing
- Speech processing
- Instrumentation electronics
- High-speed controls
- Waveform generation

#### **Ordering Information**

Part No.	Description
DDK-77220A	Development/Evaluation Board for $\mu$ PD77220/ 77P220 (IBM based)

#### **DDK-77220A Evaluation Board**




IBM PC AT is a registered trademark of International Business Machines Corporation.


## DDK-77220A



#### **Block Diagram**



## Application





## RA77230 µPD77220/µPD77230 Relocatable Assembler Package

#### Description

The RA77230 Relocatable Assembler package converts symbolic source code for  $\mu$ PD77220,  $\mu$ PD77220,  $\mu$ PD77230, and  $\mu$ PD77P230 Advanced Signal Processors into executable absolute address object code. The Relocatable Assembler package consists of four separate programs: an assembler (RA77230), a linker (LK77230), a hexadecimal format object code converter (OC77230), and a librarian (LB77230).

RA77230 source code modules can be written in either preassembly language or assembly language. Preassembly language allows programs to be written more simply. You do not need to consider the fields of an instruction or their combination, or pay attention to the execution timing of the  $\mu$ PD77220/230. The assembler optimizes the code for you. However, by using assembly language and paying close attention to the instruction fields and their combination, and the execution timing of the chips, much more efficient programs can be written. Since RA77230 can generate an assembly language source file from a preassembly language source file, you can manually optimize this code and write both simple and efficient programs.

RA77230 translates a symbolic source module file containing preassembly or assembly language source code with include files into a relocatable object module. The assembler produces a relocatable object module file, a preassembly language list, and a listing file that can contain the assembly list, symbol list, and crossreference list.

LK77230 combines relocatable object modules, library modules, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module. OC77230 converts an absolute object module from RA77230 or an absolute load module from LK77230 into an ASCII hexadecimal format object file.

LB77230 allows commonly used relocatable object modules to be stored in one file and linked to multiple programs, greatly increasing programming efficiency. When a library file is included as input to the linker, the

Ultrix is a trademark of Digital Equipment Corporation. UNIX is a trademark of AT&T.

linker only extracts those modules required to resolve external references from the file and relocates and links them.

#### Features


- Assembles preassembly and assembly language source code
- Produces absolute address object code
- Supports master/slave modes
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under the following operating systems:
  - MS-DOŚ® - VAX/VMS®
  - VAX/UNIX™ 4.2BSD or Ultrix™

#### **Ordering Information**

Part Number	Description
RA77230-D52	MS-DOS, 5.25" double density diskette
RA77230-VVT1	VAX/VMS, 9-track 1600 BPI magnetic tape
RA77230-VXT1	VAX/UNIX 4.2BSD or Ultrix, 9-track 1600 BPI magnetic tape

MS-DOS is a registered trademark of Microsoft Corporation. VAX and VMS are registered trademarks of Digital Equipment Corporation.

#### **RA77230 Block Diagram**





## SM77230 PC-Based Simulator For µPD77230 and µPD77220

#### Description

The SM77230 Simulator is a software tool for analyzing program code and I/O timing for two NEC digital signal processors:  $\mu$ PD77230 32-bit floating-point and  $\mu$ PD77220 24-bit fixed-point. SM77230 simulates the operation of  $\mu$ PD77230/220 using your instruction and data ROM codes. Optionally, specially prepared serial input and output timing, serial input data, parallel timing, and parallel input to serial and parallel output data files.

 $\mu$ PD77220 simulation is accomplished by assembling source code with the 77220 switch option. This option will allow only legal 77220 code to be assembled. (77220 source code is a subset of 77230.) SM77230 does not have a mode switch for just 77220 operation.

#### Features

- All µPD77230 processor functions can be simulated.
- All input pins are simulated by separate timing and data files. The status of all output pins can be written to output and data files.
- Screen swapping by function keys to show all memory contents, internal and external. Instruction code can appear as hex code or assembly language.
- Status continuously updated at top of screen.
- Register, RAM, and ROM contents can be displayed in hex, binary, integer, and scientific real notation; RAM and ROM areas also in ASCII notation.

- Symbolic simulation and debugging ability.
- In-line assembler and disassembler.
- Running, stepping, and tracing through programs possible.
- Powerful breakpoint settings.
- Loading of linker, hex and binary files; storing of hex and binary files supported.
- Log and resource files for processing retrieval and status storage.
- Batch files for stored command sequences.
- Abbreviated commands.
- Step count allows accurate determination of execution timing
- Powerful help menu.

#### **Ordering Information**

Part Number	Description
SM77230-D52	MS-DOS®, 5.25" double-density disk


MS-DOS is a registered trademark of Microsoft Corporation.



## Sample Screen Display

Clock: 12.50 MHz Step: State: Awaiting Execution	0 INT Start Command		NMI: C	PC: 0000 MODE: MASTER
uPD77230 Signal Processor Copyright (C) 1986,1987,1 Copyright (C) 1986,1987 b 177552 bytes available SM> reg	988 by ATAIR	ECHTZEITSYSTE		
PC: 0000			IB: F	FFFFFFFFFFFF
WR1: 0000000000000 WR2: 000000000000 PSW0 WR3: 0000000000000 PSW1 WR4: 0000000000000 SR: WR5: 0000000000000 SVR: WR6: 000000000000 AR: WR6: 000000000000 AR: BP0: 000 IX0: 000 BASE0	: 0 0 0 0 0 : 0 0 0 0 0 00000 000 M: 0 0000 000 EM: DI : 0 : M0: BI : 0 : M1: BI	SI: 0000000 S0: 0000000 TR: 0000000 K: 0000000 D0000000000 D0000000000 DR: 0000000 BM: NO_B00K D -> 000 (3D0 1 -> 000 (043) -> 000 (930)	FD: SPIE NF: TRNORM WI: BWRORD WT: WRBORD ING 20074) C0075)	STK1: 1FFF STK2: 1FFF STK3: 1FFF
Topics available: ABBREV BATCH_FILES COMMANDS CONTINUE EXIT EXM IROM LOG OPEN PORT RESET SCREEN_SWAP SYMBOL TRACE	BREAK DROM GO MASTER RAMO SET WRITE	CALCULATE ECHO HELP NMI RAM1 SLAVE @	CLOCK EDIT_KEYS INT NOSTOP READ STEP	CLOSE ERROR IO_FILES NUMBERS REGISTER STOP

#### SM77230 Block Diagram





## IE-77240 In-Circuit Emulator for µPD77240 Digital Signal Processor

#### Description

The IE-77240 system is an in-circuit emulator for NEC's  $\mu$ PD77240 Digital Signal Processor. The IE-77240-PC-EM is a low-cost PC plug-in board comprising a main board, instruction memory module, data memory module, and emulation pod.

Real-time emulation combined with step execution, real-time break conditions, and a friendly screen debugger provide an excellent development environment for the  $\mu$ PD77240 DSP. The IE-77240 system can be used in three distinct modes of operation:

- In-circuit emulator
- Hardware simulator
- Application development board

A software driver provided with the IE-77240 allows the user to download  $\mu$ PD77240 hex and data files, execute code, display and modify registers, display and modify instruction memory, data memory, and internal RAM and ROM.

#### Features

- 64K x 32-bit instruction memory module
- 256K x 32-bit data memory plug-in module
- Real-time emulation at 90 ns
- Step execution
  - Register trace
  - Break at specified register value
- Real-time break
  - Ten break conditions
  - Instruction/data address
  - Three-phase sequential break
- 1000-step tracer
- Selectable NMI, INT, Port, Reset, Busfrez target or mask
- PC communication
- Access INT, NMI, and Reset from PC

#### **Hardware Simulator**

- Real-time execution at 90 ns
- 64K x 32-bit instruction memory
- PC communication
- Debug function same as in-circuit emulator

- Read/write on-board instruction memory from PC
- Read on-target instruction memory data from PC
- Read/write on-target/board external memory data from PC
- Confirmation of board status from PC
- Wait circuit for DRAM
- Board configuration

#### Application Development Board

- User development hardware can be connected to main board
- All DSP and PC bus signals are provided to interface connectors
- Requires main board and instruction memory board
- Board control library and application library

#### **Debug Features**

- Friendly, easy-to-use full-screen debugger
- Step function adjusts to pipeline execution
- Register trace and reverse trace
- Hardware breakpoint in instruction/data memory address

#### Software Support

- RA77240 MS-DOS® Assembler
- High-level C Language Debugger (by Intermetrics)
- Planned Software Simulator


#### **Ordering Information**

Part Number	Description	
IE-77240-PC-EM	IE-77240 Main Board	
IE-77240-PC-EM4	256K-word memory board for IE-77240	
IE-77240-CM-PD	IE-77240 Emulation Pod	

MS-DOS is registered trademark of Microsoft Corporation.



#### IE-77240 Block Diagram





#### Description

The RA77240 Relocatable Assembler Package converts symbolic source code for the  $\mu$ PD77240 Digital Signal Processor into executable absolute address object code. The RA77240 package consists of four separate programs: an assembler (RA77240), a linker (LK77240), a hexadecimal format object code converter (OC77240), and a librarian (LB77240)

RA77240 translates a symbolic source code module file containing assembly language source code with include files into a relocatable object module. The assembler produces a relocatable object module file and a listing file that can include the symbol list and symbol cross-reference list.

LK77240 combines relocatable object modules, library modules, and other linker load modules and converts them into an absolute load module. The linker produces a link map and an absolute load module.

OC77240 converts an absolute object module from RA77240 or an absolute load module from LK77240 into a hexadecimal format object module file.

LB77240 allows commonly used relocatable object module files to be stored in one file and linked to multiple programs, greatly increasing programming efficiency. When a library file is included as input to the linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

#### Features

- Produces absolute address object code
- User-selectable and directable output files
- Extensive error reporting
- Macro capability
- Conditional assembly directives
- Powerful librarian
- Runs under MS-DOS<sup>®</sup> operating system

#### **Ordering Information**

Part Number	Description
RA77240-D52	MS-DOS, 5.25" high-density diskette

MS-DOS is a registered trademark of Microsoft Corporation.



#### Description

The IE-77810 is a stand-alone in-circuit emulator for NEC's µPD77810 Modem Digital Signal Processor (MDSP). The IE-77810 provides complete hardware and software debug capabilities for the µPD77810. The IE-77810 allows you to debug either the General-Purpose Processor (GPP) or the Digital Signal Processor (DSP) software while emulating the other, to debug or emulate both the GPP and DSP together, or to debug or emulate the MDSP. Real-time emulation capability, coupled with sophisticated breakpoint capability, real-time tracer, and a powerful on-board system monitor create a powerful debug environment. A symbolic line assembler and disassembler for both the GPP and DSP, full register and memory control, and complete upload/download capabilities simplify the task of debugging hardware and software.

The IE-77810 is controlled via a serial line from a local terminal or host computer system. User programs can be uploaded from or downloaded to both the GPP or DSP emulation memory through a serial line from a local host computer, a remote host computer system, or an external EPROM programmer. NEC provides an emulator controller program for use on an IBM PC, PC/XT®, PC/AT®, or compatible local host computer. To transfer data to/from a remote host computer system, the IE-77810 can be placed into terminal emulation mode and be used as a terminal for the remote system. Data can also be read from or written to an external EPROM programmer under the control of the on-board monitor.

#### Features

- Real-time emulation for GPP, DSP, and MSDP
- Single-step emulation for GPP and DSP
- IE-77810 operation modes
  - Debug DSP, Emulate GPP
  - Debug GPP, Emulate DSP
  - Debug GPP and DSP
  - Emulate GPP and DSP
  - Debug MDSP
  - Emulate MDSP
- On-board emulation memory for GPP and DSP
- Powerful debug monitors for GPP, DSP, and MDSP
   Transfer data to/from external EPROM
  - programmer

IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.


- Upload/download object code and symbol table
- Reset emulation chip
   For GPP and DSP only:
- Display/change/initialize emulation memory Display/modify general and special registers Symbolic line assembler and disassembler
- Sophisticated breakpoint capability for GPP, DSP, and MDSP
- Real-time program trace feature for GPP and DSP
- Automatic command execution from macro command table
- On-line help facility
- Three RS-232C serial ports
  - CH1: Terminal or local host system
  - CH2: Remote host system
  - CH3: EPROM programmer
- Emulator controller for IBM PC, PC/XT, PC AT, or compatibles

#### **Ordering Information**

Part Number	Description
IE-77810	Stand-alone in-circuit emulator for $\mu$ PD77810

5m

#### IE-77810 Block Diagram









## RA77810 µPD77810 Relocatable Assembler Package

#### Description

The RA77810 Relocatable Assembler package converts symbolic source code for the  $\mu$ PD77810 Modem Digital Signal Processor (MDSP) into executable absolute address object code. The Relocatable Assembler package consists of five separate programs: an assembler (RA77810), a linker (LK77810), a locator (LC77810), a librarian (LB77810) and a concatenater (CN77810)

RA77810 has two assemblers: one for General Purpose Processor (GGP) and one for the Digital Signal Processor (DSP). Each assembler translates a symbolic source module file into a relocatable object module. Each assembler also produces a relocatable object module file and a listing file that can contain the assembly list, symbol list and cross-reference list.

LK77810 consists of a GPP linker and a DSP linker. LK77810 for the GPP combines relocatable object modules and other GPP linker load modules and converts them into a single relocatable load module. LK77810 for the DSP combines relocatable object modules, library modules when necessary, other DSP linker load modules, and converts them into an absolute load module. Each linker produces a link map and an absolute load module.

LC77810 is available only for the GPP. It converts a GPP relocatable object module with no external references or a GPP relocatable load module into an ASCII hexadecimal format absolute object code file.

LB 77810 is available for only the DSP. It allows commonly used DSP relocatable object modules to be stored in one file and linked into multiple programs, greatly increasing programming efficiency. When a library file is included in the input of the DSP linker, the linker extracts only those modules required to resolve external references from the file and relocates and links them.

CN77810 combines a DSP absolute load module or a DSP relocatable object module and the GPP HEX file into a MSDP HEX file.

#### Features

- Absolute address object code output
- User-selectable and directable output files
- □ Extensive error reporting
- Runs under the following operating systems:
  - MS-DOS®
  - VAX/VMS®
  - VAX/UNIX™ 4.2BSD or Ultrix™

#### **Ordering Information**


Part Number	Description
RA77810-D52	MS-DOS, 5.25" double density disk
RA77810-VVT1	VAX/VMS, 9-track 1600 BPI magnetic tape
RA77810-VXT1	VAX/UNIX 4.2BSD or Ultrix, 9-track 1600 BPI magnetic tape

5n

MS-DOS is a registered trademark of Microsoft Corporation. VAX, VMS and Ultrix are registered trademarks of Digital Equipment Corporation.

Ultrix is a trademark of Digital Equipment Corporation. UNIX is a trademark of AT&T.

## RA77810 Block Diagram





#### Description

The NV-300 system is a speech analysis tool for use with the NEC  $\mu$ PD775x and  $\mu$ PD77501 ADPCM Speech Processors. The NV-300 plugs into an IBM PC AT<sup>®</sup> computer and is used to edit and encode analog original sound into the ADPCM code required for the  $\mu$ PD775x family and the  $\mu$ PD77501.

With the NV-300 system, users can (1) convert the original analog sound into digital data; (2) trim and edit the digital data; (3) play back the edited original sound data for evaluation; (4) encode the edited original sound data into ADPCM code used by  $\mu$ PD77501; and (5) decode the ADPCM code into PCM code for further evaluation. Finally, the NV-300 converts the ADPCM code into hex data for ROM/EPROM programming and evaluation in the target hardware.

The NV-300 can also create single-tone melodies for the  $\mu {\rm PD775x}$  family.

#### Features


- Full-size IBM PC AT plug-in card
- Menu-driven host software for:
  - --- Tape deck output level adjustments
  - A/D conversion of original sounds
  - Trimming silent sections around original sound data
  - Editing original sound data
  - -D/A conversion of edited sound for evaluation
  - Encoding edited sound into ADPCM code
  - Decoding ADPCM data to PCM data for evaluation
  - Converting ADPCM data to  $\mu$ PD775x and  $\mu$ PD77501 hex files
  - Creating single-tone melodies for the  $\mu$ PD775x family

- IBM PC AT or compatible host computer system:
  - EGA Color Monitor
  - EGA Card
  - -At least 1MB extension RAM recommended
  - --- PC-DOS™ or MS-DOS® operating system
- Uses I/O addresses 0220, 0222, 0224, 0226H

#### Ordering Information

Part No.	Description
NV-300	$\mu$ PD775x family speech analysis tool

#### NV-300 Speech Analysis Tool



50


IBM PC AT is a registered trademark and PC-DOS is a trademark of International Business Machines Corporation.

MS-DOS is registered trademark of Microsoft Corporation

## NV-300 System




**Block Diagram** 





#### µPD775x Family Development Flowchart







## NV-310 System Speech Emulation Tool For µPD775x ADPCM Speech Processors

#### Description

The NV-310 system is a speech emulation tool for the NEC  $\mu$ PD775x ADPCM Speech Processors. The NV-310 plugs into an IBM PC AT® and is used to emulate speech data hex files created using the NV-300 system speech analysis tool. The NV-310 can verify speech quality for 5-, 6-, and 8-kHz sampling frequencies and can program NEC one-time-programmable speech devices  $\mu$ PD77P56.

With the NV-310 system, developers can (1) set the output filter cutoff frequency; (2) read an NV-300 speech hex data file and download it into onboard RAM; (3) view the table file generated by the NV-300 hex conversion function; (4) concatenate a series of words into a single phrase; (5) set the interval time between words and repetition; and (6) program the  $\mu$ PD77P56.

#### **Features**

- Full-size IBM PC AT plug-in card
- Menu-driven host software for:
  - Selecting NV-300 speech data file
  - Downloading speech data file into RAM
  - --- Selecting words/phrases to be concatenated
  - --- Selecting interval between words
  - --- Selecting repetition interval
  - Programming  $\mu$ PD77P56
- □ Target probe for user system emulation
- □ External sockets for µPD77P56 (20-pin DIP or 24-pin SOP)
- System requirements:
  - --- IBM PC AT or compatible host system
  - --- MS-DOS® V. 3.0 or higher
  - --- Default I/O addresses 0100(H) 010C(H)

#### Ordering Information

Part No.	Description	
NV-310	$\mu$ PD775x family speech emulation tool	

5p


IBM PC AT is a registered trademark of International Business Machines Corporation.

MS DOS is a registered trademark of Microsoft Corporation.

## NV-310 System









## EB-775x Demonstration and Evaluation Box For µPD775x ADPCM Speech Processors

#### Description

The EB-775x is a demonstration and evaluation box for the NEC  $\mu$ PD775x ADPCM Speech Processors. The EB-775x can demonstrate the speech output capabilities of the  $\mu$ PD775x family using NEC-supplied sample messages or evaluate the ADPCM code produced on the NV-300 speech analysis system. The EB-775x can also be plugged into target hardware to emulate the masked ROM parts,  $\mu$ PD7756/57/58.

The EB-775x can be used as a standalone unit or it may be controlled remotely via a Centronics interface from an IBM PC®, PC/XT® or PC AT®, or compatibles using the supplied DBOX control software. Under remote control, concatenation of words and phrases is feasible, so that a wide variety of sentences can be built from a fixed vocabulary

#### Features

- Standalone demonstration and evaluation box
   Supplied with external power supply
- □ Five operating modes
  - —µPD7759 standalone mode for speech evaluation
  - $-\mu$ PD7759 slave mode for speech evaluation
  - $-\mu$ PD7756 for speech evaluation
  - Remote control mode for speech evaluation allows concatenation of words and phrases
  - —μPD7756/57/58 emulation mode

#### EB-775x Demonstration and Evaluation Box



- $\square$  µPD77P56 socket
- Sockets for up to 1M bit of EPROM
   One 271001, 27512, or 27256
  - -Sample messages provided in one 27C1001
- Lowpass output filters selectable by changing plug-in resistor
- IBM PC DBOX controller software
  - --- Windowed display
  - Allows concatenation of up to 26 recorded words/phrases with pauses of 1 to 10,000 ms
  - -Allows use of labels to access messages
  - Read/store labels or phrase patterns from/to disk
  - Automatically generate multiple combinations of phrase patterns
- Complete hardware schematics provided

#### **Ordering Information**


Part No.	Description
EB-775x	Demonstration and Evaluation Box for $\mu$ PD775x

IBM PC, PC/XT, and PC AT are registered trademarks of International Business Machines Corporation.





#### EB-775x Circuit Board





## PG-1500 Series EPROM Programmer

#### Description

The PG-1500 series is a standalone EPROM programmer for programming 256-kilobit to 1-megabit EPROMs and EPROM/OTP devices for NEC's 4/8/16-bit single-chip microcomputers and digital signal processors. The system consists of the PG-1500 base programmer, interchangeable programmer adapter modules for standard EPROM devices and the  $\mu$ PD75xx/75xxx series 4-bit microcomputers, and a variety of programmer adapters to support the individual devices and package types. The PG-1500 can be controlled directly from the on-board keypad in standalone mode from either a remote terminal or host computer via an RS-232C serial port.

#### Features

- Interchangeable modules for programming:
  - 256-kilobit to 1-megabit EPROMs
  - NEC µPD75xx and µPD75xxx series 4-bit microcomputers
  - NEC µPD78xx and µPD78xxx series 8-bit microcomputers
  - NEC V-series 16-bit microcomputers
  - NEC µPD77xxx digital signal processors
- 512K-bytes data RAM
- Silicon signature read function


- PROM insertion error detection circuitry
- Address splitting for 16/32-bit microprocessors
- Memory edit function to change/confirm PG-1500 buffer
- Address/data/message display LCD
- RS-232C serial interface
- Centronics compatible parallel interface
- Power-on diagnostics
- Supports three data transfer formats
  - Intel Extended Hex (Note 1)
  - Extended Tektronix Hex (Note 2)
  - Motorola S (Note 3)
- Two modes of operation
  - -- Remote controlled
  - Standalone
- Host Controller Program for IBM PC<sup>®</sup> Series

IBM PC is a registered trademark of International Business Machines Corporation.


#### Notes:

- (1) Developed by Intel Corporation.
- (2) Developed by Tektronix Corporation.
- (3) Developed by Motorola Incorporated

#### PG-1500 Series



#### Ordering Information




Part Number	Description
PA-75P516K	Programmer Adapter for µPD75P516K
PA-77P25C	Programmer Adapter for µPD77P25C/D
PA-77P25L	Programmer Adapter for µPD77P25L
PA-77P25GW	Programmer Adapter for µPD77P25GW
PA-77P56C	Programmer Adapter for µPD77P56CR/G
PA-77220L	Programmer Adapter for µPD77P220L
PA-77P230R	Programmer Adapter for μPD77P230R, μPD77220R
PA-78CP14CW	Programmer Adapter for µPD78CP14CW, DW
PA-78CP14GF	Programmer Adapter for µPD78CP14GF
PA-78CP14GQ	Programmer Adapter for µPD78CP14G/R
PA-78CP14L	Programmer Adapter for µPD78CP14L
PA-78P214CW	Programmer Adapter for µPD78P214CW
PA-78P214GJ	Programmer Adapter for µPD78P214GJ
PA-78P214GQ	Programmer Adapter for $\mu$ PD78P214GQ
PA-78P214L	Programmer Adapter for $\mu$ PD78P214L
PA-78P224GJ	Programmer Adapter for $\mu$ PD78P224GJ
PA-78P224L	Programmer Adapter for $\mu$ PD78P224L
PA-78P238GC	Programmer Adapter for $\mu$ PD78P238GC
PA-78P238GJ	Programmer Adapter for $\mu$ PD78P238GJ
PA-78P238KF	Programmer Adapter for $\mu$ PD78P238KF
PA-78P238LQ	Programmer Adapter for $\mu$ PD78P238LQ
PA-78P312CW	Programmer Adapter for $\mu$ PD78P312ACW/DW
PA-78P312GF	Programmer Adapter for $\mu$ PD78P312AGF
PA-78P312GQ	Programmer Adapter for $\mu$ PD78P312AGQ/R
PA-78P312L	Programmer Adapter for $\mu$ PD78P312AL
PA-78P322GJ	Programmer Adapter for $\mu$ PD78P322GJ
PA-78P322KC	Programmer Adapter for $\mu$ PD78P322KC
PA-78P322KD	Programmer Adapter for $\mu$ PD78P322KD
PA-78P322L	Programmer Adapter for $\mu$ PD78P322L

NHC



Figure 1. PG-1500 System Block Diagram



#### Architecture

The PG-1500 base unit contains an NEC  $\mu$ PD70208 (V40<sup>TM</sup>) microprocessor with 128K bytes of monitor ROM, 32K bytes of working RAM, 512K bytes of data memory, an RS-232C serial port, a Centronics compatible parallel interface, an LCD display, and a 23-key keypad. Figure 1 shows a block diagram of the PG-1500.

The PG-1500 has two interchangeable programmer adapter modules: one for 27xxx EPROMS, NEC's 4/8/16bit microcomputers, and DSP devices that use the  $\mu$ PD27C256A programming algorithm (027A board), and another for NEC's  $\mu$ PD75xx/75xxx 4-bit microcomputers that must be programmed in a serial fashion (04A board). These adapter modules plug directly into the top of the PG-1500 and can accept a wide variety of programmer socket adapters to support NEC's devices. Refer to the PG-1500 Programming Adapters Selection Guide for a list of all available adapters.

On power-up, the PG-1500 performs a self-diagnostic on its internal memory, its data bus, its power supply, and its reference voltages.

#### Operation

The PG-1500 operates in standalone mode from the on-board keypad, or in remote control mode from either an external terminal or a host computer via an RS-232C serial port.

#### Standalone Mode

Table 1 lists the PG-1500 commands available in standalone mode.

5r



buffer           EDIT INITIAL         Initializes the PG-1500 buffer           EDIT MOVE         Moves a block of data within PG-1500 buffer           EDIT SEARCH         Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns           EDIT C-SUM         Performs checksum on all data in PG-1500 buffer           FUNCTION S-IN         Inputs data from serial port in three format           FUNCTION S-OUT         Outputs data from serial port in three formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	Command	Function
DEVICE COPY         Reads data from the EPROM           DEVICE PROG         Writes data into the EPROM           DEVICE VERIFY         Verifies EPROM contents against PG-1500 buffer           DEVICE CONT         Performs BLANK, PROG, VERIFY commands in sequence           EDIT CHANGE         Display/change the contents of the PG-1500 buffer           EDIT INITIAL         Initializes the PG-1500 buffer           EDIT MOVE         Moves a block of data within PG-1500 buffer           EDIT SEARCH         Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns           EDIT C-SUM         Performs checksum on all data in PG-1500 buffer           FUNCTION S-IN         Inputs data from serial port in three format formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	DEVICE SELECT	Selects the EPROM to be used
DEVICE PROG         Writes data into the EPROM           DEVICE VERIFY         Verifies EPROM contents against PG-1500 buffer           DEVICE CONT         Performs BLANK, PROG, VERIFY commands in sequence           EDIT CHANGE         Display/change the contents of the PG-1500 buffer           EDIT INITIAL         Initializes the PG-1500 buffer           EDIT MOVE         Moves a block of data within PG-1500 buffer           EDIT SEARCH         Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns           EDIT C-SUM         Performs checksum on all data in PG-1500 buffer           FUNCTION S-IN         Inputs data from serial port in three format formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	DEVICE BLANK	Checks if the EPROM is blank
DEVICE VERIFY       Verifies EPROM contents against PG-1500 buffer         DEVICE CONT       Performs BLANK, PROG, VERIFY commands in sequence         EDIT CHANGE       Display/change the contents of the PG-1500 buffer         EDIT INITIAL       Initializes the PG-1500 buffer         EDIT MOVE       Moves a block of data within PG-1500 buffer         EDIT SEARCH       Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns         EDIT C-SUM       Performs checksum on all data in PG-1500 buffer         FUNCTION S-IN       Inputs data from serial port in three formats         FUNCTION REMOTE       Sets PG-1500 to remote control mode         FUNCTION P-IN       Inputs data from parallel port in three formats	DEVICE COPY	Reads data from the EPROM
buffer           DEVICE CONT         Performs BLANK, PROG, VERIFY commands in sequence           EDIT CHANGE         Display/change the contents of the PG-1500 buffer           EDIT INITIAL         Initializes the PG-1500 buffer           EDIT MOVE         Moves a block of data within PG-1500 buffer           EDIT SEARCH         Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns           EDIT C-SUM         Performs checksum on all data in PG-1500 buffer           FUNCTION S-IN         Inputs data from serial port in three formatt           FUNCTION S-OUT         Outputs data from serial port in three formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	DEVICE PROG	Writes data into the EPROM
commands in sequence         EDIT CHANGE       Display/change the contents of the PG-1500 buffer         EDIT INITIAL       Initializes the PG-1500 buffer         EDIT MOVE       Moves a block of data within PG-1500 buffer         EDIT SEARCH       Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns         EDIT C-SUM       Performs checksum on all data in PG-1500 buffer         FUNCTION S-IN       Inputs data from serial port in three formats         FUNCTION REMOTE       Sets PG-1500 to remote control mode         FUNCTION P-IN       Inputs data from parallel port in three formats	DEVICE VERIFY	
buffer         EDIT INITIAL       Initializes the PG-1500 buffer         EDIT MOVE       Moves a block of data within PG-1500 buffer         EDIT SEARCH       Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns         EDIT C-SUM       Performs checksum on all data in PG-1500 buffer         FUNCTION S-IN       Inputs data from serial port in three formats         FUNCTION REMOTE       Sets PG-1500 to remote control mode         FUNCTION P-IN       Inputs data from parallel port in three formats	DEVICE CONT	
EDIT MOVE         Moves a block of data within PG-1500 buffer           EDIT SEARCH         Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns           EDIT C-SUM         Performs checksum on all data in PG-1500 buffer           FUNCTION S-IN         Inputs data from serial port in three format           FUNCTION S-OUT         Outputs data from serial port in three formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	EDIT CHANGE	Display/change the contents of the PG-1500 buffer
buffer           EDIT SEARCH         Searches PG-1500 buffer for 1-, 2-, or 4-byte patterns           EDIT C-SUM         Performs checksum on all data in PG-1500 buffer           FUNCTION S-IN         Inputs data from serial port in three format           FUNCTION S-OUT         Outputs data from serial port in three formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	EDIT INITIAL	Initializes the PG-1500 buffer
4-byte patterns         EDIT C-SUM       Performs checksum on all data in PG-1500 buffer         FUNCTION S-IN       Inputs data from serial port in three format         FUNCTION S-OUT       Outputs data from serial port in three formats         FUNCTION REMOTE       Sets PG-1500 to remote control mode         FUNCTION P-IN       Inputs data from parallel port in three formats	EDIT MOVE	
buffer           FUNCTION S-IN         Inputs data from serial port in three format           FUNCTION S-OUT         Outputs data from serial port in three formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	EDIT SEARCH	. ,
FUNCTION S-OUT         Outputs data from serial port in three formats           FUNCTION REMOTE         Sets PG-1500 to remote control mode           FUNCTION P-IN         Inputs data from parallel port in three formats	EDIT C-SUM	
formats FUNCTION REMOTE Sets PG-1500 to remote control mode FUNCTION P-IN Inputs data from parallel port in three formats	FUNCTION S-IN	Inputs data from serial port in three formats
FUNCTION P-IN Inputs data from parallel port in three formats	FUNCTION S-OUT	•
formats	FUNCTION REMOTE	Sets PG-1500 to remote control mode
FUNCTION MODE Sets up the RS-232C serial port parameter	FUNCTION P-IN	
	FUNCTION MODE	Sets up the RS-232C serial port parameters

Table 1. PG-1500 Commands in Standalone Mode

The standalone commands fall into three groups:

- DEVICE commands associated with the device to be programmed
- EDIT commands for interacting with the PG-1500 memory buffer
- FUNCTION commands for setting up and controlling the PG-1500

The DEVICE commands are available to check if an EPROM device is blank, to copy data from the device to the PG-1500 buffer, to write the buffer data to the device, and to compare the data in the device with the data in the buffer. Blank checking, programming, and verification of the device can be performed sequentially using a single command.

To support various 16- and 32-bit microprocessors, the PG-1500 can split the data in its buffer in a variety of ways. When a data file is loaded into the PG-1500, the complete file is stored in the buffer and can be dynamically split during writing and verification. The PG-1500 supports the address splitting modes described in table 2.

Table 2.	Address Splitting Modes
Mode	Description

wode Description		
Normal	The data is not split at all. Each byte of data in the buffer is programmed into the device.	
16EVN	Each byte of data on an even address in the buffer is programmed into the device.	
16ODD	Each byte of data on an odd address in the buffer is programmed into the device.	
32/2E	The first two bytes of every four bytes in the buffer is programmed into the device.	
32/20	The third and fourth byte of every four bytes in the buffer is programmed into the device.	
32/4E1	The first byte of every four bytes in the buffer is programmed into the device.	
32/401	The second byte of every four bytes in the buffer is programmed into the device.	
32/4E2	The third byte of every four bytes in the buffer is programmed into the device.	
32/402	The fourth byte of every four bytes in the buffer is programmed into the device.	

This method of address splitting also allows the complete original file to be recreated in the buffer when reading from a set of master EPROMs.

A silicon signature is stored in all NEC devices and contains information on the device type, start and stop addresses, and programming voltages. The PG-1500 can read the silicon signature of the particular device being programmed either manually or automatically, or the device code can be entered manually.

The EDIT commands initialize the PG-1500 buffer to a known value, move a block of data from one location to another, and change/display data at a particular address. The PG-1500 buffer can also be searched for all occurrences of any 1-, 2-, or 4-byte pattern. Finally, a checksum can be calculated for all the data contained in the buffer.

The FUNCTION commands control the setup of the RS-232C serial port, whether the PG-1500 checks for a PROM insertion error, whether the PG-1500 is operated through the serial port, and how data is input/output from the PG-1500. Data can be input to the PG-1500 through either the RS-232C serial port or the Centronics compatible parallel port in Intel Extended Hex, Extended Tektronix Hex, or Motorola S formats. Data can also be output via the RS-232C port in any of these three formats.

## NEC

#### **Remote Control Mode**

Table 3 lists the PG-1500 commands available in remote control mode.

Table 3.	PG-1500 Commands in Remote Control	
	Mode	

s data from the EPROM
s data nom the EPHOW
ots the EPROM to be used
ies EPROM contents against PG-1500 buffer
es data into EPROM
ks if EPROM is blank
nge the contents of the PG-1500 buffer
lays the contents of the PG-1500 buffer
lizes the PG-1500 buffer
s data from parallel port (Intel Extended Hex)
s data from parallel port (Motorola S)
s data from parallel port (Extended Tektronix
s data from serial port (Intel Extended Hex)
s data from serial port (Motorola S)
s data from serial port (Extended Tektronix
outs data from serial port (Intel Extended Hex)
outs data from serial port (Motorola S)
uts data from serial port (Extended Tektronix
command

#### Host Controller Program

The PG-1500 can be controlled from an IBM PC series host computer using the accompanying PG-1500 controller program. The controller program has three modes of operation: control mode, auto mode, and terminal mode.

In the control mode, commands to be executed and parameters to be changed are selected from a screen display using the cursor control keys. The PG-1500 can be automatically configured from information contained in a optional configuration file. This file specifies the name of the file to be loaded, the ROM device, the address splitting mode, the hex file format, and which port (serial or parallel) is to be used for loading the data.

MS-DOS is a registered trademark of Microsoft Corporation.

In auto mode, the controller program reads in the configuration file, configures itself accordingly, checks the ROM device, loads the file, writes the ROM and returns to the operating system when one set of ROM devices is completed.

In the terminal mode, all of the remote control commands listed in table 3 are available for entry at the prompt. An additional operating system shell (OS) command allows execution of MS-DOS<sup>®</sup> programs without termination of the controller program. This OS command is also available in the control mode.

#### **Equipment Supplied**

The PG-1500 package includes the following: PG-1500 EPROM programmer base unit

- 027A socket board for 27xxx EPROMS and µPD27C256A-like devices
- 04A interface board for NEC µPD75xx/µPD75xxx microcomputers
- PG-1500 controller program disk for IBM PC
- Power cord
- · Power ground plug adapter
- Spare fuses (2)
- PG-1500 EPROM Programmer User's Manuals
- Warranty policy and registration card

#### **Basic Specifications**

- Power requirements:
  - 90 to 250  $V_{ac}$  , 50 to 60 Hz
- Environment conditions:
  - Operating temperature range: 10 to 35°C
  - Operating humidity range: 20 to 80% relative humidity
- RS-232C serial port:
  - --- Baud rates: 1200, 2400, 4800, 9600, 19200
  - Parity: none, even, odd
  - -X-ON/X-OFF: on, off
  - -Bit configuration: 7, 8
  - --- Stop bits: 1, 2

#### Documentation

For further information on the operation of the PG-1500, NEC provides the following documentation:

- PG-1500 EPROM Programmer User's Manual
- PG-1500 Controller Program User's Manual (IBM PC-based)





Selection Guides

**Reliability and Quality Control** 

**Digital Signal Processors** 

**Speech Processors** 

**Development Tools** 

# 5

## **Package Drawings**

## Package Drawings

#### Section 6 Package Drawings

Package Drawings	
Package/Device Cross Reference	6-1
18-Pin Plastic DIP (300 mil) (A, C Outine)	6-3
18-Pin Plastic DIP (300 mil) (SA Outline)	6-3
20-Pin Plastic DIP (300 mil)	6-4
24-Pin Plastic SOP (450 mil)	6-4
28-Pin Plastic SOP (450 mil)	6-5
28-Pin Plastic DIP (600 mil)	6-5
28-Pin Ceramic DIP (600 mil)	6-6
28-Pin Cerdip (600 mil)	6-7
28-Pin PLCC	6-8
32-Pin SOP (525 mil)	6-8
40-Pin Plastic DIP (600 mil)	6-9
40-Pin Ceramic DIP (600 mil)	6-10
44-Pin PLCC	6-11
52-Pin Plastic QFP	6-12
68-Pin Ceramic PGA (A Outline)	6-13
68-Pin Ceramic PGA (A-1 Outline)	6-14
68-Pin PLCC	6-15
80-Pin Plastic QFP	6-16
132-Pin Ceramic PGA	6-17



#### Package/Device Cross-Reference


Package	Device, μPD
18-Pin Plastic DIP (300 mil)	7755C
(A, C Outline)	7756C
18-Pin Plastic DIP (300 mil)	7757C
(SA Outline)	7758C
20-Pin Plastic DIP (300 mil)	77P56CR
24-Pin Plastic SOP (450 mil)	7755G
	7756G
	7757G
	7758G
	77P56G
28-Pin Plastic SOP (450 mil)	77522GU
28-Pin Plastic DIP (600 mil)	7720AC
	77C20AC
	77C25C
	77C30C
	77P25C
28-Pin Ceramic DIP (600 mil)	77P25D
28-Pin Cerdip (600 mil)	77P20D
28-Pin PLCC	77C20ALK
32-Pin SOP (525 mil)	77C20AGW
	77C25GW
	77P25GW
40-Pin Plastic DIP (600 mil)	7759C
40-Pin Ceramic DIP (600 mil)	7281D
44-Pin PLCC	77C20AL
	77C25L
	77C30L
	77P25L

Package	Device, µPD
52-Pin Plastic QFP	7759GC
68-Pin Ceramic PGA (A Outline)	77P230R
68-Pin Ceramic PGA (A-1 Outline)	77810R 77220R 77220R-10 77230AR 77230AR-003 77P220R 77P220R 77P220R-10
68-Pin PLCC	77810L 77220L 77220L-10 77P220L 77P220L 77P220L-10
80-Pin Plastic QFP	77501GC-3B9
132-Pin Ceramic PGA	9305R 77240R




6-2

#### 18-Pin Plastic DIP (300 mil) (A, C Outline)




#### 18-Pin Plastic DIP (300 mil) (SA Outline)







#### 20-Pin Plastic DIP (300 mil)




#### 24-Pin Plastic SOP (450 mil)



#### 28-Pin Plastic SOP (450 mil)




#### 28-Pin Plastic DIP (600 mil)






#### 28-Pin Ceramic DIP (600 mil)






#### 28-Pin Cerdip (600 mil)






#### 28-Pin PLCC




### 32-Pin SOP (525 mil)






#### 40-Pin Plastic DIP (600 mil)



6



#### 40-Pin Ceramic DIP (600 mil)



# NEC

# Package Drawings


٦

## 44-Pin PLCC


_					
	ltem	Millimeters	Inches		
	Α	17.5 ±0.2	.689 ±.008		
_	В	16.58	.653		
	С	16.58	.653		
	D	17.5 ±0.2	.689 ±.008		
	E	1.94 ±0.15	.076 ±.006	44 2   5   1	
	F	0.6	.024		
	G	4.4 ±0.2	.173 ±.008		
	Н	2.8 ±0.2	.110 ±.008		
	1	0.9 min	.035 min		
	J	3.4	.134		
	к	1.27 (TP)	.050 (TP)		
	M	0.40 ±0.10	.016 ±.004		
	N	0.12	.005		
	Р	15.50 ±0.20	.610 ±.008		
_	Q	0.15	.006		
	Т	0.8 radius	.031 radius	. F	
_	U	0.20 <sup>+0.10</sup> -0.05	.008 +.004 002	」──▶│ <b>⋖</b> ── │	
1					3/90 83YL-1



## 52-Pin Plastic QFP




#### 68-Pin Ceramic PGA (A Outline)





### 68-Pin Ceramic PGA (A-1 Outline)






## 68-Pin PLCC


P68L-50A1-1

ltem	Millimeters	Inches
Α	25.2 ±0.2	.992 ±.008
В	24.20	.953
С	24.20	.953
D	25.2 ±0.2	.992 ±.008
E	1.94 ±0.15	.076 +.007 006
F	0.6	.024
G	4.4 ±0.2	.173 <sup>+.009</sup> 008
н	2.8 ±0.2	.110 <sup>+.009</sup> 008
1	0.9 min	.035 min
J	3.4	.134
к	1.27 (TP)	.050 (TP)
М	0.40 ±0.10	.016 <sup>+.004</sup> –.005
Ν	0.12	.005
Р	23.12 ±0.20	.910 <sup>+.009</sup> 008
Q	0.15	.006
т	0.8 radius	.031 radius
U	0.20 <sup>+0.10</sup> -0.05	.008 +.004 002






#### 80-Pin Plastic QFP





#### 132-Pin Ceramic PGA



6



#### FIELD SALES OFFICES

## NORTHERN CALIFORNIA

401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL: 415-965-6200 FAX: 415-965-6683

#### WESTERN REGION

One Embassy Centre 9020 S.W. Washington Square Road Suite 400 Tigard, OR 97223 TEL: 503-671-0177 FAX: 503-643-5911

Encino Office Park Two 6345 Balboa Blvd. Suite 240 Encino, CA 91316 TEL: 818-342-3112 FAX: 818-342-0842

200 E. Sandpointe Bldg. 8 Suite 150 Santa Ana, CA 92707 TEL: 714-546-0501 FAX: 714-432-8793

14001 East Iliff Avenue Suite 411 Aurora, CO 80014 TEL: 303-755-6353 FAX: 303-755-6728 1500 West Shure Drive Suite 250 Arlington Heights, IL 60004 TEL: 708-388-3600 FAX: 708-577-9219

CENTRAL REGION

Auto Sales & Tech. Ctr. Regent Court 16800 Executive Drive Suite 143E Dearborn, MI 48126 TEL: 313-336-5225 FAX: 313-336-7922

201 E. Big Beaver Road Suite 350 Troy, MI 48084 TEL: 313-680-0506 FAX: 313-680-1015

7760 France Ave. So. Suite 1015 Minneapolis, MN 55435 TEL: 612-844-0209 FAX: 612-844-0509

1105 Schrock Road Suite 515 Columbus, OH 43229 TEL: 614-436-1778 FAX: 614-436-1769

#### CENTRAL REGION [cont]

30050 Chagrin Blvd. Suite 120 Pepper Pike, OH 44124 TEL: 216-831-0067 FAX: 216-831-0758

16475 Dallas Parkway Suite 380 Dallas, TX 75248

TEL: 214-250-4522 FAX: 214-931-8680

12777 Jones Road Suite 196 Houston, TX 77070 TEL: 713-955-2191 FAX: 713-955-2198

12015 Park 35 Circle Suite 200.4 Austin, TX 78753 TEL: 512-832-1105 FAX: 512-832-0739

#### EASTERN REGION

901 Lake Destiny Drive Suite 321 Maitland, FL 32751 TEL: 407-875-1145 FAX: 407-875-0962

The Centre at Stirling and Palm 9900 Stirling Road Suite 206 Cooper City, FL 33024 TEL: 305-436-8114 FAX: 305-436-8116

6625 The Corners Parkway Suite 210 Norcross, GA 30092 TEL: 404-447-4409 FAX: 404-447-8228

One Natick Executive Park Natick, MA 01760 TEL: 508-650-4100 FAX: 508-655-1605

2525 Meridian Parkway Suite 320 Durham, NC 27713 TEL: 919-544-4132 FAX: 919-544-4109

#### EASTERN REGION [cont]

200 Perinton Hills Office Park Fairport, NY 14450 TEL: 716-425-4590 FAX: 716-425-4594

300 Westage Business Center Suite 200 Fishkill, NY 12524 TEL: 914-897-2101 FAX: 914-897-2215

8 Neshaming Interplex Suite 105 Trevose, PA 19047 TEL: 215-244-8196 FAX: 215-244-9071

One Windsor Plaza 7535 Windsor Drive Suite B101 Allentown, PA 18195-1014 TEL: 215-391-9094 FAX: 215-391-9107



401 Ellis Street P.O. Box 7241 Mountain View, CA 94039 TEL 415-960-6000 TLX 3715792 For literature, call toll-free 7 a.m. to 6 p.m. Pacific time: 1-800-632-3531 DOC NO. 50052-1 ©1992 NEC Electronics Inc./Printed in U.S.A.